
STM32_I2C_CS43L22_Basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009678  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08009808  08009808  00019808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098c8  080098c8  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  080098c8  080098c8  000198c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098d0  080098d0  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098d0  080098d0  000198d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098d4  080098d4  000198d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  080098d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002014c  2**0
                  CONTENTS
 10 .bss          00001f78  2000014c  2000014c  0002014c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200020c4  200020c4  0002014c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000152ea  00000000  00000000  000201bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003da8  00000000  00000000  000354a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001248  00000000  00000000  00039258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000dd5  00000000  00000000  0003a4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024aef  00000000  00000000  0003b275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001acbb  00000000  00000000  0005fd64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ca741  00000000  00000000  0007aa1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004f5c  00000000  00000000  00145160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0014a0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080097f0 	.word	0x080097f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	080097f0 	.word	0x080097f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08c      	sub	sp, #48	; 0x30
 8000580:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000582:	f107 031c 	add.w	r3, r7, #28
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
 8000590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000592:	2300      	movs	r3, #0
 8000594:	61bb      	str	r3, [r7, #24]
 8000596:	4b72      	ldr	r3, [pc, #456]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059a:	4a71      	ldr	r2, [pc, #452]	; (8000760 <MX_GPIO_Init+0x1e4>)
 800059c:	f043 0310 	orr.w	r3, r3, #16
 80005a0:	6313      	str	r3, [r2, #48]	; 0x30
 80005a2:	4b6f      	ldr	r3, [pc, #444]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	f003 0310 	and.w	r3, r3, #16
 80005aa:	61bb      	str	r3, [r7, #24]
 80005ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
 80005b2:	4b6b      	ldr	r3, [pc, #428]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	4a6a      	ldr	r2, [pc, #424]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005b8:	f043 0304 	orr.w	r3, r3, #4
 80005bc:	6313      	str	r3, [r2, #48]	; 0x30
 80005be:	4b68      	ldr	r3, [pc, #416]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	f003 0304 	and.w	r3, r3, #4
 80005c6:	617b      	str	r3, [r7, #20]
 80005c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
 80005ce:	4b64      	ldr	r3, [pc, #400]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	4a63      	ldr	r2, [pc, #396]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005d8:	6313      	str	r3, [r2, #48]	; 0x30
 80005da:	4b61      	ldr	r3, [pc, #388]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	2300      	movs	r3, #0
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	4b5d      	ldr	r3, [pc, #372]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	4a5c      	ldr	r2, [pc, #368]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6313      	str	r3, [r2, #48]	; 0x30
 80005f6:	4b5a      	ldr	r3, [pc, #360]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	4b56      	ldr	r3, [pc, #344]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	4a55      	ldr	r2, [pc, #340]	; (8000760 <MX_GPIO_Init+0x1e4>)
 800060c:	f043 0302 	orr.w	r3, r3, #2
 8000610:	6313      	str	r3, [r2, #48]	; 0x30
 8000612:	4b53      	ldr	r3, [pc, #332]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	60bb      	str	r3, [r7, #8]
 800061c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800061e:	2300      	movs	r3, #0
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	4b4f      	ldr	r3, [pc, #316]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	4a4e      	ldr	r2, [pc, #312]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000628:	f043 0308 	orr.w	r3, r3, #8
 800062c:	6313      	str	r3, [r2, #48]	; 0x30
 800062e:	4b4c      	ldr	r3, [pc, #304]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	f003 0308 	and.w	r3, r3, #8
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2108      	movs	r1, #8
 800063e:	4849      	ldr	r0, [pc, #292]	; (8000764 <MX_GPIO_Init+0x1e8>)
 8000640:	f000 ff54 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000644:	2201      	movs	r2, #1
 8000646:	2101      	movs	r1, #1
 8000648:	4847      	ldr	r0, [pc, #284]	; (8000768 <MX_GPIO_Init+0x1ec>)
 800064a:	f000 ff4f 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800064e:	2200      	movs	r2, #0
 8000650:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000654:	4845      	ldr	r0, [pc, #276]	; (800076c <MX_GPIO_Init+0x1f0>)
 8000656:	f000 ff49 	bl	80014ec <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800065a:	2308      	movs	r3, #8
 800065c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	2301      	movs	r3, #1
 8000660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000666:	2300      	movs	r3, #0
 8000668:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	4619      	mov	r1, r3
 8000670:	483c      	ldr	r0, [pc, #240]	; (8000764 <MX_GPIO_Init+0x1e8>)
 8000672:	f000 fd87 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000676:	2301      	movs	r3, #1
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067a:	2301      	movs	r3, #1
 800067c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	2300      	movs	r3, #0
 8000684:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000686:	f107 031c 	add.w	r3, r7, #28
 800068a:	4619      	mov	r1, r3
 800068c:	4836      	ldr	r0, [pc, #216]	; (8000768 <MX_GPIO_Init+0x1ec>)
 800068e:	f000 fd79 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000692:	2308      	movs	r3, #8
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000696:	2302      	movs	r3, #2
 8000698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	2300      	movs	r3, #0
 80006a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006a2:	2305      	movs	r3, #5
 80006a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 031c 	add.w	r3, r7, #28
 80006aa:	4619      	mov	r1, r3
 80006ac:	482e      	ldr	r0, [pc, #184]	; (8000768 <MX_GPIO_Init+0x1ec>)
 80006ae:	f000 fd69 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b2:	2301      	movs	r3, #1
 80006b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006b6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c0:	f107 031c 	add.w	r3, r7, #28
 80006c4:	4619      	mov	r1, r3
 80006c6:	482a      	ldr	r0, [pc, #168]	; (8000770 <MX_GPIO_Init+0x1f4>)
 80006c8:	f000 fd5c 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006cc:	2304      	movs	r3, #4
 80006ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d0:	2300      	movs	r3, #0
 80006d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006d8:	f107 031c 	add.w	r3, r7, #28
 80006dc:	4619      	mov	r1, r3
 80006de:	4825      	ldr	r0, [pc, #148]	; (8000774 <MX_GPIO_Init+0x1f8>)
 80006e0:	f000 fd50 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ea:	2302      	movs	r3, #2
 80006ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	2300      	movs	r3, #0
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006f6:	2305      	movs	r3, #5
 80006f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	481c      	ldr	r0, [pc, #112]	; (8000774 <MX_GPIO_Init+0x1f8>)
 8000702:	f000 fd3f 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000706:	f24f 0310 	movw	r3, #61456	; 0xf010
 800070a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	2301      	movs	r3, #1
 800070e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	2300      	movs	r3, #0
 8000712:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000714:	2300      	movs	r3, #0
 8000716:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000718:	f107 031c 	add.w	r3, r7, #28
 800071c:	4619      	mov	r1, r3
 800071e:	4813      	ldr	r0, [pc, #76]	; (800076c <MX_GPIO_Init+0x1f0>)
 8000720:	f000 fd30 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000724:	2320      	movs	r3, #32
 8000726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <MX_GPIO_Init+0x1f0>)
 8000738:	f000 fd24 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000740:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	4619      	mov	r1, r3
 8000750:	4804      	ldr	r0, [pc, #16]	; (8000764 <MX_GPIO_Init+0x1e8>)
 8000752:	f000 fd17 	bl	8001184 <HAL_GPIO_Init>

}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	; 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40021000 	.word	0x40021000
 8000768:	40020800 	.word	0x40020800
 800076c:	40020c00 	.word	0x40020c00
 8000770:	40020000 	.word	0x40020000
 8000774:	40020400 	.word	0x40020400

08000778 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800077c:	4b12      	ldr	r3, [pc, #72]	; (80007c8 <MX_I2C1_Init+0x50>)
 800077e:	4a13      	ldr	r2, [pc, #76]	; (80007cc <MX_I2C1_Init+0x54>)
 8000780:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000782:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <MX_I2C1_Init+0x50>)
 8000784:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <MX_I2C1_Init+0x58>)
 8000786:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000788:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <MX_I2C1_Init+0x50>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800078e:	4b0e      	ldr	r3, [pc, #56]	; (80007c8 <MX_I2C1_Init+0x50>)
 8000790:	2200      	movs	r2, #0
 8000792:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000794:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <MX_I2C1_Init+0x50>)
 8000796:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800079a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800079c:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <MX_I2C1_Init+0x50>)
 800079e:	2200      	movs	r2, #0
 80007a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007a2:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007a8:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007b4:	4804      	ldr	r0, [pc, #16]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007b6:	f000 fecd 	bl	8001554 <HAL_I2C_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007c0:	f000 f9e6 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000168 	.word	0x20000168
 80007cc:	40005400 	.word	0x40005400
 80007d0:	000186a0 	.word	0x000186a0

080007d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a19      	ldr	r2, [pc, #100]	; (8000858 <HAL_I2C_MspInit+0x84>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d12c      	bne.n	8000850 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <HAL_I2C_MspInit+0x88>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a17      	ldr	r2, [pc, #92]	; (800085c <HAL_I2C_MspInit+0x88>)
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <HAL_I2C_MspInit+0x88>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000812:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000818:	2312      	movs	r3, #18
 800081a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800081c:	2301      	movs	r3, #1
 800081e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000820:	2300      	movs	r3, #0
 8000822:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000824:	2304      	movs	r3, #4
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <HAL_I2C_MspInit+0x8c>)
 8000830:	f000 fca8 	bl	8001184 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <HAL_I2C_MspInit+0x88>)
 800083a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083c:	4a07      	ldr	r2, [pc, #28]	; (800085c <HAL_I2C_MspInit+0x88>)
 800083e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000842:	6413      	str	r3, [r2, #64]	; 0x40
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <HAL_I2C_MspInit+0x88>)
 8000846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000850:	bf00      	nop
 8000852:	3728      	adds	r7, #40	; 0x28
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40005400 	.word	0x40005400
 800085c:	40023800 	.word	0x40023800
 8000860:	40020400 	.word	0x40020400

08000864 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000868:	4b13      	ldr	r3, [pc, #76]	; (80008b8 <MX_I2S3_Init+0x54>)
 800086a:	4a14      	ldr	r2, [pc, #80]	; (80008bc <MX_I2S3_Init+0x58>)
 800086c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000870:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000874:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800087c:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_I2S3_Init+0x54>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000882:	4b0d      	ldr	r3, [pc, #52]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000888:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <MX_I2S3_Init+0x54>)
 800088c:	4a0c      	ldr	r2, [pc, #48]	; (80008c0 <MX_I2S3_Init+0x5c>)
 800088e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_I2S3_Init+0x54>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008a2:	4805      	ldr	r0, [pc, #20]	; (80008b8 <MX_I2S3_Init+0x54>)
 80008a4:	f001 fc44 	bl	8002130 <HAL_I2S_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008ae:	f000 f96f 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200001bc 	.word	0x200001bc
 80008bc:	40003c00 	.word	0x40003c00
 80008c0:	00017700 	.word	0x00017700

080008c4 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08e      	sub	sp, #56	; 0x38
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a31      	ldr	r2, [pc, #196]	; (80009b4 <HAL_I2S_MspInit+0xf0>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d15a      	bne.n	80009aa <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80008f4:	2301      	movs	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80008f8:	23c0      	movs	r3, #192	; 0xc0
 80008fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80008fc:	2302      	movs	r3, #2
 80008fe:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4618      	mov	r0, r3
 8000906:	f003 ffb5 	bl	8004874 <HAL_RCCEx_PeriphCLKConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000910:	f000 f93e 	bl	8000b90 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	4b27      	ldr	r3, [pc, #156]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091c:	4a26      	ldr	r2, [pc, #152]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800091e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000922:	6413      	str	r3, [r2, #64]	; 0x40
 8000924:	4b24      	ldr	r3, [pc, #144]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000928:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800092c:	613b      	str	r3, [r7, #16]
 800092e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	4b20      	ldr	r3, [pc, #128]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000938:	4a1f      	ldr	r2, [pc, #124]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	6313      	str	r3, [r2, #48]	; 0x30
 8000940:	4b1d      	ldr	r3, [pc, #116]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	4b19      	ldr	r3, [pc, #100]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	4a18      	ldr	r2, [pc, #96]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000956:	f043 0304 	orr.w	r3, r3, #4
 800095a:	6313      	str	r3, [r2, #48]	; 0x30
 800095c:	4b16      	ldr	r3, [pc, #88]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800095e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000960:	f003 0304 	and.w	r3, r3, #4
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000968:	2310      	movs	r3, #16
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096c:	2302      	movs	r3, #2
 800096e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	2300      	movs	r3, #0
 8000976:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000978:	2306      	movs	r3, #6
 800097a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000980:	4619      	mov	r1, r3
 8000982:	480e      	ldr	r0, [pc, #56]	; (80009bc <HAL_I2S_MspInit+0xf8>)
 8000984:	f000 fbfe 	bl	8001184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000988:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800099a:	2306      	movs	r3, #6
 800099c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009a2:	4619      	mov	r1, r3
 80009a4:	4806      	ldr	r0, [pc, #24]	; (80009c0 <HAL_I2S_MspInit+0xfc>)
 80009a6:	f000 fbed 	bl	8001184 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009aa:	bf00      	nop
 80009ac:	3738      	adds	r7, #56	; 0x38
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40003c00 	.word	0x40003c00
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020000 	.word	0x40020000
 80009c0:	40020800 	.word	0x40020800

080009c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ca:	f000 fa33 	bl	8000e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ce:	f000 f875 	bl	8000abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d2:	f7ff fdd3 	bl	800057c <MX_GPIO_Init>
  MX_I2C1_Init();
 80009d6:	f7ff fecf 	bl	8000778 <MX_I2C1_Init>
  MX_I2S3_Init();
 80009da:	f7ff ff43 	bl	8000864 <MX_I2S3_Init>
  MX_SPI1_Init();
 80009de:	f000 f8dd 	bl	8000b9c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80009e2:	f007 fd25 	bl	8008430 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4,GPIO_PIN_SET);   // Set Reset line to 1 (switch device on)
 80009e6:	2201      	movs	r2, #1
 80009e8:	2110      	movs	r1, #16
 80009ea:	482b      	ldr	r0, [pc, #172]	; (8000a98 <main+0xd4>)
 80009ec:	f000 fd7e 	bl	80014ec <HAL_GPIO_WritePin>

  HAL_Delay(1000);   // recomended by datasheet
 80009f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009f4:	f000 fa90 	bl	8000f18 <HAL_Delay>

  // From Device with address=0x94, Read register with address 0x01 and put value in ChipID
  // DevAddress_0x94, tMemAddress=0x01, MemAddSize=8b, *pData,Size, Timeout);
  retval = HAL_I2C_Mem_Read(&hi2c1, 0x94, 0x01, I2C_MEMADD_SIZE_8BIT, &ChipID, 1, 1000);
 80009f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009fc:	9302      	str	r3, [sp, #8]
 80009fe:	2301      	movs	r3, #1
 8000a00:	9301      	str	r3, [sp, #4]
 8000a02:	4b26      	ldr	r3, [pc, #152]	; (8000a9c <main+0xd8>)
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	2301      	movs	r3, #1
 8000a08:	2201      	movs	r2, #1
 8000a0a:	2194      	movs	r1, #148	; 0x94
 8000a0c:	4824      	ldr	r0, [pc, #144]	; (8000aa0 <main+0xdc>)
 8000a0e:	f000 fee5 	bl	80017dc <HAL_I2C_Mem_Read>
 8000a12:	4603      	mov	r3, r0
 8000a14:	461a      	mov	r2, r3
 8000a16:	4b23      	ldr	r3, [pc, #140]	; (8000aa4 <main+0xe0>)
 8000a18:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000a1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a1e:	481e      	ldr	r0, [pc, #120]	; (8000a98 <main+0xd4>)
 8000a20:	f000 fd7d 	bl	800151e <HAL_GPIO_TogglePin>
	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000a24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a28:	481b      	ldr	r0, [pc, #108]	; (8000a98 <main+0xd4>)
 8000a2a:	f000 fd78 	bl	800151e <HAL_GPIO_TogglePin>
	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000a2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a32:	4819      	ldr	r0, [pc, #100]	; (8000a98 <main+0xd4>)
 8000a34:	f000 fd73 	bl	800151e <HAL_GPIO_TogglePin>

	 KeyState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000a38:	2101      	movs	r1, #1
 8000a3a:	481b      	ldr	r0, [pc, #108]	; (8000aa8 <main+0xe4>)
 8000a3c:	f000 fd3e 	bl	80014bc <HAL_GPIO_ReadPin>
 8000a40:	4603      	mov	r3, r0
 8000a42:	461a      	mov	r2, r3
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <main+0xe8>)
 8000a46:	601a      	str	r2, [r3, #0]
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, KeyState);
 8000a48:	4b18      	ldr	r3, [pc, #96]	; (8000aac <main+0xe8>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	461a      	mov	r2, r3
 8000a50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a54:	4810      	ldr	r0, [pc, #64]	; (8000a98 <main+0xd4>)
 8000a56:	f000 fd49 	bl	80014ec <HAL_GPIO_WritePin>


	  snprintf(SendBuffer,BUFSIZE,"Hello World [%d]: Key:%d | Id:%02x \r\n",Counter++,KeyState,ChipID);
 8000a5a:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <main+0xec>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	1c5a      	adds	r2, r3, #1
 8000a60:	4913      	ldr	r1, [pc, #76]	; (8000ab0 <main+0xec>)
 8000a62:	600a      	str	r2, [r1, #0]
 8000a64:	4a11      	ldr	r2, [pc, #68]	; (8000aac <main+0xe8>)
 8000a66:	6812      	ldr	r2, [r2, #0]
 8000a68:	490c      	ldr	r1, [pc, #48]	; (8000a9c <main+0xd8>)
 8000a6a:	7809      	ldrb	r1, [r1, #0]
 8000a6c:	9101      	str	r1, [sp, #4]
 8000a6e:	9200      	str	r2, [sp, #0]
 8000a70:	4a10      	ldr	r2, [pc, #64]	; (8000ab4 <main+0xf0>)
 8000a72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a76:	4810      	ldr	r0, [pc, #64]	; (8000ab8 <main+0xf4>)
 8000a78:	f008 fa02 	bl	8008e80 <sniprintf>
	  CDC_Transmit_FS(SendBuffer,strlen(SendBuffer));
 8000a7c:	480e      	ldr	r0, [pc, #56]	; (8000ab8 <main+0xf4>)
 8000a7e:	f7ff fba7 	bl	80001d0 <strlen>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4619      	mov	r1, r3
 8000a86:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <main+0xf4>)
 8000a88:	f007 fd90 	bl	80085ac <CDC_Transmit_FS>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000a8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a90:	f000 fa42 	bl	8000f18 <HAL_Delay>
  {
 8000a94:	e7c1      	b.n	8000a1a <main+0x56>
 8000a96:	bf00      	nop
 8000a98:	40020c00 	.word	0x40020c00
 8000a9c:	2000030d 	.word	0x2000030d
 8000aa0:	20000168 	.word	0x20000168
 8000aa4:	2000030c 	.word	0x2000030c
 8000aa8:	40020000 	.word	0x40020000
 8000aac:	20000308 	.word	0x20000308
 8000ab0:	20000304 	.word	0x20000304
 8000ab4:	08009808 	.word	0x08009808
 8000ab8:	20000204 	.word	0x20000204

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b094      	sub	sp, #80	; 0x50
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 0320 	add.w	r3, r7, #32
 8000ac6:	2230      	movs	r2, #48	; 0x30
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f008 fa0c 	bl	8008ee8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60bb      	str	r3, [r7, #8]
 8000ae4:	4b28      	ldr	r3, [pc, #160]	; (8000b88 <SystemClock_Config+0xcc>)
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae8:	4a27      	ldr	r2, [pc, #156]	; (8000b88 <SystemClock_Config+0xcc>)
 8000aea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aee:	6413      	str	r3, [r2, #64]	; 0x40
 8000af0:	4b25      	ldr	r3, [pc, #148]	; (8000b88 <SystemClock_Config+0xcc>)
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000afc:	2300      	movs	r3, #0
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <SystemClock_Config+0xd0>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a21      	ldr	r2, [pc, #132]	; (8000b8c <SystemClock_Config+0xd0>)
 8000b06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b0a:	6013      	str	r3, [r2, #0]
 8000b0c:	4b1f      	ldr	r3, [pc, #124]	; (8000b8c <SystemClock_Config+0xd0>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b14:	607b      	str	r3, [r7, #4]
 8000b16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b22:	2302      	movs	r3, #2
 8000b24:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b2c:	2308      	movs	r3, #8
 8000b2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b30:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000b34:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b36:	2302      	movs	r3, #2
 8000b38:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b3a:	2307      	movs	r3, #7
 8000b3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3e:	f107 0320 	add.w	r3, r7, #32
 8000b42:	4618      	mov	r0, r3
 8000b44:	f003 fa12 	bl	8003f6c <HAL_RCC_OscConfig>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b4e:	f000 f81f 	bl	8000b90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b52:	230f      	movs	r3, #15
 8000b54:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b56:	2302      	movs	r3, #2
 8000b58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b5e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b68:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b6a:	f107 030c 	add.w	r3, r7, #12
 8000b6e:	2105      	movs	r1, #5
 8000b70:	4618      	mov	r0, r3
 8000b72:	f003 fc73 	bl	800445c <HAL_RCC_ClockConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b7c:	f000 f808 	bl	8000b90 <Error_Handler>
  }
}
 8000b80:	bf00      	nop
 8000b82:	3750      	adds	r7, #80	; 0x50
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40007000 	.word	0x40007000

08000b90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b94:	b672      	cpsid	i
}
 8000b96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <Error_Handler+0x8>
	...

08000b9c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ba0:	4b17      	ldr	r3, [pc, #92]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000ba2:	4a18      	ldr	r2, [pc, #96]	; (8000c04 <MX_SPI1_Init+0x68>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000ba8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bae:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bba:	4b11      	ldr	r3, [pc, #68]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bcc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bce:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bd4:	4b0a      	ldr	r3, [pc, #40]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bda:	4b09      	ldr	r3, [pc, #36]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000be0:	4b07      	ldr	r3, [pc, #28]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000be6:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000be8:	220a      	movs	r2, #10
 8000bea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bec:	4804      	ldr	r0, [pc, #16]	; (8000c00 <MX_SPI1_Init+0x64>)
 8000bee:	f003 ff81 	bl	8004af4 <HAL_SPI_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000bf8:	f7ff ffca 	bl	8000b90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000310 	.word	0x20000310
 8000c04:	40013000 	.word	0x40013000

08000c08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08a      	sub	sp, #40	; 0x28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a19      	ldr	r2, [pc, #100]	; (8000c8c <HAL_SPI_MspInit+0x84>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d12b      	bne.n	8000c82 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]
 8000c2e:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <HAL_SPI_MspInit+0x88>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c32:	4a17      	ldr	r2, [pc, #92]	; (8000c90 <HAL_SPI_MspInit+0x88>)
 8000c34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c38:	6453      	str	r3, [r2, #68]	; 0x44
 8000c3a:	4b15      	ldr	r3, [pc, #84]	; (8000c90 <HAL_SPI_MspInit+0x88>)
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c42:	613b      	str	r3, [r7, #16]
 8000c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <HAL_SPI_MspInit+0x88>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a10      	ldr	r2, [pc, #64]	; (8000c90 <HAL_SPI_MspInit+0x88>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <HAL_SPI_MspInit+0x88>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c62:	23e0      	movs	r3, #224	; 0xe0
 8000c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c72:	2305      	movs	r3, #5
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	f107 0314 	add.w	r3, r7, #20
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4805      	ldr	r0, [pc, #20]	; (8000c94 <HAL_SPI_MspInit+0x8c>)
 8000c7e:	f000 fa81 	bl	8001184 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c82:	bf00      	nop
 8000c84:	3728      	adds	r7, #40	; 0x28
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40013000 	.word	0x40013000
 8000c90:	40023800 	.word	0x40023800
 8000c94:	40020000 	.word	0x40020000

08000c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <HAL_MspInit+0x4c>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	4a0f      	ldr	r2, [pc, #60]	; (8000ce4 <HAL_MspInit+0x4c>)
 8000ca8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cac:	6453      	str	r3, [r2, #68]	; 0x44
 8000cae:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <HAL_MspInit+0x4c>)
 8000cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	603b      	str	r3, [r7, #0]
 8000cbe:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <HAL_MspInit+0x4c>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc2:	4a08      	ldr	r2, [pc, #32]	; (8000ce4 <HAL_MspInit+0x4c>)
 8000cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cca:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <HAL_MspInit+0x4c>)
 8000ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cd6:	2007      	movs	r0, #7
 8000cd8:	f000 fa12 	bl	8001100 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40023800 	.word	0x40023800

08000ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cec:	e7fe      	b.n	8000cec <NMI_Handler+0x4>

08000cee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf2:	e7fe      	b.n	8000cf2 <HardFault_Handler+0x4>

08000cf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <MemManage_Handler+0x4>

08000cfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cfe:	e7fe      	b.n	8000cfe <BusFault_Handler+0x4>

08000d00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <UsageFault_Handler+0x4>

08000d06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d34:	f000 f8d0 	bl	8000ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d40:	4802      	ldr	r0, [pc, #8]	; (8000d4c <OTG_FS_IRQHandler+0x10>)
 8000d42:	f001 ffe5 	bl	8002d10 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20001850 	.word	0x20001850

08000d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d58:	4a14      	ldr	r2, [pc, #80]	; (8000dac <_sbrk+0x5c>)
 8000d5a:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <_sbrk+0x60>)
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d64:	4b13      	ldr	r3, [pc, #76]	; (8000db4 <_sbrk+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d102      	bne.n	8000d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d6c:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <_sbrk+0x64>)
 8000d6e:	4a12      	ldr	r2, [pc, #72]	; (8000db8 <_sbrk+0x68>)
 8000d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d207      	bcs.n	8000d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d80:	f008 f8ba 	bl	8008ef8 <__errno>
 8000d84:	4603      	mov	r3, r0
 8000d86:	220c      	movs	r2, #12
 8000d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8e:	e009      	b.n	8000da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <_sbrk+0x64>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d96:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <_sbrk+0x64>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	4a05      	ldr	r2, [pc, #20]	; (8000db4 <_sbrk+0x64>)
 8000da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000da2:	68fb      	ldr	r3, [r7, #12]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3718      	adds	r7, #24
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20020000 	.word	0x20020000
 8000db0:	00000400 	.word	0x00000400
 8000db4:	20000368 	.word	0x20000368
 8000db8:	200020c8 	.word	0x200020c8

08000dbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <SystemInit+0x20>)
 8000dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dc6:	4a05      	ldr	r2, [pc, #20]	; (8000ddc <SystemInit+0x20>)
 8000dc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000de0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000de4:	480d      	ldr	r0, [pc, #52]	; (8000e1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000de6:	490e      	ldr	r1, [pc, #56]	; (8000e20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000de8:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dec:	e002      	b.n	8000df4 <LoopCopyDataInit>

08000dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df2:	3304      	adds	r3, #4

08000df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df8:	d3f9      	bcc.n	8000dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dfc:	4c0b      	ldr	r4, [pc, #44]	; (8000e2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e00:	e001      	b.n	8000e06 <LoopFillZerobss>

08000e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e04:	3204      	adds	r2, #4

08000e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e08:	d3fb      	bcc.n	8000e02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e0a:	f7ff ffd7 	bl	8000dbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e0e:	f008 f879 	bl	8008f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e12:	f7ff fdd7 	bl	80009c4 <main>
  bx  lr    
 8000e16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e20:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8000e24:	080098d8 	.word	0x080098d8
  ldr r2, =_sbss
 8000e28:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000e2c:	200020c4 	.word	0x200020c4

08000e30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC_IRQHandler>
	...

08000e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e38:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_Init+0x40>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <HAL_Init+0x40>)
 8000e3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e44:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <HAL_Init+0x40>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0a      	ldr	r2, [pc, #40]	; (8000e74 <HAL_Init+0x40>)
 8000e4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <HAL_Init+0x40>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a07      	ldr	r2, [pc, #28]	; (8000e74 <HAL_Init+0x40>)
 8000e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f000 f94f 	bl	8001100 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f000 f808 	bl	8000e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e68:	f7ff ff16 	bl	8000c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023c00 	.word	0x40023c00

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <HAL_InitTick+0x54>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <HAL_InitTick+0x58>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f967 	bl	800116a <HAL_SYSTICK_Config>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e00e      	b.n	8000ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b0f      	cmp	r3, #15
 8000eaa:	d80a      	bhi.n	8000ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eac:	2200      	movs	r2, #0
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb4:	f000 f92f 	bl	8001116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <HAL_InitTick+0x5c>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e000      	b.n	8000ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000008 	.word	0x20000008
 8000ed4:	20000004 	.word	0x20000004

08000ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <HAL_IncTick+0x20>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_IncTick+0x24>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a04      	ldr	r2, [pc, #16]	; (8000efc <HAL_IncTick+0x24>)
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000008 	.word	0x20000008
 8000efc:	2000036c 	.word	0x2000036c

08000f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return uwTick;
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <HAL_GetTick+0x14>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	2000036c 	.word	0x2000036c

08000f18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f20:	f7ff ffee 	bl	8000f00 <HAL_GetTick>
 8000f24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f30:	d005      	beq.n	8000f3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <HAL_Delay+0x44>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	461a      	mov	r2, r3
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f3e:	bf00      	nop
 8000f40:	f7ff ffde 	bl	8000f00 <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d8f7      	bhi.n	8000f40 <HAL_Delay+0x28>
  {
  }
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008

08000f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f92:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	60d3      	str	r3, [r2, #12]
}
 8000f98:	bf00      	nop
 8000f9a:	3714      	adds	r7, #20
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	f003 0307 	and.w	r3, r3, #7
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	db0b      	blt.n	8000fee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	f003 021f 	and.w	r2, r3, #31
 8000fdc:	4907      	ldr	r1, [pc, #28]	; (8000ffc <__NVIC_EnableIRQ+0x38>)
 8000fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe2:	095b      	lsrs	r3, r3, #5
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	e000e100 	.word	0xe000e100

08001000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	6039      	str	r1, [r7, #0]
 800100a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	2b00      	cmp	r3, #0
 8001012:	db0a      	blt.n	800102a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	b2da      	uxtb	r2, r3
 8001018:	490c      	ldr	r1, [pc, #48]	; (800104c <__NVIC_SetPriority+0x4c>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	0112      	lsls	r2, r2, #4
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	440b      	add	r3, r1
 8001024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001028:	e00a      	b.n	8001040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4908      	ldr	r1, [pc, #32]	; (8001050 <__NVIC_SetPriority+0x50>)
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	f003 030f 	and.w	r3, r3, #15
 8001036:	3b04      	subs	r3, #4
 8001038:	0112      	lsls	r2, r2, #4
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	440b      	add	r3, r1
 800103e:	761a      	strb	r2, [r3, #24]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000e100 	.word	0xe000e100
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001054:	b480      	push	{r7}
 8001056:	b089      	sub	sp, #36	; 0x24
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	f1c3 0307 	rsb	r3, r3, #7
 800106e:	2b04      	cmp	r3, #4
 8001070:	bf28      	it	cs
 8001072:	2304      	movcs	r3, #4
 8001074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	3304      	adds	r3, #4
 800107a:	2b06      	cmp	r3, #6
 800107c:	d902      	bls.n	8001084 <NVIC_EncodePriority+0x30>
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3b03      	subs	r3, #3
 8001082:	e000      	b.n	8001086 <NVIC_EncodePriority+0x32>
 8001084:	2300      	movs	r3, #0
 8001086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001088:	f04f 32ff 	mov.w	r2, #4294967295
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43da      	mvns	r2, r3
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	401a      	ands	r2, r3
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800109c:	f04f 31ff 	mov.w	r1, #4294967295
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	fa01 f303 	lsl.w	r3, r1, r3
 80010a6:	43d9      	mvns	r1, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ac:	4313      	orrs	r3, r2
         );
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3724      	adds	r7, #36	; 0x24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
	...

080010bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010cc:	d301      	bcc.n	80010d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ce:	2301      	movs	r3, #1
 80010d0:	e00f      	b.n	80010f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d2:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <SysTick_Config+0x40>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010da:	210f      	movs	r1, #15
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f7ff ff8e 	bl	8001000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e4:	4b05      	ldr	r3, [pc, #20]	; (80010fc <SysTick_Config+0x40>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <SysTick_Config+0x40>)
 80010ec:	2207      	movs	r2, #7
 80010ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	e000e010 	.word	0xe000e010

08001100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff29 	bl	8000f60 <__NVIC_SetPriorityGrouping>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001128:	f7ff ff3e 	bl	8000fa8 <__NVIC_GetPriorityGrouping>
 800112c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	68b9      	ldr	r1, [r7, #8]
 8001132:	6978      	ldr	r0, [r7, #20]
 8001134:	f7ff ff8e 	bl	8001054 <NVIC_EncodePriority>
 8001138:	4602      	mov	r2, r0
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff5d 	bl	8001000 <__NVIC_SetPriority>
}
 8001146:	bf00      	nop
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff31 	bl	8000fc4 <__NVIC_EnableIRQ>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ffa2 	bl	80010bc <SysTick_Config>
 8001178:	4603      	mov	r3, r0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
 800119e:	e16b      	b.n	8001478 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011a0:	2201      	movs	r2, #1
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	4013      	ands	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	f040 815a 	bne.w	8001472 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d005      	beq.n	80011d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d130      	bne.n	8001238 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800120c:	2201      	movs	r2, #1
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	f003 0201 	and.w	r2, r3, #1
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b03      	cmp	r3, #3
 8001242:	d017      	beq.n	8001274 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d123      	bne.n	80012c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	08da      	lsrs	r2, r3, #3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3208      	adds	r2, #8
 8001288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	220f      	movs	r2, #15
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	08da      	lsrs	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3208      	adds	r2, #8
 80012c2:	69b9      	ldr	r1, [r7, #24]
 80012c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	2203      	movs	r2, #3
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0203 	and.w	r2, r3, #3
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 80b4 	beq.w	8001472 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b60      	ldr	r3, [pc, #384]	; (8001490 <HAL_GPIO_Init+0x30c>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	4a5f      	ldr	r2, [pc, #380]	; (8001490 <HAL_GPIO_Init+0x30c>)
 8001314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001318:	6453      	str	r3, [r2, #68]	; 0x44
 800131a:	4b5d      	ldr	r3, [pc, #372]	; (8001490 <HAL_GPIO_Init+0x30c>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001326:	4a5b      	ldr	r2, [pc, #364]	; (8001494 <HAL_GPIO_Init+0x310>)
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	3302      	adds	r3, #2
 800132e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001332:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f003 0303 	and.w	r3, r3, #3
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	220f      	movs	r2, #15
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a52      	ldr	r2, [pc, #328]	; (8001498 <HAL_GPIO_Init+0x314>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d02b      	beq.n	80013aa <HAL_GPIO_Init+0x226>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a51      	ldr	r2, [pc, #324]	; (800149c <HAL_GPIO_Init+0x318>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d025      	beq.n	80013a6 <HAL_GPIO_Init+0x222>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a50      	ldr	r2, [pc, #320]	; (80014a0 <HAL_GPIO_Init+0x31c>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d01f      	beq.n	80013a2 <HAL_GPIO_Init+0x21e>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a4f      	ldr	r2, [pc, #316]	; (80014a4 <HAL_GPIO_Init+0x320>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d019      	beq.n	800139e <HAL_GPIO_Init+0x21a>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a4e      	ldr	r2, [pc, #312]	; (80014a8 <HAL_GPIO_Init+0x324>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d013      	beq.n	800139a <HAL_GPIO_Init+0x216>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a4d      	ldr	r2, [pc, #308]	; (80014ac <HAL_GPIO_Init+0x328>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d00d      	beq.n	8001396 <HAL_GPIO_Init+0x212>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a4c      	ldr	r2, [pc, #304]	; (80014b0 <HAL_GPIO_Init+0x32c>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d007      	beq.n	8001392 <HAL_GPIO_Init+0x20e>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4b      	ldr	r2, [pc, #300]	; (80014b4 <HAL_GPIO_Init+0x330>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d101      	bne.n	800138e <HAL_GPIO_Init+0x20a>
 800138a:	2307      	movs	r3, #7
 800138c:	e00e      	b.n	80013ac <HAL_GPIO_Init+0x228>
 800138e:	2308      	movs	r3, #8
 8001390:	e00c      	b.n	80013ac <HAL_GPIO_Init+0x228>
 8001392:	2306      	movs	r3, #6
 8001394:	e00a      	b.n	80013ac <HAL_GPIO_Init+0x228>
 8001396:	2305      	movs	r3, #5
 8001398:	e008      	b.n	80013ac <HAL_GPIO_Init+0x228>
 800139a:	2304      	movs	r3, #4
 800139c:	e006      	b.n	80013ac <HAL_GPIO_Init+0x228>
 800139e:	2303      	movs	r3, #3
 80013a0:	e004      	b.n	80013ac <HAL_GPIO_Init+0x228>
 80013a2:	2302      	movs	r3, #2
 80013a4:	e002      	b.n	80013ac <HAL_GPIO_Init+0x228>
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <HAL_GPIO_Init+0x228>
 80013aa:	2300      	movs	r3, #0
 80013ac:	69fa      	ldr	r2, [r7, #28]
 80013ae:	f002 0203 	and.w	r2, r2, #3
 80013b2:	0092      	lsls	r2, r2, #2
 80013b4:	4093      	lsls	r3, r2
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013bc:	4935      	ldr	r1, [pc, #212]	; (8001494 <HAL_GPIO_Init+0x310>)
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	089b      	lsrs	r3, r3, #2
 80013c2:	3302      	adds	r3, #2
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ca:	4b3b      	ldr	r3, [pc, #236]	; (80014b8 <HAL_GPIO_Init+0x334>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	43db      	mvns	r3, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4013      	ands	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013e6:	69ba      	ldr	r2, [r7, #24]
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013ee:	4a32      	ldr	r2, [pc, #200]	; (80014b8 <HAL_GPIO_Init+0x334>)
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013f4:	4b30      	ldr	r3, [pc, #192]	; (80014b8 <HAL_GPIO_Init+0x334>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4013      	ands	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	4313      	orrs	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001418:	4a27      	ldr	r2, [pc, #156]	; (80014b8 <HAL_GPIO_Init+0x334>)
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800141e:	4b26      	ldr	r3, [pc, #152]	; (80014b8 <HAL_GPIO_Init+0x334>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	43db      	mvns	r3, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4013      	ands	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	4313      	orrs	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001442:	4a1d      	ldr	r2, [pc, #116]	; (80014b8 <HAL_GPIO_Init+0x334>)
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001448:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <HAL_GPIO_Init+0x334>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	43db      	mvns	r3, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4013      	ands	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800146c:	4a12      	ldr	r2, [pc, #72]	; (80014b8 <HAL_GPIO_Init+0x334>)
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	3301      	adds	r3, #1
 8001476:	61fb      	str	r3, [r7, #28]
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	2b0f      	cmp	r3, #15
 800147c:	f67f ae90 	bls.w	80011a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	3724      	adds	r7, #36	; 0x24
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800
 8001494:	40013800 	.word	0x40013800
 8001498:	40020000 	.word	0x40020000
 800149c:	40020400 	.word	0x40020400
 80014a0:	40020800 	.word	0x40020800
 80014a4:	40020c00 	.word	0x40020c00
 80014a8:	40021000 	.word	0x40021000
 80014ac:	40021400 	.word	0x40021400
 80014b0:	40021800 	.word	0x40021800
 80014b4:	40021c00 	.word	0x40021c00
 80014b8:	40013c00 	.word	0x40013c00

080014bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	691a      	ldr	r2, [r3, #16]
 80014cc:	887b      	ldrh	r3, [r7, #2]
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d002      	beq.n	80014da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014d4:	2301      	movs	r3, #1
 80014d6:	73fb      	strb	r3, [r7, #15]
 80014d8:	e001      	b.n	80014de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014da:	2300      	movs	r3, #0
 80014dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014de:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	460b      	mov	r3, r1
 80014f6:	807b      	strh	r3, [r7, #2]
 80014f8:	4613      	mov	r3, r2
 80014fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014fc:	787b      	ldrb	r3, [r7, #1]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001502:	887a      	ldrh	r2, [r7, #2]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001508:	e003      	b.n	8001512 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800150a:	887b      	ldrh	r3, [r7, #2]
 800150c:	041a      	lsls	r2, r3, #16
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	619a      	str	r2, [r3, #24]
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800151e:	b480      	push	{r7}
 8001520:	b085      	sub	sp, #20
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
 8001526:	460b      	mov	r3, r1
 8001528:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001530:	887a      	ldrh	r2, [r7, #2]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	4013      	ands	r3, r2
 8001536:	041a      	lsls	r2, r3, #16
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	43d9      	mvns	r1, r3
 800153c:	887b      	ldrh	r3, [r7, #2]
 800153e:	400b      	ands	r3, r1
 8001540:	431a      	orrs	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	619a      	str	r2, [r3, #24]
}
 8001546:	bf00      	nop
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d101      	bne.n	8001566 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e12b      	b.n	80017be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d106      	bne.n	8001580 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff f92a 	bl	80007d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2224      	movs	r2, #36	; 0x24
 8001584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f022 0201 	bic.w	r2, r2, #1
 8001596:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015b8:	f003 f948 	bl	800484c <HAL_RCC_GetPCLK1Freq>
 80015bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	4a81      	ldr	r2, [pc, #516]	; (80017c8 <HAL_I2C_Init+0x274>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d807      	bhi.n	80015d8 <HAL_I2C_Init+0x84>
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4a80      	ldr	r2, [pc, #512]	; (80017cc <HAL_I2C_Init+0x278>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	bf94      	ite	ls
 80015d0:	2301      	movls	r3, #1
 80015d2:	2300      	movhi	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	e006      	b.n	80015e6 <HAL_I2C_Init+0x92>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	4a7d      	ldr	r2, [pc, #500]	; (80017d0 <HAL_I2C_Init+0x27c>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	bf94      	ite	ls
 80015e0:	2301      	movls	r3, #1
 80015e2:	2300      	movhi	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e0e7      	b.n	80017be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	4a78      	ldr	r2, [pc, #480]	; (80017d4 <HAL_I2C_Init+0x280>)
 80015f2:	fba2 2303 	umull	r2, r3, r2, r3
 80015f6:	0c9b      	lsrs	r3, r3, #18
 80015f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	68ba      	ldr	r2, [r7, #8]
 800160a:	430a      	orrs	r2, r1
 800160c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	4a6a      	ldr	r2, [pc, #424]	; (80017c8 <HAL_I2C_Init+0x274>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d802      	bhi.n	8001628 <HAL_I2C_Init+0xd4>
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	3301      	adds	r3, #1
 8001626:	e009      	b.n	800163c <HAL_I2C_Init+0xe8>
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800162e:	fb02 f303 	mul.w	r3, r2, r3
 8001632:	4a69      	ldr	r2, [pc, #420]	; (80017d8 <HAL_I2C_Init+0x284>)
 8001634:	fba2 2303 	umull	r2, r3, r2, r3
 8001638:	099b      	lsrs	r3, r3, #6
 800163a:	3301      	adds	r3, #1
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	430b      	orrs	r3, r1
 8001642:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800164e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	495c      	ldr	r1, [pc, #368]	; (80017c8 <HAL_I2C_Init+0x274>)
 8001658:	428b      	cmp	r3, r1
 800165a:	d819      	bhi.n	8001690 <HAL_I2C_Init+0x13c>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	1e59      	subs	r1, r3, #1
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	fbb1 f3f3 	udiv	r3, r1, r3
 800166a:	1c59      	adds	r1, r3, #1
 800166c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001670:	400b      	ands	r3, r1
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00a      	beq.n	800168c <HAL_I2C_Init+0x138>
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	1e59      	subs	r1, r3, #1
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	fbb1 f3f3 	udiv	r3, r1, r3
 8001684:	3301      	adds	r3, #1
 8001686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800168a:	e051      	b.n	8001730 <HAL_I2C_Init+0x1dc>
 800168c:	2304      	movs	r3, #4
 800168e:	e04f      	b.n	8001730 <HAL_I2C_Init+0x1dc>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d111      	bne.n	80016bc <HAL_I2C_Init+0x168>
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	1e58      	subs	r0, r3, #1
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6859      	ldr	r1, [r3, #4]
 80016a0:	460b      	mov	r3, r1
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	440b      	add	r3, r1
 80016a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016aa:	3301      	adds	r3, #1
 80016ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bf0c      	ite	eq
 80016b4:	2301      	moveq	r3, #1
 80016b6:	2300      	movne	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	e012      	b.n	80016e2 <HAL_I2C_Init+0x18e>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	1e58      	subs	r0, r3, #1
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6859      	ldr	r1, [r3, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	440b      	add	r3, r1
 80016ca:	0099      	lsls	r1, r3, #2
 80016cc:	440b      	add	r3, r1
 80016ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80016d2:	3301      	adds	r3, #1
 80016d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016d8:	2b00      	cmp	r3, #0
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <HAL_I2C_Init+0x196>
 80016e6:	2301      	movs	r3, #1
 80016e8:	e022      	b.n	8001730 <HAL_I2C_Init+0x1dc>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d10e      	bne.n	8001710 <HAL_I2C_Init+0x1bc>
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	1e58      	subs	r0, r3, #1
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6859      	ldr	r1, [r3, #4]
 80016fa:	460b      	mov	r3, r1
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	440b      	add	r3, r1
 8001700:	fbb0 f3f3 	udiv	r3, r0, r3
 8001704:	3301      	adds	r3, #1
 8001706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800170a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800170e:	e00f      	b.n	8001730 <HAL_I2C_Init+0x1dc>
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	1e58      	subs	r0, r3, #1
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6859      	ldr	r1, [r3, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	0099      	lsls	r1, r3, #2
 8001720:	440b      	add	r3, r1
 8001722:	fbb0 f3f3 	udiv	r3, r0, r3
 8001726:	3301      	adds	r3, #1
 8001728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800172c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001730:	6879      	ldr	r1, [r7, #4]
 8001732:	6809      	ldr	r1, [r1, #0]
 8001734:	4313      	orrs	r3, r2
 8001736:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69da      	ldr	r2, [r3, #28]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	430a      	orrs	r2, r1
 8001752:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800175e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6911      	ldr	r1, [r2, #16]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68d2      	ldr	r2, [r2, #12]
 800176a:	4311      	orrs	r1, r2
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	6812      	ldr	r2, [r2, #0]
 8001770:	430b      	orrs	r3, r1
 8001772:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	695a      	ldr	r2, [r3, #20]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	430a      	orrs	r2, r1
 800178e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f042 0201 	orr.w	r2, r2, #1
 800179e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2220      	movs	r2, #32
 80017aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	000186a0 	.word	0x000186a0
 80017cc:	001e847f 	.word	0x001e847f
 80017d0:	003d08ff 	.word	0x003d08ff
 80017d4:	431bde83 	.word	0x431bde83
 80017d8:	10624dd3 	.word	0x10624dd3

080017dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08c      	sub	sp, #48	; 0x30
 80017e0:	af02      	add	r7, sp, #8
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	4608      	mov	r0, r1
 80017e6:	4611      	mov	r1, r2
 80017e8:	461a      	mov	r2, r3
 80017ea:	4603      	mov	r3, r0
 80017ec:	817b      	strh	r3, [r7, #10]
 80017ee:	460b      	mov	r3, r1
 80017f0:	813b      	strh	r3, [r7, #8]
 80017f2:	4613      	mov	r3, r2
 80017f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80017f6:	f7ff fb83 	bl	8000f00 <HAL_GetTick>
 80017fa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b20      	cmp	r3, #32
 8001806:	f040 8208 	bne.w	8001c1a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2319      	movs	r3, #25
 8001810:	2201      	movs	r2, #1
 8001812:	497b      	ldr	r1, [pc, #492]	; (8001a00 <HAL_I2C_Mem_Read+0x224>)
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	f000 faef 	bl	8001df8 <I2C_WaitOnFlagUntilTimeout>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001820:	2302      	movs	r3, #2
 8001822:	e1fb      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800182a:	2b01      	cmp	r3, #1
 800182c:	d101      	bne.n	8001832 <HAL_I2C_Mem_Read+0x56>
 800182e:	2302      	movs	r3, #2
 8001830:	e1f4      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b01      	cmp	r3, #1
 8001846:	d007      	beq.n	8001858 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 0201 	orr.w	r2, r2, #1
 8001856:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001866:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2222      	movs	r2, #34	; 0x22
 800186c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2240      	movs	r2, #64	; 0x40
 8001874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2200      	movs	r2, #0
 800187c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001882:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001888:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800188e:	b29a      	uxth	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4a5b      	ldr	r2, [pc, #364]	; (8001a04 <HAL_I2C_Mem_Read+0x228>)
 8001898:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800189a:	88f8      	ldrh	r0, [r7, #6]
 800189c:	893a      	ldrh	r2, [r7, #8]
 800189e:	8979      	ldrh	r1, [r7, #10]
 80018a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	4603      	mov	r3, r0
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f000 f9bc 	bl	8001c28 <I2C_RequestMemoryRead>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e1b0      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d113      	bne.n	80018ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018c2:	2300      	movs	r3, #0
 80018c4:	623b      	str	r3, [r7, #32]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	695b      	ldr	r3, [r3, #20]
 80018cc:	623b      	str	r3, [r7, #32]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	623b      	str	r3, [r7, #32]
 80018d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	e184      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d11b      	bne.n	800192a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001900:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	695b      	ldr	r3, [r3, #20]
 800190c:	61fb      	str	r3, [r7, #28]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	61fb      	str	r3, [r7, #28]
 8001916:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	e164      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800192e:	2b02      	cmp	r3, #2
 8001930:	d11b      	bne.n	800196a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001940:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001950:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	61bb      	str	r3, [r7, #24]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	61bb      	str	r3, [r7, #24]
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	e144      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	695b      	ldr	r3, [r3, #20]
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001980:	e138      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001986:	2b03      	cmp	r3, #3
 8001988:	f200 80f1 	bhi.w	8001b6e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001990:	2b01      	cmp	r3, #1
 8001992:	d123      	bne.n	80019dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001996:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f000 fb44 	bl	8002026 <I2C_WaitOnRXNEFlagUntilTimeout>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e139      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	691a      	ldr	r2, [r3, #16]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c4:	3b01      	subs	r3, #1
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80019da:	e10b      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d14e      	bne.n	8001a82 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019ea:	2200      	movs	r2, #0
 80019ec:	4906      	ldr	r1, [pc, #24]	; (8001a08 <HAL_I2C_Mem_Read+0x22c>)
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 fa02 	bl	8001df8 <I2C_WaitOnFlagUntilTimeout>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d008      	beq.n	8001a0c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e10e      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
 80019fe:	bf00      	nop
 8001a00:	00100002 	.word	0x00100002
 8001a04:	ffff0000 	.word	0xffff0000
 8001a08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	691a      	ldr	r2, [r3, #16]
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	1c5a      	adds	r2, r3, #1
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	3b01      	subs	r3, #1
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	691a      	ldr	r2, [r3, #16]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a58:	b2d2      	uxtb	r2, r2
 8001a5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001a80:	e0b8      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a88:	2200      	movs	r2, #0
 8001a8a:	4966      	ldr	r1, [pc, #408]	; (8001c24 <HAL_I2C_Mem_Read+0x448>)
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f000 f9b3 	bl	8001df8 <I2C_WaitOnFlagUntilTimeout>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e0bf      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	691a      	ldr	r2, [r3, #16]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abe:	1c5a      	adds	r2, r3, #1
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	494f      	ldr	r1, [pc, #316]	; (8001c24 <HAL_I2C_Mem_Read+0x448>)
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f985 	bl	8001df8 <I2C_WaitOnFlagUntilTimeout>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e091      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	691a      	ldr	r2, [r3, #16]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b24:	3b01      	subs	r3, #1
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	3b01      	subs	r3, #1
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	691a      	ldr	r2, [r3, #16]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b44:	b2d2      	uxtb	r2, r2
 8001b46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4c:	1c5a      	adds	r2, r3, #1
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	3b01      	subs	r3, #1
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001b6c:	e042      	b.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f000 fa57 	bl	8002026 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e04c      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	691a      	ldr	r2, [r3, #16]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b94:	1c5a      	adds	r2, r3, #1
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	3b01      	subs	r3, #1
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d118      	bne.n	8001bf4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	691a      	ldr	r2, [r3, #16]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	1c5a      	adds	r2, r3, #1
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bde:	3b01      	subs	r3, #1
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	3b01      	subs	r3, #1
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f47f aec2 	bne.w	8001982 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2220      	movs	r2, #32
 8001c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	e000      	b.n	8001c1c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001c1a:	2302      	movs	r3, #2
  }
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3728      	adds	r7, #40	; 0x28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	00010004 	.word	0x00010004

08001c28 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	4608      	mov	r0, r1
 8001c32:	4611      	mov	r1, r2
 8001c34:	461a      	mov	r2, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	817b      	strh	r3, [r7, #10]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	813b      	strh	r3, [r7, #8]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c50:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f000 f8c2 	bl	8001df8 <I2C_WaitOnFlagUntilTimeout>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00d      	beq.n	8001c96 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c88:	d103      	bne.n	8001c92 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e0aa      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c96:	897b      	ldrh	r3, [r7, #10]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001ca4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca8:	6a3a      	ldr	r2, [r7, #32]
 8001caa:	4952      	ldr	r1, [pc, #328]	; (8001df4 <I2C_RequestMemoryRead+0x1cc>)
 8001cac:	68f8      	ldr	r0, [r7, #12]
 8001cae:	f000 f8fa 	bl	8001ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e097      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd4:	6a39      	ldr	r1, [r7, #32]
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	f000 f964 	bl	8001fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00d      	beq.n	8001cfe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d107      	bne.n	8001cfa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cf8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e076      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d105      	bne.n	8001d10 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d04:	893b      	ldrh	r3, [r7, #8]
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	611a      	str	r2, [r3, #16]
 8001d0e:	e021      	b.n	8001d54 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001d10:	893b      	ldrh	r3, [r7, #8]
 8001d12:	0a1b      	lsrs	r3, r3, #8
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d20:	6a39      	ldr	r1, [r7, #32]
 8001d22:	68f8      	ldr	r0, [r7, #12]
 8001d24:	f000 f93e 	bl	8001fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00d      	beq.n	8001d4a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	2b04      	cmp	r3, #4
 8001d34:	d107      	bne.n	8001d46 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e050      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d4a:	893b      	ldrh	r3, [r7, #8]
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d56:	6a39      	ldr	r1, [r7, #32]
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f000 f923 	bl	8001fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d00d      	beq.n	8001d80 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	2b04      	cmp	r3, #4
 8001d6a:	d107      	bne.n	8001d7c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d7a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e035      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d8e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	6a3b      	ldr	r3, [r7, #32]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f000 f82b 	bl	8001df8 <I2C_WaitOnFlagUntilTimeout>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00d      	beq.n	8001dc4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001db6:	d103      	bne.n	8001dc0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e013      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001dc4:	897b      	ldrh	r3, [r7, #10]
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd6:	6a3a      	ldr	r2, [r7, #32]
 8001dd8:	4906      	ldr	r1, [pc, #24]	; (8001df4 <I2C_RequestMemoryRead+0x1cc>)
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f000 f863 	bl	8001ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	00010002 	.word	0x00010002

08001df8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	4613      	mov	r3, r2
 8001e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e08:	e025      	b.n	8001e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e10:	d021      	beq.n	8001e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e12:	f7ff f875 	bl	8000f00 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d302      	bcc.n	8001e28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d116      	bne.n	8001e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f043 0220 	orr.w	r2, r3, #32
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e023      	b.n	8001e9e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	0c1b      	lsrs	r3, r3, #16
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d10d      	bne.n	8001e7c <I2C_WaitOnFlagUntilTimeout+0x84>
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	43da      	mvns	r2, r3
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf0c      	ite	eq
 8001e72:	2301      	moveq	r3, #1
 8001e74:	2300      	movne	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	461a      	mov	r2, r3
 8001e7a:	e00c      	b.n	8001e96 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	4013      	ands	r3, r2
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	bf0c      	ite	eq
 8001e8e:	2301      	moveq	r3, #1
 8001e90:	2300      	movne	r3, #0
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	461a      	mov	r2, r3
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d0b6      	beq.n	8001e0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b084      	sub	sp, #16
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	60f8      	str	r0, [r7, #12]
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	607a      	str	r2, [r7, #4]
 8001eb2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001eb4:	e051      	b.n	8001f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	695b      	ldr	r3, [r3, #20]
 8001ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ec4:	d123      	bne.n	8001f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ed4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ede:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2220      	movs	r2, #32
 8001eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efa:	f043 0204 	orr.w	r2, r3, #4
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e046      	b.n	8001f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f14:	d021      	beq.n	8001f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f16:	f7fe fff3 	bl	8000f00 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d302      	bcc.n	8001f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d116      	bne.n	8001f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2220      	movs	r2, #32
 8001f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f043 0220 	orr.w	r2, r3, #32
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e020      	b.n	8001f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	0c1b      	lsrs	r3, r3, #16
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d10c      	bne.n	8001f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	bf14      	ite	ne
 8001f76:	2301      	movne	r3, #1
 8001f78:	2300      	moveq	r3, #0
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	e00b      	b.n	8001f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	43da      	mvns	r2, r3
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	bf14      	ite	ne
 8001f90:	2301      	movne	r3, #1
 8001f92:	2300      	moveq	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d18d      	bne.n	8001eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fb0:	e02d      	b.n	800200e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001fb2:	68f8      	ldr	r0, [r7, #12]
 8001fb4:	f000 f88d 	bl	80020d2 <I2C_IsAcknowledgeFailed>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e02d      	b.n	800201e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc8:	d021      	beq.n	800200e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fca:	f7fe ff99 	bl	8000f00 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	68ba      	ldr	r2, [r7, #8]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d302      	bcc.n	8001fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d116      	bne.n	800200e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	f043 0220 	orr.w	r2, r3, #32
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e007      	b.n	800201e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002018:	2b80      	cmp	r3, #128	; 0x80
 800201a:	d1ca      	bne.n	8001fb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002032:	e042      	b.n	80020ba <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b10      	cmp	r3, #16
 8002040:	d119      	bne.n	8002076 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f06f 0210 	mvn.w	r2, #16
 800204a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2220      	movs	r2, #32
 8002056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e029      	b.n	80020ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002076:	f7fe ff43 	bl	8000f00 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	429a      	cmp	r2, r3
 8002084:	d302      	bcc.n	800208c <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d116      	bne.n	80020ba <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2220      	movs	r2, #32
 8002096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f043 0220 	orr.w	r2, r3, #32
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e007      	b.n	80020ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020c4:	2b40      	cmp	r3, #64	; 0x40
 80020c6:	d1b5      	bne.n	8002034 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e8:	d11b      	bne.n	8002122 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80020f2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2220      	movs	r2, #32
 80020fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	f043 0204 	orr.w	r2, r3, #4
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e128      	b.n	8002394 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a90      	ldr	r2, [pc, #576]	; (800239c <HAL_I2S_Init+0x26c>)
 800215a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f7fe fbb1 	bl	80008c4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2202      	movs	r2, #2
 8002166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	69db      	ldr	r3, [r3, #28]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002178:	f023 030f 	bic.w	r3, r3, #15
 800217c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2202      	movs	r2, #2
 8002184:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	695b      	ldr	r3, [r3, #20]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d060      	beq.n	8002250 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d102      	bne.n	800219c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002196:	2310      	movs	r3, #16
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	e001      	b.n	80021a0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800219c:	2320      	movs	r3, #32
 800219e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	2b20      	cmp	r3, #32
 80021a6:	d802      	bhi.n	80021ae <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80021ae:	2001      	movs	r0, #1
 80021b0:	f002 fc42 	bl	8004a38 <HAL_RCCEx_GetPeriphCLKFreq>
 80021b4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021be:	d125      	bne.n	800220c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d010      	beq.n	80021ea <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	461a      	mov	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e4:	3305      	adds	r3, #5
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	e01f      	b.n	800222a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80021f4:	4613      	mov	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	461a      	mov	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	fbb2 f3f3 	udiv	r3, r2, r3
 8002206:	3305      	adds	r3, #5
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	e00e      	b.n	800222a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	fbb2 f2f3 	udiv	r2, r2, r3
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	461a      	mov	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	fbb2 f3f3 	udiv	r3, r2, r3
 8002226:	3305      	adds	r3, #5
 8002228:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4a5c      	ldr	r2, [pc, #368]	; (80023a0 <HAL_I2S_Init+0x270>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	08db      	lsrs	r3, r3, #3
 8002234:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	085b      	lsrs	r3, r3, #1
 8002246:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	e003      	b.n	8002258 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002250:	2302      	movs	r3, #2
 8002252:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d902      	bls.n	8002264 <HAL_I2S_Init+0x134>
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	2bff      	cmp	r3, #255	; 0xff
 8002262:	d907      	bls.n	8002274 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002268:	f043 0210 	orr.w	r2, r3, #16
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e08f      	b.n	8002394 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	ea42 0103 	orr.w	r1, r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	69fa      	ldr	r2, [r7, #28]
 8002284:	430a      	orrs	r2, r1
 8002286:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002292:	f023 030f 	bic.w	r3, r3, #15
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6851      	ldr	r1, [r2, #4]
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6892      	ldr	r2, [r2, #8]
 800229e:	4311      	orrs	r1, r2
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	68d2      	ldr	r2, [r2, #12]
 80022a4:	4311      	orrs	r1, r2
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	6992      	ldr	r2, [r2, #24]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	431a      	orrs	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022b6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d161      	bne.n	8002384 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a38      	ldr	r2, [pc, #224]	; (80023a4 <HAL_I2S_Init+0x274>)
 80022c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a37      	ldr	r2, [pc, #220]	; (80023a8 <HAL_I2S_Init+0x278>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d101      	bne.n	80022d4 <HAL_I2S_Init+0x1a4>
 80022d0:	4b36      	ldr	r3, [pc, #216]	; (80023ac <HAL_I2S_Init+0x27c>)
 80022d2:	e001      	b.n	80022d8 <HAL_I2S_Init+0x1a8>
 80022d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	4932      	ldr	r1, [pc, #200]	; (80023a8 <HAL_I2S_Init+0x278>)
 80022e0:	428a      	cmp	r2, r1
 80022e2:	d101      	bne.n	80022e8 <HAL_I2S_Init+0x1b8>
 80022e4:	4a31      	ldr	r2, [pc, #196]	; (80023ac <HAL_I2S_Init+0x27c>)
 80022e6:	e001      	b.n	80022ec <HAL_I2S_Init+0x1bc>
 80022e8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80022ec:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80022f0:	f023 030f 	bic.w	r3, r3, #15
 80022f4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a2b      	ldr	r2, [pc, #172]	; (80023a8 <HAL_I2S_Init+0x278>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d101      	bne.n	8002304 <HAL_I2S_Init+0x1d4>
 8002300:	4b2a      	ldr	r3, [pc, #168]	; (80023ac <HAL_I2S_Init+0x27c>)
 8002302:	e001      	b.n	8002308 <HAL_I2S_Init+0x1d8>
 8002304:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002308:	2202      	movs	r2, #2
 800230a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a25      	ldr	r2, [pc, #148]	; (80023a8 <HAL_I2S_Init+0x278>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d101      	bne.n	800231a <HAL_I2S_Init+0x1ea>
 8002316:	4b25      	ldr	r3, [pc, #148]	; (80023ac <HAL_I2S_Init+0x27c>)
 8002318:	e001      	b.n	800231e <HAL_I2S_Init+0x1ee>
 800231a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800231e:	69db      	ldr	r3, [r3, #28]
 8002320:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800232a:	d003      	beq.n	8002334 <HAL_I2S_Init+0x204>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002334:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	e001      	b.n	8002340 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800233c:	2300      	movs	r3, #0
 800233e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800234a:	4313      	orrs	r3, r2
 800234c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002354:	4313      	orrs	r3, r2
 8002356:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800235e:	4313      	orrs	r3, r2
 8002360:	b29a      	uxth	r2, r3
 8002362:	897b      	ldrh	r3, [r7, #10]
 8002364:	4313      	orrs	r3, r2
 8002366:	b29b      	uxth	r3, r3
 8002368:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800236c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a0d      	ldr	r2, [pc, #52]	; (80023a8 <HAL_I2S_Init+0x278>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d101      	bne.n	800237c <HAL_I2S_Init+0x24c>
 8002378:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <HAL_I2S_Init+0x27c>)
 800237a:	e001      	b.n	8002380 <HAL_I2S_Init+0x250>
 800237c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002380:	897a      	ldrh	r2, [r7, #10]
 8002382:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3720      	adds	r7, #32
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	080024a7 	.word	0x080024a7
 80023a0:	cccccccd 	.word	0xcccccccd
 80023a4:	080025bd 	.word	0x080025bd
 80023a8:	40003800 	.word	0x40003800
 80023ac:	40003400 	.word	0x40003400

080023b0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f8:	881a      	ldrh	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	1c9a      	adds	r2, r3, #2
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240e:	b29b      	uxth	r3, r3
 8002410:	3b01      	subs	r3, #1
 8002412:	b29a      	uxth	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800241c:	b29b      	uxth	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10e      	bne.n	8002440 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002430:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7ff ffb8 	bl	80023b0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245a:	b292      	uxth	r2, r2
 800245c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002462:	1c9a      	adds	r2, r3, #2
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800246c:	b29b      	uxth	r3, r3
 800246e:	3b01      	subs	r3, #1
 8002470:	b29a      	uxth	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d10e      	bne.n	800249e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800248e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff ff93 	bl	80023c4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d13a      	bne.n	8002538 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d109      	bne.n	80024e0 <I2S_IRQHandler+0x3a>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d6:	2b40      	cmp	r3, #64	; 0x40
 80024d8:	d102      	bne.n	80024e0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7ff ffb4 	bl	8002448 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024e6:	2b40      	cmp	r3, #64	; 0x40
 80024e8:	d126      	bne.n	8002538 <I2S_IRQHandler+0x92>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 0320 	and.w	r3, r3, #32
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	d11f      	bne.n	8002538 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002506:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002508:	2300      	movs	r3, #0
 800250a:	613b      	str	r3, [r7, #16]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	f043 0202 	orr.w	r2, r3, #2
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff ff50 	bl	80023d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b03      	cmp	r3, #3
 8002542:	d136      	bne.n	80025b2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b02      	cmp	r3, #2
 800254c:	d109      	bne.n	8002562 <I2S_IRQHandler+0xbc>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002558:	2b80      	cmp	r3, #128	; 0x80
 800255a:	d102      	bne.n	8002562 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ff45 	bl	80023ec <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b08      	cmp	r3, #8
 800256a:	d122      	bne.n	80025b2 <I2S_IRQHandler+0x10c>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	2b20      	cmp	r3, #32
 8002578:	d11b      	bne.n	80025b2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002588:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a4:	f043 0204 	orr.w	r2, r3, #4
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7ff ff13 	bl	80023d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80025b2:	bf00      	nop
 80025b4:	3718      	adds	r7, #24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
	...

080025bc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a92      	ldr	r2, [pc, #584]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d101      	bne.n	80025da <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80025d6:	4b92      	ldr	r3, [pc, #584]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80025d8:	e001      	b.n	80025de <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80025da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a8b      	ldr	r2, [pc, #556]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d101      	bne.n	80025f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80025f4:	4b8a      	ldr	r3, [pc, #552]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80025f6:	e001      	b.n	80025fc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80025f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002608:	d004      	beq.n	8002614 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	f040 8099 	bne.w	8002746 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b02      	cmp	r3, #2
 800261c:	d107      	bne.n	800262e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f925 	bl	8002878 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b01      	cmp	r3, #1
 8002636:	d107      	bne.n	8002648 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263e:	2b00      	cmp	r3, #0
 8002640:	d002      	beq.n	8002648 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f9c8 	bl	80029d8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800264e:	2b40      	cmp	r3, #64	; 0x40
 8002650:	d13a      	bne.n	80026c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	f003 0320 	and.w	r3, r3, #32
 8002658:	2b00      	cmp	r3, #0
 800265a:	d035      	beq.n	80026c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a6e      	ldr	r2, [pc, #440]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d101      	bne.n	800266a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002666:	4b6e      	ldr	r3, [pc, #440]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002668:	e001      	b.n	800266e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800266a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4969      	ldr	r1, [pc, #420]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002676:	428b      	cmp	r3, r1
 8002678:	d101      	bne.n	800267e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800267a:	4b69      	ldr	r3, [pc, #420]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800267c:	e001      	b.n	8002682 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800267e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002682:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002686:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002696:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002698:	2300      	movs	r3, #0
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	f043 0202 	orr.w	r2, r3, #2
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff fe88 	bl	80023d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b08      	cmp	r3, #8
 80026d0:	f040 80c3 	bne.w	800285a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f003 0320 	and.w	r3, r3, #32
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 80bd 	beq.w	800285a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80026ee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a49      	ldr	r2, [pc, #292]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80026fa:	4b49      	ldr	r3, [pc, #292]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80026fc:	e001      	b.n	8002702 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80026fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4944      	ldr	r1, [pc, #272]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800270a:	428b      	cmp	r3, r1
 800270c:	d101      	bne.n	8002712 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800270e:	4b44      	ldr	r3, [pc, #272]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002710:	e001      	b.n	8002716 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002712:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002716:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800271a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800271c:	2300      	movs	r3, #0
 800271e:	60bb      	str	r3, [r7, #8]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002736:	f043 0204 	orr.w	r2, r3, #4
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff fe4a 	bl	80023d8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002744:	e089      	b.n	800285a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b02      	cmp	r3, #2
 800274e:	d107      	bne.n	8002760 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002756:	2b00      	cmp	r3, #0
 8002758:	d002      	beq.n	8002760 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 f8be 	bl	80028dc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d107      	bne.n	800277a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f8fd 	bl	8002974 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002780:	2b40      	cmp	r3, #64	; 0x40
 8002782:	d12f      	bne.n	80027e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f003 0320 	and.w	r3, r3, #32
 800278a:	2b00      	cmp	r3, #0
 800278c:	d02a      	beq.n	80027e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800279c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a1e      	ldr	r2, [pc, #120]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d101      	bne.n	80027ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80027a8:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027aa:	e001      	b.n	80027b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80027ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4919      	ldr	r1, [pc, #100]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027b8:	428b      	cmp	r3, r1
 80027ba:	d101      	bne.n	80027c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80027bc:	4b18      	ldr	r3, [pc, #96]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027be:	e001      	b.n	80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80027c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80027c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80027c8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d6:	f043 0202 	orr.w	r2, r3, #2
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff fdfa 	bl	80023d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d136      	bne.n	800285c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	f003 0320 	and.w	r3, r3, #32
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d031      	beq.n	800285c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d101      	bne.n	8002806 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002802:	4b07      	ldr	r3, [pc, #28]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002804:	e001      	b.n	800280a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002806:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4902      	ldr	r1, [pc, #8]	; (800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002812:	428b      	cmp	r3, r1
 8002814:	d106      	bne.n	8002824 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002816:	4b02      	ldr	r3, [pc, #8]	; (8002820 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002818:	e006      	b.n	8002828 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800281a:	bf00      	nop
 800281c:	40003800 	.word	0x40003800
 8002820:	40003400 	.word	0x40003400
 8002824:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002828:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800282c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800283c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284a:	f043 0204 	orr.w	r2, r3, #4
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7ff fdc0 	bl	80023d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002858:	e000      	b.n	800285c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800285a:	bf00      	nop
}
 800285c:	bf00      	nop
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002884:	1c99      	adds	r1, r3, #2
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6251      	str	r1, [r2, #36]	; 0x24
 800288a:	881a      	ldrh	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d113      	bne.n	80028d2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80028b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d106      	bne.n	80028d2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7ff ffc9 	bl	8002864 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	1c99      	adds	r1, r3, #2
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6251      	str	r1, [r2, #36]	; 0x24
 80028ee:	8819      	ldrh	r1, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1d      	ldr	r2, [pc, #116]	; (800296c <I2SEx_TxISR_I2SExt+0x90>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <I2SEx_TxISR_I2SExt+0x22>
 80028fa:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <I2SEx_TxISR_I2SExt+0x94>)
 80028fc:	e001      	b.n	8002902 <I2SEx_TxISR_I2SExt+0x26>
 80028fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002902:	460a      	mov	r2, r1
 8002904:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29a      	uxth	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d121      	bne.n	8002962 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a12      	ldr	r2, [pc, #72]	; (800296c <I2SEx_TxISR_I2SExt+0x90>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d101      	bne.n	800292c <I2SEx_TxISR_I2SExt+0x50>
 8002928:	4b11      	ldr	r3, [pc, #68]	; (8002970 <I2SEx_TxISR_I2SExt+0x94>)
 800292a:	e001      	b.n	8002930 <I2SEx_TxISR_I2SExt+0x54>
 800292c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	490d      	ldr	r1, [pc, #52]	; (800296c <I2SEx_TxISR_I2SExt+0x90>)
 8002938:	428b      	cmp	r3, r1
 800293a:	d101      	bne.n	8002940 <I2SEx_TxISR_I2SExt+0x64>
 800293c:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <I2SEx_TxISR_I2SExt+0x94>)
 800293e:	e001      	b.n	8002944 <I2SEx_TxISR_I2SExt+0x68>
 8002940:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002944:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002948:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800294e:	b29b      	uxth	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	d106      	bne.n	8002962 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff ff81 	bl	8002864 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40003800 	.word	0x40003800
 8002970:	40003400 	.word	0x40003400

08002974 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68d8      	ldr	r0, [r3, #12]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	1c99      	adds	r1, r3, #2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800298c:	b282      	uxth	r2, r0
 800298e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d113      	bne.n	80029d0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80029b6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029bc:	b29b      	uxth	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d106      	bne.n	80029d0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7ff ff4a 	bl	8002864 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80029d0:	bf00      	nop
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a20      	ldr	r2, [pc, #128]	; (8002a68 <I2SEx_RxISR_I2SExt+0x90>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d101      	bne.n	80029ee <I2SEx_RxISR_I2SExt+0x16>
 80029ea:	4b20      	ldr	r3, [pc, #128]	; (8002a6c <I2SEx_RxISR_I2SExt+0x94>)
 80029ec:	e001      	b.n	80029f2 <I2SEx_RxISR_I2SExt+0x1a>
 80029ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029f2:	68d8      	ldr	r0, [r3, #12]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f8:	1c99      	adds	r1, r3, #2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80029fe:	b282      	uxth	r2, r0
 8002a00:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d121      	bne.n	8002a5e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a12      	ldr	r2, [pc, #72]	; (8002a68 <I2SEx_RxISR_I2SExt+0x90>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d101      	bne.n	8002a28 <I2SEx_RxISR_I2SExt+0x50>
 8002a24:	4b11      	ldr	r3, [pc, #68]	; (8002a6c <I2SEx_RxISR_I2SExt+0x94>)
 8002a26:	e001      	b.n	8002a2c <I2SEx_RxISR_I2SExt+0x54>
 8002a28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	490d      	ldr	r1, [pc, #52]	; (8002a68 <I2SEx_RxISR_I2SExt+0x90>)
 8002a34:	428b      	cmp	r3, r1
 8002a36:	d101      	bne.n	8002a3c <I2SEx_RxISR_I2SExt+0x64>
 8002a38:	4b0c      	ldr	r3, [pc, #48]	; (8002a6c <I2SEx_RxISR_I2SExt+0x94>)
 8002a3a:	e001      	b.n	8002a40 <I2SEx_RxISR_I2SExt+0x68>
 8002a3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a40:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a44:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d106      	bne.n	8002a5e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7ff ff03 	bl	8002864 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40003800 	.word	0x40003800
 8002a6c:	40003400 	.word	0x40003400

08002a70 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a72:	b08f      	sub	sp, #60	; 0x3c
 8002a74:	af0a      	add	r7, sp, #40	; 0x28
 8002a76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e10f      	b.n	8002ca2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d106      	bne.n	8002aa2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f005 fecd 	bl	800883c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d102      	bne.n	8002abc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f002 f9b4 	bl	8004e2e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	687e      	ldr	r6, [r7, #4]
 8002ace:	466d      	mov	r5, sp
 8002ad0:	f106 0410 	add.w	r4, r6, #16
 8002ad4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ad6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ad8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ada:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002adc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ae0:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ae4:	1d33      	adds	r3, r6, #4
 8002ae6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ae8:	6838      	ldr	r0, [r7, #0]
 8002aea:	f002 f88c 	bl	8004c06 <USB_CoreInit>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2202      	movs	r2, #2
 8002af8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0d0      	b.n	8002ca2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2100      	movs	r1, #0
 8002b06:	4618      	mov	r0, r3
 8002b08:	f002 f9a2 	bl	8004e50 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	73fb      	strb	r3, [r7, #15]
 8002b10:	e04a      	b.n	8002ba8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b12:	7bfa      	ldrb	r2, [r7, #15]
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	333d      	adds	r3, #61	; 0x3d
 8002b22:	2201      	movs	r2, #1
 8002b24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b26:	7bfa      	ldrb	r2, [r7, #15]
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	4413      	add	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	440b      	add	r3, r1
 8002b34:	333c      	adds	r3, #60	; 0x3c
 8002b36:	7bfa      	ldrb	r2, [r7, #15]
 8002b38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002b3a:	7bfa      	ldrb	r2, [r7, #15]
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
 8002b3e:	b298      	uxth	r0, r3
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	4613      	mov	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4413      	add	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3344      	adds	r3, #68	; 0x44
 8002b4e:	4602      	mov	r2, r0
 8002b50:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b52:	7bfa      	ldrb	r2, [r7, #15]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	4413      	add	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	3340      	adds	r3, #64	; 0x40
 8002b62:	2200      	movs	r2, #0
 8002b64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b66:	7bfa      	ldrb	r2, [r7, #15]
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	4413      	add	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	3348      	adds	r3, #72	; 0x48
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b7a:	7bfa      	ldrb	r2, [r7, #15]
 8002b7c:	6879      	ldr	r1, [r7, #4]
 8002b7e:	4613      	mov	r3, r2
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	440b      	add	r3, r1
 8002b88:	334c      	adds	r3, #76	; 0x4c
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b8e:	7bfa      	ldrb	r2, [r7, #15]
 8002b90:	6879      	ldr	r1, [r7, #4]
 8002b92:	4613      	mov	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	4413      	add	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	440b      	add	r3, r1
 8002b9c:	3354      	adds	r3, #84	; 0x54
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
 8002ba8:	7bfa      	ldrb	r2, [r7, #15]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d3af      	bcc.n	8002b12 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	73fb      	strb	r3, [r7, #15]
 8002bb6:	e044      	b.n	8002c42 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002bb8:	7bfa      	ldrb	r2, [r7, #15]
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	4413      	add	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002bca:	2200      	movs	r2, #0
 8002bcc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002bce:	7bfa      	ldrb	r2, [r7, #15]
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	4413      	add	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002be0:	7bfa      	ldrb	r2, [r7, #15]
 8002be2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002be4:	7bfa      	ldrb	r2, [r7, #15]
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002bfa:	7bfa      	ldrb	r2, [r7, #15]
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	4413      	add	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	440b      	add	r3, r1
 8002c08:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c10:	7bfa      	ldrb	r2, [r7, #15]
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	4613      	mov	r3, r2
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002c26:	7bfa      	ldrb	r2, [r7, #15]
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	4413      	add	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	440b      	add	r3, r1
 8002c34:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
 8002c42:	7bfa      	ldrb	r2, [r7, #15]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d3b5      	bcc.n	8002bb8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	603b      	str	r3, [r7, #0]
 8002c52:	687e      	ldr	r6, [r7, #4]
 8002c54:	466d      	mov	r5, sp
 8002c56:	f106 0410 	add.w	r4, r6, #16
 8002c5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c66:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c6a:	1d33      	adds	r3, r6, #4
 8002c6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c6e:	6838      	ldr	r0, [r7, #0]
 8002c70:	f002 f93a 	bl	8004ee8 <USB_DevInit>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d005      	beq.n	8002c86 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e00d      	b.n	8002ca2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f003 fa89 	bl	80061b2 <USB_DevDisconnect>

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002caa <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <HAL_PCD_Start+0x1c>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e020      	b.n	8002d08 <HAL_PCD_Start+0x5e>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d109      	bne.n	8002cea <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d005      	beq.n	8002cea <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f002 f88c 	bl	8004e0c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f003 fa39 	bl	8006170 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d10:	b590      	push	{r4, r7, lr}
 8002d12:	b08d      	sub	sp, #52	; 0x34
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f003 faf7 	bl	800631a <USB_GetMode>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f040 848a 	bne.w	8003648 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f003 fa5b 	bl	80061f4 <USB_ReadInterrupts>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 8480 	beq.w	8003646 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	0a1b      	lsrs	r3, r3, #8
 8002d50:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f003 fa48 	bl	80061f4 <USB_ReadInterrupts>
 8002d64:	4603      	mov	r3, r0
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d107      	bne.n	8002d7e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	695a      	ldr	r2, [r3, #20]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f002 0202 	and.w	r2, r2, #2
 8002d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f003 fa36 	bl	80061f4 <USB_ReadInterrupts>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f003 0310 	and.w	r3, r3, #16
 8002d8e:	2b10      	cmp	r3, #16
 8002d90:	d161      	bne.n	8002e56 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699a      	ldr	r2, [r3, #24]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 0210 	bic.w	r2, r2, #16
 8002da0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	f003 020f 	and.w	r2, r3, #15
 8002dae:	4613      	mov	r3, r2
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	4413      	add	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3304      	adds	r3, #4
 8002dc0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	0c5b      	lsrs	r3, r3, #17
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d124      	bne.n	8002e18 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d035      	beq.n	8002e46 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002de4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	461a      	mov	r2, r3
 8002dec:	6a38      	ldr	r0, [r7, #32]
 8002dee:	f003 f86d 	bl	8005ecc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	691a      	ldr	r2, [r3, #16]
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	091b      	lsrs	r3, r3, #4
 8002dfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002dfe:	441a      	add	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	6a1a      	ldr	r2, [r3, #32]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	091b      	lsrs	r3, r3, #4
 8002e0c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e10:	441a      	add	r2, r3
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	621a      	str	r2, [r3, #32]
 8002e16:	e016      	b.n	8002e46 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	0c5b      	lsrs	r3, r3, #17
 8002e1c:	f003 030f 	and.w	r3, r3, #15
 8002e20:	2b06      	cmp	r3, #6
 8002e22:	d110      	bne.n	8002e46 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002e2a:	2208      	movs	r2, #8
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	6a38      	ldr	r0, [r7, #32]
 8002e30:	f003 f84c 	bl	8005ecc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	6a1a      	ldr	r2, [r3, #32]
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	091b      	lsrs	r3, r3, #4
 8002e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e40:	441a      	add	r2, r3
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699a      	ldr	r2, [r3, #24]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f042 0210 	orr.w	r2, r2, #16
 8002e54:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f003 f9ca 	bl	80061f4 <USB_ReadInterrupts>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e66:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e6a:	f040 80a7 	bne.w	8002fbc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f003 f9cf 	bl	800621a <USB_ReadDevAllOutEpInterrupt>
 8002e7c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002e7e:	e099      	b.n	8002fb4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 808e 	beq.w	8002fa8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	4611      	mov	r1, r2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f003 f9f3 	bl	8006282 <USB_ReadDevOutEPInterrupt>
 8002e9c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00c      	beq.n	8002ec2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	015a      	lsls	r2, r3, #5
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002eba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 fec3 	bl	8003c48 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	f003 0308 	and.w	r3, r3, #8
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00c      	beq.n	8002ee6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ece:	015a      	lsls	r2, r3, #5
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ed8:	461a      	mov	r2, r3
 8002eda:	2308      	movs	r3, #8
 8002edc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002ede:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 ff99 	bl	8003e18 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	f003 0310 	and.w	r3, r3, #16
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d008      	beq.n	8002f02 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef2:	015a      	lsls	r2, r3, #5
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002efc:	461a      	mov	r2, r3
 8002efe:	2310      	movs	r3, #16
 8002f00:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d030      	beq.n	8002f6e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f14:	2b80      	cmp	r3, #128	; 0x80
 8002f16:	d109      	bne.n	8002f2c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	69fa      	ldr	r2, [r7, #28]
 8002f22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f2a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f2e:	4613      	mov	r3, r2
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	3304      	adds	r3, #4
 8002f40:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	78db      	ldrb	r3, [r3, #3]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d108      	bne.n	8002f5c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	4619      	mov	r1, r3
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f005 fd84 	bl	8008a64 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5e:	015a      	lsls	r2, r3, #5
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	4413      	add	r3, r2
 8002f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f68:	461a      	mov	r2, r3
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7a:	015a      	lsls	r2, r3, #5
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	4413      	add	r3, r2
 8002f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f84:	461a      	mov	r2, r3
 8002f86:	2320      	movs	r3, #32
 8002f88:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d009      	beq.n	8002fa8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f96:	015a      	lsls	r2, r3, #5
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fa6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002faa:	3301      	adds	r3, #1
 8002fac:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb0:	085b      	lsrs	r3, r3, #1
 8002fb2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f47f af62 	bne.w	8002e80 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f003 f917 	bl	80061f4 <USB_ReadInterrupts>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fcc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fd0:	f040 80db 	bne.w	800318a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f003 f938 	bl	800624e <USB_ReadDevAllInEpInterrupt>
 8002fde:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002fe4:	e0cd      	b.n	8003182 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80c2 	beq.w	8003176 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f003 f95e 	bl	80062be <USB_ReadDevInEPInterrupt>
 8003002:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d057      	beq.n	80030be <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800300e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003010:	f003 030f 	and.w	r3, r3, #15
 8003014:	2201      	movs	r2, #1
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003022:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	43db      	mvns	r3, r3
 8003028:	69f9      	ldr	r1, [r7, #28]
 800302a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800302e:	4013      	ands	r3, r2
 8003030:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003034:	015a      	lsls	r2, r3, #5
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	4413      	add	r3, r2
 800303a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800303e:	461a      	mov	r2, r3
 8003040:	2301      	movs	r3, #1
 8003042:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d132      	bne.n	80030b2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003050:	4613      	mov	r3, r2
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	334c      	adds	r3, #76	; 0x4c
 800305c:	6819      	ldr	r1, [r3, #0]
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003062:	4613      	mov	r3, r2
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4413      	add	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4403      	add	r3, r0
 800306c:	3348      	adds	r3, #72	; 0x48
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4419      	add	r1, r3
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003076:	4613      	mov	r3, r2
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	4413      	add	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4403      	add	r3, r0
 8003080:	334c      	adds	r3, #76	; 0x4c
 8003082:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	2b00      	cmp	r3, #0
 8003088:	d113      	bne.n	80030b2 <HAL_PCD_IRQHandler+0x3a2>
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800308e:	4613      	mov	r3, r2
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	4413      	add	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	3354      	adds	r3, #84	; 0x54
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d108      	bne.n	80030b2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6818      	ldr	r0, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80030aa:	461a      	mov	r2, r3
 80030ac:	2101      	movs	r1, #1
 80030ae:	f003 f965 	bl	800637c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	4619      	mov	r1, r3
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f005 fc4e 	bl	800895a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80030c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030d4:	461a      	mov	r2, r3
 80030d6:	2308      	movs	r3, #8
 80030d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d008      	beq.n	80030f6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	015a      	lsls	r2, r3, #5
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	4413      	add	r3, r2
 80030ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030f0:	461a      	mov	r2, r3
 80030f2:	2310      	movs	r3, #16
 80030f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	015a      	lsls	r2, r3, #5
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	4413      	add	r3, r2
 8003108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800310c:	461a      	mov	r2, r3
 800310e:	2340      	movs	r3, #64	; 0x40
 8003110:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d023      	beq.n	8003164 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800311c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800311e:	6a38      	ldr	r0, [r7, #32]
 8003120:	f002 f846 	bl	80051b0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003126:	4613      	mov	r3, r2
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	3338      	adds	r3, #56	; 0x38
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	4413      	add	r3, r2
 8003134:	3304      	adds	r3, #4
 8003136:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	78db      	ldrb	r3, [r3, #3]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d108      	bne.n	8003152 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	2200      	movs	r2, #0
 8003144:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	b2db      	uxtb	r3, r3
 800314a:	4619      	mov	r1, r3
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f005 fc9b 	bl	8008a88 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	015a      	lsls	r2, r3, #5
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	4413      	add	r3, r2
 800315a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800315e:	461a      	mov	r2, r3
 8003160:	2302      	movs	r3, #2
 8003162:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800316e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 fcdb 	bl	8003b2c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003178:	3301      	adds	r3, #1
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800317c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003184:	2b00      	cmp	r3, #0
 8003186:	f47f af2e 	bne.w	8002fe6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f003 f830 	bl	80061f4 <USB_ReadInterrupts>
 8003194:	4603      	mov	r3, r0
 8003196:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800319a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800319e:	d122      	bne.n	80031e6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	69fa      	ldr	r2, [r7, #28]
 80031aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80031ae:	f023 0301 	bic.w	r3, r3, #1
 80031b2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d108      	bne.n	80031d0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80031c6:	2100      	movs	r1, #0
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 fec3 	bl	8003f54 <HAL_PCDEx_LPM_Callback>
 80031ce:	e002      	b.n	80031d6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f005 fc39 	bl	8008a48 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695a      	ldr	r2, [r3, #20]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80031e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f003 f802 	bl	80061f4 <USB_ReadInterrupts>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031fa:	d112      	bne.n	8003222 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b01      	cmp	r3, #1
 800320a:	d102      	bne.n	8003212 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f005 fbf5 	bl	80089fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003220:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f002 ffe4 	bl	80061f4 <USB_ReadInterrupts>
 800322c:	4603      	mov	r3, r0
 800322e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003236:	f040 80b7 	bne.w	80033a8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	69fa      	ldr	r2, [r7, #28]
 8003244:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003248:	f023 0301 	bic.w	r3, r3, #1
 800324c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2110      	movs	r1, #16
 8003254:	4618      	mov	r0, r3
 8003256:	f001 ffab 	bl	80051b0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800325a:	2300      	movs	r3, #0
 800325c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800325e:	e046      	b.n	80032ee <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003262:	015a      	lsls	r2, r3, #5
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	4413      	add	r3, r2
 8003268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800326c:	461a      	mov	r2, r3
 800326e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003272:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003276:	015a      	lsls	r2, r3, #5
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	4413      	add	r3, r2
 800327c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003284:	0151      	lsls	r1, r2, #5
 8003286:	69fa      	ldr	r2, [r7, #28]
 8003288:	440a      	add	r2, r1
 800328a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800328e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003292:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003296:	015a      	lsls	r2, r3, #5
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	4413      	add	r3, r2
 800329c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032a0:	461a      	mov	r2, r3
 80032a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80032a6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80032a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032aa:	015a      	lsls	r2, r3, #5
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	4413      	add	r3, r2
 80032b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032b8:	0151      	lsls	r1, r2, #5
 80032ba:	69fa      	ldr	r2, [r7, #28]
 80032bc:	440a      	add	r2, r1
 80032be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80032c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80032c6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80032c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ca:	015a      	lsls	r2, r3, #5
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	4413      	add	r3, r2
 80032d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032d8:	0151      	lsls	r1, r2, #5
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	440a      	add	r2, r1
 80032de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80032e2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80032e6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ea:	3301      	adds	r3, #1
 80032ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d3b3      	bcc.n	8003260 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	69fa      	ldr	r2, [r7, #28]
 8003302:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003306:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800330a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	2b00      	cmp	r3, #0
 8003312:	d016      	beq.n	8003342 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800331a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800331e:	69fa      	ldr	r2, [r7, #28]
 8003320:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003324:	f043 030b 	orr.w	r3, r3, #11
 8003328:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800333a:	f043 030b 	orr.w	r3, r3, #11
 800333e:	6453      	str	r3, [r2, #68]	; 0x44
 8003340:	e015      	b.n	800336e <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003350:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003354:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003358:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	69fa      	ldr	r2, [r7, #28]
 8003364:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003368:	f043 030b 	orr.w	r3, r3, #11
 800336c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800337c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003380:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003392:	461a      	mov	r2, r3
 8003394:	f002 fff2 	bl	800637c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695a      	ldr	r2, [r3, #20]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80033a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f002 ff21 	bl	80061f4 <USB_ReadInterrupts>
 80033b2:	4603      	mov	r3, r0
 80033b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033bc:	d124      	bne.n	8003408 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f002 ffb7 	bl	8006336 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f001 ff6c 	bl	80052aa <USB_GetDevSpeed>
 80033d2:	4603      	mov	r3, r0
 80033d4:	461a      	mov	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681c      	ldr	r4, [r3, #0]
 80033de:	f001 fa29 	bl	8004834 <HAL_RCC_GetHCLKFreq>
 80033e2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	461a      	mov	r2, r3
 80033ec:	4620      	mov	r0, r4
 80033ee:	f001 fc6b 	bl	8004cc8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f005 fad9 	bl	80089aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695a      	ldr	r2, [r3, #20]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003406:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f002 fef1 	bl	80061f4 <USB_ReadInterrupts>
 8003412:	4603      	mov	r3, r0
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b08      	cmp	r3, #8
 800341a:	d10a      	bne.n	8003432 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f005 fab6 	bl	800898e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	695a      	ldr	r2, [r3, #20]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f002 0208 	and.w	r2, r2, #8
 8003430:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f002 fedc 	bl	80061f4 <USB_ReadInterrupts>
 800343c:	4603      	mov	r3, r0
 800343e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003442:	2b80      	cmp	r3, #128	; 0x80
 8003444:	d122      	bne.n	800348c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003446:	6a3b      	ldr	r3, [r7, #32]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003452:	2301      	movs	r3, #1
 8003454:	627b      	str	r3, [r7, #36]	; 0x24
 8003456:	e014      	b.n	8003482 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800345c:	4613      	mov	r3, r2
 800345e:	00db      	lsls	r3, r3, #3
 8003460:	4413      	add	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	440b      	add	r3, r1
 8003466:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d105      	bne.n	800347c <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	b2db      	uxtb	r3, r3
 8003474:	4619      	mov	r1, r3
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fb27 	bl	8003aca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347e:	3301      	adds	r3, #1
 8003480:	627b      	str	r3, [r7, #36]	; 0x24
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003488:	429a      	cmp	r2, r3
 800348a:	d3e5      	bcc.n	8003458 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f002 feaf 	bl	80061f4 <USB_ReadInterrupts>
 8003496:	4603      	mov	r3, r0
 8003498:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800349c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034a0:	d13b      	bne.n	800351a <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80034a2:	2301      	movs	r3, #1
 80034a4:	627b      	str	r3, [r7, #36]	; 0x24
 80034a6:	e02b      	b.n	8003500 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80034a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034aa:	015a      	lsls	r2, r3, #5
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	4413      	add	r3, r2
 80034b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034bc:	4613      	mov	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	4413      	add	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	3340      	adds	r3, #64	; 0x40
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d115      	bne.n	80034fa <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80034ce:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	da12      	bge.n	80034fa <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d8:	4613      	mov	r3, r2
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	333f      	adds	r3, #63	; 0x3f
 80034e4:	2201      	movs	r2, #1
 80034e6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	4619      	mov	r1, r3
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 fae8 	bl	8003aca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	3301      	adds	r3, #1
 80034fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003506:	429a      	cmp	r2, r3
 8003508:	d3ce      	bcc.n	80034a8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695a      	ldr	r2, [r3, #20]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003518:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f002 fe68 	bl	80061f4 <USB_ReadInterrupts>
 8003524:	4603      	mov	r3, r0
 8003526:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800352a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800352e:	d155      	bne.n	80035dc <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003530:	2301      	movs	r3, #1
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
 8003534:	e045      	b.n	80035c2 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003538:	015a      	lsls	r2, r3, #5
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	4413      	add	r3, r2
 800353e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800354a:	4613      	mov	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	4413      	add	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	440b      	add	r3, r1
 8003554:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d12e      	bne.n	80035bc <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800355e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003560:	2b00      	cmp	r3, #0
 8003562:	da2b      	bge.n	80035bc <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003570:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003574:	429a      	cmp	r2, r3
 8003576:	d121      	bne.n	80035bc <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003578:	6879      	ldr	r1, [r7, #4]
 800357a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800357c:	4613      	mov	r3, r2
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	440b      	add	r3, r1
 8003586:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800358a:	2201      	movs	r2, #1
 800358c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10a      	bne.n	80035bc <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035b8:	6053      	str	r3, [r2, #4]
            break;
 80035ba:	e007      	b.n	80035cc <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	3301      	adds	r3, #1
 80035c0:	627b      	str	r3, [r7, #36]	; 0x24
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d3b4      	bcc.n	8003536 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	695a      	ldr	r2, [r3, #20]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80035da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f002 fe07 	bl	80061f4 <USB_ReadInterrupts>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80035ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f0:	d10a      	bne.n	8003608 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f005 fa5a 	bl	8008aac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695a      	ldr	r2, [r3, #20]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003606:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f002 fdf1 	bl	80061f4 <USB_ReadInterrupts>
 8003612:	4603      	mov	r3, r0
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b04      	cmp	r3, #4
 800361a:	d115      	bne.n	8003648 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b00      	cmp	r3, #0
 800362c:	d002      	beq.n	8003634 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f005 fa4a 	bl	8008ac8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6859      	ldr	r1, [r3, #4]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	430a      	orrs	r2, r1
 8003642:	605a      	str	r2, [r3, #4]
 8003644:	e000      	b.n	8003648 <HAL_PCD_IRQHandler+0x938>
      return;
 8003646:	bf00      	nop
    }
  }
}
 8003648:	3734      	adds	r7, #52	; 0x34
 800364a:	46bd      	mov	sp, r7
 800364c:	bd90      	pop	{r4, r7, pc}

0800364e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b082      	sub	sp, #8
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	460b      	mov	r3, r1
 8003658:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_PCD_SetAddress+0x1a>
 8003664:	2302      	movs	r3, #2
 8003666:	e013      	b.n	8003690 <HAL_PCD_SetAddress+0x42>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	78fa      	ldrb	r2, [r7, #3]
 8003674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	4611      	mov	r1, r2
 8003680:	4618      	mov	r0, r3
 8003682:	f002 fd4f 	bl	8006124 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	4608      	mov	r0, r1
 80036a2:	4611      	mov	r1, r2
 80036a4:	461a      	mov	r2, r3
 80036a6:	4603      	mov	r3, r0
 80036a8:	70fb      	strb	r3, [r7, #3]
 80036aa:	460b      	mov	r3, r1
 80036ac:	803b      	strh	r3, [r7, #0]
 80036ae:	4613      	mov	r3, r2
 80036b0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80036b2:	2300      	movs	r3, #0
 80036b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	da0f      	bge.n	80036de <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036be:	78fb      	ldrb	r3, [r7, #3]
 80036c0:	f003 020f 	and.w	r2, r3, #15
 80036c4:	4613      	mov	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	3338      	adds	r3, #56	; 0x38
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	4413      	add	r3, r2
 80036d2:	3304      	adds	r3, #4
 80036d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2201      	movs	r2, #1
 80036da:	705a      	strb	r2, [r3, #1]
 80036dc:	e00f      	b.n	80036fe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036de:	78fb      	ldrb	r3, [r7, #3]
 80036e0:	f003 020f 	and.w	r2, r3, #15
 80036e4:	4613      	mov	r3, r2
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	4413      	add	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	4413      	add	r3, r2
 80036f4:	3304      	adds	r3, #4
 80036f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80036fe:	78fb      	ldrb	r3, [r7, #3]
 8003700:	f003 030f 	and.w	r3, r3, #15
 8003704:	b2da      	uxtb	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800370a:	883a      	ldrh	r2, [r7, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	78ba      	ldrb	r2, [r7, #2]
 8003714:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	785b      	ldrb	r3, [r3, #1]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d004      	beq.n	8003728 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003728:	78bb      	ldrb	r3, [r7, #2]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d102      	bne.n	8003734 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <HAL_PCD_EP_Open+0xaa>
 800373e:	2302      	movs	r3, #2
 8003740:	e00e      	b.n	8003760 <HAL_PCD_EP_Open+0xc8>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68f9      	ldr	r1, [r7, #12]
 8003750:	4618      	mov	r0, r3
 8003752:	f001 fdcf 	bl	80052f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800375e:	7afb      	ldrb	r3, [r7, #11]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	460b      	mov	r3, r1
 8003772:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003774:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003778:	2b00      	cmp	r3, #0
 800377a:	da0f      	bge.n	800379c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800377c:	78fb      	ldrb	r3, [r7, #3]
 800377e:	f003 020f 	and.w	r2, r3, #15
 8003782:	4613      	mov	r3, r2
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	4413      	add	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	3338      	adds	r3, #56	; 0x38
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	4413      	add	r3, r2
 8003790:	3304      	adds	r3, #4
 8003792:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2201      	movs	r2, #1
 8003798:	705a      	strb	r2, [r3, #1]
 800379a:	e00f      	b.n	80037bc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800379c:	78fb      	ldrb	r3, [r7, #3]
 800379e:	f003 020f 	and.w	r2, r3, #15
 80037a2:	4613      	mov	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	4413      	add	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	4413      	add	r3, r2
 80037b2:	3304      	adds	r3, #4
 80037b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80037bc:	78fb      	ldrb	r3, [r7, #3]
 80037be:	f003 030f 	and.w	r3, r3, #15
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_PCD_EP_Close+0x6e>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e00e      	b.n	80037f4 <HAL_PCD_EP_Close+0x8c>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68f9      	ldr	r1, [r7, #12]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f001 fe0d 	bl	8005404 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	607a      	str	r2, [r7, #4]
 8003806:	603b      	str	r3, [r7, #0]
 8003808:	460b      	mov	r3, r1
 800380a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800380c:	7afb      	ldrb	r3, [r7, #11]
 800380e:	f003 020f 	and.w	r2, r3, #15
 8003812:	4613      	mov	r3, r2
 8003814:	00db      	lsls	r3, r3, #3
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	4413      	add	r3, r2
 8003822:	3304      	adds	r3, #4
 8003824:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2200      	movs	r2, #0
 8003836:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	2200      	movs	r2, #0
 800383c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800383e:	7afb      	ldrb	r3, [r7, #11]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	b2da      	uxtb	r2, r3
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d102      	bne.n	8003858 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003858:	7afb      	ldrb	r3, [r7, #11]
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	2b00      	cmp	r3, #0
 8003860:	d109      	bne.n	8003876 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6818      	ldr	r0, [r3, #0]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	b2db      	uxtb	r3, r3
 800386c:	461a      	mov	r2, r3
 800386e:	6979      	ldr	r1, [r7, #20]
 8003870:	f002 f8ec 	bl	8005a4c <USB_EP0StartXfer>
 8003874:	e008      	b.n	8003888 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6818      	ldr	r0, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	b2db      	uxtb	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	6979      	ldr	r1, [r7, #20]
 8003884:	f001 fe9a 	bl	80055bc <USB_EPStartXfer>
  }

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3718      	adds	r7, #24
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
 800389a:	460b      	mov	r3, r1
 800389c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800389e:	78fb      	ldrb	r3, [r7, #3]
 80038a0:	f003 020f 	and.w	r2, r3, #15
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4413      	add	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80038b4:	681b      	ldr	r3, [r3, #0]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b086      	sub	sp, #24
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	607a      	str	r2, [r7, #4]
 80038cc:	603b      	str	r3, [r7, #0]
 80038ce:	460b      	mov	r3, r1
 80038d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038d2:	7afb      	ldrb	r3, [r7, #11]
 80038d4:	f003 020f 	and.w	r2, r3, #15
 80038d8:	4613      	mov	r3, r2
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	4413      	add	r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	3338      	adds	r3, #56	; 0x38
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4413      	add	r3, r2
 80038e6:	3304      	adds	r3, #4
 80038e8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2200      	movs	r2, #0
 80038fa:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	2201      	movs	r2, #1
 8003900:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003902:	7afb      	ldrb	r3, [r7, #11]
 8003904:	f003 030f 	and.w	r3, r3, #15
 8003908:	b2da      	uxtb	r2, r3
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d102      	bne.n	800391c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800391c:	7afb      	ldrb	r3, [r7, #11]
 800391e:	f003 030f 	and.w	r3, r3, #15
 8003922:	2b00      	cmp	r3, #0
 8003924:	d109      	bne.n	800393a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	b2db      	uxtb	r3, r3
 8003930:	461a      	mov	r2, r3
 8003932:	6979      	ldr	r1, [r7, #20]
 8003934:	f002 f88a 	bl	8005a4c <USB_EP0StartXfer>
 8003938:	e008      	b.n	800394c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6818      	ldr	r0, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	461a      	mov	r2, r3
 8003946:	6979      	ldr	r1, [r7, #20]
 8003948:	f001 fe38 	bl	80055bc <USB_EPStartXfer>
  }

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3718      	adds	r7, #24
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b084      	sub	sp, #16
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
 800395e:	460b      	mov	r3, r1
 8003960:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003962:	78fb      	ldrb	r3, [r7, #3]
 8003964:	f003 020f 	and.w	r2, r3, #15
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	429a      	cmp	r2, r3
 800396e:	d901      	bls.n	8003974 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e050      	b.n	8003a16 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003974:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003978:	2b00      	cmp	r3, #0
 800397a:	da0f      	bge.n	800399c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800397c:	78fb      	ldrb	r3, [r7, #3]
 800397e:	f003 020f 	and.w	r2, r3, #15
 8003982:	4613      	mov	r3, r2
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	4413      	add	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	3338      	adds	r3, #56	; 0x38
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	4413      	add	r3, r2
 8003990:	3304      	adds	r3, #4
 8003992:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2201      	movs	r2, #1
 8003998:	705a      	strb	r2, [r3, #1]
 800399a:	e00d      	b.n	80039b8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	4613      	mov	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	4413      	add	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	4413      	add	r3, r2
 80039ae:	3304      	adds	r3, #4
 80039b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2201      	movs	r2, #1
 80039bc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039be:	78fb      	ldrb	r3, [r7, #3]
 80039c0:	f003 030f 	and.w	r3, r3, #15
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_PCD_EP_SetStall+0x82>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e01e      	b.n	8003a16 <HAL_PCD_EP_SetStall+0xc0>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68f9      	ldr	r1, [r7, #12]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f002 fac8 	bl	8005f7c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039ec:	78fb      	ldrb	r3, [r7, #3]
 80039ee:	f003 030f 	and.w	r3, r3, #15
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10a      	bne.n	8003a0c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6818      	ldr	r0, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	b2d9      	uxtb	r1, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a06:	461a      	mov	r2, r3
 8003a08:	f002 fcb8 	bl	800637c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b084      	sub	sp, #16
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
 8003a26:	460b      	mov	r3, r1
 8003a28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003a2a:	78fb      	ldrb	r3, [r7, #3]
 8003a2c:	f003 020f 	and.w	r2, r3, #15
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d901      	bls.n	8003a3c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e042      	b.n	8003ac2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	da0f      	bge.n	8003a64 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a44:	78fb      	ldrb	r3, [r7, #3]
 8003a46:	f003 020f 	and.w	r2, r3, #15
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	4413      	add	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	3338      	adds	r3, #56	; 0x38
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	4413      	add	r3, r2
 8003a58:	3304      	adds	r3, #4
 8003a5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	705a      	strb	r2, [r3, #1]
 8003a62:	e00f      	b.n	8003a84 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	f003 020f 	and.w	r2, r3, #15
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	4413      	add	r3, r2
 8003a7a:	3304      	adds	r3, #4
 8003a7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a8a:	78fb      	ldrb	r3, [r7, #3]
 8003a8c:	f003 030f 	and.w	r3, r3, #15
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d101      	bne.n	8003aa4 <HAL_PCD_EP_ClrStall+0x86>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e00e      	b.n	8003ac2 <HAL_PCD_EP_ClrStall+0xa4>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68f9      	ldr	r1, [r7, #12]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f002 fad0 	bl	8006058 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b084      	sub	sp, #16
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003ad6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	da0c      	bge.n	8003af8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ade:	78fb      	ldrb	r3, [r7, #3]
 8003ae0:	f003 020f 	and.w	r2, r3, #15
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4413      	add	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	3338      	adds	r3, #56	; 0x38
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	4413      	add	r3, r2
 8003af2:	3304      	adds	r3, #4
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	e00c      	b.n	8003b12 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003af8:	78fb      	ldrb	r3, [r7, #3]
 8003afa:	f003 020f 	and.w	r2, r3, #15
 8003afe:	4613      	mov	r3, r2
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	4413      	add	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	3304      	adds	r3, #4
 8003b10:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68f9      	ldr	r1, [r7, #12]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f002 f8ef 	bl	8005cfc <USB_EPStopXfer>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003b22:	7afb      	ldrb	r3, [r7, #11]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08a      	sub	sp, #40	; 0x28
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	4613      	mov	r3, r2
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	4413      	add	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	3338      	adds	r3, #56	; 0x38
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	4413      	add	r3, r2
 8003b50:	3304      	adds	r3, #4
 8003b52:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a1a      	ldr	r2, [r3, #32]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d901      	bls.n	8003b64 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e06c      	b.n	8003c3e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	699a      	ldr	r2, [r3, #24]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	69fa      	ldr	r2, [r7, #28]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d902      	bls.n	8003b80 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	3303      	adds	r3, #3
 8003b84:	089b      	lsrs	r3, r3, #2
 8003b86:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003b88:	e02b      	b.n	8003be2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	69fa      	ldr	r2, [r7, #28]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d902      	bls.n	8003ba6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	3303      	adds	r3, #3
 8003baa:	089b      	lsrs	r3, r3, #2
 8003bac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6919      	ldr	r1, [r3, #16]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	6978      	ldr	r0, [r7, #20]
 8003bc6:	f002 f943 	bl	8005e50 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	691a      	ldr	r2, [r3, #16]
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	441a      	add	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a1a      	ldr	r2, [r3, #32]
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	441a      	add	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	015a      	lsls	r2, r3, #5
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	4413      	add	r3, r2
 8003bea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d809      	bhi.n	8003c0c <PCD_WriteEmptyTxFifo+0xe0>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6a1a      	ldr	r2, [r3, #32]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d203      	bcs.n	8003c0c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1be      	bne.n	8003b8a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	699a      	ldr	r2, [r3, #24]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d811      	bhi.n	8003c3c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	2201      	movs	r2, #1
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	43db      	mvns	r3, r3
 8003c32:	6939      	ldr	r1, [r7, #16]
 8003c34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c38:	4013      	ands	r3, r2
 8003c3a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3720      	adds	r7, #32
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b088      	sub	sp, #32
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	333c      	adds	r3, #60	; 0x3c
 8003c60:	3304      	adds	r3, #4
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	015a      	lsls	r2, r3, #5
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d17b      	bne.n	8003d76 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	f003 0308 	and.w	r3, r3, #8
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d015      	beq.n	8003cb4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	4a61      	ldr	r2, [pc, #388]	; (8003e10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	f240 80b9 	bls.w	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80b3 	beq.w	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	015a      	lsls	r2, r3, #5
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003caa:	461a      	mov	r2, r3
 8003cac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cb0:	6093      	str	r3, [r2, #8]
 8003cb2:	e0a7      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	015a      	lsls	r2, r3, #5
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cca:	461a      	mov	r2, r3
 8003ccc:	2320      	movs	r3, #32
 8003cce:	6093      	str	r3, [r2, #8]
 8003cd0:	e098      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f040 8093 	bne.w	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	4a4b      	ldr	r2, [pc, #300]	; (8003e10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d90f      	bls.n	8003d06 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00a      	beq.n	8003d06 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	015a      	lsls	r2, r3, #5
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d02:	6093      	str	r3, [r2, #8]
 8003d04:	e07e      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	4413      	add	r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	4413      	add	r3, r2
 8003d18:	3304      	adds	r3, #4
 8003d1a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	0159      	lsls	r1, r3, #5
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	440b      	add	r3, r1
 8003d28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d32:	1ad2      	subs	r2, r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d114      	bne.n	8003d68 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d109      	bne.n	8003d5a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6818      	ldr	r0, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d50:	461a      	mov	r2, r3
 8003d52:	2101      	movs	r1, #1
 8003d54:	f002 fb12 	bl	800637c <USB_EP0_OutStart>
 8003d58:	e006      	b.n	8003d68 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	441a      	add	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f004 fdd8 	bl	8008924 <HAL_PCD_DataOutStageCallback>
 8003d74:	e046      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	4a26      	ldr	r2, [pc, #152]	; (8003e14 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d124      	bne.n	8003dc8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	015a      	lsls	r2, r3, #5
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	4413      	add	r3, r2
 8003d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d94:	461a      	mov	r2, r3
 8003d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d9a:	6093      	str	r3, [r2, #8]
 8003d9c:	e032      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	f003 0320 	and.w	r3, r3, #32
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d008      	beq.n	8003dba <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	015a      	lsls	r2, r3, #5
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	4413      	add	r3, r2
 8003db0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003db4:	461a      	mov	r2, r3
 8003db6:	2320      	movs	r3, #32
 8003db8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f004 fdaf 	bl	8008924 <HAL_PCD_DataOutStageCallback>
 8003dc6:	e01d      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d114      	bne.n	8003df8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003dce:	6879      	ldr	r1, [r7, #4]
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	4413      	add	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	440b      	add	r3, r1
 8003ddc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d108      	bne.n	8003df8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003df0:	461a      	mov	r2, r3
 8003df2:	2100      	movs	r1, #0
 8003df4:	f002 fac2 	bl	800637c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f004 fd90 	bl	8008924 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3720      	adds	r7, #32
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	4f54300a 	.word	0x4f54300a
 8003e14:	4f54310a 	.word	0x4f54310a

08003e18 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	333c      	adds	r3, #60	; 0x3c
 8003e30:	3304      	adds	r3, #4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	015a      	lsls	r2, r3, #5
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	4a15      	ldr	r2, [pc, #84]	; (8003ea0 <PCD_EP_OutSetupPacket_int+0x88>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d90e      	bls.n	8003e6c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d009      	beq.n	8003e6c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	015a      	lsls	r2, r3, #5
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	4413      	add	r3, r2
 8003e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e64:	461a      	mov	r2, r3
 8003e66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e6a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f004 fd47 	bl	8008900 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4a0a      	ldr	r2, [pc, #40]	; (8003ea0 <PCD_EP_OutSetupPacket_int+0x88>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d90c      	bls.n	8003e94 <PCD_EP_OutSetupPacket_int+0x7c>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d108      	bne.n	8003e94 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	2101      	movs	r1, #1
 8003e90:	f002 fa74 	bl	800637c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3718      	adds	r7, #24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	4f54300a 	.word	0x4f54300a

08003ea4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	70fb      	strb	r3, [r7, #3]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003ebc:	78fb      	ldrb	r3, [r7, #3]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d107      	bne.n	8003ed2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003ec2:	883b      	ldrh	r3, [r7, #0]
 8003ec4:	0419      	lsls	r1, r3, #16
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	629a      	str	r2, [r3, #40]	; 0x28
 8003ed0:	e028      	b.n	8003f24 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed8:	0c1b      	lsrs	r3, r3, #16
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	4413      	add	r3, r2
 8003ede:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	73fb      	strb	r3, [r7, #15]
 8003ee4:	e00d      	b.n	8003f02 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	3340      	adds	r3, #64	; 0x40
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	0c1b      	lsrs	r3, r3, #16
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	4413      	add	r3, r2
 8003efa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003efc:	7bfb      	ldrb	r3, [r7, #15]
 8003efe:	3301      	adds	r3, #1
 8003f00:	73fb      	strb	r3, [r7, #15]
 8003f02:	7bfa      	ldrb	r2, [r7, #15]
 8003f04:	78fb      	ldrb	r3, [r7, #3]
 8003f06:	3b01      	subs	r3, #1
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d3ec      	bcc.n	8003ee6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003f0c:	883b      	ldrh	r3, [r7, #0]
 8003f0e:	0418      	lsls	r0, r3, #16
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6819      	ldr	r1, [r3, #0]
 8003f14:	78fb      	ldrb	r3, [r7, #3]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	68ba      	ldr	r2, [r7, #8]
 8003f1a:	4302      	orrs	r2, r0
 8003f1c:	3340      	adds	r3, #64	; 0x40
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3714      	adds	r7, #20
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	887a      	ldrh	r2, [r7, #2]
 8003f44:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e267      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d075      	beq.n	8004076 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f8a:	4b88      	ldr	r3, [pc, #544]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d00c      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f96:	4b85      	ldr	r3, [pc, #532]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d112      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fa2:	4b82      	ldr	r3, [pc, #520]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003faa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fae:	d10b      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb0:	4b7e      	ldr	r3, [pc, #504]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d05b      	beq.n	8004074 <HAL_RCC_OscConfig+0x108>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d157      	bne.n	8004074 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e242      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd0:	d106      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x74>
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a75      	ldr	r2, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e01d      	b.n	800401c <HAL_RCC_OscConfig+0xb0>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCC_OscConfig+0x98>
 8003fea:	4b70      	ldr	r3, [pc, #448]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a6f      	ldr	r2, [pc, #444]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003ff0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	4b6d      	ldr	r3, [pc, #436]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a6c      	ldr	r2, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8003ffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e00b      	b.n	800401c <HAL_RCC_OscConfig+0xb0>
 8004004:	4b69      	ldr	r3, [pc, #420]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a68      	ldr	r2, [pc, #416]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 800400a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800400e:	6013      	str	r3, [r2, #0]
 8004010:	4b66      	ldr	r3, [pc, #408]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a65      	ldr	r2, [pc, #404]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004016:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800401a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d013      	beq.n	800404c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004024:	f7fc ff6c 	bl	8000f00 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800402c:	f7fc ff68 	bl	8000f00 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b64      	cmp	r3, #100	; 0x64
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e207      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800403e:	4b5b      	ldr	r3, [pc, #364]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0f0      	beq.n	800402c <HAL_RCC_OscConfig+0xc0>
 800404a:	e014      	b.n	8004076 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7fc ff58 	bl	8000f00 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004054:	f7fc ff54 	bl	8000f00 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b64      	cmp	r3, #100	; 0x64
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e1f3      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004066:	4b51      	ldr	r3, [pc, #324]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1f0      	bne.n	8004054 <HAL_RCC_OscConfig+0xe8>
 8004072:	e000      	b.n	8004076 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d063      	beq.n	800414a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004082:	4b4a      	ldr	r3, [pc, #296]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 030c 	and.w	r3, r3, #12
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00b      	beq.n	80040a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800408e:	4b47      	ldr	r3, [pc, #284]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004096:	2b08      	cmp	r3, #8
 8004098:	d11c      	bne.n	80040d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800409a:	4b44      	ldr	r3, [pc, #272]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d116      	bne.n	80040d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a6:	4b41      	ldr	r3, [pc, #260]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d005      	beq.n	80040be <HAL_RCC_OscConfig+0x152>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d001      	beq.n	80040be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e1c7      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040be:	4b3b      	ldr	r3, [pc, #236]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	4937      	ldr	r1, [pc, #220]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d2:	e03a      	b.n	800414a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d020      	beq.n	800411e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040dc:	4b34      	ldr	r3, [pc, #208]	; (80041b0 <HAL_RCC_OscConfig+0x244>)
 80040de:	2201      	movs	r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e2:	f7fc ff0d 	bl	8000f00 <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e8:	e008      	b.n	80040fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040ea:	f7fc ff09 	bl	8000f00 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e1a8      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fc:	4b2b      	ldr	r3, [pc, #172]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d0f0      	beq.n	80040ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004108:	4b28      	ldr	r3, [pc, #160]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	4925      	ldr	r1, [pc, #148]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004118:	4313      	orrs	r3, r2
 800411a:	600b      	str	r3, [r1, #0]
 800411c:	e015      	b.n	800414a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800411e:	4b24      	ldr	r3, [pc, #144]	; (80041b0 <HAL_RCC_OscConfig+0x244>)
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004124:	f7fc feec 	bl	8000f00 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800412c:	f7fc fee8 	bl	8000f00 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e187      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800413e:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d036      	beq.n	80041c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d016      	beq.n	800418c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800415e:	4b15      	ldr	r3, [pc, #84]	; (80041b4 <HAL_RCC_OscConfig+0x248>)
 8004160:	2201      	movs	r2, #1
 8004162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004164:	f7fc fecc 	bl	8000f00 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800416c:	f7fc fec8 	bl	8000f00 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e167      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800417e:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_RCC_OscConfig+0x240>)
 8004180:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0x200>
 800418a:	e01b      	b.n	80041c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800418c:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <HAL_RCC_OscConfig+0x248>)
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004192:	f7fc feb5 	bl	8000f00 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004198:	e00e      	b.n	80041b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800419a:	f7fc feb1 	bl	8000f00 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d907      	bls.n	80041b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e150      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
 80041ac:	40023800 	.word	0x40023800
 80041b0:	42470000 	.word	0x42470000
 80041b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b8:	4b88      	ldr	r3, [pc, #544]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80041ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1ea      	bne.n	800419a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 8097 	beq.w	8004300 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041d2:	2300      	movs	r3, #0
 80041d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041d6:	4b81      	ldr	r3, [pc, #516]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10f      	bne.n	8004202 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	4b7d      	ldr	r3, [pc, #500]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	4a7c      	ldr	r2, [pc, #496]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80041ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f0:	6413      	str	r3, [r2, #64]	; 0x40
 80041f2:	4b7a      	ldr	r3, [pc, #488]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041fe:	2301      	movs	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004202:	4b77      	ldr	r3, [pc, #476]	; (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420a:	2b00      	cmp	r3, #0
 800420c:	d118      	bne.n	8004240 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800420e:	4b74      	ldr	r3, [pc, #464]	; (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a73      	ldr	r2, [pc, #460]	; (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421a:	f7fc fe71 	bl	8000f00 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004222:	f7fc fe6d 	bl	8000f00 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e10c      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004234:	4b6a      	ldr	r3, [pc, #424]	; (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0f0      	beq.n	8004222 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d106      	bne.n	8004256 <HAL_RCC_OscConfig+0x2ea>
 8004248:	4b64      	ldr	r3, [pc, #400]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424c:	4a63      	ldr	r2, [pc, #396]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6713      	str	r3, [r2, #112]	; 0x70
 8004254:	e01c      	b.n	8004290 <HAL_RCC_OscConfig+0x324>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b05      	cmp	r3, #5
 800425c:	d10c      	bne.n	8004278 <HAL_RCC_OscConfig+0x30c>
 800425e:	4b5f      	ldr	r3, [pc, #380]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004262:	4a5e      	ldr	r2, [pc, #376]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004264:	f043 0304 	orr.w	r3, r3, #4
 8004268:	6713      	str	r3, [r2, #112]	; 0x70
 800426a:	4b5c      	ldr	r3, [pc, #368]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800426e:	4a5b      	ldr	r2, [pc, #364]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	6713      	str	r3, [r2, #112]	; 0x70
 8004276:	e00b      	b.n	8004290 <HAL_RCC_OscConfig+0x324>
 8004278:	4b58      	ldr	r3, [pc, #352]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427c:	4a57      	ldr	r2, [pc, #348]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800427e:	f023 0301 	bic.w	r3, r3, #1
 8004282:	6713      	str	r3, [r2, #112]	; 0x70
 8004284:	4b55      	ldr	r3, [pc, #340]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004288:	4a54      	ldr	r2, [pc, #336]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800428a:	f023 0304 	bic.w	r3, r3, #4
 800428e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d015      	beq.n	80042c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004298:	f7fc fe32 	bl	8000f00 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	e00a      	b.n	80042b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042a0:	f7fc fe2e 	bl	8000f00 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e0cb      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042b6:	4b49      	ldr	r3, [pc, #292]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80042b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0ee      	beq.n	80042a0 <HAL_RCC_OscConfig+0x334>
 80042c2:	e014      	b.n	80042ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042c4:	f7fc fe1c 	bl	8000f00 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	e00a      	b.n	80042e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042cc:	f7fc fe18 	bl	8000f00 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e0b5      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042e2:	4b3e      	ldr	r3, [pc, #248]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80042e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1ee      	bne.n	80042cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d105      	bne.n	8004300 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f4:	4b39      	ldr	r3, [pc, #228]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	4a38      	ldr	r2, [pc, #224]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80042fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80a1 	beq.w	800444c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800430a:	4b34      	ldr	r3, [pc, #208]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	2b08      	cmp	r3, #8
 8004314:	d05c      	beq.n	80043d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d141      	bne.n	80043a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800431e:	4b31      	ldr	r3, [pc, #196]	; (80043e4 <HAL_RCC_OscConfig+0x478>)
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004324:	f7fc fdec 	bl	8000f00 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800432c:	f7fc fde8 	bl	8000f00 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e087      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800433e:	4b27      	ldr	r3, [pc, #156]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1f0      	bne.n	800432c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69da      	ldr	r2, [r3, #28]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004358:	019b      	lsls	r3, r3, #6
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	3b01      	subs	r3, #1
 8004364:	041b      	lsls	r3, r3, #16
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	491b      	ldr	r1, [pc, #108]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004374:	4b1b      	ldr	r3, [pc, #108]	; (80043e4 <HAL_RCC_OscConfig+0x478>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437a:	f7fc fdc1 	bl	8000f00 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004380:	e008      	b.n	8004394 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004382:	f7fc fdbd 	bl	8000f00 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e05c      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004394:	4b11      	ldr	r3, [pc, #68]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0f0      	beq.n	8004382 <HAL_RCC_OscConfig+0x416>
 80043a0:	e054      	b.n	800444c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a2:	4b10      	ldr	r3, [pc, #64]	; (80043e4 <HAL_RCC_OscConfig+0x478>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a8:	f7fc fdaa 	bl	8000f00 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fc fda6 	bl	8000f00 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e045      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c2:	4b06      	ldr	r3, [pc, #24]	; (80043dc <HAL_RCC_OscConfig+0x470>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f0      	bne.n	80043b0 <HAL_RCC_OscConfig+0x444>
 80043ce:	e03d      	b.n	800444c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d107      	bne.n	80043e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e038      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
 80043dc:	40023800 	.word	0x40023800
 80043e0:	40007000 	.word	0x40007000
 80043e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043e8:	4b1b      	ldr	r3, [pc, #108]	; (8004458 <HAL_RCC_OscConfig+0x4ec>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d028      	beq.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d121      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800440e:	429a      	cmp	r2, r3
 8004410:	d11a      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004418:	4013      	ands	r3, r2
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800441e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004420:	4293      	cmp	r3, r2
 8004422:	d111      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442e:	085b      	lsrs	r3, r3, #1
 8004430:	3b01      	subs	r3, #1
 8004432:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004434:	429a      	cmp	r2, r3
 8004436:	d107      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004442:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004444:	429a      	cmp	r2, r3
 8004446:	d001      	beq.n	800444c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3718      	adds	r7, #24
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40023800 	.word	0x40023800

0800445c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e0cc      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004470:	4b68      	ldr	r3, [pc, #416]	; (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d90c      	bls.n	8004498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800447e:	4b65      	ldr	r3, [pc, #404]	; (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004486:	4b63      	ldr	r3, [pc, #396]	; (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	429a      	cmp	r2, r3
 8004492:	d001      	beq.n	8004498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0b8      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d020      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044b0:	4b59      	ldr	r3, [pc, #356]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4a58      	ldr	r2, [pc, #352]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0308 	and.w	r3, r3, #8
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d005      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044c8:	4b53      	ldr	r3, [pc, #332]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	4a52      	ldr	r2, [pc, #328]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d4:	4b50      	ldr	r3, [pc, #320]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	494d      	ldr	r1, [pc, #308]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d044      	beq.n	800457c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d107      	bne.n	800450a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fa:	4b47      	ldr	r3, [pc, #284]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d119      	bne.n	800453a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e07f      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d003      	beq.n	800451a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004516:	2b03      	cmp	r3, #3
 8004518:	d107      	bne.n	800452a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800451a:	4b3f      	ldr	r3, [pc, #252]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d109      	bne.n	800453a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e06f      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800452a:	4b3b      	ldr	r3, [pc, #236]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e067      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800453a:	4b37      	ldr	r3, [pc, #220]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f023 0203 	bic.w	r2, r3, #3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	4934      	ldr	r1, [pc, #208]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 8004548:	4313      	orrs	r3, r2
 800454a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800454c:	f7fc fcd8 	bl	8000f00 <HAL_GetTick>
 8004550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004552:	e00a      	b.n	800456a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004554:	f7fc fcd4 	bl	8000f00 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004562:	4293      	cmp	r3, r2
 8004564:	d901      	bls.n	800456a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e04f      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456a:	4b2b      	ldr	r3, [pc, #172]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 020c 	and.w	r2, r3, #12
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	429a      	cmp	r2, r3
 800457a:	d1eb      	bne.n	8004554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800457c:	4b25      	ldr	r3, [pc, #148]	; (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	429a      	cmp	r2, r3
 8004588:	d20c      	bcs.n	80045a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800458a:	4b22      	ldr	r3, [pc, #136]	; (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	b2d2      	uxtb	r2, r2
 8004590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004592:	4b20      	ldr	r3, [pc, #128]	; (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0307 	and.w	r3, r3, #7
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d001      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e032      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d008      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b0:	4b19      	ldr	r3, [pc, #100]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	4916      	ldr	r1, [pc, #88]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d009      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ce:	4b12      	ldr	r3, [pc, #72]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	490e      	ldr	r1, [pc, #56]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045e2:	f000 f821 	bl	8004628 <HAL_RCC_GetSysClockFreq>
 80045e6:	4602      	mov	r2, r0
 80045e8:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	091b      	lsrs	r3, r3, #4
 80045ee:	f003 030f 	and.w	r3, r3, #15
 80045f2:	490a      	ldr	r1, [pc, #40]	; (800461c <HAL_RCC_ClockConfig+0x1c0>)
 80045f4:	5ccb      	ldrb	r3, [r1, r3]
 80045f6:	fa22 f303 	lsr.w	r3, r2, r3
 80045fa:	4a09      	ldr	r2, [pc, #36]	; (8004620 <HAL_RCC_ClockConfig+0x1c4>)
 80045fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045fe:	4b09      	ldr	r3, [pc, #36]	; (8004624 <HAL_RCC_ClockConfig+0x1c8>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f7fc fc38 	bl	8000e78 <HAL_InitTick>

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	40023c00 	.word	0x40023c00
 8004618:	40023800 	.word	0x40023800
 800461c:	0800987c 	.word	0x0800987c
 8004620:	20000000 	.word	0x20000000
 8004624:	20000004 	.word	0x20000004

08004628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800462c:	b094      	sub	sp, #80	; 0x50
 800462e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	647b      	str	r3, [r7, #68]	; 0x44
 8004634:	2300      	movs	r3, #0
 8004636:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004638:	2300      	movs	r3, #0
 800463a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004640:	4b79      	ldr	r3, [pc, #484]	; (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 030c 	and.w	r3, r3, #12
 8004648:	2b08      	cmp	r3, #8
 800464a:	d00d      	beq.n	8004668 <HAL_RCC_GetSysClockFreq+0x40>
 800464c:	2b08      	cmp	r3, #8
 800464e:	f200 80e1 	bhi.w	8004814 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <HAL_RCC_GetSysClockFreq+0x34>
 8004656:	2b04      	cmp	r3, #4
 8004658:	d003      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0x3a>
 800465a:	e0db      	b.n	8004814 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800465c:	4b73      	ldr	r3, [pc, #460]	; (800482c <HAL_RCC_GetSysClockFreq+0x204>)
 800465e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004660:	e0db      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004662:	4b73      	ldr	r3, [pc, #460]	; (8004830 <HAL_RCC_GetSysClockFreq+0x208>)
 8004664:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004666:	e0d8      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004668:	4b6f      	ldr	r3, [pc, #444]	; (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004670:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004672:	4b6d      	ldr	r3, [pc, #436]	; (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d063      	beq.n	8004746 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800467e:	4b6a      	ldr	r3, [pc, #424]	; (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	099b      	lsrs	r3, r3, #6
 8004684:	2200      	movs	r2, #0
 8004686:	63bb      	str	r3, [r7, #56]	; 0x38
 8004688:	63fa      	str	r2, [r7, #60]	; 0x3c
 800468a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800468c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004690:	633b      	str	r3, [r7, #48]	; 0x30
 8004692:	2300      	movs	r3, #0
 8004694:	637b      	str	r3, [r7, #52]	; 0x34
 8004696:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800469a:	4622      	mov	r2, r4
 800469c:	462b      	mov	r3, r5
 800469e:	f04f 0000 	mov.w	r0, #0
 80046a2:	f04f 0100 	mov.w	r1, #0
 80046a6:	0159      	lsls	r1, r3, #5
 80046a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046ac:	0150      	lsls	r0, r2, #5
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4621      	mov	r1, r4
 80046b4:	1a51      	subs	r1, r2, r1
 80046b6:	6139      	str	r1, [r7, #16]
 80046b8:	4629      	mov	r1, r5
 80046ba:	eb63 0301 	sbc.w	r3, r3, r1
 80046be:	617b      	str	r3, [r7, #20]
 80046c0:	f04f 0200 	mov.w	r2, #0
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046cc:	4659      	mov	r1, fp
 80046ce:	018b      	lsls	r3, r1, #6
 80046d0:	4651      	mov	r1, sl
 80046d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046d6:	4651      	mov	r1, sl
 80046d8:	018a      	lsls	r2, r1, #6
 80046da:	4651      	mov	r1, sl
 80046dc:	ebb2 0801 	subs.w	r8, r2, r1
 80046e0:	4659      	mov	r1, fp
 80046e2:	eb63 0901 	sbc.w	r9, r3, r1
 80046e6:	f04f 0200 	mov.w	r2, #0
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046fa:	4690      	mov	r8, r2
 80046fc:	4699      	mov	r9, r3
 80046fe:	4623      	mov	r3, r4
 8004700:	eb18 0303 	adds.w	r3, r8, r3
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	462b      	mov	r3, r5
 8004708:	eb49 0303 	adc.w	r3, r9, r3
 800470c:	60fb      	str	r3, [r7, #12]
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800471a:	4629      	mov	r1, r5
 800471c:	024b      	lsls	r3, r1, #9
 800471e:	4621      	mov	r1, r4
 8004720:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004724:	4621      	mov	r1, r4
 8004726:	024a      	lsls	r2, r1, #9
 8004728:	4610      	mov	r0, r2
 800472a:	4619      	mov	r1, r3
 800472c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800472e:	2200      	movs	r2, #0
 8004730:	62bb      	str	r3, [r7, #40]	; 0x28
 8004732:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004734:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004738:	f7fb fda2 	bl	8000280 <__aeabi_uldivmod>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4613      	mov	r3, r2
 8004742:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004744:	e058      	b.n	80047f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004746:	4b38      	ldr	r3, [pc, #224]	; (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	099b      	lsrs	r3, r3, #6
 800474c:	2200      	movs	r2, #0
 800474e:	4618      	mov	r0, r3
 8004750:	4611      	mov	r1, r2
 8004752:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004756:	623b      	str	r3, [r7, #32]
 8004758:	2300      	movs	r3, #0
 800475a:	627b      	str	r3, [r7, #36]	; 0x24
 800475c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004760:	4642      	mov	r2, r8
 8004762:	464b      	mov	r3, r9
 8004764:	f04f 0000 	mov.w	r0, #0
 8004768:	f04f 0100 	mov.w	r1, #0
 800476c:	0159      	lsls	r1, r3, #5
 800476e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004772:	0150      	lsls	r0, r2, #5
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	4641      	mov	r1, r8
 800477a:	ebb2 0a01 	subs.w	sl, r2, r1
 800477e:	4649      	mov	r1, r9
 8004780:	eb63 0b01 	sbc.w	fp, r3, r1
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004790:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004794:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004798:	ebb2 040a 	subs.w	r4, r2, sl
 800479c:	eb63 050b 	sbc.w	r5, r3, fp
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	00eb      	lsls	r3, r5, #3
 80047aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047ae:	00e2      	lsls	r2, r4, #3
 80047b0:	4614      	mov	r4, r2
 80047b2:	461d      	mov	r5, r3
 80047b4:	4643      	mov	r3, r8
 80047b6:	18e3      	adds	r3, r4, r3
 80047b8:	603b      	str	r3, [r7, #0]
 80047ba:	464b      	mov	r3, r9
 80047bc:	eb45 0303 	adc.w	r3, r5, r3
 80047c0:	607b      	str	r3, [r7, #4]
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ce:	4629      	mov	r1, r5
 80047d0:	028b      	lsls	r3, r1, #10
 80047d2:	4621      	mov	r1, r4
 80047d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047d8:	4621      	mov	r1, r4
 80047da:	028a      	lsls	r2, r1, #10
 80047dc:	4610      	mov	r0, r2
 80047de:	4619      	mov	r1, r3
 80047e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047e2:	2200      	movs	r2, #0
 80047e4:	61bb      	str	r3, [r7, #24]
 80047e6:	61fa      	str	r2, [r7, #28]
 80047e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047ec:	f7fb fd48 	bl	8000280 <__aeabi_uldivmod>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4613      	mov	r3, r2
 80047f6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047f8:	4b0b      	ldr	r3, [pc, #44]	; (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	0c1b      	lsrs	r3, r3, #16
 80047fe:	f003 0303 	and.w	r3, r3, #3
 8004802:	3301      	adds	r3, #1
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004808:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800480a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004812:	e002      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <HAL_RCC_GetSysClockFreq+0x204>)
 8004816:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004818:	bf00      	nop
    }
  }
  return sysclockfreq;
 800481a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800481c:	4618      	mov	r0, r3
 800481e:	3750      	adds	r7, #80	; 0x50
 8004820:	46bd      	mov	sp, r7
 8004822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004826:	bf00      	nop
 8004828:	40023800 	.word	0x40023800
 800482c:	00f42400 	.word	0x00f42400
 8004830:	007a1200 	.word	0x007a1200

08004834 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004838:	4b03      	ldr	r3, [pc, #12]	; (8004848 <HAL_RCC_GetHCLKFreq+0x14>)
 800483a:	681b      	ldr	r3, [r3, #0]
}
 800483c:	4618      	mov	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	20000000 	.word	0x20000000

0800484c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004850:	f7ff fff0 	bl	8004834 <HAL_RCC_GetHCLKFreq>
 8004854:	4602      	mov	r2, r0
 8004856:	4b05      	ldr	r3, [pc, #20]	; (800486c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	0a9b      	lsrs	r3, r3, #10
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	4903      	ldr	r1, [pc, #12]	; (8004870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004862:	5ccb      	ldrb	r3, [r1, r3]
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40023800 	.word	0x40023800
 8004870:	0800988c 	.word	0x0800988c

08004874 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004880:	2300      	movs	r3, #0
 8004882:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0301 	and.w	r3, r3, #1
 800488c:	2b00      	cmp	r3, #0
 800488e:	d105      	bne.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004898:	2b00      	cmp	r3, #0
 800489a:	d035      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800489c:	4b62      	ldr	r3, [pc, #392]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048a2:	f7fc fb2d 	bl	8000f00 <HAL_GetTick>
 80048a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048a8:	e008      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048aa:	f7fc fb29 	bl	8000f00 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e0b0      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048bc:	4b5b      	ldr	r3, [pc, #364]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1f0      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	019a      	lsls	r2, r3, #6
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	071b      	lsls	r3, r3, #28
 80048d4:	4955      	ldr	r1, [pc, #340]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80048dc:	4b52      	ldr	r3, [pc, #328]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048e2:	f7fc fb0d 	bl	8000f00 <HAL_GetTick>
 80048e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048ea:	f7fc fb09 	bl	8000f00 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e090      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048fc:	4b4b      	ldr	r3, [pc, #300]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 8083 	beq.w	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	4b44      	ldr	r3, [pc, #272]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800491c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491e:	4a43      	ldr	r2, [pc, #268]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004924:	6413      	str	r3, [r2, #64]	; 0x40
 8004926:	4b41      	ldr	r3, [pc, #260]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004932:	4b3f      	ldr	r3, [pc, #252]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a3e      	ldr	r2, [pc, #248]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800493c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800493e:	f7fc fadf 	bl	8000f00 <HAL_GetTick>
 8004942:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004944:	e008      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004946:	f7fc fadb 	bl	8000f00 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b02      	cmp	r3, #2
 8004952:	d901      	bls.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e062      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004958:	4b35      	ldr	r3, [pc, #212]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004960:	2b00      	cmp	r3, #0
 8004962:	d0f0      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004964:	4b31      	ldr	r3, [pc, #196]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004968:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800496c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d02f      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	429a      	cmp	r2, r3
 8004980:	d028      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004982:	4b2a      	ldr	r3, [pc, #168]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800498a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800498c:	4b29      	ldr	r3, [pc, #164]	; (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800498e:	2201      	movs	r2, #1
 8004990:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004992:	4b28      	ldr	r3, [pc, #160]	; (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004998:	4a24      	ldr	r2, [pc, #144]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800499e:	4b23      	ldr	r3, [pc, #140]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d114      	bne.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fc faa9 	bl	8000f00 <HAL_GetTick>
 80049ae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b0:	e00a      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049b2:	f7fc faa5 	bl	8000f00 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e02a      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c8:	4b18      	ldr	r3, [pc, #96]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0ee      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80049e0:	d10d      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80049e2:	4b12      	ldr	r3, [pc, #72]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80049f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f6:	490d      	ldr	r1, [pc, #52]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	608b      	str	r3, [r1, #8]
 80049fc:	e005      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80049fe:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	4a0a      	ldr	r2, [pc, #40]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a04:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004a08:	6093      	str	r3, [r2, #8]
 8004a0a:	4b08      	ldr	r3, [pc, #32]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a16:	4905      	ldr	r1, [pc, #20]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3718      	adds	r7, #24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	42470068 	.word	0x42470068
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	40007000 	.word	0x40007000
 8004a34:	42470e40 	.word	0x42470e40

08004a38 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d13e      	bne.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004a56:	4b23      	ldr	r3, [pc, #140]	; (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a5e:	60fb      	str	r3, [r7, #12]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d005      	beq.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d12f      	bne.n	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004a6c:	4b1e      	ldr	r3, [pc, #120]	; (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a6e:	617b      	str	r3, [r7, #20]
          break;
 8004a70:	e02f      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004a72:	4b1c      	ldr	r3, [pc, #112]	; (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a7e:	d108      	bne.n	8004a92 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004a80:	4b18      	ldr	r3, [pc, #96]	; (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a88:	4a18      	ldr	r2, [pc, #96]	; (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8e:	613b      	str	r3, [r7, #16]
 8004a90:	e007      	b.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004a92:	4b14      	ldr	r3, [pc, #80]	; (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a9a:	4a15      	ldr	r2, [pc, #84]	; (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa0:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004aa2:	4b10      	ldr	r3, [pc, #64]	; (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004aa8:	099b      	lsrs	r3, r3, #6
 8004aaa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	fb02 f303 	mul.w	r3, r2, r3
 8004ab4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004ab6:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004abc:	0f1b      	lsrs	r3, r3, #28
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac8:	617b      	str	r3, [r7, #20]
          break;
 8004aca:	e002      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	617b      	str	r3, [r7, #20]
          break;
 8004ad0:	bf00      	nop
        }
      }
      break;
 8004ad2:	bf00      	nop
    }
  }
  return frequency;
 8004ad4:	697b      	ldr	r3, [r7, #20]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	00bb8000 	.word	0x00bb8000
 8004aec:	007a1200 	.word	0x007a1200
 8004af0:	00f42400 	.word	0x00f42400

08004af4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e07b      	b.n	8004bfe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d108      	bne.n	8004b20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b16:	d009      	beq.n	8004b2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	61da      	str	r2, [r3, #28]
 8004b1e:	e005      	b.n	8004b2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fc f85e 	bl	8000c08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	431a      	orrs	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	431a      	orrs	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb0:	ea42 0103 	orr.w	r1, r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	0c1b      	lsrs	r3, r3, #16
 8004bca:	f003 0104 	and.w	r1, r3, #4
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd2:	f003 0210 	and.w	r2, r3, #16
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69da      	ldr	r2, [r3, #28]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c06:	b084      	sub	sp, #16
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	f107 001c 	add.w	r0, r7, #28
 8004c14:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d122      	bne.n	8004c64 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004c32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d105      	bne.n	8004c58 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f001 fbed 	bl	8006438 <USB_CoreReset>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	73fb      	strb	r3, [r7, #15]
 8004c62:	e01a      	b.n	8004c9a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f001 fbe1 	bl	8006438 <USB_CoreReset>
 8004c76:	4603      	mov	r3, r0
 8004c78:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004c7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d106      	bne.n	8004c8e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	639a      	str	r2, [r3, #56]	; 0x38
 8004c8c:	e005      	b.n	8004c9a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c92:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d10b      	bne.n	8004cb8 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f043 0206 	orr.w	r2, r3, #6
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004cc4:	b004      	add	sp, #16
 8004cc6:	4770      	bx	lr

08004cc8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004cd6:	79fb      	ldrb	r3, [r7, #7]
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d165      	bne.n	8004da8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	4a41      	ldr	r2, [pc, #260]	; (8004de4 <USB_SetTurnaroundTime+0x11c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d906      	bls.n	8004cf2 <USB_SetTurnaroundTime+0x2a>
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4a40      	ldr	r2, [pc, #256]	; (8004de8 <USB_SetTurnaroundTime+0x120>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d202      	bcs.n	8004cf2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004cec:	230f      	movs	r3, #15
 8004cee:	617b      	str	r3, [r7, #20]
 8004cf0:	e062      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4a3c      	ldr	r2, [pc, #240]	; (8004de8 <USB_SetTurnaroundTime+0x120>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d306      	bcc.n	8004d08 <USB_SetTurnaroundTime+0x40>
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	4a3b      	ldr	r2, [pc, #236]	; (8004dec <USB_SetTurnaroundTime+0x124>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d202      	bcs.n	8004d08 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004d02:	230e      	movs	r3, #14
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	e057      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	4a38      	ldr	r2, [pc, #224]	; (8004dec <USB_SetTurnaroundTime+0x124>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d306      	bcc.n	8004d1e <USB_SetTurnaroundTime+0x56>
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4a37      	ldr	r2, [pc, #220]	; (8004df0 <USB_SetTurnaroundTime+0x128>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d202      	bcs.n	8004d1e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004d18:	230d      	movs	r3, #13
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	e04c      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	4a33      	ldr	r2, [pc, #204]	; (8004df0 <USB_SetTurnaroundTime+0x128>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d306      	bcc.n	8004d34 <USB_SetTurnaroundTime+0x6c>
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	4a32      	ldr	r2, [pc, #200]	; (8004df4 <USB_SetTurnaroundTime+0x12c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d802      	bhi.n	8004d34 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004d2e:	230c      	movs	r3, #12
 8004d30:	617b      	str	r3, [r7, #20]
 8004d32:	e041      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	4a2f      	ldr	r2, [pc, #188]	; (8004df4 <USB_SetTurnaroundTime+0x12c>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d906      	bls.n	8004d4a <USB_SetTurnaroundTime+0x82>
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4a2e      	ldr	r2, [pc, #184]	; (8004df8 <USB_SetTurnaroundTime+0x130>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d802      	bhi.n	8004d4a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004d44:	230b      	movs	r3, #11
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	e036      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	4a2a      	ldr	r2, [pc, #168]	; (8004df8 <USB_SetTurnaroundTime+0x130>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d906      	bls.n	8004d60 <USB_SetTurnaroundTime+0x98>
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	4a29      	ldr	r2, [pc, #164]	; (8004dfc <USB_SetTurnaroundTime+0x134>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d802      	bhi.n	8004d60 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004d5a:	230a      	movs	r3, #10
 8004d5c:	617b      	str	r3, [r7, #20]
 8004d5e:	e02b      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4a26      	ldr	r2, [pc, #152]	; (8004dfc <USB_SetTurnaroundTime+0x134>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d906      	bls.n	8004d76 <USB_SetTurnaroundTime+0xae>
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4a25      	ldr	r2, [pc, #148]	; (8004e00 <USB_SetTurnaroundTime+0x138>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d202      	bcs.n	8004d76 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004d70:	2309      	movs	r3, #9
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	e020      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	4a21      	ldr	r2, [pc, #132]	; (8004e00 <USB_SetTurnaroundTime+0x138>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d306      	bcc.n	8004d8c <USB_SetTurnaroundTime+0xc4>
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	4a20      	ldr	r2, [pc, #128]	; (8004e04 <USB_SetTurnaroundTime+0x13c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d802      	bhi.n	8004d8c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004d86:	2308      	movs	r3, #8
 8004d88:	617b      	str	r3, [r7, #20]
 8004d8a:	e015      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	4a1d      	ldr	r2, [pc, #116]	; (8004e04 <USB_SetTurnaroundTime+0x13c>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d906      	bls.n	8004da2 <USB_SetTurnaroundTime+0xda>
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4a1c      	ldr	r2, [pc, #112]	; (8004e08 <USB_SetTurnaroundTime+0x140>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d202      	bcs.n	8004da2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004d9c:	2307      	movs	r3, #7
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	e00a      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004da2:	2306      	movs	r3, #6
 8004da4:	617b      	str	r3, [r7, #20]
 8004da6:	e007      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004da8:	79fb      	ldrb	r3, [r7, #7]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d102      	bne.n	8004db4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004dae:	2309      	movs	r3, #9
 8004db0:	617b      	str	r3, [r7, #20]
 8004db2:	e001      	b.n	8004db8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004db4:	2309      	movs	r3, #9
 8004db6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	68da      	ldr	r2, [r3, #12]
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	029b      	lsls	r3, r3, #10
 8004dcc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	371c      	adds	r7, #28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	00d8acbf 	.word	0x00d8acbf
 8004de8:	00e4e1c0 	.word	0x00e4e1c0
 8004dec:	00f42400 	.word	0x00f42400
 8004df0:	01067380 	.word	0x01067380
 8004df4:	011a499f 	.word	0x011a499f
 8004df8:	01312cff 	.word	0x01312cff
 8004dfc:	014ca43f 	.word	0x014ca43f
 8004e00:	016e3600 	.word	0x016e3600
 8004e04:	01a6ab1f 	.word	0x01a6ab1f
 8004e08:	01e84800 	.word	0x01e84800

08004e0c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f043 0201 	orr.w	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	370c      	adds	r7, #12
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f023 0201 	bic.w	r2, r3, #1
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d115      	bne.n	8004e9e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004e7e:	2001      	movs	r0, #1
 8004e80:	f7fc f84a 	bl	8000f18 <HAL_Delay>
      ms++;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3301      	adds	r3, #1
 8004e88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f001 fa45 	bl	800631a <USB_GetMode>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d01e      	beq.n	8004ed4 <USB_SetCurrentMode+0x84>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2b31      	cmp	r3, #49	; 0x31
 8004e9a:	d9f0      	bls.n	8004e7e <USB_SetCurrentMode+0x2e>
 8004e9c:	e01a      	b.n	8004ed4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e9e:	78fb      	ldrb	r3, [r7, #3]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d115      	bne.n	8004ed0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004eb0:	2001      	movs	r0, #1
 8004eb2:	f7fc f831 	bl	8000f18 <HAL_Delay>
      ms++;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f001 fa2c 	bl	800631a <USB_GetMode>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <USB_SetCurrentMode+0x84>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2b31      	cmp	r3, #49	; 0x31
 8004ecc:	d9f0      	bls.n	8004eb0 <USB_SetCurrentMode+0x60>
 8004ece:	e001      	b.n	8004ed4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e005      	b.n	8004ee0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2b32      	cmp	r3, #50	; 0x32
 8004ed8:	d101      	bne.n	8004ede <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e000      	b.n	8004ee0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ee8:	b084      	sub	sp, #16
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b086      	sub	sp, #24
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004ef6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004f02:	2300      	movs	r3, #0
 8004f04:	613b      	str	r3, [r7, #16]
 8004f06:	e009      	b.n	8004f1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	3340      	adds	r3, #64	; 0x40
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	2200      	movs	r2, #0
 8004f14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	613b      	str	r3, [r7, #16]
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	2b0e      	cmp	r3, #14
 8004f20:	d9f2      	bls.n	8004f08 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004f22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d11c      	bne.n	8004f62 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f36:	f043 0302 	orr.w	r3, r3, #2
 8004f3a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f58:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	639a      	str	r2, [r3, #56]	; 0x38
 8004f60:	e00b      	b.n	8004f7a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f66:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f72:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004f80:	461a      	mov	r2, r3
 8004f82:	2300      	movs	r3, #0
 8004f84:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f94:	461a      	mov	r2, r3
 8004f96:	680b      	ldr	r3, [r1, #0]
 8004f98:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d10c      	bne.n	8004fba <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d104      	bne.n	8004fb0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f965 	bl	8005278 <USB_SetDevSpeed>
 8004fae:	e008      	b.n	8004fc2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f960 	bl	8005278 <USB_SetDevSpeed>
 8004fb8:	e003      	b.n	8004fc2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004fba:	2103      	movs	r1, #3
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 f95b 	bl	8005278 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004fc2:	2110      	movs	r1, #16
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f8f3 	bl	80051b0 <USB_FlushTxFifo>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f91f 	bl	8005218 <USB_FlushRxFifo>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fea:	461a      	mov	r2, r3
 8004fec:	2300      	movs	r3, #0
 8004fee:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005002:	461a      	mov	r2, r3
 8005004:	2300      	movs	r3, #0
 8005006:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005008:	2300      	movs	r3, #0
 800500a:	613b      	str	r3, [r7, #16]
 800500c:	e043      	b.n	8005096 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	015a      	lsls	r2, r3, #5
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	4413      	add	r3, r2
 8005016:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005020:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005024:	d118      	bne.n	8005058 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10a      	bne.n	8005042 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4413      	add	r3, r2
 8005034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005038:	461a      	mov	r2, r3
 800503a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800503e:	6013      	str	r3, [r2, #0]
 8005040:	e013      	b.n	800506a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	4413      	add	r3, r2
 800504a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800504e:	461a      	mov	r2, r3
 8005050:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	e008      	b.n	800506a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	015a      	lsls	r2, r3, #5
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005064:	461a      	mov	r2, r3
 8005066:	2300      	movs	r3, #0
 8005068:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	015a      	lsls	r2, r3, #5
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	4413      	add	r3, r2
 8005072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005076:	461a      	mov	r2, r3
 8005078:	2300      	movs	r3, #0
 800507a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	015a      	lsls	r2, r3, #5
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	4413      	add	r3, r2
 8005084:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005088:	461a      	mov	r2, r3
 800508a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800508e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	3301      	adds	r3, #1
 8005094:	613b      	str	r3, [r7, #16]
 8005096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	429a      	cmp	r2, r3
 800509c:	d3b7      	bcc.n	800500e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800509e:	2300      	movs	r3, #0
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	e043      	b.n	800512c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	015a      	lsls	r2, r3, #5
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	4413      	add	r3, r2
 80050ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80050b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80050ba:	d118      	bne.n	80050ee <USB_DevInit+0x206>
    {
      if (i == 0U)
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10a      	bne.n	80050d8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	015a      	lsls	r2, r3, #5
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	4413      	add	r3, r2
 80050ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ce:	461a      	mov	r2, r3
 80050d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80050d4:	6013      	str	r3, [r2, #0]
 80050d6:	e013      	b.n	8005100 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	015a      	lsls	r2, r3, #5
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	4413      	add	r3, r2
 80050e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e4:	461a      	mov	r2, r3
 80050e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	e008      	b.n	8005100 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	015a      	lsls	r2, r3, #5
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	4413      	add	r3, r2
 80050f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050fa:	461a      	mov	r2, r3
 80050fc:	2300      	movs	r3, #0
 80050fe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	4413      	add	r3, r2
 8005108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800510c:	461a      	mov	r2, r3
 800510e:	2300      	movs	r3, #0
 8005110:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4413      	add	r3, r2
 800511a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800511e:	461a      	mov	r2, r3
 8005120:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005124:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	3301      	adds	r3, #1
 800512a:	613b      	str	r3, [r7, #16]
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	429a      	cmp	r2, r3
 8005132:	d3b7      	bcc.n	80050a4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005142:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005146:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005154:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005158:	2b00      	cmp	r3, #0
 800515a:	d105      	bne.n	8005168 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	f043 0210 	orr.w	r2, r3, #16
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	699a      	ldr	r2, [r3, #24]
 800516c:	4b0f      	ldr	r3, [pc, #60]	; (80051ac <USB_DevInit+0x2c4>)
 800516e:	4313      	orrs	r3, r2
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005176:	2b00      	cmp	r3, #0
 8005178:	d005      	beq.n	8005186 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	f043 0208 	orr.w	r2, r3, #8
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005186:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005188:	2b01      	cmp	r3, #1
 800518a:	d107      	bne.n	800519c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005194:	f043 0304 	orr.w	r3, r3, #4
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800519c:	7dfb      	ldrb	r3, [r7, #23]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051a8:	b004      	add	sp, #16
 80051aa:	4770      	bx	lr
 80051ac:	803c3800 	.word	0x803c3800

080051b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3301      	adds	r3, #1
 80051c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4a13      	ldr	r2, [pc, #76]	; (8005214 <USB_FlushTxFifo+0x64>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d901      	bls.n	80051d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e01b      	b.n	8005208 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	daf2      	bge.n	80051be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	019b      	lsls	r3, r3, #6
 80051e0:	f043 0220 	orr.w	r2, r3, #32
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3301      	adds	r3, #1
 80051ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	4a08      	ldr	r2, [pc, #32]	; (8005214 <USB_FlushTxFifo+0x64>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d901      	bls.n	80051fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e006      	b.n	8005208 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	f003 0320 	and.w	r3, r3, #32
 8005202:	2b20      	cmp	r3, #32
 8005204:	d0f0      	beq.n	80051e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	00030d40 	.word	0x00030d40

08005218 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	4a11      	ldr	r2, [pc, #68]	; (8005274 <USB_FlushRxFifo+0x5c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d901      	bls.n	8005236 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e018      	b.n	8005268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	2b00      	cmp	r3, #0
 800523c:	daf2      	bge.n	8005224 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2210      	movs	r2, #16
 8005246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	3301      	adds	r3, #1
 800524c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	4a08      	ldr	r2, [pc, #32]	; (8005274 <USB_FlushRxFifo+0x5c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d901      	bls.n	800525a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e006      	b.n	8005268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	f003 0310 	and.w	r3, r3, #16
 8005262:	2b10      	cmp	r3, #16
 8005264:	d0f0      	beq.n	8005248 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	00030d40 	.word	0x00030d40

08005278 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	460b      	mov	r3, r1
 8005282:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	78fb      	ldrb	r3, [r7, #3]
 8005292:	68f9      	ldr	r1, [r7, #12]
 8005294:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005298:	4313      	orrs	r3, r2
 800529a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3714      	adds	r7, #20
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b087      	sub	sp, #28
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0306 	and.w	r3, r3, #6
 80052c2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d102      	bne.n	80052d0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80052ca:	2300      	movs	r3, #0
 80052cc:	75fb      	strb	r3, [r7, #23]
 80052ce:	e00a      	b.n	80052e6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d002      	beq.n	80052dc <USB_GetDevSpeed+0x32>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2b06      	cmp	r3, #6
 80052da:	d102      	bne.n	80052e2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80052dc:	2302      	movs	r3, #2
 80052de:	75fb      	strb	r3, [r7, #23]
 80052e0:	e001      	b.n	80052e6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80052e2:	230f      	movs	r3, #15
 80052e4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80052e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	371c      	adds	r7, #28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	785b      	ldrb	r3, [r3, #1]
 800530c:	2b01      	cmp	r3, #1
 800530e:	d13a      	bne.n	8005386 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005316:	69da      	ldr	r2, [r3, #28]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	f003 030f 	and.w	r3, r3, #15
 8005320:	2101      	movs	r1, #1
 8005322:	fa01 f303 	lsl.w	r3, r1, r3
 8005326:	b29b      	uxth	r3, r3
 8005328:	68f9      	ldr	r1, [r7, #12]
 800532a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800532e:	4313      	orrs	r3, r2
 8005330:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	015a      	lsls	r2, r3, #5
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	4413      	add	r3, r2
 800533a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d155      	bne.n	80053f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	015a      	lsls	r2, r3, #5
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	4413      	add	r3, r2
 8005350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	791b      	ldrb	r3, [r3, #4]
 8005362:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005364:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	059b      	lsls	r3, r3, #22
 800536a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800536c:	4313      	orrs	r3, r2
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	0151      	lsls	r1, r2, #5
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	440a      	add	r2, r1
 8005376:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800537a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800537e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	e036      	b.n	80053f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800538c:	69da      	ldr	r2, [r3, #28]
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	2101      	movs	r1, #1
 8005398:	fa01 f303 	lsl.w	r3, r1, r3
 800539c:	041b      	lsls	r3, r3, #16
 800539e:	68f9      	ldr	r1, [r7, #12]
 80053a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053a4:	4313      	orrs	r3, r2
 80053a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d11a      	bne.n	80053f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	791b      	ldrb	r3, [r3, #4]
 80053d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80053da:	430b      	orrs	r3, r1
 80053dc:	4313      	orrs	r3, r2
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	0151      	lsls	r1, r2, #5
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	440a      	add	r2, r1
 80053e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	785b      	ldrb	r3, [r3, #1]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d161      	bne.n	80054e4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005432:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005436:	d11f      	bne.n	8005478 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	4413      	add	r3, r2
 8005440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	0151      	lsls	r1, r2, #5
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	440a      	add	r2, r1
 800544e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005452:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005456:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	015a      	lsls	r2, r3, #5
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	4413      	add	r3, r2
 8005460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	0151      	lsls	r1, r2, #5
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	440a      	add	r2, r1
 800546e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005472:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005476:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800547e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	f003 030f 	and.w	r3, r3, #15
 8005488:	2101      	movs	r1, #1
 800548a:	fa01 f303 	lsl.w	r3, r1, r3
 800548e:	b29b      	uxth	r3, r3
 8005490:	43db      	mvns	r3, r3
 8005492:	68f9      	ldr	r1, [r7, #12]
 8005494:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005498:	4013      	ands	r3, r2
 800549a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054a2:	69da      	ldr	r2, [r3, #28]
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	f003 030f 	and.w	r3, r3, #15
 80054ac:	2101      	movs	r1, #1
 80054ae:	fa01 f303 	lsl.w	r3, r1, r3
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	43db      	mvns	r3, r3
 80054b6:	68f9      	ldr	r1, [r7, #12]
 80054b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80054bc:	4013      	ands	r3, r2
 80054be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	015a      	lsls	r2, r3, #5
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4413      	add	r3, r2
 80054c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	0159      	lsls	r1, r3, #5
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	440b      	add	r3, r1
 80054d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054da:	4619      	mov	r1, r3
 80054dc:	4b35      	ldr	r3, [pc, #212]	; (80055b4 <USB_DeactivateEndpoint+0x1b0>)
 80054de:	4013      	ands	r3, r2
 80054e0:	600b      	str	r3, [r1, #0]
 80054e2:	e060      	b.n	80055a6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054fa:	d11f      	bne.n	800553c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	015a      	lsls	r2, r3, #5
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	4413      	add	r3, r2
 8005504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	0151      	lsls	r1, r2, #5
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	440a      	add	r2, r1
 8005512:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005516:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800551a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	015a      	lsls	r2, r3, #5
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	4413      	add	r3, r2
 8005524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	0151      	lsls	r1, r2, #5
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	440a      	add	r2, r1
 8005532:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005536:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800553a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005542:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	f003 030f 	and.w	r3, r3, #15
 800554c:	2101      	movs	r1, #1
 800554e:	fa01 f303 	lsl.w	r3, r1, r3
 8005552:	041b      	lsls	r3, r3, #16
 8005554:	43db      	mvns	r3, r3
 8005556:	68f9      	ldr	r1, [r7, #12]
 8005558:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800555c:	4013      	ands	r3, r2
 800555e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005566:	69da      	ldr	r2, [r3, #28]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	f003 030f 	and.w	r3, r3, #15
 8005570:	2101      	movs	r1, #1
 8005572:	fa01 f303 	lsl.w	r3, r1, r3
 8005576:	041b      	lsls	r3, r3, #16
 8005578:	43db      	mvns	r3, r3
 800557a:	68f9      	ldr	r1, [r7, #12]
 800557c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005580:	4013      	ands	r3, r2
 8005582:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	015a      	lsls	r2, r3, #5
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	4413      	add	r3, r2
 800558c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	0159      	lsls	r1, r3, #5
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	440b      	add	r3, r1
 800559a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800559e:	4619      	mov	r1, r3
 80055a0:	4b05      	ldr	r3, [pc, #20]	; (80055b8 <USB_DeactivateEndpoint+0x1b4>)
 80055a2:	4013      	ands	r3, r2
 80055a4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	ec337800 	.word	0xec337800
 80055b8:	eff37800 	.word	0xeff37800

080055bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b08a      	sub	sp, #40	; 0x28
 80055c0:	af02      	add	r7, sp, #8
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	4613      	mov	r3, r2
 80055c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	785b      	ldrb	r3, [r3, #1]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	f040 815c 	bne.w	8005896 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d132      	bne.n	800564c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	0151      	lsls	r1, r2, #5
 80055f8:	69fa      	ldr	r2, [r7, #28]
 80055fa:	440a      	add	r2, r1
 80055fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005600:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005604:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005608:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	0151      	lsls	r1, r2, #5
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	440a      	add	r2, r1
 8005620:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005624:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005628:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	015a      	lsls	r2, r3, #5
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	4413      	add	r3, r2
 8005632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	0151      	lsls	r1, r2, #5
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	440a      	add	r2, r1
 8005640:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005644:	0cdb      	lsrs	r3, r3, #19
 8005646:	04db      	lsls	r3, r3, #19
 8005648:	6113      	str	r3, [r2, #16]
 800564a:	e074      	b.n	8005736 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	015a      	lsls	r2, r3, #5
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	4413      	add	r3, r2
 8005654:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	0151      	lsls	r1, r2, #5
 800565e:	69fa      	ldr	r2, [r7, #28]
 8005660:	440a      	add	r2, r1
 8005662:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005666:	0cdb      	lsrs	r3, r3, #19
 8005668:	04db      	lsls	r3, r3, #19
 800566a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	015a      	lsls	r2, r3, #5
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	4413      	add	r3, r2
 8005674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	0151      	lsls	r1, r2, #5
 800567e:	69fa      	ldr	r2, [r7, #28]
 8005680:	440a      	add	r2, r1
 8005682:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005686:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800568a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800568e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	015a      	lsls	r2, r3, #5
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	4413      	add	r3, r2
 8005698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800569c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	6999      	ldr	r1, [r3, #24]
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	440b      	add	r3, r1
 80056a8:	1e59      	subs	r1, r3, #1
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80056b2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80056b4:	4b9d      	ldr	r3, [pc, #628]	; (800592c <USB_EPStartXfer+0x370>)
 80056b6:	400b      	ands	r3, r1
 80056b8:	69b9      	ldr	r1, [r7, #24]
 80056ba:	0148      	lsls	r0, r1, #5
 80056bc:	69f9      	ldr	r1, [r7, #28]
 80056be:	4401      	add	r1, r0
 80056c0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80056c4:	4313      	orrs	r3, r2
 80056c6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	4413      	add	r3, r2
 80056d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056de:	69b9      	ldr	r1, [r7, #24]
 80056e0:	0148      	lsls	r0, r1, #5
 80056e2:	69f9      	ldr	r1, [r7, #28]
 80056e4:	4401      	add	r1, r0
 80056e6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80056ea:	4313      	orrs	r3, r2
 80056ec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	791b      	ldrb	r3, [r3, #4]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d11f      	bne.n	8005736 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	015a      	lsls	r2, r3, #5
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	4413      	add	r3, r2
 80056fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	69ba      	ldr	r2, [r7, #24]
 8005706:	0151      	lsls	r1, r2, #5
 8005708:	69fa      	ldr	r2, [r7, #28]
 800570a:	440a      	add	r2, r1
 800570c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005710:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005714:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	4413      	add	r3, r2
 800571e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	0151      	lsls	r1, r2, #5
 8005728:	69fa      	ldr	r2, [r7, #28]
 800572a:	440a      	add	r2, r1
 800572c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005730:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005734:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005736:	79fb      	ldrb	r3, [r7, #7]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d14b      	bne.n	80057d4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	695b      	ldr	r3, [r3, #20]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d009      	beq.n	8005758 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005750:	461a      	mov	r2, r3
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	791b      	ldrb	r3, [r3, #4]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d128      	bne.n	80057b2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d110      	bne.n	8005792 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	4413      	add	r3, r2
 8005778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69ba      	ldr	r2, [r7, #24]
 8005780:	0151      	lsls	r1, r2, #5
 8005782:	69fa      	ldr	r2, [r7, #28]
 8005784:	440a      	add	r2, r1
 8005786:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800578a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800578e:	6013      	str	r3, [r2, #0]
 8005790:	e00f      	b.n	80057b2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	015a      	lsls	r2, r3, #5
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	4413      	add	r3, r2
 800579a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	0151      	lsls	r1, r2, #5
 80057a4:	69fa      	ldr	r2, [r7, #28]
 80057a6:	440a      	add	r2, r1
 80057a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057b0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	0151      	lsls	r1, r2, #5
 80057c4:	69fa      	ldr	r2, [r7, #28]
 80057c6:	440a      	add	r2, r1
 80057c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80057d0:	6013      	str	r3, [r2, #0]
 80057d2:	e133      	b.n	8005a3c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	0151      	lsls	r1, r2, #5
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	440a      	add	r2, r1
 80057ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80057f2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	791b      	ldrb	r3, [r3, #4]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d015      	beq.n	8005828 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 811b 	beq.w	8005a3c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800580c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	f003 030f 	and.w	r3, r3, #15
 8005816:	2101      	movs	r1, #1
 8005818:	fa01 f303 	lsl.w	r3, r1, r3
 800581c:	69f9      	ldr	r1, [r7, #28]
 800581e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005822:	4313      	orrs	r3, r2
 8005824:	634b      	str	r3, [r1, #52]	; 0x34
 8005826:	e109      	b.n	8005a3c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005834:	2b00      	cmp	r3, #0
 8005836:	d110      	bne.n	800585a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	015a      	lsls	r2, r3, #5
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	4413      	add	r3, r2
 8005840:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	0151      	lsls	r1, r2, #5
 800584a:	69fa      	ldr	r2, [r7, #28]
 800584c:	440a      	add	r2, r1
 800584e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005852:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005856:	6013      	str	r3, [r2, #0]
 8005858:	e00f      	b.n	800587a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	4413      	add	r3, r2
 8005862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	0151      	lsls	r1, r2, #5
 800586c:	69fa      	ldr	r2, [r7, #28]
 800586e:	440a      	add	r2, r1
 8005870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005878:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	6919      	ldr	r1, [r3, #16]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	781a      	ldrb	r2, [r3, #0]
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	b298      	uxth	r0, r3
 8005888:	79fb      	ldrb	r3, [r7, #7]
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	4603      	mov	r3, r0
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 fade 	bl	8005e50 <USB_WritePacket>
 8005894:	e0d2      	b.n	8005a3c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	015a      	lsls	r2, r3, #5
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	4413      	add	r3, r2
 800589e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	0151      	lsls	r1, r2, #5
 80058a8:	69fa      	ldr	r2, [r7, #28]
 80058aa:	440a      	add	r2, r1
 80058ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058b0:	0cdb      	lsrs	r3, r3, #19
 80058b2:	04db      	lsls	r3, r3, #19
 80058b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	015a      	lsls	r2, r3, #5
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	4413      	add	r3, r2
 80058be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	0151      	lsls	r1, r2, #5
 80058c8:	69fa      	ldr	r2, [r7, #28]
 80058ca:	440a      	add	r2, r1
 80058cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058d0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80058d4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80058d8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d126      	bne.n	8005930 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058f8:	69b9      	ldr	r1, [r7, #24]
 80058fa:	0148      	lsls	r0, r1, #5
 80058fc:	69f9      	ldr	r1, [r7, #28]
 80058fe:	4401      	add	r1, r0
 8005900:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005904:	4313      	orrs	r3, r2
 8005906:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	0151      	lsls	r1, r2, #5
 800591a:	69fa      	ldr	r2, [r7, #28]
 800591c:	440a      	add	r2, r1
 800591e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005922:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005926:	6113      	str	r3, [r2, #16]
 8005928:	e03a      	b.n	80059a0 <USB_EPStartXfer+0x3e4>
 800592a:	bf00      	nop
 800592c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	699a      	ldr	r2, [r3, #24]
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	4413      	add	r3, r2
 800593a:	1e5a      	subs	r2, r3, #1
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	fbb2 f3f3 	udiv	r3, r2, r3
 8005944:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	8afa      	ldrh	r2, [r7, #22]
 800594c:	fb03 f202 	mul.w	r2, r3, r2
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005960:	691a      	ldr	r2, [r3, #16]
 8005962:	8afb      	ldrh	r3, [r7, #22]
 8005964:	04d9      	lsls	r1, r3, #19
 8005966:	4b38      	ldr	r3, [pc, #224]	; (8005a48 <USB_EPStartXfer+0x48c>)
 8005968:	400b      	ands	r3, r1
 800596a:	69b9      	ldr	r1, [r7, #24]
 800596c:	0148      	lsls	r0, r1, #5
 800596e:	69f9      	ldr	r1, [r7, #28]
 8005970:	4401      	add	r1, r0
 8005972:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005976:	4313      	orrs	r3, r2
 8005978:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005986:	691a      	ldr	r2, [r3, #16]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	69db      	ldr	r3, [r3, #28]
 800598c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005990:	69b9      	ldr	r1, [r7, #24]
 8005992:	0148      	lsls	r0, r1, #5
 8005994:	69f9      	ldr	r1, [r7, #28]
 8005996:	4401      	add	r1, r0
 8005998:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800599c:	4313      	orrs	r3, r2
 800599e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80059a0:	79fb      	ldrb	r3, [r7, #7]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d10d      	bne.n	80059c2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d009      	beq.n	80059c2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	6919      	ldr	r1, [r3, #16]
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	015a      	lsls	r2, r3, #5
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	4413      	add	r3, r2
 80059ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059be:	460a      	mov	r2, r1
 80059c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	791b      	ldrb	r3, [r3, #4]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d128      	bne.n	8005a1c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d110      	bne.n	80059fc <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	69ba      	ldr	r2, [r7, #24]
 80059ea:	0151      	lsls	r1, r2, #5
 80059ec:	69fa      	ldr	r2, [r7, #28]
 80059ee:	440a      	add	r2, r1
 80059f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	e00f      	b.n	8005a1c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	015a      	lsls	r2, r3, #5
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	4413      	add	r3, r2
 8005a04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69ba      	ldr	r2, [r7, #24]
 8005a0c:	0151      	lsls	r1, r2, #5
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	440a      	add	r2, r1
 8005a12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a1a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	015a      	lsls	r2, r3, #5
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	4413      	add	r3, r2
 8005a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	0151      	lsls	r1, r2, #5
 8005a2e:	69fa      	ldr	r2, [r7, #28]
 8005a30:	440a      	add	r2, r1
 8005a32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a36:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3720      	adds	r7, #32
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	1ff80000 	.word	0x1ff80000

08005a4c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	4613      	mov	r3, r2
 8005a58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	785b      	ldrb	r3, [r3, #1]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	f040 80ce 	bne.w	8005c0a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d132      	bne.n	8005adc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	015a      	lsls	r2, r3, #5
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	0151      	lsls	r1, r2, #5
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	440a      	add	r2, r1
 8005a8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005a94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005a98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	015a      	lsls	r2, r3, #5
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	0151      	lsls	r1, r2, #5
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	440a      	add	r2, r1
 8005ab0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ab4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005ab8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	015a      	lsls	r2, r3, #5
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	0151      	lsls	r1, r2, #5
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	440a      	add	r2, r1
 8005ad0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ad4:	0cdb      	lsrs	r3, r3, #19
 8005ad6:	04db      	lsls	r3, r3, #19
 8005ad8:	6113      	str	r3, [r2, #16]
 8005ada:	e04e      	b.n	8005b7a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	0151      	lsls	r1, r2, #5
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	440a      	add	r2, r1
 8005af2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005af6:	0cdb      	lsrs	r3, r3, #19
 8005af8:	04db      	lsls	r3, r3, #19
 8005afa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	693a      	ldr	r2, [r7, #16]
 8005b0c:	0151      	lsls	r1, r2, #5
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	440a      	add	r2, r1
 8005b12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b16:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005b1a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005b1e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	699a      	ldr	r2, [r3, #24]
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d903      	bls.n	8005b34 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	68da      	ldr	r2, [r3, #12]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	015a      	lsls	r2, r3, #5
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	0151      	lsls	r1, r2, #5
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	440a      	add	r2, r1
 8005b4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	015a      	lsls	r2, r3, #5
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b60:	691a      	ldr	r2, [r3, #16]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b6a:	6939      	ldr	r1, [r7, #16]
 8005b6c:	0148      	lsls	r0, r1, #5
 8005b6e:	6979      	ldr	r1, [r7, #20]
 8005b70:	4401      	add	r1, r0
 8005b72:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005b76:	4313      	orrs	r3, r2
 8005b78:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d11e      	bne.n	8005bbe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	695b      	ldr	r3, [r3, #20]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d009      	beq.n	8005b9c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	015a      	lsls	r2, r3, #5
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	4413      	add	r3, r2
 8005b90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b94:	461a      	mov	r2, r3
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	0151      	lsls	r1, r2, #5
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	440a      	add	r2, r1
 8005bb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bb6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	e097      	b.n	8005cee <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	0151      	lsls	r1, r2, #5
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	440a      	add	r2, r1
 8005bd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bd8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005bdc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f000 8083 	beq.w	8005cee <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	f003 030f 	and.w	r3, r3, #15
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8005bfe:	6979      	ldr	r1, [r7, #20]
 8005c00:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c04:	4313      	orrs	r3, r2
 8005c06:	634b      	str	r3, [r1, #52]	; 0x34
 8005c08:	e071      	b.n	8005cee <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	015a      	lsls	r2, r3, #5
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	4413      	add	r3, r2
 8005c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	0151      	lsls	r1, r2, #5
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	440a      	add	r2, r1
 8005c20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c24:	0cdb      	lsrs	r3, r3, #19
 8005c26:	04db      	lsls	r3, r3, #19
 8005c28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	015a      	lsls	r2, r3, #5
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	4413      	add	r3, r2
 8005c32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	0151      	lsls	r1, r2, #5
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	440a      	add	r2, r1
 8005c40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005c48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005c4c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	68da      	ldr	r2, [r3, #12]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	0151      	lsls	r1, r2, #5
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	440a      	add	r2, r1
 8005c7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005c84:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	015a      	lsls	r2, r3, #5
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c9c:	6939      	ldr	r1, [r7, #16]
 8005c9e:	0148      	lsls	r0, r1, #5
 8005ca0:	6979      	ldr	r1, [r7, #20]
 8005ca2:	4401      	add	r1, r0
 8005ca4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d10d      	bne.n	8005cce <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6919      	ldr	r1, [r3, #16]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	015a      	lsls	r2, r3, #5
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cca:	460a      	mov	r2, r1
 8005ccc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	0151      	lsls	r1, r2, #5
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	440a      	add	r2, r1
 8005ce4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ce8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005cec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	371c      	adds	r7, #28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d06:	2300      	movs	r3, #0
 8005d08:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	785b      	ldrb	r3, [r3, #1]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d14a      	bne.n	8005db0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d32:	f040 8086 	bne.w	8005e42 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	781b      	ldrb	r3, [r3, #0]
 8005d3a:	015a      	lsls	r2, r3, #5
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	7812      	ldrb	r2, [r2, #0]
 8005d4a:	0151      	lsls	r1, r2, #5
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	440a      	add	r2, r1
 8005d50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d54:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005d58:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	7812      	ldrb	r2, [r2, #0]
 8005d6e:	0151      	lsls	r1, r2, #5
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	440a      	add	r2, r1
 8005d74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	3301      	adds	r3, #1
 8005d82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f242 7210 	movw	r2, #10000	; 0x2710
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d902      	bls.n	8005d94 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	75fb      	strb	r3, [r7, #23]
          break;
 8005d92:	e056      	b.n	8005e42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005da8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005dac:	d0e7      	beq.n	8005d7e <USB_EPStopXfer+0x82>
 8005dae:	e048      	b.n	8005e42 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	015a      	lsls	r2, r3, #5
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	4413      	add	r3, r2
 8005dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005dc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005dc8:	d13b      	bne.n	8005e42 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	015a      	lsls	r2, r3, #5
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	7812      	ldrb	r2, [r2, #0]
 8005dde:	0151      	lsls	r1, r2, #5
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	440a      	add	r2, r1
 8005de4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005de8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005dec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	015a      	lsls	r2, r3, #5
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	4413      	add	r3, r2
 8005df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	683a      	ldr	r2, [r7, #0]
 8005e00:	7812      	ldrb	r2, [r2, #0]
 8005e02:	0151      	lsls	r1, r2, #5
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	440a      	add	r2, r1
 8005e08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3301      	adds	r3, #1
 8005e16:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f242 7210 	movw	r2, #10000	; 0x2710
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d902      	bls.n	8005e28 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	75fb      	strb	r3, [r7, #23]
          break;
 8005e26:	e00c      	b.n	8005e42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	015a      	lsls	r2, r3, #5
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e40:	d0e7      	beq.n	8005e12 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005e42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	371c      	adds	r7, #28
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b089      	sub	sp, #36	; 0x24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	460b      	mov	r3, r1
 8005e60:	71fb      	strb	r3, [r7, #7]
 8005e62:	4613      	mov	r3, r2
 8005e64:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005e6e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d123      	bne.n	8005ebe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005e76:	88bb      	ldrh	r3, [r7, #4]
 8005e78:	3303      	adds	r3, #3
 8005e7a:	089b      	lsrs	r3, r3, #2
 8005e7c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005e7e:	2300      	movs	r3, #0
 8005e80:	61bb      	str	r3, [r7, #24]
 8005e82:	e018      	b.n	8005eb6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005e84:	79fb      	ldrb	r3, [r7, #7]
 8005e86:	031a      	lsls	r2, r3, #12
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e90:	461a      	mov	r2, r3
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	3301      	adds	r3, #1
 8005eae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	61bb      	str	r3, [r7, #24]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d3e2      	bcc.n	8005e84 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3724      	adds	r7, #36	; 0x24
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b08b      	sub	sp, #44	; 0x2c
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005ee2:	88fb      	ldrh	r3, [r7, #6]
 8005ee4:	089b      	lsrs	r3, r3, #2
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005eea:	88fb      	ldrh	r3, [r7, #6]
 8005eec:	f003 0303 	and.w	r3, r3, #3
 8005ef0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	623b      	str	r3, [r7, #32]
 8005ef6:	e014      	b.n	8005f22 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f02:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f06:	3301      	adds	r3, #1
 8005f08:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f12:	3301      	adds	r3, #1
 8005f14:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f18:	3301      	adds	r3, #1
 8005f1a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	623b      	str	r3, [r7, #32]
 8005f22:	6a3a      	ldr	r2, [r7, #32]
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d3e6      	bcc.n	8005ef8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f2a:	8bfb      	ldrh	r3, [r7, #30]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d01e      	beq.n	8005f6e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f30:	2300      	movs	r3, #0
 8005f32:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	f107 0310 	add.w	r3, r7, #16
 8005f40:	6812      	ldr	r2, [r2, #0]
 8005f42:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	00db      	lsls	r3, r3, #3
 8005f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	701a      	strb	r2, [r3, #0]
      i++;
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	623b      	str	r3, [r7, #32]
      pDest++;
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	3301      	adds	r3, #1
 8005f60:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005f62:	8bfb      	ldrh	r3, [r7, #30]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005f68:	8bfb      	ldrh	r3, [r7, #30]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1ea      	bne.n	8005f44 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	372c      	adds	r7, #44	; 0x2c
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b085      	sub	sp, #20
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	785b      	ldrb	r3, [r3, #1]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d12c      	bne.n	8005ff2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	db12      	blt.n	8005fd0 <USB_EPSetStall+0x54>
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00f      	beq.n	8005fd0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68ba      	ldr	r2, [r7, #8]
 8005fc0:	0151      	lsls	r1, r2, #5
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	440a      	add	r2, r1
 8005fc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005fce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	0151      	lsls	r1, r2, #5
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	440a      	add	r2, r1
 8005fe6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	e02b      	b.n	800604a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	db12      	blt.n	800602a <USB_EPSetStall+0xae>
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00f      	beq.n	800602a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4413      	add	r3, r2
 8006012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	0151      	lsls	r1, r2, #5
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	440a      	add	r2, r1
 8006020:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006024:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006028:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	4413      	add	r3, r2
 8006032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68ba      	ldr	r2, [r7, #8]
 800603a:	0151      	lsls	r1, r2, #5
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	440a      	add	r2, r1
 8006040:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006044:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006048:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	785b      	ldrb	r3, [r3, #1]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d128      	bne.n	80060c6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	015a      	lsls	r2, r3, #5
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	4413      	add	r3, r2
 800607c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68ba      	ldr	r2, [r7, #8]
 8006084:	0151      	lsls	r1, r2, #5
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	440a      	add	r2, r1
 800608a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800608e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006092:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	791b      	ldrb	r3, [r3, #4]
 8006098:	2b03      	cmp	r3, #3
 800609a:	d003      	beq.n	80060a4 <USB_EPClearStall+0x4c>
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	791b      	ldrb	r3, [r3, #4]
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d138      	bne.n	8006116 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68ba      	ldr	r2, [r7, #8]
 80060b4:	0151      	lsls	r1, r2, #5
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	440a      	add	r2, r1
 80060ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060c2:	6013      	str	r3, [r2, #0]
 80060c4:	e027      	b.n	8006116 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	015a      	lsls	r2, r3, #5
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	4413      	add	r3, r2
 80060ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	0151      	lsls	r1, r2, #5
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	440a      	add	r2, r1
 80060dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80060e4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	791b      	ldrb	r3, [r3, #4]
 80060ea:	2b03      	cmp	r3, #3
 80060ec:	d003      	beq.n	80060f6 <USB_EPClearStall+0x9e>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	791b      	ldrb	r3, [r3, #4]
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d10f      	bne.n	8006116 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	0151      	lsls	r1, r2, #5
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	440a      	add	r2, r1
 800610c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006114:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	460b      	mov	r3, r1
 800612e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006142:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006146:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	78fb      	ldrb	r3, [r7, #3]
 8006152:	011b      	lsls	r3, r3, #4
 8006154:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006158:	68f9      	ldr	r1, [r7, #12]
 800615a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800615e:	4313      	orrs	r3, r2
 8006160:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800618a:	f023 0303 	bic.w	r3, r3, #3
 800618e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800619e:	f023 0302 	bic.w	r3, r3, #2
 80061a2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b085      	sub	sp, #20
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80061cc:	f023 0303 	bic.w	r3, r3, #3
 80061d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061e0:	f043 0302 	orr.w	r3, r3, #2
 80061e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	4013      	ands	r3, r2
 800620a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800620c:	68fb      	ldr	r3, [r7, #12]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800621a:	b480      	push	{r7}
 800621c:	b085      	sub	sp, #20
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006236:	69db      	ldr	r3, [r3, #28]
 8006238:	68ba      	ldr	r2, [r7, #8]
 800623a:	4013      	ands	r3, r2
 800623c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	0c1b      	lsrs	r3, r3, #16
}
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800624e:	b480      	push	{r7}
 8006250:	b085      	sub	sp, #20
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	4013      	ands	r3, r2
 8006270:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	b29b      	uxth	r3, r3
}
 8006276:	4618      	mov	r0, r3
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006282:	b480      	push	{r7}
 8006284:	b085      	sub	sp, #20
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
 800628a:	460b      	mov	r3, r1
 800628c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006292:	78fb      	ldrb	r3, [r7, #3]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4413      	add	r3, r2
 800629a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	4013      	ands	r3, r2
 80062ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062b0:	68bb      	ldr	r3, [r7, #8]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062be:	b480      	push	{r7}
 80062c0:	b087      	sub	sp, #28
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
 80062c6:	460b      	mov	r3, r1
 80062c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062e0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80062e2:	78fb      	ldrb	r3, [r7, #3]
 80062e4:	f003 030f 	and.w	r3, r3, #15
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	fa22 f303 	lsr.w	r3, r2, r3
 80062ee:	01db      	lsls	r3, r3, #7
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80062f8:	78fb      	ldrb	r3, [r7, #3]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	4013      	ands	r3, r2
 800630a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800630c:	68bb      	ldr	r3, [r7, #8]
}
 800630e:	4618      	mov	r0, r3
 8006310:	371c      	adds	r7, #28
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f003 0301 	and.w	r3, r3, #1
}
 800632a:	4618      	mov	r0, r3
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006336:	b480      	push	{r7}
 8006338:	b085      	sub	sp, #20
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006350:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006354:	f023 0307 	bic.w	r3, r3, #7
 8006358:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800636c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3714      	adds	r7, #20
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	460b      	mov	r3, r1
 8006386:	607a      	str	r2, [r7, #4]
 8006388:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	333c      	adds	r3, #60	; 0x3c
 8006392:	3304      	adds	r3, #4
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	4a26      	ldr	r2, [pc, #152]	; (8006434 <USB_EP0_OutStart+0xb8>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d90a      	bls.n	80063b6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063b0:	d101      	bne.n	80063b6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	e037      	b.n	8006426 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063bc:	461a      	mov	r2, r3
 80063be:	2300      	movs	r3, #0
 80063c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063e4:	f043 0318 	orr.w	r3, r3, #24
 80063e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063f8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80063fc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80063fe:	7afb      	ldrb	r3, [r7, #11]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d10f      	bne.n	8006424 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800640a:	461a      	mov	r2, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	697a      	ldr	r2, [r7, #20]
 800641a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800641e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006422:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	4f54300a 	.word	0x4f54300a

08006438 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	3301      	adds	r3, #1
 8006448:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	4a13      	ldr	r2, [pc, #76]	; (800649c <USB_CoreReset+0x64>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d901      	bls.n	8006456 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e01b      	b.n	800648e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	2b00      	cmp	r3, #0
 800645c:	daf2      	bge.n	8006444 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	f043 0201 	orr.w	r2, r3, #1
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	3301      	adds	r3, #1
 8006472:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4a09      	ldr	r2, [pc, #36]	; (800649c <USB_CoreReset+0x64>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d901      	bls.n	8006480 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800647c:	2303      	movs	r3, #3
 800647e:	e006      	b.n	800648e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	f003 0301 	and.w	r3, r3, #1
 8006488:	2b01      	cmp	r3, #1
 800648a:	d0f0      	beq.n	800646e <USB_CoreReset+0x36>

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	00030d40 	.word	0x00030d40

080064a0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	460b      	mov	r3, r1
 80064aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80064ac:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80064b0:	f002 fca2 	bl	8008df8 <USBD_static_malloc>
 80064b4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d109      	bne.n	80064d0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	32b0      	adds	r2, #176	; 0xb0
 80064c6:	2100      	movs	r1, #0
 80064c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80064cc:	2302      	movs	r3, #2
 80064ce:	e0d4      	b.n	800667a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80064d0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80064d4:	2100      	movs	r1, #0
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f002 fd06 	bl	8008ee8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	32b0      	adds	r2, #176	; 0xb0
 80064e6:	68f9      	ldr	r1, [r7, #12]
 80064e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	32b0      	adds	r2, #176	; 0xb0
 80064f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	7c1b      	ldrb	r3, [r3, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d138      	bne.n	800657a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006508:	4b5e      	ldr	r3, [pc, #376]	; (8006684 <USBD_CDC_Init+0x1e4>)
 800650a:	7819      	ldrb	r1, [r3, #0]
 800650c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006510:	2202      	movs	r2, #2
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f002 fb4d 	bl	8008bb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006518:	4b5a      	ldr	r3, [pc, #360]	; (8006684 <USBD_CDC_Init+0x1e4>)
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	f003 020f 	and.w	r2, r3, #15
 8006520:	6879      	ldr	r1, [r7, #4]
 8006522:	4613      	mov	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	4413      	add	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	440b      	add	r3, r1
 800652c:	3324      	adds	r3, #36	; 0x24
 800652e:	2201      	movs	r2, #1
 8006530:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006532:	4b55      	ldr	r3, [pc, #340]	; (8006688 <USBD_CDC_Init+0x1e8>)
 8006534:	7819      	ldrb	r1, [r3, #0]
 8006536:	f44f 7300 	mov.w	r3, #512	; 0x200
 800653a:	2202      	movs	r2, #2
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f002 fb38 	bl	8008bb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006542:	4b51      	ldr	r3, [pc, #324]	; (8006688 <USBD_CDC_Init+0x1e8>)
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	f003 020f 	and.w	r2, r3, #15
 800654a:	6879      	ldr	r1, [r7, #4]
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	440b      	add	r3, r1
 8006556:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800655a:	2201      	movs	r2, #1
 800655c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800655e:	4b4b      	ldr	r3, [pc, #300]	; (800668c <USBD_CDC_Init+0x1ec>)
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	f003 020f 	and.w	r2, r3, #15
 8006566:	6879      	ldr	r1, [r7, #4]
 8006568:	4613      	mov	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	3326      	adds	r3, #38	; 0x26
 8006574:	2210      	movs	r2, #16
 8006576:	801a      	strh	r2, [r3, #0]
 8006578:	e035      	b.n	80065e6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800657a:	4b42      	ldr	r3, [pc, #264]	; (8006684 <USBD_CDC_Init+0x1e4>)
 800657c:	7819      	ldrb	r1, [r3, #0]
 800657e:	2340      	movs	r3, #64	; 0x40
 8006580:	2202      	movs	r2, #2
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f002 fb15 	bl	8008bb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006588:	4b3e      	ldr	r3, [pc, #248]	; (8006684 <USBD_CDC_Init+0x1e4>)
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	f003 020f 	and.w	r2, r3, #15
 8006590:	6879      	ldr	r1, [r7, #4]
 8006592:	4613      	mov	r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4413      	add	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	440b      	add	r3, r1
 800659c:	3324      	adds	r3, #36	; 0x24
 800659e:	2201      	movs	r2, #1
 80065a0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80065a2:	4b39      	ldr	r3, [pc, #228]	; (8006688 <USBD_CDC_Init+0x1e8>)
 80065a4:	7819      	ldrb	r1, [r3, #0]
 80065a6:	2340      	movs	r3, #64	; 0x40
 80065a8:	2202      	movs	r2, #2
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f002 fb01 	bl	8008bb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80065b0:	4b35      	ldr	r3, [pc, #212]	; (8006688 <USBD_CDC_Init+0x1e8>)
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	f003 020f 	and.w	r2, r3, #15
 80065b8:	6879      	ldr	r1, [r7, #4]
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	440b      	add	r3, r1
 80065c4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80065c8:	2201      	movs	r2, #1
 80065ca:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80065cc:	4b2f      	ldr	r3, [pc, #188]	; (800668c <USBD_CDC_Init+0x1ec>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	f003 020f 	and.w	r2, r3, #15
 80065d4:	6879      	ldr	r1, [r7, #4]
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	440b      	add	r3, r1
 80065e0:	3326      	adds	r3, #38	; 0x26
 80065e2:	2210      	movs	r2, #16
 80065e4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80065e6:	4b29      	ldr	r3, [pc, #164]	; (800668c <USBD_CDC_Init+0x1ec>)
 80065e8:	7819      	ldrb	r1, [r3, #0]
 80065ea:	2308      	movs	r3, #8
 80065ec:	2203      	movs	r2, #3
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f002 fadf 	bl	8008bb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80065f4:	4b25      	ldr	r3, [pc, #148]	; (800668c <USBD_CDC_Init+0x1ec>)
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	f003 020f 	and.w	r2, r3, #15
 80065fc:	6879      	ldr	r1, [r7, #4]
 80065fe:	4613      	mov	r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	4413      	add	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	440b      	add	r3, r1
 8006608:	3324      	adds	r3, #36	; 0x24
 800660a:	2201      	movs	r2, #1
 800660c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	33b0      	adds	r3, #176	; 0xb0
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006644:	2302      	movs	r3, #2
 8006646:	e018      	b.n	800667a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	7c1b      	ldrb	r3, [r3, #16]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10a      	bne.n	8006666 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006650:	4b0d      	ldr	r3, [pc, #52]	; (8006688 <USBD_CDC_Init+0x1e8>)
 8006652:	7819      	ldrb	r1, [r3, #0]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800665a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f002 fb96 	bl	8008d90 <USBD_LL_PrepareReceive>
 8006664:	e008      	b.n	8006678 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006666:	4b08      	ldr	r3, [pc, #32]	; (8006688 <USBD_CDC_Init+0x1e8>)
 8006668:	7819      	ldrb	r1, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006670:	2340      	movs	r3, #64	; 0x40
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f002 fb8c 	bl	8008d90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000093 	.word	0x20000093
 8006688:	20000094 	.word	0x20000094
 800668c:	20000095 	.word	0x20000095

08006690 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800669c:	4b3a      	ldr	r3, [pc, #232]	; (8006788 <USBD_CDC_DeInit+0xf8>)
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	4619      	mov	r1, r3
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f002 faab 	bl	8008bfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80066a8:	4b37      	ldr	r3, [pc, #220]	; (8006788 <USBD_CDC_DeInit+0xf8>)
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	f003 020f 	and.w	r2, r3, #15
 80066b0:	6879      	ldr	r1, [r7, #4]
 80066b2:	4613      	mov	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	440b      	add	r3, r1
 80066bc:	3324      	adds	r3, #36	; 0x24
 80066be:	2200      	movs	r2, #0
 80066c0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80066c2:	4b32      	ldr	r3, [pc, #200]	; (800678c <USBD_CDC_DeInit+0xfc>)
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	4619      	mov	r1, r3
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f002 fa98 	bl	8008bfe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80066ce:	4b2f      	ldr	r3, [pc, #188]	; (800678c <USBD_CDC_DeInit+0xfc>)
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	f003 020f 	and.w	r2, r3, #15
 80066d6:	6879      	ldr	r1, [r7, #4]
 80066d8:	4613      	mov	r3, r2
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	4413      	add	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	440b      	add	r3, r1
 80066e2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80066e6:	2200      	movs	r2, #0
 80066e8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80066ea:	4b29      	ldr	r3, [pc, #164]	; (8006790 <USBD_CDC_DeInit+0x100>)
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	4619      	mov	r1, r3
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f002 fa84 	bl	8008bfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80066f6:	4b26      	ldr	r3, [pc, #152]	; (8006790 <USBD_CDC_DeInit+0x100>)
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	f003 020f 	and.w	r2, r3, #15
 80066fe:	6879      	ldr	r1, [r7, #4]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	440b      	add	r3, r1
 800670a:	3324      	adds	r3, #36	; 0x24
 800670c:	2200      	movs	r2, #0
 800670e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006710:	4b1f      	ldr	r3, [pc, #124]	; (8006790 <USBD_CDC_DeInit+0x100>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	f003 020f 	and.w	r2, r3, #15
 8006718:	6879      	ldr	r1, [r7, #4]
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	440b      	add	r3, r1
 8006724:	3326      	adds	r3, #38	; 0x26
 8006726:	2200      	movs	r2, #0
 8006728:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	32b0      	adds	r2, #176	; 0xb0
 8006734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d01f      	beq.n	800677c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	33b0      	adds	r3, #176	; 0xb0
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	32b0      	adds	r2, #176	; 0xb0
 800675a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800675e:	4618      	mov	r0, r3
 8006760:	f002 fb58 	bl	8008e14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	32b0      	adds	r2, #176	; 0xb0
 800676e:	2100      	movs	r1, #0
 8006770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	20000093 	.word	0x20000093
 800678c:	20000094 	.word	0x20000094
 8006790:	20000095 	.word	0x20000095

08006794 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	32b0      	adds	r2, #176	; 0xb0
 80067a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ac:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80067ae:	2300      	movs	r3, #0
 80067b0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80067b2:	2300      	movs	r3, #0
 80067b4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80067b6:	2300      	movs	r3, #0
 80067b8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d101      	bne.n	80067c4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e0bf      	b.n	8006944 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d050      	beq.n	8006872 <USBD_CDC_Setup+0xde>
 80067d0:	2b20      	cmp	r3, #32
 80067d2:	f040 80af 	bne.w	8006934 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	88db      	ldrh	r3, [r3, #6]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d03a      	beq.n	8006854 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	b25b      	sxtb	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	da1b      	bge.n	8006820 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	33b0      	adds	r3, #176	; 0xb0
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	4413      	add	r3, r2
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80067fe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	88d2      	ldrh	r2, [r2, #6]
 8006804:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	88db      	ldrh	r3, [r3, #6]
 800680a:	2b07      	cmp	r3, #7
 800680c:	bf28      	it	cs
 800680e:	2307      	movcs	r3, #7
 8006810:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	89fa      	ldrh	r2, [r7, #14]
 8006816:	4619      	mov	r1, r3
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f001 fd89 	bl	8008330 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800681e:	e090      	b.n	8006942 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	785a      	ldrb	r2, [r3, #1]
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	88db      	ldrh	r3, [r3, #6]
 800682e:	2b3f      	cmp	r3, #63	; 0x3f
 8006830:	d803      	bhi.n	800683a <USBD_CDC_Setup+0xa6>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	88db      	ldrh	r3, [r3, #6]
 8006836:	b2da      	uxtb	r2, r3
 8006838:	e000      	b.n	800683c <USBD_CDC_Setup+0xa8>
 800683a:	2240      	movs	r2, #64	; 0x40
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006842:	6939      	ldr	r1, [r7, #16]
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800684a:	461a      	mov	r2, r3
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f001 fd9b 	bl	8008388 <USBD_CtlPrepareRx>
      break;
 8006852:	e076      	b.n	8006942 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	33b0      	adds	r3, #176	; 0xb0
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	4413      	add	r3, r2
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	7850      	ldrb	r0, [r2, #1]
 800686a:	2200      	movs	r2, #0
 800686c:	6839      	ldr	r1, [r7, #0]
 800686e:	4798      	blx	r3
      break;
 8006870:	e067      	b.n	8006942 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	785b      	ldrb	r3, [r3, #1]
 8006876:	2b0b      	cmp	r3, #11
 8006878:	d851      	bhi.n	800691e <USBD_CDC_Setup+0x18a>
 800687a:	a201      	add	r2, pc, #4	; (adr r2, 8006880 <USBD_CDC_Setup+0xec>)
 800687c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006880:	080068b1 	.word	0x080068b1
 8006884:	0800692d 	.word	0x0800692d
 8006888:	0800691f 	.word	0x0800691f
 800688c:	0800691f 	.word	0x0800691f
 8006890:	0800691f 	.word	0x0800691f
 8006894:	0800691f 	.word	0x0800691f
 8006898:	0800691f 	.word	0x0800691f
 800689c:	0800691f 	.word	0x0800691f
 80068a0:	0800691f 	.word	0x0800691f
 80068a4:	0800691f 	.word	0x0800691f
 80068a8:	080068db 	.word	0x080068db
 80068ac:	08006905 	.word	0x08006905
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	2b03      	cmp	r3, #3
 80068ba:	d107      	bne.n	80068cc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80068bc:	f107 030a 	add.w	r3, r7, #10
 80068c0:	2202      	movs	r2, #2
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f001 fd33 	bl	8008330 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80068ca:	e032      	b.n	8006932 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80068cc:	6839      	ldr	r1, [r7, #0]
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f001 fcbd 	bl	800824e <USBD_CtlError>
            ret = USBD_FAIL;
 80068d4:	2303      	movs	r3, #3
 80068d6:	75fb      	strb	r3, [r7, #23]
          break;
 80068d8:	e02b      	b.n	8006932 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d107      	bne.n	80068f6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80068e6:	f107 030d 	add.w	r3, r7, #13
 80068ea:	2201      	movs	r2, #1
 80068ec:	4619      	mov	r1, r3
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f001 fd1e 	bl	8008330 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80068f4:	e01d      	b.n	8006932 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80068f6:	6839      	ldr	r1, [r7, #0]
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f001 fca8 	bl	800824e <USBD_CtlError>
            ret = USBD_FAIL;
 80068fe:	2303      	movs	r3, #3
 8006900:	75fb      	strb	r3, [r7, #23]
          break;
 8006902:	e016      	b.n	8006932 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800690a:	b2db      	uxtb	r3, r3
 800690c:	2b03      	cmp	r3, #3
 800690e:	d00f      	beq.n	8006930 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006910:	6839      	ldr	r1, [r7, #0]
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f001 fc9b 	bl	800824e <USBD_CtlError>
            ret = USBD_FAIL;
 8006918:	2303      	movs	r3, #3
 800691a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800691c:	e008      	b.n	8006930 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800691e:	6839      	ldr	r1, [r7, #0]
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f001 fc94 	bl	800824e <USBD_CtlError>
          ret = USBD_FAIL;
 8006926:	2303      	movs	r3, #3
 8006928:	75fb      	strb	r3, [r7, #23]
          break;
 800692a:	e002      	b.n	8006932 <USBD_CDC_Setup+0x19e>
          break;
 800692c:	bf00      	nop
 800692e:	e008      	b.n	8006942 <USBD_CDC_Setup+0x1ae>
          break;
 8006930:	bf00      	nop
      }
      break;
 8006932:	e006      	b.n	8006942 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006934:	6839      	ldr	r1, [r7, #0]
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f001 fc89 	bl	800824e <USBD_CtlError>
      ret = USBD_FAIL;
 800693c:	2303      	movs	r3, #3
 800693e:	75fb      	strb	r3, [r7, #23]
      break;
 8006940:	bf00      	nop
  }

  return (uint8_t)ret;
 8006942:	7dfb      	ldrb	r3, [r7, #23]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3718      	adds	r7, #24
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	460b      	mov	r3, r1
 8006956:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800695e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	32b0      	adds	r2, #176	; 0xb0
 800696a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006972:	2303      	movs	r3, #3
 8006974:	e065      	b.n	8006a42 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	32b0      	adds	r2, #176	; 0xb0
 8006980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006984:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006986:	78fb      	ldrb	r3, [r7, #3]
 8006988:	f003 020f 	and.w	r2, r3, #15
 800698c:	6879      	ldr	r1, [r7, #4]
 800698e:	4613      	mov	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	440b      	add	r3, r1
 8006998:	3318      	adds	r3, #24
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d02f      	beq.n	8006a00 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80069a0:	78fb      	ldrb	r3, [r7, #3]
 80069a2:	f003 020f 	and.w	r2, r3, #15
 80069a6:	6879      	ldr	r1, [r7, #4]
 80069a8:	4613      	mov	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	440b      	add	r3, r1
 80069b2:	3318      	adds	r3, #24
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	78fb      	ldrb	r3, [r7, #3]
 80069b8:	f003 010f 	and.w	r1, r3, #15
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	460b      	mov	r3, r1
 80069c0:	00db      	lsls	r3, r3, #3
 80069c2:	440b      	add	r3, r1
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	4403      	add	r3, r0
 80069c8:	3348      	adds	r3, #72	; 0x48
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	fbb2 f1f3 	udiv	r1, r2, r3
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d112      	bne.n	8006a00 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80069da:	78fb      	ldrb	r3, [r7, #3]
 80069dc:	f003 020f 	and.w	r2, r3, #15
 80069e0:	6879      	ldr	r1, [r7, #4]
 80069e2:	4613      	mov	r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	4413      	add	r3, r2
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	440b      	add	r3, r1
 80069ec:	3318      	adds	r3, #24
 80069ee:	2200      	movs	r2, #0
 80069f0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80069f2:	78f9      	ldrb	r1, [r7, #3]
 80069f4:	2300      	movs	r3, #0
 80069f6:	2200      	movs	r2, #0
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f002 f9a8 	bl	8008d4e <USBD_LL_Transmit>
 80069fe:	e01f      	b.n	8006a40 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	33b0      	adds	r3, #176	; 0xb0
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	4413      	add	r3, r2
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d010      	beq.n	8006a40 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	33b0      	adds	r3, #176	; 0xb0
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	4413      	add	r3, r2
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	68ba      	ldr	r2, [r7, #8]
 8006a32:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006a36:	68ba      	ldr	r2, [r7, #8]
 8006a38:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006a3c:	78fa      	ldrb	r2, [r7, #3]
 8006a3e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3710      	adds	r7, #16
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b084      	sub	sp, #16
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	460b      	mov	r3, r1
 8006a54:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	32b0      	adds	r2, #176	; 0xb0
 8006a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a64:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	32b0      	adds	r2, #176	; 0xb0
 8006a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d101      	bne.n	8006a7c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e01a      	b.n	8006ab2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006a7c:	78fb      	ldrb	r3, [r7, #3]
 8006a7e:	4619      	mov	r1, r3
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f002 f9a6 	bl	8008dd2 <USBD_LL_GetRxDataSize>
 8006a86:	4602      	mov	r2, r0
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	33b0      	adds	r3, #176	; 0xb0
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006aac:	4611      	mov	r1, r2
 8006aae:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b084      	sub	sp, #16
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	32b0      	adds	r2, #176	; 0xb0
 8006acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ad0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e025      	b.n	8006b28 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	33b0      	adds	r3, #176	; 0xb0
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d01a      	beq.n	8006b26 <USBD_CDC_EP0_RxReady+0x6c>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006af6:	2bff      	cmp	r3, #255	; 0xff
 8006af8:	d015      	beq.n	8006b26 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	33b0      	adds	r3, #176	; 0xb0
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8006b12:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006b1a:	b292      	uxth	r2, r2
 8006b1c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	22ff      	movs	r2, #255	; 0xff
 8006b22:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006b38:	2182      	movs	r1, #130	; 0x82
 8006b3a:	4818      	ldr	r0, [pc, #96]	; (8006b9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006b3c:	f000 fd4f 	bl	80075de <USBD_GetEpDesc>
 8006b40:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006b42:	2101      	movs	r1, #1
 8006b44:	4815      	ldr	r0, [pc, #84]	; (8006b9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006b46:	f000 fd4a 	bl	80075de <USBD_GetEpDesc>
 8006b4a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006b4c:	2181      	movs	r1, #129	; 0x81
 8006b4e:	4813      	ldr	r0, [pc, #76]	; (8006b9c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006b50:	f000 fd45 	bl	80075de <USBD_GetEpDesc>
 8006b54:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d002      	beq.n	8006b62 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	2210      	movs	r2, #16
 8006b60:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d006      	beq.n	8006b76 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b70:	711a      	strb	r2, [r3, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d006      	beq.n	8006b8a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b84:	711a      	strb	r2, [r3, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2243      	movs	r2, #67	; 0x43
 8006b8e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006b90:	4b02      	ldr	r3, [pc, #8]	; (8006b9c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20000050 	.word	0x20000050

08006ba0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006ba8:	2182      	movs	r1, #130	; 0x82
 8006baa:	4818      	ldr	r0, [pc, #96]	; (8006c0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006bac:	f000 fd17 	bl	80075de <USBD_GetEpDesc>
 8006bb0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	4815      	ldr	r0, [pc, #84]	; (8006c0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006bb6:	f000 fd12 	bl	80075de <USBD_GetEpDesc>
 8006bba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006bbc:	2181      	movs	r1, #129	; 0x81
 8006bbe:	4813      	ldr	r0, [pc, #76]	; (8006c0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006bc0:	f000 fd0d 	bl	80075de <USBD_GetEpDesc>
 8006bc4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	2210      	movs	r2, #16
 8006bd0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d006      	beq.n	8006be6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	711a      	strb	r2, [r3, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f042 0202 	orr.w	r2, r2, #2
 8006be4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d006      	beq.n	8006bfa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	711a      	strb	r2, [r3, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f042 0202 	orr.w	r2, r2, #2
 8006bf8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2243      	movs	r2, #67	; 0x43
 8006bfe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006c00:	4b02      	ldr	r3, [pc, #8]	; (8006c0c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3718      	adds	r7, #24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000050 	.word	0x20000050

08006c10 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006c18:	2182      	movs	r1, #130	; 0x82
 8006c1a:	4818      	ldr	r0, [pc, #96]	; (8006c7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006c1c:	f000 fcdf 	bl	80075de <USBD_GetEpDesc>
 8006c20:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006c22:	2101      	movs	r1, #1
 8006c24:	4815      	ldr	r0, [pc, #84]	; (8006c7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006c26:	f000 fcda 	bl	80075de <USBD_GetEpDesc>
 8006c2a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006c2c:	2181      	movs	r1, #129	; 0x81
 8006c2e:	4813      	ldr	r0, [pc, #76]	; (8006c7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006c30:	f000 fcd5 	bl	80075de <USBD_GetEpDesc>
 8006c34:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	2210      	movs	r2, #16
 8006c40:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d006      	beq.n	8006c56 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c50:	711a      	strb	r2, [r3, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d006      	beq.n	8006c6a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c64:	711a      	strb	r2, [r3, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2243      	movs	r2, #67	; 0x43
 8006c6e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006c70:	4b02      	ldr	r3, [pc, #8]	; (8006c7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3718      	adds	r7, #24
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20000050 	.word	0x20000050

08006c80 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	220a      	movs	r2, #10
 8006c8c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006c8e:	4b03      	ldr	r3, [pc, #12]	; (8006c9c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	2000000c 	.word	0x2000000c

08006ca0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d101      	bne.n	8006cb4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	e009      	b.n	8006cc8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	33b0      	adds	r3, #176	; 0xb0
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	4413      	add	r3, r2
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b087      	sub	sp, #28
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	32b0      	adds	r2, #176	; 0xb0
 8006cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cee:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e008      	b.n	8006d0c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	371c      	adds	r7, #28
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	32b0      	adds	r2, #176	; 0xb0
 8006d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d30:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e004      	b.n	8006d46 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
	...

08006d54 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	32b0      	adds	r2, #176	; 0xb0
 8006d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d6a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	32b0      	adds	r2, #176	; 0xb0
 8006d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e025      	b.n	8006dd2 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d11f      	bne.n	8006dd0 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006d98:	4b10      	ldr	r3, [pc, #64]	; (8006ddc <USBD_CDC_TransmitPacket+0x88>)
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	f003 020f 	and.w	r2, r3, #15
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	4613      	mov	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	4413      	add	r3, r2
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	4403      	add	r3, r0
 8006db2:	3318      	adds	r3, #24
 8006db4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006db6:	4b09      	ldr	r3, [pc, #36]	; (8006ddc <USBD_CDC_TransmitPacket+0x88>)
 8006db8:	7819      	ldrb	r1, [r3, #0]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f001 ffc1 	bl	8008d4e <USBD_LL_Transmit>

    ret = USBD_OK;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	20000093 	.word	0x20000093

08006de0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	32b0      	adds	r2, #176	; 0xb0
 8006df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006df6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	32b0      	adds	r2, #176	; 0xb0
 8006e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006e0a:	2303      	movs	r3, #3
 8006e0c:	e018      	b.n	8006e40 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	7c1b      	ldrb	r3, [r3, #16]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10a      	bne.n	8006e2c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e16:	4b0c      	ldr	r3, [pc, #48]	; (8006e48 <USBD_CDC_ReceivePacket+0x68>)
 8006e18:	7819      	ldrb	r1, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 ffb3 	bl	8008d90 <USBD_LL_PrepareReceive>
 8006e2a:	e008      	b.n	8006e3e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e2c:	4b06      	ldr	r3, [pc, #24]	; (8006e48 <USBD_CDC_ReceivePacket+0x68>)
 8006e2e:	7819      	ldrb	r1, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e36:	2340      	movs	r3, #64	; 0x40
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f001 ffa9 	bl	8008d90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	20000094 	.word	0x20000094

08006e4c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	4613      	mov	r3, r2
 8006e58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e01f      	b.n	8006ea4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	79fa      	ldrb	r2, [r7, #7]
 8006e96:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f001 fe23 	bl	8008ae4 <USBD_LL_Init>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3718      	adds	r7, #24
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d101      	bne.n	8006ec4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e025      	b.n	8006f10 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	32ae      	adds	r2, #174	; 0xae
 8006ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00f      	beq.n	8006f00 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	32ae      	adds	r2, #174	; 0xae
 8006eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef0:	f107 020e 	add.w	r2, r7, #14
 8006ef4:	4610      	mov	r0, r2
 8006ef6:	4798      	blx	r3
 8006ef8:	4602      	mov	r2, r0
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f001 fe2b 	bl	8008b7c <USBD_LL_Start>
 8006f26:	4603      	mov	r3, r0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f38:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b084      	sub	sp, #16
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
 8006f4e:	460b      	mov	r3, r1
 8006f50:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d009      	beq.n	8006f74 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	78fa      	ldrb	r2, [r7, #3]
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	4798      	blx	r3
 8006f70:	4603      	mov	r3, r0
 8006f72:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f7e:	b580      	push	{r7, lr}
 8006f80:	b084      	sub	sp, #16
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
 8006f86:	460b      	mov	r3, r1
 8006f88:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	78fa      	ldrb	r2, [r7, #3]
 8006f98:	4611      	mov	r1, r2
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	4798      	blx	r3
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3710      	adds	r7, #16
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b084      	sub	sp, #16
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
 8006fba:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006fc2:	6839      	ldr	r1, [r7, #0]
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f001 f908 	bl	80081da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006fd8:	461a      	mov	r2, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006fe6:	f003 031f 	and.w	r3, r3, #31
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d01a      	beq.n	8007024 <USBD_LL_SetupStage+0x72>
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d822      	bhi.n	8007038 <USBD_LL_SetupStage+0x86>
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d002      	beq.n	8006ffc <USBD_LL_SetupStage+0x4a>
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d00a      	beq.n	8007010 <USBD_LL_SetupStage+0x5e>
 8006ffa:	e01d      	b.n	8007038 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007002:	4619      	mov	r1, r3
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 fb5f 	bl	80076c8 <USBD_StdDevReq>
 800700a:	4603      	mov	r3, r0
 800700c:	73fb      	strb	r3, [r7, #15]
      break;
 800700e:	e020      	b.n	8007052 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007016:	4619      	mov	r1, r3
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fbc7 	bl	80077ac <USBD_StdItfReq>
 800701e:	4603      	mov	r3, r0
 8007020:	73fb      	strb	r3, [r7, #15]
      break;
 8007022:	e016      	b.n	8007052 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 fc29 	bl	8007884 <USBD_StdEPReq>
 8007032:	4603      	mov	r3, r0
 8007034:	73fb      	strb	r3, [r7, #15]
      break;
 8007036:	e00c      	b.n	8007052 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800703e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007042:	b2db      	uxtb	r3, r3
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 fdf8 	bl	8008c3c <USBD_LL_StallEP>
 800704c:	4603      	mov	r3, r0
 800704e:	73fb      	strb	r3, [r7, #15]
      break;
 8007050:	bf00      	nop
  }

  return ret;
 8007052:	7bfb      	ldrb	r3, [r7, #15]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	460b      	mov	r3, r1
 8007066:	607a      	str	r2, [r7, #4]
 8007068:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800706a:	2300      	movs	r3, #0
 800706c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800706e:	7afb      	ldrb	r3, [r7, #11]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d16e      	bne.n	8007152 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800707a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007082:	2b03      	cmp	r3, #3
 8007084:	f040 8098 	bne.w	80071b8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	689a      	ldr	r2, [r3, #8]
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	429a      	cmp	r2, r3
 8007092:	d913      	bls.n	80070bc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	1ad2      	subs	r2, r2, r3
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	68da      	ldr	r2, [r3, #12]
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	4293      	cmp	r3, r2
 80070ac:	bf28      	it	cs
 80070ae:	4613      	movcs	r3, r2
 80070b0:	461a      	mov	r2, r3
 80070b2:	6879      	ldr	r1, [r7, #4]
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f001 f984 	bl	80083c2 <USBD_CtlContinueRx>
 80070ba:	e07d      	b.n	80071b8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80070c2:	f003 031f 	and.w	r3, r3, #31
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d014      	beq.n	80070f4 <USBD_LL_DataOutStage+0x98>
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d81d      	bhi.n	800710a <USBD_LL_DataOutStage+0xae>
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d002      	beq.n	80070d8 <USBD_LL_DataOutStage+0x7c>
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d003      	beq.n	80070de <USBD_LL_DataOutStage+0x82>
 80070d6:	e018      	b.n	800710a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80070d8:	2300      	movs	r3, #0
 80070da:	75bb      	strb	r3, [r7, #22]
            break;
 80070dc:	e018      	b.n	8007110 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	4619      	mov	r1, r3
 80070e8:	68f8      	ldr	r0, [r7, #12]
 80070ea:	f000 fa5e 	bl	80075aa <USBD_CoreFindIF>
 80070ee:	4603      	mov	r3, r0
 80070f0:	75bb      	strb	r3, [r7, #22]
            break;
 80070f2:	e00d      	b.n	8007110 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	4619      	mov	r1, r3
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f000 fa60 	bl	80075c4 <USBD_CoreFindEP>
 8007104:	4603      	mov	r3, r0
 8007106:	75bb      	strb	r3, [r7, #22]
            break;
 8007108:	e002      	b.n	8007110 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800710a:	2300      	movs	r3, #0
 800710c:	75bb      	strb	r3, [r7, #22]
            break;
 800710e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007110:	7dbb      	ldrb	r3, [r7, #22]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d119      	bne.n	800714a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800711c:	b2db      	uxtb	r3, r3
 800711e:	2b03      	cmp	r3, #3
 8007120:	d113      	bne.n	800714a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007122:	7dba      	ldrb	r2, [r7, #22]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	32ae      	adds	r2, #174	; 0xae
 8007128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00b      	beq.n	800714a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007132:	7dba      	ldrb	r2, [r7, #22]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800713a:	7dba      	ldrb	r2, [r7, #22]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	32ae      	adds	r2, #174	; 0xae
 8007140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	f001 f94a 	bl	80083e4 <USBD_CtlSendStatus>
 8007150:	e032      	b.n	80071b8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007152:	7afb      	ldrb	r3, [r7, #11]
 8007154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007158:	b2db      	uxtb	r3, r3
 800715a:	4619      	mov	r1, r3
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f000 fa31 	bl	80075c4 <USBD_CoreFindEP>
 8007162:	4603      	mov	r3, r0
 8007164:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007166:	7dbb      	ldrb	r3, [r7, #22]
 8007168:	2bff      	cmp	r3, #255	; 0xff
 800716a:	d025      	beq.n	80071b8 <USBD_LL_DataOutStage+0x15c>
 800716c:	7dbb      	ldrb	r3, [r7, #22]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d122      	bne.n	80071b8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007178:	b2db      	uxtb	r3, r3
 800717a:	2b03      	cmp	r3, #3
 800717c:	d117      	bne.n	80071ae <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800717e:	7dba      	ldrb	r2, [r7, #22]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	32ae      	adds	r2, #174	; 0xae
 8007184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00f      	beq.n	80071ae <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800718e:	7dba      	ldrb	r2, [r7, #22]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007196:	7dba      	ldrb	r2, [r7, #22]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	32ae      	adds	r2, #174	; 0xae
 800719c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	7afa      	ldrb	r2, [r7, #11]
 80071a4:	4611      	mov	r1, r2
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	4798      	blx	r3
 80071aa:	4603      	mov	r3, r0
 80071ac:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80071ae:	7dfb      	ldrb	r3, [r7, #23]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d001      	beq.n	80071b8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
 80071b6:	e000      	b.n	80071ba <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3718      	adds	r7, #24
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b086      	sub	sp, #24
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	460b      	mov	r3, r1
 80071cc:	607a      	str	r2, [r7, #4]
 80071ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80071d0:	7afb      	ldrb	r3, [r7, #11]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d16f      	bne.n	80072b6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3314      	adds	r3, #20
 80071da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d15a      	bne.n	800729c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d914      	bls.n	800721c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	689a      	ldr	r2, [r3, #8]
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	1ad2      	subs	r2, r2, r3
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	461a      	mov	r2, r3
 8007206:	6879      	ldr	r1, [r7, #4]
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f001 f8ac 	bl	8008366 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800720e:	2300      	movs	r3, #0
 8007210:	2200      	movs	r2, #0
 8007212:	2100      	movs	r1, #0
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f001 fdbb 	bl	8008d90 <USBD_LL_PrepareReceive>
 800721a:	e03f      	b.n	800729c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	68da      	ldr	r2, [r3, #12]
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	429a      	cmp	r2, r3
 8007226:	d11c      	bne.n	8007262 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	685a      	ldr	r2, [r3, #4]
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007230:	429a      	cmp	r2, r3
 8007232:	d316      	bcc.n	8007262 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	685a      	ldr	r2, [r3, #4]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800723e:	429a      	cmp	r2, r3
 8007240:	d20f      	bcs.n	8007262 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007242:	2200      	movs	r2, #0
 8007244:	2100      	movs	r1, #0
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f001 f88d 	bl	8008366 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007254:	2300      	movs	r3, #0
 8007256:	2200      	movs	r2, #0
 8007258:	2100      	movs	r1, #0
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f001 fd98 	bl	8008d90 <USBD_LL_PrepareReceive>
 8007260:	e01c      	b.n	800729c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b03      	cmp	r3, #3
 800726c:	d10f      	bne.n	800728e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d009      	beq.n	800728e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800728e:	2180      	movs	r1, #128	; 0x80
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f001 fcd3 	bl	8008c3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f001 f8b7 	bl	800840a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d03a      	beq.n	800731c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f7ff fe42 	bl	8006f30 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80072b4:	e032      	b.n	800731c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80072b6:	7afb      	ldrb	r3, [r7, #11]
 80072b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	4619      	mov	r1, r3
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f000 f97f 	bl	80075c4 <USBD_CoreFindEP>
 80072c6:	4603      	mov	r3, r0
 80072c8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072ca:	7dfb      	ldrb	r3, [r7, #23]
 80072cc:	2bff      	cmp	r3, #255	; 0xff
 80072ce:	d025      	beq.n	800731c <USBD_LL_DataInStage+0x15a>
 80072d0:	7dfb      	ldrb	r3, [r7, #23]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d122      	bne.n	800731c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	2b03      	cmp	r3, #3
 80072e0:	d11c      	bne.n	800731c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80072e2:	7dfa      	ldrb	r2, [r7, #23]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	32ae      	adds	r2, #174	; 0xae
 80072e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ec:	695b      	ldr	r3, [r3, #20]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d014      	beq.n	800731c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80072f2:	7dfa      	ldrb	r2, [r7, #23]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80072fa:	7dfa      	ldrb	r2, [r7, #23]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	32ae      	adds	r2, #174	; 0xae
 8007300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	7afa      	ldrb	r2, [r7, #11]
 8007308:	4611      	mov	r1, r2
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	4798      	blx	r3
 800730e:	4603      	mov	r3, r0
 8007310:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007312:	7dbb      	ldrb	r3, [r7, #22]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007318:	7dbb      	ldrb	r3, [r7, #22]
 800731a:	e000      	b.n	800731e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b084      	sub	sp, #16
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800732e:	2300      	movs	r3, #0
 8007330:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800735e:	2b00      	cmp	r3, #0
 8007360:	d014      	beq.n	800738c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00e      	beq.n	800738c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	6852      	ldr	r2, [r2, #4]
 800737a:	b2d2      	uxtb	r2, r2
 800737c:	4611      	mov	r1, r2
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	4798      	blx	r3
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007388:	2303      	movs	r3, #3
 800738a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800738c:	2340      	movs	r3, #64	; 0x40
 800738e:	2200      	movs	r2, #0
 8007390:	2100      	movs	r1, #0
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f001 fc0d 	bl	8008bb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2240      	movs	r2, #64	; 0x40
 80073a4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80073a8:	2340      	movs	r3, #64	; 0x40
 80073aa:	2200      	movs	r2, #0
 80073ac:	2180      	movs	r1, #128	; 0x80
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f001 fbff 	bl	8008bb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2240      	movs	r2, #64	; 0x40
 80073be:	621a      	str	r2, [r3, #32]

  return ret;
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80073ca:	b480      	push	{r7}
 80073cc:	b083      	sub	sp, #12
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
 80073d2:	460b      	mov	r3, r1
 80073d4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	78fa      	ldrb	r2, [r7, #3]
 80073da:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	370c      	adds	r7, #12
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b083      	sub	sp, #12
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073f8:	b2da      	uxtb	r2, r3
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2204      	movs	r2, #4
 8007404:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	370c      	adds	r7, #12
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr

08007416 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007416:	b480      	push	{r7}
 8007418:	b083      	sub	sp, #12
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b04      	cmp	r3, #4
 8007428:	d106      	bne.n	8007438 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007430:	b2da      	uxtb	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b082      	sub	sp, #8
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b03      	cmp	r3, #3
 8007458:	d110      	bne.n	800747c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00b      	beq.n	800747c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d005      	beq.n	800747c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3708      	adds	r7, #8
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b082      	sub	sp, #8
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
 800748e:	460b      	mov	r3, r1
 8007490:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	32ae      	adds	r2, #174	; 0xae
 800749c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d101      	bne.n	80074a8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e01c      	b.n	80074e2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	2b03      	cmp	r3, #3
 80074b2:	d115      	bne.n	80074e0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	32ae      	adds	r2, #174	; 0xae
 80074be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c2:	6a1b      	ldr	r3, [r3, #32]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00b      	beq.n	80074e0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	32ae      	adds	r2, #174	; 0xae
 80074d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074d6:	6a1b      	ldr	r3, [r3, #32]
 80074d8:	78fa      	ldrb	r2, [r7, #3]
 80074da:	4611      	mov	r1, r2
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b082      	sub	sp, #8
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	460b      	mov	r3, r1
 80074f4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	32ae      	adds	r2, #174	; 0xae
 8007500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d101      	bne.n	800750c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007508:	2303      	movs	r3, #3
 800750a:	e01c      	b.n	8007546 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007512:	b2db      	uxtb	r3, r3
 8007514:	2b03      	cmp	r3, #3
 8007516:	d115      	bne.n	8007544 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	32ae      	adds	r2, #174	; 0xae
 8007522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00b      	beq.n	8007544 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	32ae      	adds	r2, #174	; 0xae
 8007536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800753a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753c:	78fa      	ldrb	r2, [r7, #3]
 800753e:	4611      	mov	r1, r2
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3708      	adds	r7, #8
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00e      	beq.n	80075a0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	6852      	ldr	r2, [r2, #4]
 800758e:	b2d2      	uxtb	r2, r2
 8007590:	4611      	mov	r1, r2
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	4798      	blx	r3
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d001      	beq.n	80075a0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800759c:	2303      	movs	r3, #3
 800759e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80075a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80075aa:	b480      	push	{r7}
 80075ac:	b083      	sub	sp, #12
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
 80075b2:	460b      	mov	r3, r1
 80075b4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80075b6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	460b      	mov	r3, r1
 80075ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80075d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	370c      	adds	r7, #12
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b086      	sub	sp, #24
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
 80075e6:	460b      	mov	r3, r1
 80075e8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80075f2:	2300      	movs	r3, #0
 80075f4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	885b      	ldrh	r3, [r3, #2]
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	b29b      	uxth	r3, r3
 8007602:	429a      	cmp	r2, r3
 8007604:	d920      	bls.n	8007648 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	b29b      	uxth	r3, r3
 800760c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800760e:	e013      	b.n	8007638 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007610:	f107 030a 	add.w	r3, r7, #10
 8007614:	4619      	mov	r1, r3
 8007616:	6978      	ldr	r0, [r7, #20]
 8007618:	f000 f81b 	bl	8007652 <USBD_GetNextDesc>
 800761c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	785b      	ldrb	r3, [r3, #1]
 8007622:	2b05      	cmp	r3, #5
 8007624:	d108      	bne.n	8007638 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	789b      	ldrb	r3, [r3, #2]
 800762e:	78fa      	ldrb	r2, [r7, #3]
 8007630:	429a      	cmp	r2, r3
 8007632:	d008      	beq.n	8007646 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007634:	2300      	movs	r3, #0
 8007636:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	885b      	ldrh	r3, [r3, #2]
 800763c:	b29a      	uxth	r2, r3
 800763e:	897b      	ldrh	r3, [r7, #10]
 8007640:	429a      	cmp	r2, r3
 8007642:	d8e5      	bhi.n	8007610 <USBD_GetEpDesc+0x32>
 8007644:	e000      	b.n	8007648 <USBD_GetEpDesc+0x6a>
          break;
 8007646:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007648:	693b      	ldr	r3, [r7, #16]
}
 800764a:	4618      	mov	r0, r3
 800764c:	3718      	adds	r7, #24
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}

08007652 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007652:	b480      	push	{r7}
 8007654:	b085      	sub	sp, #20
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
 800765a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	881a      	ldrh	r2, [r3, #0]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	b29b      	uxth	r3, r3
 800766a:	4413      	add	r3, r2
 800766c:	b29a      	uxth	r2, r3
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	461a      	mov	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4413      	add	r3, r2
 800767c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800767e:	68fb      	ldr	r3, [r7, #12]
}
 8007680:	4618      	mov	r0, r3
 8007682:	3714      	adds	r7, #20
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800768c:	b480      	push	{r7}
 800768e:	b087      	sub	sp, #28
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	3301      	adds	r3, #1
 80076a2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80076aa:	8a3b      	ldrh	r3, [r7, #16]
 80076ac:	021b      	lsls	r3, r3, #8
 80076ae:	b21a      	sxth	r2, r3
 80076b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	b21b      	sxth	r3, r3
 80076b8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80076ba:	89fb      	ldrh	r3, [r7, #14]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	371c      	adds	r7, #28
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80076d2:	2300      	movs	r3, #0
 80076d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80076de:	2b40      	cmp	r3, #64	; 0x40
 80076e0:	d005      	beq.n	80076ee <USBD_StdDevReq+0x26>
 80076e2:	2b40      	cmp	r3, #64	; 0x40
 80076e4:	d857      	bhi.n	8007796 <USBD_StdDevReq+0xce>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00f      	beq.n	800770a <USBD_StdDevReq+0x42>
 80076ea:	2b20      	cmp	r3, #32
 80076ec:	d153      	bne.n	8007796 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	32ae      	adds	r2, #174	; 0xae
 80076f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	6839      	ldr	r1, [r7, #0]
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	4798      	blx	r3
 8007704:	4603      	mov	r3, r0
 8007706:	73fb      	strb	r3, [r7, #15]
      break;
 8007708:	e04a      	b.n	80077a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	785b      	ldrb	r3, [r3, #1]
 800770e:	2b09      	cmp	r3, #9
 8007710:	d83b      	bhi.n	800778a <USBD_StdDevReq+0xc2>
 8007712:	a201      	add	r2, pc, #4	; (adr r2, 8007718 <USBD_StdDevReq+0x50>)
 8007714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007718:	0800776d 	.word	0x0800776d
 800771c:	08007781 	.word	0x08007781
 8007720:	0800778b 	.word	0x0800778b
 8007724:	08007777 	.word	0x08007777
 8007728:	0800778b 	.word	0x0800778b
 800772c:	0800774b 	.word	0x0800774b
 8007730:	08007741 	.word	0x08007741
 8007734:	0800778b 	.word	0x0800778b
 8007738:	08007763 	.word	0x08007763
 800773c:	08007755 	.word	0x08007755
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007740:	6839      	ldr	r1, [r7, #0]
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 fa3c 	bl	8007bc0 <USBD_GetDescriptor>
          break;
 8007748:	e024      	b.n	8007794 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800774a:	6839      	ldr	r1, [r7, #0]
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 fba1 	bl	8007e94 <USBD_SetAddress>
          break;
 8007752:	e01f      	b.n	8007794 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007754:	6839      	ldr	r1, [r7, #0]
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 fbe0 	bl	8007f1c <USBD_SetConfig>
 800775c:	4603      	mov	r3, r0
 800775e:	73fb      	strb	r3, [r7, #15]
          break;
 8007760:	e018      	b.n	8007794 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007762:	6839      	ldr	r1, [r7, #0]
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 fc83 	bl	8008070 <USBD_GetConfig>
          break;
 800776a:	e013      	b.n	8007794 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800776c:	6839      	ldr	r1, [r7, #0]
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 fcb4 	bl	80080dc <USBD_GetStatus>
          break;
 8007774:	e00e      	b.n	8007794 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007776:	6839      	ldr	r1, [r7, #0]
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fce3 	bl	8008144 <USBD_SetFeature>
          break;
 800777e:	e009      	b.n	8007794 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007780:	6839      	ldr	r1, [r7, #0]
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 fd07 	bl	8008196 <USBD_ClrFeature>
          break;
 8007788:	e004      	b.n	8007794 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800778a:	6839      	ldr	r1, [r7, #0]
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 fd5e 	bl	800824e <USBD_CtlError>
          break;
 8007792:	bf00      	nop
      }
      break;
 8007794:	e004      	b.n	80077a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007796:	6839      	ldr	r1, [r7, #0]
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 fd58 	bl	800824e <USBD_CtlError>
      break;
 800779e:	bf00      	nop
  }

  return ret;
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop

080077ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80077b6:	2300      	movs	r3, #0
 80077b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80077c2:	2b40      	cmp	r3, #64	; 0x40
 80077c4:	d005      	beq.n	80077d2 <USBD_StdItfReq+0x26>
 80077c6:	2b40      	cmp	r3, #64	; 0x40
 80077c8:	d852      	bhi.n	8007870 <USBD_StdItfReq+0xc4>
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d001      	beq.n	80077d2 <USBD_StdItfReq+0x26>
 80077ce:	2b20      	cmp	r3, #32
 80077d0:	d14e      	bne.n	8007870 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	3b01      	subs	r3, #1
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d840      	bhi.n	8007862 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	889b      	ldrh	r3, [r3, #4]
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d836      	bhi.n	8007858 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	889b      	ldrh	r3, [r3, #4]
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	4619      	mov	r1, r3
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7ff fed9 	bl	80075aa <USBD_CoreFindIF>
 80077f8:	4603      	mov	r3, r0
 80077fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077fc:	7bbb      	ldrb	r3, [r7, #14]
 80077fe:	2bff      	cmp	r3, #255	; 0xff
 8007800:	d01d      	beq.n	800783e <USBD_StdItfReq+0x92>
 8007802:	7bbb      	ldrb	r3, [r7, #14]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d11a      	bne.n	800783e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007808:	7bba      	ldrb	r2, [r7, #14]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	32ae      	adds	r2, #174	; 0xae
 800780e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d00f      	beq.n	8007838 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007818:	7bba      	ldrb	r2, [r7, #14]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007820:	7bba      	ldrb	r2, [r7, #14]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	32ae      	adds	r2, #174	; 0xae
 8007826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	6839      	ldr	r1, [r7, #0]
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	4798      	blx	r3
 8007832:	4603      	mov	r3, r0
 8007834:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007836:	e004      	b.n	8007842 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007838:	2303      	movs	r3, #3
 800783a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800783c:	e001      	b.n	8007842 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800783e:	2303      	movs	r3, #3
 8007840:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	88db      	ldrh	r3, [r3, #6]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d110      	bne.n	800786c <USBD_StdItfReq+0xc0>
 800784a:	7bfb      	ldrb	r3, [r7, #15]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10d      	bne.n	800786c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 fdc7 	bl	80083e4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007856:	e009      	b.n	800786c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007858:	6839      	ldr	r1, [r7, #0]
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 fcf7 	bl	800824e <USBD_CtlError>
          break;
 8007860:	e004      	b.n	800786c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007862:	6839      	ldr	r1, [r7, #0]
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 fcf2 	bl	800824e <USBD_CtlError>
          break;
 800786a:	e000      	b.n	800786e <USBD_StdItfReq+0xc2>
          break;
 800786c:	bf00      	nop
      }
      break;
 800786e:	e004      	b.n	800787a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007870:	6839      	ldr	r1, [r7, #0]
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 fceb 	bl	800824e <USBD_CtlError>
      break;
 8007878:	bf00      	nop
  }

  return ret;
 800787a:	7bfb      	ldrb	r3, [r7, #15]
}
 800787c:	4618      	mov	r0, r3
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800788e:	2300      	movs	r3, #0
 8007890:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	889b      	ldrh	r3, [r3, #4]
 8007896:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80078a0:	2b40      	cmp	r3, #64	; 0x40
 80078a2:	d007      	beq.n	80078b4 <USBD_StdEPReq+0x30>
 80078a4:	2b40      	cmp	r3, #64	; 0x40
 80078a6:	f200 817f 	bhi.w	8007ba8 <USBD_StdEPReq+0x324>
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d02a      	beq.n	8007904 <USBD_StdEPReq+0x80>
 80078ae:	2b20      	cmp	r3, #32
 80078b0:	f040 817a 	bne.w	8007ba8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80078b4:	7bbb      	ldrb	r3, [r7, #14]
 80078b6:	4619      	mov	r1, r3
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7ff fe83 	bl	80075c4 <USBD_CoreFindEP>
 80078be:	4603      	mov	r3, r0
 80078c0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80078c2:	7b7b      	ldrb	r3, [r7, #13]
 80078c4:	2bff      	cmp	r3, #255	; 0xff
 80078c6:	f000 8174 	beq.w	8007bb2 <USBD_StdEPReq+0x32e>
 80078ca:	7b7b      	ldrb	r3, [r7, #13]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f040 8170 	bne.w	8007bb2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80078d2:	7b7a      	ldrb	r2, [r7, #13]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80078da:	7b7a      	ldrb	r2, [r7, #13]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	32ae      	adds	r2, #174	; 0xae
 80078e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 8163 	beq.w	8007bb2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80078ec:	7b7a      	ldrb	r2, [r7, #13]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	32ae      	adds	r2, #174	; 0xae
 80078f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	6839      	ldr	r1, [r7, #0]
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	4798      	blx	r3
 80078fe:	4603      	mov	r3, r0
 8007900:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007902:	e156      	b.n	8007bb2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	785b      	ldrb	r3, [r3, #1]
 8007908:	2b03      	cmp	r3, #3
 800790a:	d008      	beq.n	800791e <USBD_StdEPReq+0x9a>
 800790c:	2b03      	cmp	r3, #3
 800790e:	f300 8145 	bgt.w	8007b9c <USBD_StdEPReq+0x318>
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 809b 	beq.w	8007a4e <USBD_StdEPReq+0x1ca>
 8007918:	2b01      	cmp	r3, #1
 800791a:	d03c      	beq.n	8007996 <USBD_StdEPReq+0x112>
 800791c:	e13e      	b.n	8007b9c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b02      	cmp	r3, #2
 8007928:	d002      	beq.n	8007930 <USBD_StdEPReq+0xac>
 800792a:	2b03      	cmp	r3, #3
 800792c:	d016      	beq.n	800795c <USBD_StdEPReq+0xd8>
 800792e:	e02c      	b.n	800798a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007930:	7bbb      	ldrb	r3, [r7, #14]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00d      	beq.n	8007952 <USBD_StdEPReq+0xce>
 8007936:	7bbb      	ldrb	r3, [r7, #14]
 8007938:	2b80      	cmp	r3, #128	; 0x80
 800793a:	d00a      	beq.n	8007952 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800793c:	7bbb      	ldrb	r3, [r7, #14]
 800793e:	4619      	mov	r1, r3
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f001 f97b 	bl	8008c3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007946:	2180      	movs	r1, #128	; 0x80
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f001 f977 	bl	8008c3c <USBD_LL_StallEP>
 800794e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007950:	e020      	b.n	8007994 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007952:	6839      	ldr	r1, [r7, #0]
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 fc7a 	bl	800824e <USBD_CtlError>
              break;
 800795a:	e01b      	b.n	8007994 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	885b      	ldrh	r3, [r3, #2]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10e      	bne.n	8007982 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007964:	7bbb      	ldrb	r3, [r7, #14]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00b      	beq.n	8007982 <USBD_StdEPReq+0xfe>
 800796a:	7bbb      	ldrb	r3, [r7, #14]
 800796c:	2b80      	cmp	r3, #128	; 0x80
 800796e:	d008      	beq.n	8007982 <USBD_StdEPReq+0xfe>
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	88db      	ldrh	r3, [r3, #6]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d104      	bne.n	8007982 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007978:	7bbb      	ldrb	r3, [r7, #14]
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f001 f95d 	bl	8008c3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 fd2e 	bl	80083e4 <USBD_CtlSendStatus>

              break;
 8007988:	e004      	b.n	8007994 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800798a:	6839      	ldr	r1, [r7, #0]
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 fc5e 	bl	800824e <USBD_CtlError>
              break;
 8007992:	bf00      	nop
          }
          break;
 8007994:	e107      	b.n	8007ba6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b02      	cmp	r3, #2
 80079a0:	d002      	beq.n	80079a8 <USBD_StdEPReq+0x124>
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	d016      	beq.n	80079d4 <USBD_StdEPReq+0x150>
 80079a6:	e04b      	b.n	8007a40 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079a8:	7bbb      	ldrb	r3, [r7, #14]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00d      	beq.n	80079ca <USBD_StdEPReq+0x146>
 80079ae:	7bbb      	ldrb	r3, [r7, #14]
 80079b0:	2b80      	cmp	r3, #128	; 0x80
 80079b2:	d00a      	beq.n	80079ca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80079b4:	7bbb      	ldrb	r3, [r7, #14]
 80079b6:	4619      	mov	r1, r3
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f001 f93f 	bl	8008c3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80079be:	2180      	movs	r1, #128	; 0x80
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f001 f93b 	bl	8008c3c <USBD_LL_StallEP>
 80079c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80079c8:	e040      	b.n	8007a4c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80079ca:	6839      	ldr	r1, [r7, #0]
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fc3e 	bl	800824e <USBD_CtlError>
              break;
 80079d2:	e03b      	b.n	8007a4c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	885b      	ldrh	r3, [r3, #2]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d136      	bne.n	8007a4a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80079dc:	7bbb      	ldrb	r3, [r7, #14]
 80079de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d004      	beq.n	80079f0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80079e6:	7bbb      	ldrb	r3, [r7, #14]
 80079e8:	4619      	mov	r1, r3
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f001 f945 	bl	8008c7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 fcf7 	bl	80083e4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80079f6:	7bbb      	ldrb	r3, [r7, #14]
 80079f8:	4619      	mov	r1, r3
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f7ff fde2 	bl	80075c4 <USBD_CoreFindEP>
 8007a00:	4603      	mov	r3, r0
 8007a02:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a04:	7b7b      	ldrb	r3, [r7, #13]
 8007a06:	2bff      	cmp	r3, #255	; 0xff
 8007a08:	d01f      	beq.n	8007a4a <USBD_StdEPReq+0x1c6>
 8007a0a:	7b7b      	ldrb	r3, [r7, #13]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d11c      	bne.n	8007a4a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007a10:	7b7a      	ldrb	r2, [r7, #13]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007a18:	7b7a      	ldrb	r2, [r7, #13]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	32ae      	adds	r2, #174	; 0xae
 8007a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d010      	beq.n	8007a4a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007a28:	7b7a      	ldrb	r2, [r7, #13]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	32ae      	adds	r2, #174	; 0xae
 8007a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	6839      	ldr	r1, [r7, #0]
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	4798      	blx	r3
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007a3e:	e004      	b.n	8007a4a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007a40:	6839      	ldr	r1, [r7, #0]
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fc03 	bl	800824e <USBD_CtlError>
              break;
 8007a48:	e000      	b.n	8007a4c <USBD_StdEPReq+0x1c8>
              break;
 8007a4a:	bf00      	nop
          }
          break;
 8007a4c:	e0ab      	b.n	8007ba6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	d002      	beq.n	8007a60 <USBD_StdEPReq+0x1dc>
 8007a5a:	2b03      	cmp	r3, #3
 8007a5c:	d032      	beq.n	8007ac4 <USBD_StdEPReq+0x240>
 8007a5e:	e097      	b.n	8007b90 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a60:	7bbb      	ldrb	r3, [r7, #14]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d007      	beq.n	8007a76 <USBD_StdEPReq+0x1f2>
 8007a66:	7bbb      	ldrb	r3, [r7, #14]
 8007a68:	2b80      	cmp	r3, #128	; 0x80
 8007a6a:	d004      	beq.n	8007a76 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007a6c:	6839      	ldr	r1, [r7, #0]
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fbed 	bl	800824e <USBD_CtlError>
                break;
 8007a74:	e091      	b.n	8007b9a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	da0b      	bge.n	8007a96 <USBD_StdEPReq+0x212>
 8007a7e:	7bbb      	ldrb	r3, [r7, #14]
 8007a80:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a84:	4613      	mov	r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	3310      	adds	r3, #16
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	4413      	add	r3, r2
 8007a92:	3304      	adds	r3, #4
 8007a94:	e00b      	b.n	8007aae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a96:	7bbb      	ldrb	r3, [r7, #14]
 8007a98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a9c:	4613      	mov	r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	4413      	add	r3, r2
 8007aa2:	009b      	lsls	r3, r3, #2
 8007aa4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	4413      	add	r3, r2
 8007aac:	3304      	adds	r3, #4
 8007aae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	2202      	movs	r2, #2
 8007aba:	4619      	mov	r1, r3
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fc37 	bl	8008330 <USBD_CtlSendData>
              break;
 8007ac2:	e06a      	b.n	8007b9a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007ac4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	da11      	bge.n	8007af0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007acc:	7bbb      	ldrb	r3, [r7, #14]
 8007ace:	f003 020f 	and.w	r2, r3, #15
 8007ad2:	6879      	ldr	r1, [r7, #4]
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	440b      	add	r3, r1
 8007ade:	3324      	adds	r3, #36	; 0x24
 8007ae0:	881b      	ldrh	r3, [r3, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d117      	bne.n	8007b16 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007ae6:	6839      	ldr	r1, [r7, #0]
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 fbb0 	bl	800824e <USBD_CtlError>
                  break;
 8007aee:	e054      	b.n	8007b9a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007af0:	7bbb      	ldrb	r3, [r7, #14]
 8007af2:	f003 020f 	and.w	r2, r3, #15
 8007af6:	6879      	ldr	r1, [r7, #4]
 8007af8:	4613      	mov	r3, r2
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	4413      	add	r3, r2
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	440b      	add	r3, r1
 8007b02:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007b06:	881b      	ldrh	r3, [r3, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d104      	bne.n	8007b16 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007b0c:	6839      	ldr	r1, [r7, #0]
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 fb9d 	bl	800824e <USBD_CtlError>
                  break;
 8007b14:	e041      	b.n	8007b9a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	da0b      	bge.n	8007b36 <USBD_StdEPReq+0x2b2>
 8007b1e:	7bbb      	ldrb	r3, [r7, #14]
 8007b20:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007b24:	4613      	mov	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	4413      	add	r3, r2
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	3310      	adds	r3, #16
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	4413      	add	r3, r2
 8007b32:	3304      	adds	r3, #4
 8007b34:	e00b      	b.n	8007b4e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b36:	7bbb      	ldrb	r3, [r7, #14]
 8007b38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	3304      	adds	r3, #4
 8007b4e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007b50:	7bbb      	ldrb	r3, [r7, #14]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d002      	beq.n	8007b5c <USBD_StdEPReq+0x2d8>
 8007b56:	7bbb      	ldrb	r3, [r7, #14]
 8007b58:	2b80      	cmp	r3, #128	; 0x80
 8007b5a:	d103      	bne.n	8007b64 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	601a      	str	r2, [r3, #0]
 8007b62:	e00e      	b.n	8007b82 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007b64:	7bbb      	ldrb	r3, [r7, #14]
 8007b66:	4619      	mov	r1, r3
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f001 f8a5 	bl	8008cb8 <USBD_LL_IsStallEP>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d003      	beq.n	8007b7c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2201      	movs	r2, #1
 8007b78:	601a      	str	r2, [r3, #0]
 8007b7a:	e002      	b.n	8007b82 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	2202      	movs	r2, #2
 8007b86:	4619      	mov	r1, r3
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fbd1 	bl	8008330 <USBD_CtlSendData>
              break;
 8007b8e:	e004      	b.n	8007b9a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007b90:	6839      	ldr	r1, [r7, #0]
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 fb5b 	bl	800824e <USBD_CtlError>
              break;
 8007b98:	bf00      	nop
          }
          break;
 8007b9a:	e004      	b.n	8007ba6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007b9c:	6839      	ldr	r1, [r7, #0]
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fb55 	bl	800824e <USBD_CtlError>
          break;
 8007ba4:	bf00      	nop
      }
      break;
 8007ba6:	e005      	b.n	8007bb4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007ba8:	6839      	ldr	r1, [r7, #0]
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fb4f 	bl	800824e <USBD_CtlError>
      break;
 8007bb0:	e000      	b.n	8007bb4 <USBD_StdEPReq+0x330>
      break;
 8007bb2:	bf00      	nop
  }

  return ret;
 8007bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
	...

08007bc0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	885b      	ldrh	r3, [r3, #2]
 8007bda:	0a1b      	lsrs	r3, r3, #8
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	3b01      	subs	r3, #1
 8007be0:	2b06      	cmp	r3, #6
 8007be2:	f200 8128 	bhi.w	8007e36 <USBD_GetDescriptor+0x276>
 8007be6:	a201      	add	r2, pc, #4	; (adr r2, 8007bec <USBD_GetDescriptor+0x2c>)
 8007be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bec:	08007c09 	.word	0x08007c09
 8007bf0:	08007c21 	.word	0x08007c21
 8007bf4:	08007c61 	.word	0x08007c61
 8007bf8:	08007e37 	.word	0x08007e37
 8007bfc:	08007e37 	.word	0x08007e37
 8007c00:	08007dd7 	.word	0x08007dd7
 8007c04:	08007e03 	.word	0x08007e03
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	7c12      	ldrb	r2, [r2, #16]
 8007c14:	f107 0108 	add.w	r1, r7, #8
 8007c18:	4610      	mov	r0, r2
 8007c1a:	4798      	blx	r3
 8007c1c:	60f8      	str	r0, [r7, #12]
      break;
 8007c1e:	e112      	b.n	8007e46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	7c1b      	ldrb	r3, [r3, #16]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10d      	bne.n	8007c44 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c30:	f107 0208 	add.w	r2, r7, #8
 8007c34:	4610      	mov	r0, r2
 8007c36:	4798      	blx	r3
 8007c38:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	2202      	movs	r2, #2
 8007c40:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007c42:	e100      	b.n	8007e46 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c4c:	f107 0208 	add.w	r2, r7, #8
 8007c50:	4610      	mov	r0, r2
 8007c52:	4798      	blx	r3
 8007c54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	3301      	adds	r3, #1
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	701a      	strb	r2, [r3, #0]
      break;
 8007c5e:	e0f2      	b.n	8007e46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	885b      	ldrh	r3, [r3, #2]
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b05      	cmp	r3, #5
 8007c68:	f200 80ac 	bhi.w	8007dc4 <USBD_GetDescriptor+0x204>
 8007c6c:	a201      	add	r2, pc, #4	; (adr r2, 8007c74 <USBD_GetDescriptor+0xb4>)
 8007c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c72:	bf00      	nop
 8007c74:	08007c8d 	.word	0x08007c8d
 8007c78:	08007cc1 	.word	0x08007cc1
 8007c7c:	08007cf5 	.word	0x08007cf5
 8007c80:	08007d29 	.word	0x08007d29
 8007c84:	08007d5d 	.word	0x08007d5d
 8007c88:	08007d91 	.word	0x08007d91
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00b      	beq.n	8007cb0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	7c12      	ldrb	r2, [r2, #16]
 8007ca4:	f107 0108 	add.w	r1, r7, #8
 8007ca8:	4610      	mov	r0, r2
 8007caa:	4798      	blx	r3
 8007cac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cae:	e091      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007cb0:	6839      	ldr	r1, [r7, #0]
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 facb 	bl	800824e <USBD_CtlError>
            err++;
 8007cb8:	7afb      	ldrb	r3, [r7, #11]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	72fb      	strb	r3, [r7, #11]
          break;
 8007cbe:	e089      	b.n	8007dd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00b      	beq.n	8007ce4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	7c12      	ldrb	r2, [r2, #16]
 8007cd8:	f107 0108 	add.w	r1, r7, #8
 8007cdc:	4610      	mov	r0, r2
 8007cde:	4798      	blx	r3
 8007ce0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ce2:	e077      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ce4:	6839      	ldr	r1, [r7, #0]
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fab1 	bl	800824e <USBD_CtlError>
            err++;
 8007cec:	7afb      	ldrb	r3, [r7, #11]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	72fb      	strb	r3, [r7, #11]
          break;
 8007cf2:	e06f      	b.n	8007dd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00b      	beq.n	8007d18 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	7c12      	ldrb	r2, [r2, #16]
 8007d0c:	f107 0108 	add.w	r1, r7, #8
 8007d10:	4610      	mov	r0, r2
 8007d12:	4798      	blx	r3
 8007d14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d16:	e05d      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d18:	6839      	ldr	r1, [r7, #0]
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fa97 	bl	800824e <USBD_CtlError>
            err++;
 8007d20:	7afb      	ldrb	r3, [r7, #11]
 8007d22:	3301      	adds	r3, #1
 8007d24:	72fb      	strb	r3, [r7, #11]
          break;
 8007d26:	e055      	b.n	8007dd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00b      	beq.n	8007d4c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	7c12      	ldrb	r2, [r2, #16]
 8007d40:	f107 0108 	add.w	r1, r7, #8
 8007d44:	4610      	mov	r0, r2
 8007d46:	4798      	blx	r3
 8007d48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d4a:	e043      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d4c:	6839      	ldr	r1, [r7, #0]
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 fa7d 	bl	800824e <USBD_CtlError>
            err++;
 8007d54:	7afb      	ldrb	r3, [r7, #11]
 8007d56:	3301      	adds	r3, #1
 8007d58:	72fb      	strb	r3, [r7, #11]
          break;
 8007d5a:	e03b      	b.n	8007dd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d62:	695b      	ldr	r3, [r3, #20]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00b      	beq.n	8007d80 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d6e:	695b      	ldr	r3, [r3, #20]
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	7c12      	ldrb	r2, [r2, #16]
 8007d74:	f107 0108 	add.w	r1, r7, #8
 8007d78:	4610      	mov	r0, r2
 8007d7a:	4798      	blx	r3
 8007d7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d7e:	e029      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d80:	6839      	ldr	r1, [r7, #0]
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 fa63 	bl	800824e <USBD_CtlError>
            err++;
 8007d88:	7afb      	ldrb	r3, [r7, #11]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007d8e:	e021      	b.n	8007dd4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00b      	beq.n	8007db4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007da2:	699b      	ldr	r3, [r3, #24]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	7c12      	ldrb	r2, [r2, #16]
 8007da8:	f107 0108 	add.w	r1, r7, #8
 8007dac:	4610      	mov	r0, r2
 8007dae:	4798      	blx	r3
 8007db0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007db2:	e00f      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007db4:	6839      	ldr	r1, [r7, #0]
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fa49 	bl	800824e <USBD_CtlError>
            err++;
 8007dbc:	7afb      	ldrb	r3, [r7, #11]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	72fb      	strb	r3, [r7, #11]
          break;
 8007dc2:	e007      	b.n	8007dd4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007dc4:	6839      	ldr	r1, [r7, #0]
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 fa41 	bl	800824e <USBD_CtlError>
          err++;
 8007dcc:	7afb      	ldrb	r3, [r7, #11]
 8007dce:	3301      	adds	r3, #1
 8007dd0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007dd2:	bf00      	nop
      }
      break;
 8007dd4:	e037      	b.n	8007e46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	7c1b      	ldrb	r3, [r3, #16]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d109      	bne.n	8007df2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de6:	f107 0208 	add.w	r2, r7, #8
 8007dea:	4610      	mov	r0, r2
 8007dec:	4798      	blx	r3
 8007dee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007df0:	e029      	b.n	8007e46 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007df2:	6839      	ldr	r1, [r7, #0]
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fa2a 	bl	800824e <USBD_CtlError>
        err++;
 8007dfa:	7afb      	ldrb	r3, [r7, #11]
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	72fb      	strb	r3, [r7, #11]
      break;
 8007e00:	e021      	b.n	8007e46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	7c1b      	ldrb	r3, [r3, #16]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10d      	bne.n	8007e26 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e12:	f107 0208 	add.w	r2, r7, #8
 8007e16:	4610      	mov	r0, r2
 8007e18:	4798      	blx	r3
 8007e1a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	2207      	movs	r2, #7
 8007e22:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e24:	e00f      	b.n	8007e46 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fa10 	bl	800824e <USBD_CtlError>
        err++;
 8007e2e:	7afb      	ldrb	r3, [r7, #11]
 8007e30:	3301      	adds	r3, #1
 8007e32:	72fb      	strb	r3, [r7, #11]
      break;
 8007e34:	e007      	b.n	8007e46 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007e36:	6839      	ldr	r1, [r7, #0]
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fa08 	bl	800824e <USBD_CtlError>
      err++;
 8007e3e:	7afb      	ldrb	r3, [r7, #11]
 8007e40:	3301      	adds	r3, #1
 8007e42:	72fb      	strb	r3, [r7, #11]
      break;
 8007e44:	bf00      	nop
  }

  if (err != 0U)
 8007e46:	7afb      	ldrb	r3, [r7, #11]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d11e      	bne.n	8007e8a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	88db      	ldrh	r3, [r3, #6]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d016      	beq.n	8007e82 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007e54:	893b      	ldrh	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00e      	beq.n	8007e78 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	88da      	ldrh	r2, [r3, #6]
 8007e5e:	893b      	ldrh	r3, [r7, #8]
 8007e60:	4293      	cmp	r3, r2
 8007e62:	bf28      	it	cs
 8007e64:	4613      	movcs	r3, r2
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e6a:	893b      	ldrh	r3, [r7, #8]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	68f9      	ldr	r1, [r7, #12]
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 fa5d 	bl	8008330 <USBD_CtlSendData>
 8007e76:	e009      	b.n	8007e8c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f9e7 	bl	800824e <USBD_CtlError>
 8007e80:	e004      	b.n	8007e8c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 faae 	bl	80083e4 <USBD_CtlSendStatus>
 8007e88:	e000      	b.n	8007e8c <USBD_GetDescriptor+0x2cc>
    return;
 8007e8a:	bf00      	nop
  }
}
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop

08007e94 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	889b      	ldrh	r3, [r3, #4]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d131      	bne.n	8007f0a <USBD_SetAddress+0x76>
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	88db      	ldrh	r3, [r3, #6]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d12d      	bne.n	8007f0a <USBD_SetAddress+0x76>
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	885b      	ldrh	r3, [r3, #2]
 8007eb2:	2b7f      	cmp	r3, #127	; 0x7f
 8007eb4:	d829      	bhi.n	8007f0a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	885b      	ldrh	r3, [r3, #2]
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ec0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b03      	cmp	r3, #3
 8007ecc:	d104      	bne.n	8007ed8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007ece:	6839      	ldr	r1, [r7, #0]
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f9bc 	bl	800824e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ed6:	e01d      	b.n	8007f14 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	7bfa      	ldrb	r2, [r7, #15]
 8007edc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007ee0:	7bfb      	ldrb	r3, [r7, #15]
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 ff13 	bl	8008d10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fa7a 	bl	80083e4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007ef0:	7bfb      	ldrb	r3, [r7, #15]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d004      	beq.n	8007f00 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2202      	movs	r2, #2
 8007efa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007efe:	e009      	b.n	8007f14 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f08:	e004      	b.n	8007f14 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007f0a:	6839      	ldr	r1, [r7, #0]
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f99e 	bl	800824e <USBD_CtlError>
  }
}
 8007f12:	bf00      	nop
 8007f14:	bf00      	nop
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f26:	2300      	movs	r3, #0
 8007f28:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	885b      	ldrh	r3, [r3, #2]
 8007f2e:	b2da      	uxtb	r2, r3
 8007f30:	4b4e      	ldr	r3, [pc, #312]	; (800806c <USBD_SetConfig+0x150>)
 8007f32:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007f34:	4b4d      	ldr	r3, [pc, #308]	; (800806c <USBD_SetConfig+0x150>)
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d905      	bls.n	8007f48 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007f3c:	6839      	ldr	r1, [r7, #0]
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 f985 	bl	800824e <USBD_CtlError>
    return USBD_FAIL;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e08c      	b.n	8008062 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d002      	beq.n	8007f5a <USBD_SetConfig+0x3e>
 8007f54:	2b03      	cmp	r3, #3
 8007f56:	d029      	beq.n	8007fac <USBD_SetConfig+0x90>
 8007f58:	e075      	b.n	8008046 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007f5a:	4b44      	ldr	r3, [pc, #272]	; (800806c <USBD_SetConfig+0x150>)
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d020      	beq.n	8007fa4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007f62:	4b42      	ldr	r3, [pc, #264]	; (800806c <USBD_SetConfig+0x150>)
 8007f64:	781b      	ldrb	r3, [r3, #0]
 8007f66:	461a      	mov	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007f6c:	4b3f      	ldr	r3, [pc, #252]	; (800806c <USBD_SetConfig+0x150>)
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	4619      	mov	r1, r3
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f7fe ffe7 	bl	8006f46 <USBD_SetClassConfig>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007f7c:	7bfb      	ldrb	r3, [r7, #15]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d008      	beq.n	8007f94 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007f82:	6839      	ldr	r1, [r7, #0]
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 f962 	bl	800824e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007f92:	e065      	b.n	8008060 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 fa25 	bl	80083e4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2203      	movs	r2, #3
 8007f9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007fa2:	e05d      	b.n	8008060 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fa1d 	bl	80083e4 <USBD_CtlSendStatus>
      break;
 8007faa:	e059      	b.n	8008060 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007fac:	4b2f      	ldr	r3, [pc, #188]	; (800806c <USBD_SetConfig+0x150>)
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d112      	bne.n	8007fda <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2202      	movs	r2, #2
 8007fb8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007fbc:	4b2b      	ldr	r3, [pc, #172]	; (800806c <USBD_SetConfig+0x150>)
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007fc6:	4b29      	ldr	r3, [pc, #164]	; (800806c <USBD_SetConfig+0x150>)
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	4619      	mov	r1, r3
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f7fe ffd6 	bl	8006f7e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 fa06 	bl	80083e4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007fd8:	e042      	b.n	8008060 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007fda:	4b24      	ldr	r3, [pc, #144]	; (800806c <USBD_SetConfig+0x150>)
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d02a      	beq.n	800803e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	4619      	mov	r1, r3
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f7fe ffc4 	bl	8006f7e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007ff6:	4b1d      	ldr	r3, [pc, #116]	; (800806c <USBD_SetConfig+0x150>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008000:	4b1a      	ldr	r3, [pc, #104]	; (800806c <USBD_SetConfig+0x150>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	4619      	mov	r1, r3
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7fe ff9d 	bl	8006f46 <USBD_SetClassConfig>
 800800c:	4603      	mov	r3, r0
 800800e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008010:	7bfb      	ldrb	r3, [r7, #15]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00f      	beq.n	8008036 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008016:	6839      	ldr	r1, [r7, #0]
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 f918 	bl	800824e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	b2db      	uxtb	r3, r3
 8008024:	4619      	mov	r1, r3
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f7fe ffa9 	bl	8006f7e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2202      	movs	r2, #2
 8008030:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008034:	e014      	b.n	8008060 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 f9d4 	bl	80083e4 <USBD_CtlSendStatus>
      break;
 800803c:	e010      	b.n	8008060 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 f9d0 	bl	80083e4 <USBD_CtlSendStatus>
      break;
 8008044:	e00c      	b.n	8008060 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008046:	6839      	ldr	r1, [r7, #0]
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f900 	bl	800824e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800804e:	4b07      	ldr	r3, [pc, #28]	; (800806c <USBD_SetConfig+0x150>)
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f7fe ff92 	bl	8006f7e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800805a:	2303      	movs	r3, #3
 800805c:	73fb      	strb	r3, [r7, #15]
      break;
 800805e:	bf00      	nop
  }

  return ret;
 8008060:	7bfb      	ldrb	r3, [r7, #15]
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	20000370 	.word	0x20000370

08008070 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b082      	sub	sp, #8
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	88db      	ldrh	r3, [r3, #6]
 800807e:	2b01      	cmp	r3, #1
 8008080:	d004      	beq.n	800808c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008082:	6839      	ldr	r1, [r7, #0]
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 f8e2 	bl	800824e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800808a:	e023      	b.n	80080d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b02      	cmp	r3, #2
 8008096:	dc02      	bgt.n	800809e <USBD_GetConfig+0x2e>
 8008098:	2b00      	cmp	r3, #0
 800809a:	dc03      	bgt.n	80080a4 <USBD_GetConfig+0x34>
 800809c:	e015      	b.n	80080ca <USBD_GetConfig+0x5a>
 800809e:	2b03      	cmp	r3, #3
 80080a0:	d00b      	beq.n	80080ba <USBD_GetConfig+0x4a>
 80080a2:	e012      	b.n	80080ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	3308      	adds	r3, #8
 80080ae:	2201      	movs	r2, #1
 80080b0:	4619      	mov	r1, r3
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 f93c 	bl	8008330 <USBD_CtlSendData>
        break;
 80080b8:	e00c      	b.n	80080d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	3304      	adds	r3, #4
 80080be:	2201      	movs	r2, #1
 80080c0:	4619      	mov	r1, r3
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 f934 	bl	8008330 <USBD_CtlSendData>
        break;
 80080c8:	e004      	b.n	80080d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80080ca:	6839      	ldr	r1, [r7, #0]
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f8be 	bl	800824e <USBD_CtlError>
        break;
 80080d2:	bf00      	nop
}
 80080d4:	bf00      	nop
 80080d6:	3708      	adds	r7, #8
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	3b01      	subs	r3, #1
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d81e      	bhi.n	8008132 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	88db      	ldrh	r3, [r3, #6]
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d004      	beq.n	8008106 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80080fc:	6839      	ldr	r1, [r7, #0]
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f8a5 	bl	800824e <USBD_CtlError>
        break;
 8008104:	e01a      	b.n	800813c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2201      	movs	r2, #1
 800810a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008112:	2b00      	cmp	r3, #0
 8008114:	d005      	beq.n	8008122 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	f043 0202 	orr.w	r2, r3, #2
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	330c      	adds	r3, #12
 8008126:	2202      	movs	r2, #2
 8008128:	4619      	mov	r1, r3
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f900 	bl	8008330 <USBD_CtlSendData>
      break;
 8008130:	e004      	b.n	800813c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008132:	6839      	ldr	r1, [r7, #0]
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 f88a 	bl	800824e <USBD_CtlError>
      break;
 800813a:	bf00      	nop
  }
}
 800813c:	bf00      	nop
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	885b      	ldrh	r3, [r3, #2]
 8008152:	2b01      	cmp	r3, #1
 8008154:	d107      	bne.n	8008166 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2201      	movs	r2, #1
 800815a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f940 	bl	80083e4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008164:	e013      	b.n	800818e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	885b      	ldrh	r3, [r3, #2]
 800816a:	2b02      	cmp	r3, #2
 800816c:	d10b      	bne.n	8008186 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	889b      	ldrh	r3, [r3, #4]
 8008172:	0a1b      	lsrs	r3, r3, #8
 8008174:	b29b      	uxth	r3, r3
 8008176:	b2da      	uxtb	r2, r3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f930 	bl	80083e4 <USBD_CtlSendStatus>
}
 8008184:	e003      	b.n	800818e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008186:	6839      	ldr	r1, [r7, #0]
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f000 f860 	bl	800824e <USBD_CtlError>
}
 800818e:	bf00      	nop
 8008190:	3708      	adds	r7, #8
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b082      	sub	sp, #8
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
 800819e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	3b01      	subs	r3, #1
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d80b      	bhi.n	80081c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	885b      	ldrh	r3, [r3, #2]
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d10c      	bne.n	80081d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f910 	bl	80083e4 <USBD_CtlSendStatus>
      }
      break;
 80081c4:	e004      	b.n	80081d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80081c6:	6839      	ldr	r1, [r7, #0]
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 f840 	bl	800824e <USBD_CtlError>
      break;
 80081ce:	e000      	b.n	80081d2 <USBD_ClrFeature+0x3c>
      break;
 80081d0:	bf00      	nop
  }
}
 80081d2:	bf00      	nop
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b084      	sub	sp, #16
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
 80081e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	781a      	ldrb	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	3301      	adds	r3, #1
 80081f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	781a      	ldrb	r2, [r3, #0]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	3301      	adds	r3, #1
 8008202:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f7ff fa41 	bl	800768c <SWAPBYTE>
 800820a:	4603      	mov	r3, r0
 800820c:	461a      	mov	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	3301      	adds	r3, #1
 8008216:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	3301      	adds	r3, #1
 800821c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	f7ff fa34 	bl	800768c <SWAPBYTE>
 8008224:	4603      	mov	r3, r0
 8008226:	461a      	mov	r2, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	3301      	adds	r3, #1
 8008230:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	3301      	adds	r3, #1
 8008236:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f7ff fa27 	bl	800768c <SWAPBYTE>
 800823e:	4603      	mov	r3, r0
 8008240:	461a      	mov	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	80da      	strh	r2, [r3, #6]
}
 8008246:	bf00      	nop
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800824e:	b580      	push	{r7, lr}
 8008250:	b082      	sub	sp, #8
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
 8008256:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008258:	2180      	movs	r1, #128	; 0x80
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 fcee 	bl	8008c3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008260:	2100      	movs	r1, #0
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fcea 	bl	8008c3c <USBD_LL_StallEP>
}
 8008268:	bf00      	nop
 800826a:	3708      	adds	r7, #8
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b086      	sub	sp, #24
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800827c:	2300      	movs	r3, #0
 800827e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d036      	beq.n	80082f4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800828a:	6938      	ldr	r0, [r7, #16]
 800828c:	f000 f836 	bl	80082fc <USBD_GetLen>
 8008290:	4603      	mov	r3, r0
 8008292:	3301      	adds	r3, #1
 8008294:	b29b      	uxth	r3, r3
 8008296:	005b      	lsls	r3, r3, #1
 8008298:	b29a      	uxth	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800829e:	7dfb      	ldrb	r3, [r7, #23]
 80082a0:	68ba      	ldr	r2, [r7, #8]
 80082a2:	4413      	add	r3, r2
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	7812      	ldrb	r2, [r2, #0]
 80082a8:	701a      	strb	r2, [r3, #0]
  idx++;
 80082aa:	7dfb      	ldrb	r3, [r7, #23]
 80082ac:	3301      	adds	r3, #1
 80082ae:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80082b0:	7dfb      	ldrb	r3, [r7, #23]
 80082b2:	68ba      	ldr	r2, [r7, #8]
 80082b4:	4413      	add	r3, r2
 80082b6:	2203      	movs	r2, #3
 80082b8:	701a      	strb	r2, [r3, #0]
  idx++;
 80082ba:	7dfb      	ldrb	r3, [r7, #23]
 80082bc:	3301      	adds	r3, #1
 80082be:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80082c0:	e013      	b.n	80082ea <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80082c2:	7dfb      	ldrb	r3, [r7, #23]
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	4413      	add	r3, r2
 80082c8:	693a      	ldr	r2, [r7, #16]
 80082ca:	7812      	ldrb	r2, [r2, #0]
 80082cc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	3301      	adds	r3, #1
 80082d2:	613b      	str	r3, [r7, #16]
    idx++;
 80082d4:	7dfb      	ldrb	r3, [r7, #23]
 80082d6:	3301      	adds	r3, #1
 80082d8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80082da:	7dfb      	ldrb	r3, [r7, #23]
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	4413      	add	r3, r2
 80082e0:	2200      	movs	r2, #0
 80082e2:	701a      	strb	r2, [r3, #0]
    idx++;
 80082e4:	7dfb      	ldrb	r3, [r7, #23]
 80082e6:	3301      	adds	r3, #1
 80082e8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1e7      	bne.n	80082c2 <USBD_GetString+0x52>
 80082f2:	e000      	b.n	80082f6 <USBD_GetString+0x86>
    return;
 80082f4:	bf00      	nop
  }
}
 80082f6:	3718      	adds	r7, #24
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800830c:	e005      	b.n	800831a <USBD_GetLen+0x1e>
  {
    len++;
 800830e:	7bfb      	ldrb	r3, [r7, #15]
 8008310:	3301      	adds	r3, #1
 8008312:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	3301      	adds	r3, #1
 8008318:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1f5      	bne.n	800830e <USBD_GetLen+0x12>
  }

  return len;
 8008322:	7bfb      	ldrb	r3, [r7, #15]
}
 8008324:	4618      	mov	r0, r3
 8008326:	3714      	adds	r7, #20
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2202      	movs	r2, #2
 8008340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	2100      	movs	r1, #0
 8008356:	68f8      	ldr	r0, [r7, #12]
 8008358:	f000 fcf9 	bl	8008d4e <USBD_LL_Transmit>

  return USBD_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}

08008366 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b084      	sub	sp, #16
 800836a:	af00      	add	r7, sp, #0
 800836c:	60f8      	str	r0, [r7, #12]
 800836e:	60b9      	str	r1, [r7, #8]
 8008370:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	2100      	movs	r1, #0
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f000 fce8 	bl	8008d4e <USBD_LL_Transmit>

  return USBD_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2203      	movs	r2, #3
 8008398:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	2100      	movs	r1, #0
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f000 fcec 	bl	8008d90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3710      	adds	r7, #16
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}

080083c2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b084      	sub	sp, #16
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	60f8      	str	r0, [r7, #12]
 80083ca:	60b9      	str	r1, [r7, #8]
 80083cc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	68ba      	ldr	r2, [r7, #8]
 80083d2:	2100      	movs	r1, #0
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 fcdb 	bl	8008d90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b082      	sub	sp, #8
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2204      	movs	r2, #4
 80083f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80083f4:	2300      	movs	r3, #0
 80083f6:	2200      	movs	r2, #0
 80083f8:	2100      	movs	r1, #0
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 fca7 	bl	8008d4e <USBD_LL_Transmit>

  return USBD_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3708      	adds	r7, #8
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b082      	sub	sp, #8
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2205      	movs	r2, #5
 8008416:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800841a:	2300      	movs	r3, #0
 800841c:	2200      	movs	r2, #0
 800841e:	2100      	movs	r1, #0
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 fcb5 	bl	8008d90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3708      	adds	r7, #8
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008434:	2200      	movs	r2, #0
 8008436:	4912      	ldr	r1, [pc, #72]	; (8008480 <MX_USB_DEVICE_Init+0x50>)
 8008438:	4812      	ldr	r0, [pc, #72]	; (8008484 <MX_USB_DEVICE_Init+0x54>)
 800843a:	f7fe fd07 	bl	8006e4c <USBD_Init>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d001      	beq.n	8008448 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008444:	f7f8 fba4 	bl	8000b90 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008448:	490f      	ldr	r1, [pc, #60]	; (8008488 <MX_USB_DEVICE_Init+0x58>)
 800844a:	480e      	ldr	r0, [pc, #56]	; (8008484 <MX_USB_DEVICE_Init+0x54>)
 800844c:	f7fe fd2e 	bl	8006eac <USBD_RegisterClass>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d001      	beq.n	800845a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008456:	f7f8 fb9b 	bl	8000b90 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800845a:	490c      	ldr	r1, [pc, #48]	; (800848c <MX_USB_DEVICE_Init+0x5c>)
 800845c:	4809      	ldr	r0, [pc, #36]	; (8008484 <MX_USB_DEVICE_Init+0x54>)
 800845e:	f7fe fc1f 	bl	8006ca0 <USBD_CDC_RegisterInterface>
 8008462:	4603      	mov	r3, r0
 8008464:	2b00      	cmp	r3, #0
 8008466:	d001      	beq.n	800846c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008468:	f7f8 fb92 	bl	8000b90 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800846c:	4805      	ldr	r0, [pc, #20]	; (8008484 <MX_USB_DEVICE_Init+0x54>)
 800846e:	f7fe fd53 	bl	8006f18 <USBD_Start>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008478:	f7f8 fb8a 	bl	8000b90 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800847c:	bf00      	nop
 800847e:	bd80      	pop	{r7, pc}
 8008480:	200000ac 	.word	0x200000ac
 8008484:	20000374 	.word	0x20000374
 8008488:	20000018 	.word	0x20000018
 800848c:	20000098 	.word	0x20000098

08008490 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008494:	2200      	movs	r2, #0
 8008496:	4905      	ldr	r1, [pc, #20]	; (80084ac <CDC_Init_FS+0x1c>)
 8008498:	4805      	ldr	r0, [pc, #20]	; (80084b0 <CDC_Init_FS+0x20>)
 800849a:	f7fe fc1b 	bl	8006cd4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800849e:	4905      	ldr	r1, [pc, #20]	; (80084b4 <CDC_Init_FS+0x24>)
 80084a0:	4803      	ldr	r0, [pc, #12]	; (80084b0 <CDC_Init_FS+0x20>)
 80084a2:	f7fe fc39 	bl	8006d18 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80084a6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	20000e50 	.word	0x20000e50
 80084b0:	20000374 	.word	0x20000374
 80084b4:	20000650 	.word	0x20000650

080084b8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80084b8:	b480      	push	{r7}
 80084ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80084bc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80084be:	4618      	mov	r0, r3
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	4603      	mov	r3, r0
 80084d0:	6039      	str	r1, [r7, #0]
 80084d2:	71fb      	strb	r3, [r7, #7]
 80084d4:	4613      	mov	r3, r2
 80084d6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80084d8:	79fb      	ldrb	r3, [r7, #7]
 80084da:	2b23      	cmp	r3, #35	; 0x23
 80084dc:	d84a      	bhi.n	8008574 <CDC_Control_FS+0xac>
 80084de:	a201      	add	r2, pc, #4	; (adr r2, 80084e4 <CDC_Control_FS+0x1c>)
 80084e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e4:	08008575 	.word	0x08008575
 80084e8:	08008575 	.word	0x08008575
 80084ec:	08008575 	.word	0x08008575
 80084f0:	08008575 	.word	0x08008575
 80084f4:	08008575 	.word	0x08008575
 80084f8:	08008575 	.word	0x08008575
 80084fc:	08008575 	.word	0x08008575
 8008500:	08008575 	.word	0x08008575
 8008504:	08008575 	.word	0x08008575
 8008508:	08008575 	.word	0x08008575
 800850c:	08008575 	.word	0x08008575
 8008510:	08008575 	.word	0x08008575
 8008514:	08008575 	.word	0x08008575
 8008518:	08008575 	.word	0x08008575
 800851c:	08008575 	.word	0x08008575
 8008520:	08008575 	.word	0x08008575
 8008524:	08008575 	.word	0x08008575
 8008528:	08008575 	.word	0x08008575
 800852c:	08008575 	.word	0x08008575
 8008530:	08008575 	.word	0x08008575
 8008534:	08008575 	.word	0x08008575
 8008538:	08008575 	.word	0x08008575
 800853c:	08008575 	.word	0x08008575
 8008540:	08008575 	.word	0x08008575
 8008544:	08008575 	.word	0x08008575
 8008548:	08008575 	.word	0x08008575
 800854c:	08008575 	.word	0x08008575
 8008550:	08008575 	.word	0x08008575
 8008554:	08008575 	.word	0x08008575
 8008558:	08008575 	.word	0x08008575
 800855c:	08008575 	.word	0x08008575
 8008560:	08008575 	.word	0x08008575
 8008564:	08008575 	.word	0x08008575
 8008568:	08008575 	.word	0x08008575
 800856c:	08008575 	.word	0x08008575
 8008570:	08008575 	.word	0x08008575
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008574:	bf00      	nop
  }

  return (USBD_OK);
 8008576:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008578:	4618      	mov	r0, r3
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b082      	sub	sp, #8
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800858e:	6879      	ldr	r1, [r7, #4]
 8008590:	4805      	ldr	r0, [pc, #20]	; (80085a8 <CDC_Receive_FS+0x24>)
 8008592:	f7fe fbc1 	bl	8006d18 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008596:	4804      	ldr	r0, [pc, #16]	; (80085a8 <CDC_Receive_FS+0x24>)
 8008598:	f7fe fc22 	bl	8006de0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800859c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	20000374 	.word	0x20000374

080085ac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	460b      	mov	r3, r1
 80085b6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80085b8:	2300      	movs	r3, #0
 80085ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80085bc:	4b0d      	ldr	r3, [pc, #52]	; (80085f4 <CDC_Transmit_FS+0x48>)
 80085be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085c2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d001      	beq.n	80085d2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e00b      	b.n	80085ea <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80085d2:	887b      	ldrh	r3, [r7, #2]
 80085d4:	461a      	mov	r2, r3
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	4806      	ldr	r0, [pc, #24]	; (80085f4 <CDC_Transmit_FS+0x48>)
 80085da:	f7fe fb7b 	bl	8006cd4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80085de:	4805      	ldr	r0, [pc, #20]	; (80085f4 <CDC_Transmit_FS+0x48>)
 80085e0:	f7fe fbb8 	bl	8006d54 <USBD_CDC_TransmitPacket>
 80085e4:	4603      	mov	r3, r0
 80085e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80085e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	20000374 	.word	0x20000374

080085f8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b087      	sub	sp, #28
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	4613      	mov	r3, r2
 8008604:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800860a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800860e:	4618      	mov	r0, r3
 8008610:	371c      	adds	r7, #28
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr
	...

0800861c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	4603      	mov	r3, r0
 8008624:	6039      	str	r1, [r7, #0]
 8008626:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	2212      	movs	r2, #18
 800862c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800862e:	4b03      	ldr	r3, [pc, #12]	; (800863c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008630:	4618      	mov	r0, r3
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	200000c8 	.word	0x200000c8

08008640 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	4603      	mov	r3, r0
 8008648:	6039      	str	r1, [r7, #0]
 800864a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	2204      	movs	r2, #4
 8008650:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008652:	4b03      	ldr	r3, [pc, #12]	; (8008660 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008654:	4618      	mov	r0, r3
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr
 8008660:	200000dc 	.word	0x200000dc

08008664 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	6039      	str	r1, [r7, #0]
 800866e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008670:	79fb      	ldrb	r3, [r7, #7]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d105      	bne.n	8008682 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	4907      	ldr	r1, [pc, #28]	; (8008698 <USBD_FS_ProductStrDescriptor+0x34>)
 800867a:	4808      	ldr	r0, [pc, #32]	; (800869c <USBD_FS_ProductStrDescriptor+0x38>)
 800867c:	f7ff fdf8 	bl	8008270 <USBD_GetString>
 8008680:	e004      	b.n	800868c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008682:	683a      	ldr	r2, [r7, #0]
 8008684:	4904      	ldr	r1, [pc, #16]	; (8008698 <USBD_FS_ProductStrDescriptor+0x34>)
 8008686:	4805      	ldr	r0, [pc, #20]	; (800869c <USBD_FS_ProductStrDescriptor+0x38>)
 8008688:	f7ff fdf2 	bl	8008270 <USBD_GetString>
  }
  return USBD_StrDesc;
 800868c:	4b02      	ldr	r3, [pc, #8]	; (8008698 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800868e:	4618      	mov	r0, r3
 8008690:	3708      	adds	r7, #8
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}
 8008696:	bf00      	nop
 8008698:	20001650 	.word	0x20001650
 800869c:	08009830 	.word	0x08009830

080086a0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	4603      	mov	r3, r0
 80086a8:	6039      	str	r1, [r7, #0]
 80086aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	4904      	ldr	r1, [pc, #16]	; (80086c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80086b0:	4804      	ldr	r0, [pc, #16]	; (80086c4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80086b2:	f7ff fddd 	bl	8008270 <USBD_GetString>
  return USBD_StrDesc;
 80086b6:	4b02      	ldr	r3, [pc, #8]	; (80086c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3708      	adds	r7, #8
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}
 80086c0:	20001650 	.word	0x20001650
 80086c4:	0800984c 	.word	0x0800984c

080086c8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	4603      	mov	r3, r0
 80086d0:	6039      	str	r1, [r7, #0]
 80086d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	221a      	movs	r2, #26
 80086d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80086da:	f000 f843 	bl	8008764 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80086de:	4b02      	ldr	r3, [pc, #8]	; (80086e8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3708      	adds	r7, #8
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}
 80086e8:	200000e0 	.word	0x200000e0

080086ec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	4603      	mov	r3, r0
 80086f4:	6039      	str	r1, [r7, #0]
 80086f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80086f8:	79fb      	ldrb	r3, [r7, #7]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d105      	bne.n	800870a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80086fe:	683a      	ldr	r2, [r7, #0]
 8008700:	4907      	ldr	r1, [pc, #28]	; (8008720 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008702:	4808      	ldr	r0, [pc, #32]	; (8008724 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008704:	f7ff fdb4 	bl	8008270 <USBD_GetString>
 8008708:	e004      	b.n	8008714 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	4904      	ldr	r1, [pc, #16]	; (8008720 <USBD_FS_ConfigStrDescriptor+0x34>)
 800870e:	4805      	ldr	r0, [pc, #20]	; (8008724 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008710:	f7ff fdae 	bl	8008270 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008714:	4b02      	ldr	r3, [pc, #8]	; (8008720 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20001650 	.word	0x20001650
 8008724:	08009860 	.word	0x08009860

08008728 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	4603      	mov	r3, r0
 8008730:	6039      	str	r1, [r7, #0]
 8008732:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008734:	79fb      	ldrb	r3, [r7, #7]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d105      	bne.n	8008746 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	4907      	ldr	r1, [pc, #28]	; (800875c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800873e:	4808      	ldr	r0, [pc, #32]	; (8008760 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008740:	f7ff fd96 	bl	8008270 <USBD_GetString>
 8008744:	e004      	b.n	8008750 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	4904      	ldr	r1, [pc, #16]	; (800875c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800874a:	4805      	ldr	r0, [pc, #20]	; (8008760 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800874c:	f7ff fd90 	bl	8008270 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008750:	4b02      	ldr	r3, [pc, #8]	; (800875c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008752:	4618      	mov	r0, r3
 8008754:	3708      	adds	r7, #8
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	20001650 	.word	0x20001650
 8008760:	0800986c 	.word	0x0800986c

08008764 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800876a:	4b0f      	ldr	r3, [pc, #60]	; (80087a8 <Get_SerialNum+0x44>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008770:	4b0e      	ldr	r3, [pc, #56]	; (80087ac <Get_SerialNum+0x48>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008776:	4b0e      	ldr	r3, [pc, #56]	; (80087b0 <Get_SerialNum+0x4c>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4413      	add	r3, r2
 8008782:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d009      	beq.n	800879e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800878a:	2208      	movs	r2, #8
 800878c:	4909      	ldr	r1, [pc, #36]	; (80087b4 <Get_SerialNum+0x50>)
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	f000 f814 	bl	80087bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008794:	2204      	movs	r2, #4
 8008796:	4908      	ldr	r1, [pc, #32]	; (80087b8 <Get_SerialNum+0x54>)
 8008798:	68b8      	ldr	r0, [r7, #8]
 800879a:	f000 f80f 	bl	80087bc <IntToUnicode>
  }
}
 800879e:	bf00      	nop
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	1fff7a10 	.word	0x1fff7a10
 80087ac:	1fff7a14 	.word	0x1fff7a14
 80087b0:	1fff7a18 	.word	0x1fff7a18
 80087b4:	200000e2 	.word	0x200000e2
 80087b8:	200000f2 	.word	0x200000f2

080087bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80087bc:	b480      	push	{r7}
 80087be:	b087      	sub	sp, #28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	4613      	mov	r3, r2
 80087c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80087ca:	2300      	movs	r3, #0
 80087cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80087ce:	2300      	movs	r3, #0
 80087d0:	75fb      	strb	r3, [r7, #23]
 80087d2:	e027      	b.n	8008824 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	0f1b      	lsrs	r3, r3, #28
 80087d8:	2b09      	cmp	r3, #9
 80087da:	d80b      	bhi.n	80087f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	0f1b      	lsrs	r3, r3, #28
 80087e0:	b2da      	uxtb	r2, r3
 80087e2:	7dfb      	ldrb	r3, [r7, #23]
 80087e4:	005b      	lsls	r3, r3, #1
 80087e6:	4619      	mov	r1, r3
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	440b      	add	r3, r1
 80087ec:	3230      	adds	r2, #48	; 0x30
 80087ee:	b2d2      	uxtb	r2, r2
 80087f0:	701a      	strb	r2, [r3, #0]
 80087f2:	e00a      	b.n	800880a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	0f1b      	lsrs	r3, r3, #28
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	7dfb      	ldrb	r3, [r7, #23]
 80087fc:	005b      	lsls	r3, r3, #1
 80087fe:	4619      	mov	r1, r3
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	440b      	add	r3, r1
 8008804:	3237      	adds	r2, #55	; 0x37
 8008806:	b2d2      	uxtb	r2, r2
 8008808:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	011b      	lsls	r3, r3, #4
 800880e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008810:	7dfb      	ldrb	r3, [r7, #23]
 8008812:	005b      	lsls	r3, r3, #1
 8008814:	3301      	adds	r3, #1
 8008816:	68ba      	ldr	r2, [r7, #8]
 8008818:	4413      	add	r3, r2
 800881a:	2200      	movs	r2, #0
 800881c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800881e:	7dfb      	ldrb	r3, [r7, #23]
 8008820:	3301      	adds	r3, #1
 8008822:	75fb      	strb	r3, [r7, #23]
 8008824:	7dfa      	ldrb	r2, [r7, #23]
 8008826:	79fb      	ldrb	r3, [r7, #7]
 8008828:	429a      	cmp	r2, r3
 800882a:	d3d3      	bcc.n	80087d4 <IntToUnicode+0x18>
  }
}
 800882c:	bf00      	nop
 800882e:	bf00      	nop
 8008830:	371c      	adds	r7, #28
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr
	...

0800883c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b08a      	sub	sp, #40	; 0x28
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008844:	f107 0314 	add.w	r3, r7, #20
 8008848:	2200      	movs	r2, #0
 800884a:	601a      	str	r2, [r3, #0]
 800884c:	605a      	str	r2, [r3, #4]
 800884e:	609a      	str	r2, [r3, #8]
 8008850:	60da      	str	r2, [r3, #12]
 8008852:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800885c:	d147      	bne.n	80088ee <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800885e:	2300      	movs	r3, #0
 8008860:	613b      	str	r3, [r7, #16]
 8008862:	4b25      	ldr	r3, [pc, #148]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 8008864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008866:	4a24      	ldr	r2, [pc, #144]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 8008868:	f043 0301 	orr.w	r3, r3, #1
 800886c:	6313      	str	r3, [r2, #48]	; 0x30
 800886e:	4b22      	ldr	r3, [pc, #136]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 8008870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008872:	f003 0301 	and.w	r3, r3, #1
 8008876:	613b      	str	r3, [r7, #16]
 8008878:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800887a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800887e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008880:	2300      	movs	r3, #0
 8008882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008884:	2300      	movs	r3, #0
 8008886:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008888:	f107 0314 	add.w	r3, r7, #20
 800888c:	4619      	mov	r1, r3
 800888e:	481b      	ldr	r0, [pc, #108]	; (80088fc <HAL_PCD_MspInit+0xc0>)
 8008890:	f7f8 fc78 	bl	8001184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008894:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800889a:	2302      	movs	r3, #2
 800889c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800889e:	2300      	movs	r3, #0
 80088a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088a2:	2300      	movs	r3, #0
 80088a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80088a6:	230a      	movs	r3, #10
 80088a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80088aa:	f107 0314 	add.w	r3, r7, #20
 80088ae:	4619      	mov	r1, r3
 80088b0:	4812      	ldr	r0, [pc, #72]	; (80088fc <HAL_PCD_MspInit+0xc0>)
 80088b2:	f7f8 fc67 	bl	8001184 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80088b6:	4b10      	ldr	r3, [pc, #64]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 80088b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088ba:	4a0f      	ldr	r2, [pc, #60]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 80088bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088c0:	6353      	str	r3, [r2, #52]	; 0x34
 80088c2:	2300      	movs	r3, #0
 80088c4:	60fb      	str	r3, [r7, #12]
 80088c6:	4b0c      	ldr	r3, [pc, #48]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 80088c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ca:	4a0b      	ldr	r2, [pc, #44]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 80088cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80088d0:	6453      	str	r3, [r2, #68]	; 0x44
 80088d2:	4b09      	ldr	r3, [pc, #36]	; (80088f8 <HAL_PCD_MspInit+0xbc>)
 80088d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088da:	60fb      	str	r3, [r7, #12]
 80088dc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80088de:	2200      	movs	r2, #0
 80088e0:	2100      	movs	r1, #0
 80088e2:	2043      	movs	r0, #67	; 0x43
 80088e4:	f7f8 fc17 	bl	8001116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80088e8:	2043      	movs	r0, #67	; 0x43
 80088ea:	f7f8 fc30 	bl	800114e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80088ee:	bf00      	nop
 80088f0:	3728      	adds	r7, #40	; 0x28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	40023800 	.word	0x40023800
 80088fc:	40020000 	.word	0x40020000

08008900 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b082      	sub	sp, #8
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008914:	4619      	mov	r1, r3
 8008916:	4610      	mov	r0, r2
 8008918:	f7fe fb4b 	bl	8006fb2 <USBD_LL_SetupStage>
}
 800891c:	bf00      	nop
 800891e:	3708      	adds	r7, #8
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b082      	sub	sp, #8
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	460b      	mov	r3, r1
 800892e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008936:	78fa      	ldrb	r2, [r7, #3]
 8008938:	6879      	ldr	r1, [r7, #4]
 800893a:	4613      	mov	r3, r2
 800893c:	00db      	lsls	r3, r3, #3
 800893e:	4413      	add	r3, r2
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	440b      	add	r3, r1
 8008944:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	78fb      	ldrb	r3, [r7, #3]
 800894c:	4619      	mov	r1, r3
 800894e:	f7fe fb85 	bl	800705c <USBD_LL_DataOutStage>
}
 8008952:	bf00      	nop
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b082      	sub	sp, #8
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	460b      	mov	r3, r1
 8008964:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800896c:	78fa      	ldrb	r2, [r7, #3]
 800896e:	6879      	ldr	r1, [r7, #4]
 8008970:	4613      	mov	r3, r2
 8008972:	00db      	lsls	r3, r3, #3
 8008974:	4413      	add	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	440b      	add	r3, r1
 800897a:	334c      	adds	r3, #76	; 0x4c
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	78fb      	ldrb	r3, [r7, #3]
 8008980:	4619      	mov	r1, r3
 8008982:	f7fe fc1e 	bl	80071c2 <USBD_LL_DataInStage>
}
 8008986:	bf00      	nop
 8008988:	3708      	adds	r7, #8
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800898e:	b580      	push	{r7, lr}
 8008990:	b082      	sub	sp, #8
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800899c:	4618      	mov	r0, r3
 800899e:	f7fe fd52 	bl	8007446 <USBD_LL_SOF>
}
 80089a2:	bf00      	nop
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}

080089aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b084      	sub	sp, #16
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80089b2:	2301      	movs	r3, #1
 80089b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d102      	bne.n	80089c4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80089be:	2300      	movs	r3, #0
 80089c0:	73fb      	strb	r3, [r7, #15]
 80089c2:	e008      	b.n	80089d6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	2b02      	cmp	r3, #2
 80089ca:	d102      	bne.n	80089d2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80089cc:	2301      	movs	r3, #1
 80089ce:	73fb      	strb	r3, [r7, #15]
 80089d0:	e001      	b.n	80089d6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80089d2:	f7f8 f8dd 	bl	8000b90 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80089dc:	7bfa      	ldrb	r2, [r7, #15]
 80089de:	4611      	mov	r1, r2
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7fe fcf2 	bl	80073ca <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7fe fc9a 	bl	8007326 <USBD_LL_Reset>
}
 80089f2:	bf00      	nop
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
	...

080089fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fe fced 	bl	80073ea <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	6812      	ldr	r2, [r2, #0]
 8008a1e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a22:	f043 0301 	orr.w	r3, r3, #1
 8008a26:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6a1b      	ldr	r3, [r3, #32]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d005      	beq.n	8008a3c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008a30:	4b04      	ldr	r3, [pc, #16]	; (8008a44 <HAL_PCD_SuspendCallback+0x48>)
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	4a03      	ldr	r2, [pc, #12]	; (8008a44 <HAL_PCD_SuspendCallback+0x48>)
 8008a36:	f043 0306 	orr.w	r3, r3, #6
 8008a3a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008a3c:	bf00      	nop
 8008a3e:	3708      	adds	r7, #8
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}
 8008a44:	e000ed00 	.word	0xe000ed00

08008a48 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fe fcdd 	bl	8007416 <USBD_LL_Resume>
}
 8008a5c:	bf00      	nop
 8008a5e:	3708      	adds	r7, #8
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008a76:	78fa      	ldrb	r2, [r7, #3]
 8008a78:	4611      	mov	r1, r2
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7fe fd35 	bl	80074ea <USBD_LL_IsoOUTIncomplete>
}
 8008a80:	bf00      	nop
 8008a82:	3708      	adds	r7, #8
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	460b      	mov	r3, r1
 8008a92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008a9a:	78fa      	ldrb	r2, [r7, #3]
 8008a9c:	4611      	mov	r1, r2
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fe fcf1 	bl	8007486 <USBD_LL_IsoINIncomplete>
}
 8008aa4:	bf00      	nop
 8008aa6:	3708      	adds	r7, #8
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b082      	sub	sp, #8
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe fd47 	bl	800754e <USBD_LL_DevConnected>
}
 8008ac0:	bf00      	nop
 8008ac2:	3708      	adds	r7, #8
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7fe fd44 	bl	8007564 <USBD_LL_DevDisconnected>
}
 8008adc:	bf00      	nop
 8008ade:	3708      	adds	r7, #8
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b082      	sub	sp, #8
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d13c      	bne.n	8008b6e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008af4:	4a20      	ldr	r2, [pc, #128]	; (8008b78 <USBD_LL_Init+0x94>)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	4a1e      	ldr	r2, [pc, #120]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b00:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008b04:	4b1c      	ldr	r3, [pc, #112]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b06:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008b0a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008b0c:	4b1a      	ldr	r3, [pc, #104]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b0e:	2204      	movs	r2, #4
 8008b10:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008b12:	4b19      	ldr	r3, [pc, #100]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b14:	2202      	movs	r2, #2
 8008b16:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008b18:	4b17      	ldr	r3, [pc, #92]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008b1e:	4b16      	ldr	r3, [pc, #88]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b20:	2202      	movs	r2, #2
 8008b22:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008b24:	4b14      	ldr	r3, [pc, #80]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b26:	2200      	movs	r2, #0
 8008b28:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008b2a:	4b13      	ldr	r3, [pc, #76]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008b30:	4b11      	ldr	r3, [pc, #68]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b32:	2200      	movs	r2, #0
 8008b34:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008b36:	4b10      	ldr	r3, [pc, #64]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b38:	2200      	movs	r2, #0
 8008b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008b3c:	4b0e      	ldr	r3, [pc, #56]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b3e:	2200      	movs	r2, #0
 8008b40:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008b42:	480d      	ldr	r0, [pc, #52]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b44:	f7f9 ff94 	bl	8002a70 <HAL_PCD_Init>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d001      	beq.n	8008b52 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008b4e:	f7f8 f81f 	bl	8000b90 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008b52:	2180      	movs	r1, #128	; 0x80
 8008b54:	4808      	ldr	r0, [pc, #32]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b56:	f7fb f9ec 	bl	8003f32 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008b5a:	2240      	movs	r2, #64	; 0x40
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	4806      	ldr	r0, [pc, #24]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b60:	f7fb f9a0 	bl	8003ea4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008b64:	2280      	movs	r2, #128	; 0x80
 8008b66:	2101      	movs	r1, #1
 8008b68:	4803      	ldr	r0, [pc, #12]	; (8008b78 <USBD_LL_Init+0x94>)
 8008b6a:	f7fb f99b 	bl	8003ea4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008b6e:	2300      	movs	r3, #0
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3708      	adds	r7, #8
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}
 8008b78:	20001850 	.word	0x20001850

08008b7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b84:	2300      	movs	r3, #0
 8008b86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7fa f889 	bl	8002caa <HAL_PCD_Start>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b9c:	7bfb      	ldrb	r3, [r7, #15]
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f000 f942 	bl	8008e28 <USBD_Get_USB_Status>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3710      	adds	r7, #16
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}

08008bb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	b084      	sub	sp, #16
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
 8008bba:	4608      	mov	r0, r1
 8008bbc:	4611      	mov	r1, r2
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	70fb      	strb	r3, [r7, #3]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	70bb      	strb	r3, [r7, #2]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008bda:	78bb      	ldrb	r3, [r7, #2]
 8008bdc:	883a      	ldrh	r2, [r7, #0]
 8008bde:	78f9      	ldrb	r1, [r7, #3]
 8008be0:	f7fa fd5a 	bl	8003698 <HAL_PCD_EP_Open>
 8008be4:	4603      	mov	r3, r0
 8008be6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008be8:	7bfb      	ldrb	r3, [r7, #15]
 8008bea:	4618      	mov	r0, r3
 8008bec:	f000 f91c 	bl	8008e28 <USBD_Get_USB_Status>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bf4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b084      	sub	sp, #16
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
 8008c06:	460b      	mov	r3, r1
 8008c08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008c18:	78fa      	ldrb	r2, [r7, #3]
 8008c1a:	4611      	mov	r1, r2
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f7fa fda3 	bl	8003768 <HAL_PCD_EP_Close>
 8008c22:	4603      	mov	r3, r0
 8008c24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c26:	7bfb      	ldrb	r3, [r7, #15]
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f000 f8fd 	bl	8008e28 <USBD_Get_USB_Status>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c32:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	460b      	mov	r3, r1
 8008c46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008c56:	78fa      	ldrb	r2, [r7, #3]
 8008c58:	4611      	mov	r1, r2
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fa fe7b 	bl	8003956 <HAL_PCD_EP_SetStall>
 8008c60:	4603      	mov	r3, r0
 8008c62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c64:	7bfb      	ldrb	r3, [r7, #15]
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 f8de 	bl	8008e28 <USBD_Get_USB_Status>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c70:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b084      	sub	sp, #16
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
 8008c82:	460b      	mov	r3, r1
 8008c84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c86:	2300      	movs	r3, #0
 8008c88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	4611      	mov	r1, r2
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7fa fec0 	bl	8003a1e <HAL_PCD_EP_ClrStall>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f000 f8bf 	bl	8008e28 <USBD_Get_USB_Status>
 8008caa:	4603      	mov	r3, r0
 8008cac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cae:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3710      	adds	r7, #16
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008cca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ccc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	da0b      	bge.n	8008cec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008cd4:	78fb      	ldrb	r3, [r7, #3]
 8008cd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cda:	68f9      	ldr	r1, [r7, #12]
 8008cdc:	4613      	mov	r3, r2
 8008cde:	00db      	lsls	r3, r3, #3
 8008ce0:	4413      	add	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	440b      	add	r3, r1
 8008ce6:	333e      	adds	r3, #62	; 0x3e
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	e00b      	b.n	8008d04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008cec:	78fb      	ldrb	r3, [r7, #3]
 8008cee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cf2:	68f9      	ldr	r1, [r7, #12]
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	00db      	lsls	r3, r3, #3
 8008cf8:	4413      	add	r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	440b      	add	r3, r1
 8008cfe:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8008d02:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr

08008d10 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	460b      	mov	r3, r1
 8008d1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d20:	2300      	movs	r3, #0
 8008d22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008d2a:	78fa      	ldrb	r2, [r7, #3]
 8008d2c:	4611      	mov	r1, r2
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f7fa fc8d 	bl	800364e <HAL_PCD_SetAddress>
 8008d34:	4603      	mov	r3, r0
 8008d36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f000 f874 	bl	8008e28 <USBD_Get_USB_Status>
 8008d40:	4603      	mov	r3, r0
 8008d42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d44:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b086      	sub	sp, #24
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	60f8      	str	r0, [r7, #12]
 8008d56:	607a      	str	r2, [r7, #4]
 8008d58:	603b      	str	r3, [r7, #0]
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d62:	2300      	movs	r3, #0
 8008d64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008d6c:	7af9      	ldrb	r1, [r7, #11]
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	f7fa fda6 	bl	80038c2 <HAL_PCD_EP_Transmit>
 8008d76:	4603      	mov	r3, r0
 8008d78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d7a:	7dfb      	ldrb	r3, [r7, #23]
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f000 f853 	bl	8008e28 <USBD_Get_USB_Status>
 8008d82:	4603      	mov	r3, r0
 8008d84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d86:	7dbb      	ldrb	r3, [r7, #22]
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3718      	adds	r7, #24
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}

08008d90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b086      	sub	sp, #24
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	607a      	str	r2, [r7, #4]
 8008d9a:	603b      	str	r3, [r7, #0]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008da0:	2300      	movs	r3, #0
 8008da2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008da4:	2300      	movs	r3, #0
 8008da6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008dae:	7af9      	ldrb	r1, [r7, #11]
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	f7fa fd22 	bl	80037fc <HAL_PCD_EP_Receive>
 8008db8:	4603      	mov	r3, r0
 8008dba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dbc:	7dfb      	ldrb	r3, [r7, #23]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 f832 	bl	8008e28 <USBD_Get_USB_Status>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008dc8:	7dbb      	ldrb	r3, [r7, #22]
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3718      	adds	r7, #24
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b082      	sub	sp, #8
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	460b      	mov	r3, r1
 8008ddc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008de4:	78fa      	ldrb	r2, [r7, #3]
 8008de6:	4611      	mov	r1, r2
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7fa fd52 	bl	8003892 <HAL_PCD_EP_GetRxCount>
 8008dee:	4603      	mov	r3, r0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3708      	adds	r7, #8
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008e00:	4b03      	ldr	r3, [pc, #12]	; (8008e10 <USBD_static_malloc+0x18>)
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	370c      	adds	r7, #12
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	20001d5c 	.word	0x20001d5c

08008e14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]

}
 8008e1c:	bf00      	nop
 8008e1e:	370c      	adds	r7, #12
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	4603      	mov	r3, r0
 8008e30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008e36:	79fb      	ldrb	r3, [r7, #7]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	d817      	bhi.n	8008e6c <USBD_Get_USB_Status+0x44>
 8008e3c:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <USBD_Get_USB_Status+0x1c>)
 8008e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e42:	bf00      	nop
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008e5b 	.word	0x08008e5b
 8008e4c:	08008e61 	.word	0x08008e61
 8008e50:	08008e67 	.word	0x08008e67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008e54:	2300      	movs	r3, #0
 8008e56:	73fb      	strb	r3, [r7, #15]
    break;
 8008e58:	e00b      	b.n	8008e72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008e5a:	2303      	movs	r3, #3
 8008e5c:	73fb      	strb	r3, [r7, #15]
    break;
 8008e5e:	e008      	b.n	8008e72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008e60:	2301      	movs	r3, #1
 8008e62:	73fb      	strb	r3, [r7, #15]
    break;
 8008e64:	e005      	b.n	8008e72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008e66:	2303      	movs	r3, #3
 8008e68:	73fb      	strb	r3, [r7, #15]
    break;
 8008e6a:	e002      	b.n	8008e72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	73fb      	strb	r3, [r7, #15]
    break;
 8008e70:	bf00      	nop
  }
  return usb_status;
 8008e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3714      	adds	r7, #20
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <sniprintf>:
 8008e80:	b40c      	push	{r2, r3}
 8008e82:	b530      	push	{r4, r5, lr}
 8008e84:	4b17      	ldr	r3, [pc, #92]	; (8008ee4 <sniprintf+0x64>)
 8008e86:	1e0c      	subs	r4, r1, #0
 8008e88:	681d      	ldr	r5, [r3, #0]
 8008e8a:	b09d      	sub	sp, #116	; 0x74
 8008e8c:	da08      	bge.n	8008ea0 <sniprintf+0x20>
 8008e8e:	238b      	movs	r3, #139	; 0x8b
 8008e90:	602b      	str	r3, [r5, #0]
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	b01d      	add	sp, #116	; 0x74
 8008e98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e9c:	b002      	add	sp, #8
 8008e9e:	4770      	bx	lr
 8008ea0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008ea4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ea8:	bf14      	ite	ne
 8008eaa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008eae:	4623      	moveq	r3, r4
 8008eb0:	9304      	str	r3, [sp, #16]
 8008eb2:	9307      	str	r3, [sp, #28]
 8008eb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008eb8:	9002      	str	r0, [sp, #8]
 8008eba:	9006      	str	r0, [sp, #24]
 8008ebc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008ec0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ec2:	ab21      	add	r3, sp, #132	; 0x84
 8008ec4:	a902      	add	r1, sp, #8
 8008ec6:	4628      	mov	r0, r5
 8008ec8:	9301      	str	r3, [sp, #4]
 8008eca:	f000 f993 	bl	80091f4 <_svfiprintf_r>
 8008ece:	1c43      	adds	r3, r0, #1
 8008ed0:	bfbc      	itt	lt
 8008ed2:	238b      	movlt	r3, #139	; 0x8b
 8008ed4:	602b      	strlt	r3, [r5, #0]
 8008ed6:	2c00      	cmp	r4, #0
 8008ed8:	d0dd      	beq.n	8008e96 <sniprintf+0x16>
 8008eda:	9b02      	ldr	r3, [sp, #8]
 8008edc:	2200      	movs	r2, #0
 8008ede:	701a      	strb	r2, [r3, #0]
 8008ee0:	e7d9      	b.n	8008e96 <sniprintf+0x16>
 8008ee2:	bf00      	nop
 8008ee4:	20000148 	.word	0x20000148

08008ee8 <memset>:
 8008ee8:	4402      	add	r2, r0
 8008eea:	4603      	mov	r3, r0
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d100      	bne.n	8008ef2 <memset+0xa>
 8008ef0:	4770      	bx	lr
 8008ef2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ef6:	e7f9      	b.n	8008eec <memset+0x4>

08008ef8 <__errno>:
 8008ef8:	4b01      	ldr	r3, [pc, #4]	; (8008f00 <__errno+0x8>)
 8008efa:	6818      	ldr	r0, [r3, #0]
 8008efc:	4770      	bx	lr
 8008efe:	bf00      	nop
 8008f00:	20000148 	.word	0x20000148

08008f04 <__libc_init_array>:
 8008f04:	b570      	push	{r4, r5, r6, lr}
 8008f06:	4d0d      	ldr	r5, [pc, #52]	; (8008f3c <__libc_init_array+0x38>)
 8008f08:	4c0d      	ldr	r4, [pc, #52]	; (8008f40 <__libc_init_array+0x3c>)
 8008f0a:	1b64      	subs	r4, r4, r5
 8008f0c:	10a4      	asrs	r4, r4, #2
 8008f0e:	2600      	movs	r6, #0
 8008f10:	42a6      	cmp	r6, r4
 8008f12:	d109      	bne.n	8008f28 <__libc_init_array+0x24>
 8008f14:	4d0b      	ldr	r5, [pc, #44]	; (8008f44 <__libc_init_array+0x40>)
 8008f16:	4c0c      	ldr	r4, [pc, #48]	; (8008f48 <__libc_init_array+0x44>)
 8008f18:	f000 fc6a 	bl	80097f0 <_init>
 8008f1c:	1b64      	subs	r4, r4, r5
 8008f1e:	10a4      	asrs	r4, r4, #2
 8008f20:	2600      	movs	r6, #0
 8008f22:	42a6      	cmp	r6, r4
 8008f24:	d105      	bne.n	8008f32 <__libc_init_array+0x2e>
 8008f26:	bd70      	pop	{r4, r5, r6, pc}
 8008f28:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f2c:	4798      	blx	r3
 8008f2e:	3601      	adds	r6, #1
 8008f30:	e7ee      	b.n	8008f10 <__libc_init_array+0xc>
 8008f32:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f36:	4798      	blx	r3
 8008f38:	3601      	adds	r6, #1
 8008f3a:	e7f2      	b.n	8008f22 <__libc_init_array+0x1e>
 8008f3c:	080098d0 	.word	0x080098d0
 8008f40:	080098d0 	.word	0x080098d0
 8008f44:	080098d0 	.word	0x080098d0
 8008f48:	080098d4 	.word	0x080098d4

08008f4c <__retarget_lock_acquire_recursive>:
 8008f4c:	4770      	bx	lr

08008f4e <__retarget_lock_release_recursive>:
 8008f4e:	4770      	bx	lr

08008f50 <_free_r>:
 8008f50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f52:	2900      	cmp	r1, #0
 8008f54:	d044      	beq.n	8008fe0 <_free_r+0x90>
 8008f56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f5a:	9001      	str	r0, [sp, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	f1a1 0404 	sub.w	r4, r1, #4
 8008f62:	bfb8      	it	lt
 8008f64:	18e4      	addlt	r4, r4, r3
 8008f66:	f000 f8df 	bl	8009128 <__malloc_lock>
 8008f6a:	4a1e      	ldr	r2, [pc, #120]	; (8008fe4 <_free_r+0x94>)
 8008f6c:	9801      	ldr	r0, [sp, #4]
 8008f6e:	6813      	ldr	r3, [r2, #0]
 8008f70:	b933      	cbnz	r3, 8008f80 <_free_r+0x30>
 8008f72:	6063      	str	r3, [r4, #4]
 8008f74:	6014      	str	r4, [r2, #0]
 8008f76:	b003      	add	sp, #12
 8008f78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f7c:	f000 b8da 	b.w	8009134 <__malloc_unlock>
 8008f80:	42a3      	cmp	r3, r4
 8008f82:	d908      	bls.n	8008f96 <_free_r+0x46>
 8008f84:	6825      	ldr	r5, [r4, #0]
 8008f86:	1961      	adds	r1, r4, r5
 8008f88:	428b      	cmp	r3, r1
 8008f8a:	bf01      	itttt	eq
 8008f8c:	6819      	ldreq	r1, [r3, #0]
 8008f8e:	685b      	ldreq	r3, [r3, #4]
 8008f90:	1949      	addeq	r1, r1, r5
 8008f92:	6021      	streq	r1, [r4, #0]
 8008f94:	e7ed      	b.n	8008f72 <_free_r+0x22>
 8008f96:	461a      	mov	r2, r3
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	b10b      	cbz	r3, 8008fa0 <_free_r+0x50>
 8008f9c:	42a3      	cmp	r3, r4
 8008f9e:	d9fa      	bls.n	8008f96 <_free_r+0x46>
 8008fa0:	6811      	ldr	r1, [r2, #0]
 8008fa2:	1855      	adds	r5, r2, r1
 8008fa4:	42a5      	cmp	r5, r4
 8008fa6:	d10b      	bne.n	8008fc0 <_free_r+0x70>
 8008fa8:	6824      	ldr	r4, [r4, #0]
 8008faa:	4421      	add	r1, r4
 8008fac:	1854      	adds	r4, r2, r1
 8008fae:	42a3      	cmp	r3, r4
 8008fb0:	6011      	str	r1, [r2, #0]
 8008fb2:	d1e0      	bne.n	8008f76 <_free_r+0x26>
 8008fb4:	681c      	ldr	r4, [r3, #0]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	6053      	str	r3, [r2, #4]
 8008fba:	440c      	add	r4, r1
 8008fbc:	6014      	str	r4, [r2, #0]
 8008fbe:	e7da      	b.n	8008f76 <_free_r+0x26>
 8008fc0:	d902      	bls.n	8008fc8 <_free_r+0x78>
 8008fc2:	230c      	movs	r3, #12
 8008fc4:	6003      	str	r3, [r0, #0]
 8008fc6:	e7d6      	b.n	8008f76 <_free_r+0x26>
 8008fc8:	6825      	ldr	r5, [r4, #0]
 8008fca:	1961      	adds	r1, r4, r5
 8008fcc:	428b      	cmp	r3, r1
 8008fce:	bf04      	itt	eq
 8008fd0:	6819      	ldreq	r1, [r3, #0]
 8008fd2:	685b      	ldreq	r3, [r3, #4]
 8008fd4:	6063      	str	r3, [r4, #4]
 8008fd6:	bf04      	itt	eq
 8008fd8:	1949      	addeq	r1, r1, r5
 8008fda:	6021      	streq	r1, [r4, #0]
 8008fdc:	6054      	str	r4, [r2, #4]
 8008fde:	e7ca      	b.n	8008f76 <_free_r+0x26>
 8008fe0:	b003      	add	sp, #12
 8008fe2:	bd30      	pop	{r4, r5, pc}
 8008fe4:	200020bc 	.word	0x200020bc

08008fe8 <sbrk_aligned>:
 8008fe8:	b570      	push	{r4, r5, r6, lr}
 8008fea:	4e0e      	ldr	r6, [pc, #56]	; (8009024 <sbrk_aligned+0x3c>)
 8008fec:	460c      	mov	r4, r1
 8008fee:	6831      	ldr	r1, [r6, #0]
 8008ff0:	4605      	mov	r5, r0
 8008ff2:	b911      	cbnz	r1, 8008ffa <sbrk_aligned+0x12>
 8008ff4:	f000 fba6 	bl	8009744 <_sbrk_r>
 8008ff8:	6030      	str	r0, [r6, #0]
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	f000 fba1 	bl	8009744 <_sbrk_r>
 8009002:	1c43      	adds	r3, r0, #1
 8009004:	d00a      	beq.n	800901c <sbrk_aligned+0x34>
 8009006:	1cc4      	adds	r4, r0, #3
 8009008:	f024 0403 	bic.w	r4, r4, #3
 800900c:	42a0      	cmp	r0, r4
 800900e:	d007      	beq.n	8009020 <sbrk_aligned+0x38>
 8009010:	1a21      	subs	r1, r4, r0
 8009012:	4628      	mov	r0, r5
 8009014:	f000 fb96 	bl	8009744 <_sbrk_r>
 8009018:	3001      	adds	r0, #1
 800901a:	d101      	bne.n	8009020 <sbrk_aligned+0x38>
 800901c:	f04f 34ff 	mov.w	r4, #4294967295
 8009020:	4620      	mov	r0, r4
 8009022:	bd70      	pop	{r4, r5, r6, pc}
 8009024:	200020c0 	.word	0x200020c0

08009028 <_malloc_r>:
 8009028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800902c:	1ccd      	adds	r5, r1, #3
 800902e:	f025 0503 	bic.w	r5, r5, #3
 8009032:	3508      	adds	r5, #8
 8009034:	2d0c      	cmp	r5, #12
 8009036:	bf38      	it	cc
 8009038:	250c      	movcc	r5, #12
 800903a:	2d00      	cmp	r5, #0
 800903c:	4607      	mov	r7, r0
 800903e:	db01      	blt.n	8009044 <_malloc_r+0x1c>
 8009040:	42a9      	cmp	r1, r5
 8009042:	d905      	bls.n	8009050 <_malloc_r+0x28>
 8009044:	230c      	movs	r3, #12
 8009046:	603b      	str	r3, [r7, #0]
 8009048:	2600      	movs	r6, #0
 800904a:	4630      	mov	r0, r6
 800904c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009050:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009124 <_malloc_r+0xfc>
 8009054:	f000 f868 	bl	8009128 <__malloc_lock>
 8009058:	f8d8 3000 	ldr.w	r3, [r8]
 800905c:	461c      	mov	r4, r3
 800905e:	bb5c      	cbnz	r4, 80090b8 <_malloc_r+0x90>
 8009060:	4629      	mov	r1, r5
 8009062:	4638      	mov	r0, r7
 8009064:	f7ff ffc0 	bl	8008fe8 <sbrk_aligned>
 8009068:	1c43      	adds	r3, r0, #1
 800906a:	4604      	mov	r4, r0
 800906c:	d155      	bne.n	800911a <_malloc_r+0xf2>
 800906e:	f8d8 4000 	ldr.w	r4, [r8]
 8009072:	4626      	mov	r6, r4
 8009074:	2e00      	cmp	r6, #0
 8009076:	d145      	bne.n	8009104 <_malloc_r+0xdc>
 8009078:	2c00      	cmp	r4, #0
 800907a:	d048      	beq.n	800910e <_malloc_r+0xe6>
 800907c:	6823      	ldr	r3, [r4, #0]
 800907e:	4631      	mov	r1, r6
 8009080:	4638      	mov	r0, r7
 8009082:	eb04 0903 	add.w	r9, r4, r3
 8009086:	f000 fb5d 	bl	8009744 <_sbrk_r>
 800908a:	4581      	cmp	r9, r0
 800908c:	d13f      	bne.n	800910e <_malloc_r+0xe6>
 800908e:	6821      	ldr	r1, [r4, #0]
 8009090:	1a6d      	subs	r5, r5, r1
 8009092:	4629      	mov	r1, r5
 8009094:	4638      	mov	r0, r7
 8009096:	f7ff ffa7 	bl	8008fe8 <sbrk_aligned>
 800909a:	3001      	adds	r0, #1
 800909c:	d037      	beq.n	800910e <_malloc_r+0xe6>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	442b      	add	r3, r5
 80090a2:	6023      	str	r3, [r4, #0]
 80090a4:	f8d8 3000 	ldr.w	r3, [r8]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d038      	beq.n	800911e <_malloc_r+0xf6>
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	42a2      	cmp	r2, r4
 80090b0:	d12b      	bne.n	800910a <_malloc_r+0xe2>
 80090b2:	2200      	movs	r2, #0
 80090b4:	605a      	str	r2, [r3, #4]
 80090b6:	e00f      	b.n	80090d8 <_malloc_r+0xb0>
 80090b8:	6822      	ldr	r2, [r4, #0]
 80090ba:	1b52      	subs	r2, r2, r5
 80090bc:	d41f      	bmi.n	80090fe <_malloc_r+0xd6>
 80090be:	2a0b      	cmp	r2, #11
 80090c0:	d917      	bls.n	80090f2 <_malloc_r+0xca>
 80090c2:	1961      	adds	r1, r4, r5
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	6025      	str	r5, [r4, #0]
 80090c8:	bf18      	it	ne
 80090ca:	6059      	strne	r1, [r3, #4]
 80090cc:	6863      	ldr	r3, [r4, #4]
 80090ce:	bf08      	it	eq
 80090d0:	f8c8 1000 	streq.w	r1, [r8]
 80090d4:	5162      	str	r2, [r4, r5]
 80090d6:	604b      	str	r3, [r1, #4]
 80090d8:	4638      	mov	r0, r7
 80090da:	f104 060b 	add.w	r6, r4, #11
 80090de:	f000 f829 	bl	8009134 <__malloc_unlock>
 80090e2:	f026 0607 	bic.w	r6, r6, #7
 80090e6:	1d23      	adds	r3, r4, #4
 80090e8:	1af2      	subs	r2, r6, r3
 80090ea:	d0ae      	beq.n	800904a <_malloc_r+0x22>
 80090ec:	1b9b      	subs	r3, r3, r6
 80090ee:	50a3      	str	r3, [r4, r2]
 80090f0:	e7ab      	b.n	800904a <_malloc_r+0x22>
 80090f2:	42a3      	cmp	r3, r4
 80090f4:	6862      	ldr	r2, [r4, #4]
 80090f6:	d1dd      	bne.n	80090b4 <_malloc_r+0x8c>
 80090f8:	f8c8 2000 	str.w	r2, [r8]
 80090fc:	e7ec      	b.n	80090d8 <_malloc_r+0xb0>
 80090fe:	4623      	mov	r3, r4
 8009100:	6864      	ldr	r4, [r4, #4]
 8009102:	e7ac      	b.n	800905e <_malloc_r+0x36>
 8009104:	4634      	mov	r4, r6
 8009106:	6876      	ldr	r6, [r6, #4]
 8009108:	e7b4      	b.n	8009074 <_malloc_r+0x4c>
 800910a:	4613      	mov	r3, r2
 800910c:	e7cc      	b.n	80090a8 <_malloc_r+0x80>
 800910e:	230c      	movs	r3, #12
 8009110:	603b      	str	r3, [r7, #0]
 8009112:	4638      	mov	r0, r7
 8009114:	f000 f80e 	bl	8009134 <__malloc_unlock>
 8009118:	e797      	b.n	800904a <_malloc_r+0x22>
 800911a:	6025      	str	r5, [r4, #0]
 800911c:	e7dc      	b.n	80090d8 <_malloc_r+0xb0>
 800911e:	605b      	str	r3, [r3, #4]
 8009120:	deff      	udf	#255	; 0xff
 8009122:	bf00      	nop
 8009124:	200020bc 	.word	0x200020bc

08009128 <__malloc_lock>:
 8009128:	4801      	ldr	r0, [pc, #4]	; (8009130 <__malloc_lock+0x8>)
 800912a:	f7ff bf0f 	b.w	8008f4c <__retarget_lock_acquire_recursive>
 800912e:	bf00      	nop
 8009130:	200020b8 	.word	0x200020b8

08009134 <__malloc_unlock>:
 8009134:	4801      	ldr	r0, [pc, #4]	; (800913c <__malloc_unlock+0x8>)
 8009136:	f7ff bf0a 	b.w	8008f4e <__retarget_lock_release_recursive>
 800913a:	bf00      	nop
 800913c:	200020b8 	.word	0x200020b8

08009140 <__ssputs_r>:
 8009140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009144:	688e      	ldr	r6, [r1, #8]
 8009146:	461f      	mov	r7, r3
 8009148:	42be      	cmp	r6, r7
 800914a:	680b      	ldr	r3, [r1, #0]
 800914c:	4682      	mov	sl, r0
 800914e:	460c      	mov	r4, r1
 8009150:	4690      	mov	r8, r2
 8009152:	d82c      	bhi.n	80091ae <__ssputs_r+0x6e>
 8009154:	898a      	ldrh	r2, [r1, #12]
 8009156:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800915a:	d026      	beq.n	80091aa <__ssputs_r+0x6a>
 800915c:	6965      	ldr	r5, [r4, #20]
 800915e:	6909      	ldr	r1, [r1, #16]
 8009160:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009164:	eba3 0901 	sub.w	r9, r3, r1
 8009168:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800916c:	1c7b      	adds	r3, r7, #1
 800916e:	444b      	add	r3, r9
 8009170:	106d      	asrs	r5, r5, #1
 8009172:	429d      	cmp	r5, r3
 8009174:	bf38      	it	cc
 8009176:	461d      	movcc	r5, r3
 8009178:	0553      	lsls	r3, r2, #21
 800917a:	d527      	bpl.n	80091cc <__ssputs_r+0x8c>
 800917c:	4629      	mov	r1, r5
 800917e:	f7ff ff53 	bl	8009028 <_malloc_r>
 8009182:	4606      	mov	r6, r0
 8009184:	b360      	cbz	r0, 80091e0 <__ssputs_r+0xa0>
 8009186:	6921      	ldr	r1, [r4, #16]
 8009188:	464a      	mov	r2, r9
 800918a:	f000 faeb 	bl	8009764 <memcpy>
 800918e:	89a3      	ldrh	r3, [r4, #12]
 8009190:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009198:	81a3      	strh	r3, [r4, #12]
 800919a:	6126      	str	r6, [r4, #16]
 800919c:	6165      	str	r5, [r4, #20]
 800919e:	444e      	add	r6, r9
 80091a0:	eba5 0509 	sub.w	r5, r5, r9
 80091a4:	6026      	str	r6, [r4, #0]
 80091a6:	60a5      	str	r5, [r4, #8]
 80091a8:	463e      	mov	r6, r7
 80091aa:	42be      	cmp	r6, r7
 80091ac:	d900      	bls.n	80091b0 <__ssputs_r+0x70>
 80091ae:	463e      	mov	r6, r7
 80091b0:	6820      	ldr	r0, [r4, #0]
 80091b2:	4632      	mov	r2, r6
 80091b4:	4641      	mov	r1, r8
 80091b6:	f000 faab 	bl	8009710 <memmove>
 80091ba:	68a3      	ldr	r3, [r4, #8]
 80091bc:	1b9b      	subs	r3, r3, r6
 80091be:	60a3      	str	r3, [r4, #8]
 80091c0:	6823      	ldr	r3, [r4, #0]
 80091c2:	4433      	add	r3, r6
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	2000      	movs	r0, #0
 80091c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091cc:	462a      	mov	r2, r5
 80091ce:	f000 fad7 	bl	8009780 <_realloc_r>
 80091d2:	4606      	mov	r6, r0
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d1e0      	bne.n	800919a <__ssputs_r+0x5a>
 80091d8:	6921      	ldr	r1, [r4, #16]
 80091da:	4650      	mov	r0, sl
 80091dc:	f7ff feb8 	bl	8008f50 <_free_r>
 80091e0:	230c      	movs	r3, #12
 80091e2:	f8ca 3000 	str.w	r3, [sl]
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	f04f 30ff 	mov.w	r0, #4294967295
 80091f2:	e7e9      	b.n	80091c8 <__ssputs_r+0x88>

080091f4 <_svfiprintf_r>:
 80091f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f8:	4698      	mov	r8, r3
 80091fa:	898b      	ldrh	r3, [r1, #12]
 80091fc:	061b      	lsls	r3, r3, #24
 80091fe:	b09d      	sub	sp, #116	; 0x74
 8009200:	4607      	mov	r7, r0
 8009202:	460d      	mov	r5, r1
 8009204:	4614      	mov	r4, r2
 8009206:	d50e      	bpl.n	8009226 <_svfiprintf_r+0x32>
 8009208:	690b      	ldr	r3, [r1, #16]
 800920a:	b963      	cbnz	r3, 8009226 <_svfiprintf_r+0x32>
 800920c:	2140      	movs	r1, #64	; 0x40
 800920e:	f7ff ff0b 	bl	8009028 <_malloc_r>
 8009212:	6028      	str	r0, [r5, #0]
 8009214:	6128      	str	r0, [r5, #16]
 8009216:	b920      	cbnz	r0, 8009222 <_svfiprintf_r+0x2e>
 8009218:	230c      	movs	r3, #12
 800921a:	603b      	str	r3, [r7, #0]
 800921c:	f04f 30ff 	mov.w	r0, #4294967295
 8009220:	e0d0      	b.n	80093c4 <_svfiprintf_r+0x1d0>
 8009222:	2340      	movs	r3, #64	; 0x40
 8009224:	616b      	str	r3, [r5, #20]
 8009226:	2300      	movs	r3, #0
 8009228:	9309      	str	r3, [sp, #36]	; 0x24
 800922a:	2320      	movs	r3, #32
 800922c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009230:	f8cd 800c 	str.w	r8, [sp, #12]
 8009234:	2330      	movs	r3, #48	; 0x30
 8009236:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80093dc <_svfiprintf_r+0x1e8>
 800923a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800923e:	f04f 0901 	mov.w	r9, #1
 8009242:	4623      	mov	r3, r4
 8009244:	469a      	mov	sl, r3
 8009246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800924a:	b10a      	cbz	r2, 8009250 <_svfiprintf_r+0x5c>
 800924c:	2a25      	cmp	r2, #37	; 0x25
 800924e:	d1f9      	bne.n	8009244 <_svfiprintf_r+0x50>
 8009250:	ebba 0b04 	subs.w	fp, sl, r4
 8009254:	d00b      	beq.n	800926e <_svfiprintf_r+0x7a>
 8009256:	465b      	mov	r3, fp
 8009258:	4622      	mov	r2, r4
 800925a:	4629      	mov	r1, r5
 800925c:	4638      	mov	r0, r7
 800925e:	f7ff ff6f 	bl	8009140 <__ssputs_r>
 8009262:	3001      	adds	r0, #1
 8009264:	f000 80a9 	beq.w	80093ba <_svfiprintf_r+0x1c6>
 8009268:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800926a:	445a      	add	r2, fp
 800926c:	9209      	str	r2, [sp, #36]	; 0x24
 800926e:	f89a 3000 	ldrb.w	r3, [sl]
 8009272:	2b00      	cmp	r3, #0
 8009274:	f000 80a1 	beq.w	80093ba <_svfiprintf_r+0x1c6>
 8009278:	2300      	movs	r3, #0
 800927a:	f04f 32ff 	mov.w	r2, #4294967295
 800927e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009282:	f10a 0a01 	add.w	sl, sl, #1
 8009286:	9304      	str	r3, [sp, #16]
 8009288:	9307      	str	r3, [sp, #28]
 800928a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800928e:	931a      	str	r3, [sp, #104]	; 0x68
 8009290:	4654      	mov	r4, sl
 8009292:	2205      	movs	r2, #5
 8009294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009298:	4850      	ldr	r0, [pc, #320]	; (80093dc <_svfiprintf_r+0x1e8>)
 800929a:	f7f6 ffa1 	bl	80001e0 <memchr>
 800929e:	9a04      	ldr	r2, [sp, #16]
 80092a0:	b9d8      	cbnz	r0, 80092da <_svfiprintf_r+0xe6>
 80092a2:	06d0      	lsls	r0, r2, #27
 80092a4:	bf44      	itt	mi
 80092a6:	2320      	movmi	r3, #32
 80092a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092ac:	0711      	lsls	r1, r2, #28
 80092ae:	bf44      	itt	mi
 80092b0:	232b      	movmi	r3, #43	; 0x2b
 80092b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092b6:	f89a 3000 	ldrb.w	r3, [sl]
 80092ba:	2b2a      	cmp	r3, #42	; 0x2a
 80092bc:	d015      	beq.n	80092ea <_svfiprintf_r+0xf6>
 80092be:	9a07      	ldr	r2, [sp, #28]
 80092c0:	4654      	mov	r4, sl
 80092c2:	2000      	movs	r0, #0
 80092c4:	f04f 0c0a 	mov.w	ip, #10
 80092c8:	4621      	mov	r1, r4
 80092ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092ce:	3b30      	subs	r3, #48	; 0x30
 80092d0:	2b09      	cmp	r3, #9
 80092d2:	d94d      	bls.n	8009370 <_svfiprintf_r+0x17c>
 80092d4:	b1b0      	cbz	r0, 8009304 <_svfiprintf_r+0x110>
 80092d6:	9207      	str	r2, [sp, #28]
 80092d8:	e014      	b.n	8009304 <_svfiprintf_r+0x110>
 80092da:	eba0 0308 	sub.w	r3, r0, r8
 80092de:	fa09 f303 	lsl.w	r3, r9, r3
 80092e2:	4313      	orrs	r3, r2
 80092e4:	9304      	str	r3, [sp, #16]
 80092e6:	46a2      	mov	sl, r4
 80092e8:	e7d2      	b.n	8009290 <_svfiprintf_r+0x9c>
 80092ea:	9b03      	ldr	r3, [sp, #12]
 80092ec:	1d19      	adds	r1, r3, #4
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	9103      	str	r1, [sp, #12]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	bfbb      	ittet	lt
 80092f6:	425b      	neglt	r3, r3
 80092f8:	f042 0202 	orrlt.w	r2, r2, #2
 80092fc:	9307      	strge	r3, [sp, #28]
 80092fe:	9307      	strlt	r3, [sp, #28]
 8009300:	bfb8      	it	lt
 8009302:	9204      	strlt	r2, [sp, #16]
 8009304:	7823      	ldrb	r3, [r4, #0]
 8009306:	2b2e      	cmp	r3, #46	; 0x2e
 8009308:	d10c      	bne.n	8009324 <_svfiprintf_r+0x130>
 800930a:	7863      	ldrb	r3, [r4, #1]
 800930c:	2b2a      	cmp	r3, #42	; 0x2a
 800930e:	d134      	bne.n	800937a <_svfiprintf_r+0x186>
 8009310:	9b03      	ldr	r3, [sp, #12]
 8009312:	1d1a      	adds	r2, r3, #4
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	9203      	str	r2, [sp, #12]
 8009318:	2b00      	cmp	r3, #0
 800931a:	bfb8      	it	lt
 800931c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009320:	3402      	adds	r4, #2
 8009322:	9305      	str	r3, [sp, #20]
 8009324:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80093ec <_svfiprintf_r+0x1f8>
 8009328:	7821      	ldrb	r1, [r4, #0]
 800932a:	2203      	movs	r2, #3
 800932c:	4650      	mov	r0, sl
 800932e:	f7f6 ff57 	bl	80001e0 <memchr>
 8009332:	b138      	cbz	r0, 8009344 <_svfiprintf_r+0x150>
 8009334:	9b04      	ldr	r3, [sp, #16]
 8009336:	eba0 000a 	sub.w	r0, r0, sl
 800933a:	2240      	movs	r2, #64	; 0x40
 800933c:	4082      	lsls	r2, r0
 800933e:	4313      	orrs	r3, r2
 8009340:	3401      	adds	r4, #1
 8009342:	9304      	str	r3, [sp, #16]
 8009344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009348:	4825      	ldr	r0, [pc, #148]	; (80093e0 <_svfiprintf_r+0x1ec>)
 800934a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800934e:	2206      	movs	r2, #6
 8009350:	f7f6 ff46 	bl	80001e0 <memchr>
 8009354:	2800      	cmp	r0, #0
 8009356:	d038      	beq.n	80093ca <_svfiprintf_r+0x1d6>
 8009358:	4b22      	ldr	r3, [pc, #136]	; (80093e4 <_svfiprintf_r+0x1f0>)
 800935a:	bb1b      	cbnz	r3, 80093a4 <_svfiprintf_r+0x1b0>
 800935c:	9b03      	ldr	r3, [sp, #12]
 800935e:	3307      	adds	r3, #7
 8009360:	f023 0307 	bic.w	r3, r3, #7
 8009364:	3308      	adds	r3, #8
 8009366:	9303      	str	r3, [sp, #12]
 8009368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800936a:	4433      	add	r3, r6
 800936c:	9309      	str	r3, [sp, #36]	; 0x24
 800936e:	e768      	b.n	8009242 <_svfiprintf_r+0x4e>
 8009370:	fb0c 3202 	mla	r2, ip, r2, r3
 8009374:	460c      	mov	r4, r1
 8009376:	2001      	movs	r0, #1
 8009378:	e7a6      	b.n	80092c8 <_svfiprintf_r+0xd4>
 800937a:	2300      	movs	r3, #0
 800937c:	3401      	adds	r4, #1
 800937e:	9305      	str	r3, [sp, #20]
 8009380:	4619      	mov	r1, r3
 8009382:	f04f 0c0a 	mov.w	ip, #10
 8009386:	4620      	mov	r0, r4
 8009388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800938c:	3a30      	subs	r2, #48	; 0x30
 800938e:	2a09      	cmp	r2, #9
 8009390:	d903      	bls.n	800939a <_svfiprintf_r+0x1a6>
 8009392:	2b00      	cmp	r3, #0
 8009394:	d0c6      	beq.n	8009324 <_svfiprintf_r+0x130>
 8009396:	9105      	str	r1, [sp, #20]
 8009398:	e7c4      	b.n	8009324 <_svfiprintf_r+0x130>
 800939a:	fb0c 2101 	mla	r1, ip, r1, r2
 800939e:	4604      	mov	r4, r0
 80093a0:	2301      	movs	r3, #1
 80093a2:	e7f0      	b.n	8009386 <_svfiprintf_r+0x192>
 80093a4:	ab03      	add	r3, sp, #12
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	462a      	mov	r2, r5
 80093aa:	4b0f      	ldr	r3, [pc, #60]	; (80093e8 <_svfiprintf_r+0x1f4>)
 80093ac:	a904      	add	r1, sp, #16
 80093ae:	4638      	mov	r0, r7
 80093b0:	f3af 8000 	nop.w
 80093b4:	1c42      	adds	r2, r0, #1
 80093b6:	4606      	mov	r6, r0
 80093b8:	d1d6      	bne.n	8009368 <_svfiprintf_r+0x174>
 80093ba:	89ab      	ldrh	r3, [r5, #12]
 80093bc:	065b      	lsls	r3, r3, #25
 80093be:	f53f af2d 	bmi.w	800921c <_svfiprintf_r+0x28>
 80093c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093c4:	b01d      	add	sp, #116	; 0x74
 80093c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ca:	ab03      	add	r3, sp, #12
 80093cc:	9300      	str	r3, [sp, #0]
 80093ce:	462a      	mov	r2, r5
 80093d0:	4b05      	ldr	r3, [pc, #20]	; (80093e8 <_svfiprintf_r+0x1f4>)
 80093d2:	a904      	add	r1, sp, #16
 80093d4:	4638      	mov	r0, r7
 80093d6:	f000 f879 	bl	80094cc <_printf_i>
 80093da:	e7eb      	b.n	80093b4 <_svfiprintf_r+0x1c0>
 80093dc:	08009894 	.word	0x08009894
 80093e0:	0800989e 	.word	0x0800989e
 80093e4:	00000000 	.word	0x00000000
 80093e8:	08009141 	.word	0x08009141
 80093ec:	0800989a 	.word	0x0800989a

080093f0 <_printf_common>:
 80093f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093f4:	4616      	mov	r6, r2
 80093f6:	4699      	mov	r9, r3
 80093f8:	688a      	ldr	r2, [r1, #8]
 80093fa:	690b      	ldr	r3, [r1, #16]
 80093fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009400:	4293      	cmp	r3, r2
 8009402:	bfb8      	it	lt
 8009404:	4613      	movlt	r3, r2
 8009406:	6033      	str	r3, [r6, #0]
 8009408:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800940c:	4607      	mov	r7, r0
 800940e:	460c      	mov	r4, r1
 8009410:	b10a      	cbz	r2, 8009416 <_printf_common+0x26>
 8009412:	3301      	adds	r3, #1
 8009414:	6033      	str	r3, [r6, #0]
 8009416:	6823      	ldr	r3, [r4, #0]
 8009418:	0699      	lsls	r1, r3, #26
 800941a:	bf42      	ittt	mi
 800941c:	6833      	ldrmi	r3, [r6, #0]
 800941e:	3302      	addmi	r3, #2
 8009420:	6033      	strmi	r3, [r6, #0]
 8009422:	6825      	ldr	r5, [r4, #0]
 8009424:	f015 0506 	ands.w	r5, r5, #6
 8009428:	d106      	bne.n	8009438 <_printf_common+0x48>
 800942a:	f104 0a19 	add.w	sl, r4, #25
 800942e:	68e3      	ldr	r3, [r4, #12]
 8009430:	6832      	ldr	r2, [r6, #0]
 8009432:	1a9b      	subs	r3, r3, r2
 8009434:	42ab      	cmp	r3, r5
 8009436:	dc26      	bgt.n	8009486 <_printf_common+0x96>
 8009438:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800943c:	1e13      	subs	r3, r2, #0
 800943e:	6822      	ldr	r2, [r4, #0]
 8009440:	bf18      	it	ne
 8009442:	2301      	movne	r3, #1
 8009444:	0692      	lsls	r2, r2, #26
 8009446:	d42b      	bmi.n	80094a0 <_printf_common+0xb0>
 8009448:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800944c:	4649      	mov	r1, r9
 800944e:	4638      	mov	r0, r7
 8009450:	47c0      	blx	r8
 8009452:	3001      	adds	r0, #1
 8009454:	d01e      	beq.n	8009494 <_printf_common+0xa4>
 8009456:	6823      	ldr	r3, [r4, #0]
 8009458:	6922      	ldr	r2, [r4, #16]
 800945a:	f003 0306 	and.w	r3, r3, #6
 800945e:	2b04      	cmp	r3, #4
 8009460:	bf02      	ittt	eq
 8009462:	68e5      	ldreq	r5, [r4, #12]
 8009464:	6833      	ldreq	r3, [r6, #0]
 8009466:	1aed      	subeq	r5, r5, r3
 8009468:	68a3      	ldr	r3, [r4, #8]
 800946a:	bf0c      	ite	eq
 800946c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009470:	2500      	movne	r5, #0
 8009472:	4293      	cmp	r3, r2
 8009474:	bfc4      	itt	gt
 8009476:	1a9b      	subgt	r3, r3, r2
 8009478:	18ed      	addgt	r5, r5, r3
 800947a:	2600      	movs	r6, #0
 800947c:	341a      	adds	r4, #26
 800947e:	42b5      	cmp	r5, r6
 8009480:	d11a      	bne.n	80094b8 <_printf_common+0xc8>
 8009482:	2000      	movs	r0, #0
 8009484:	e008      	b.n	8009498 <_printf_common+0xa8>
 8009486:	2301      	movs	r3, #1
 8009488:	4652      	mov	r2, sl
 800948a:	4649      	mov	r1, r9
 800948c:	4638      	mov	r0, r7
 800948e:	47c0      	blx	r8
 8009490:	3001      	adds	r0, #1
 8009492:	d103      	bne.n	800949c <_printf_common+0xac>
 8009494:	f04f 30ff 	mov.w	r0, #4294967295
 8009498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800949c:	3501      	adds	r5, #1
 800949e:	e7c6      	b.n	800942e <_printf_common+0x3e>
 80094a0:	18e1      	adds	r1, r4, r3
 80094a2:	1c5a      	adds	r2, r3, #1
 80094a4:	2030      	movs	r0, #48	; 0x30
 80094a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80094aa:	4422      	add	r2, r4
 80094ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80094b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80094b4:	3302      	adds	r3, #2
 80094b6:	e7c7      	b.n	8009448 <_printf_common+0x58>
 80094b8:	2301      	movs	r3, #1
 80094ba:	4622      	mov	r2, r4
 80094bc:	4649      	mov	r1, r9
 80094be:	4638      	mov	r0, r7
 80094c0:	47c0      	blx	r8
 80094c2:	3001      	adds	r0, #1
 80094c4:	d0e6      	beq.n	8009494 <_printf_common+0xa4>
 80094c6:	3601      	adds	r6, #1
 80094c8:	e7d9      	b.n	800947e <_printf_common+0x8e>
	...

080094cc <_printf_i>:
 80094cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094d0:	7e0f      	ldrb	r7, [r1, #24]
 80094d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80094d4:	2f78      	cmp	r7, #120	; 0x78
 80094d6:	4691      	mov	r9, r2
 80094d8:	4680      	mov	r8, r0
 80094da:	460c      	mov	r4, r1
 80094dc:	469a      	mov	sl, r3
 80094de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80094e2:	d807      	bhi.n	80094f4 <_printf_i+0x28>
 80094e4:	2f62      	cmp	r7, #98	; 0x62
 80094e6:	d80a      	bhi.n	80094fe <_printf_i+0x32>
 80094e8:	2f00      	cmp	r7, #0
 80094ea:	f000 80d4 	beq.w	8009696 <_printf_i+0x1ca>
 80094ee:	2f58      	cmp	r7, #88	; 0x58
 80094f0:	f000 80c0 	beq.w	8009674 <_printf_i+0x1a8>
 80094f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094fc:	e03a      	b.n	8009574 <_printf_i+0xa8>
 80094fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009502:	2b15      	cmp	r3, #21
 8009504:	d8f6      	bhi.n	80094f4 <_printf_i+0x28>
 8009506:	a101      	add	r1, pc, #4	; (adr r1, 800950c <_printf_i+0x40>)
 8009508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800950c:	08009565 	.word	0x08009565
 8009510:	08009579 	.word	0x08009579
 8009514:	080094f5 	.word	0x080094f5
 8009518:	080094f5 	.word	0x080094f5
 800951c:	080094f5 	.word	0x080094f5
 8009520:	080094f5 	.word	0x080094f5
 8009524:	08009579 	.word	0x08009579
 8009528:	080094f5 	.word	0x080094f5
 800952c:	080094f5 	.word	0x080094f5
 8009530:	080094f5 	.word	0x080094f5
 8009534:	080094f5 	.word	0x080094f5
 8009538:	0800967d 	.word	0x0800967d
 800953c:	080095a5 	.word	0x080095a5
 8009540:	08009637 	.word	0x08009637
 8009544:	080094f5 	.word	0x080094f5
 8009548:	080094f5 	.word	0x080094f5
 800954c:	0800969f 	.word	0x0800969f
 8009550:	080094f5 	.word	0x080094f5
 8009554:	080095a5 	.word	0x080095a5
 8009558:	080094f5 	.word	0x080094f5
 800955c:	080094f5 	.word	0x080094f5
 8009560:	0800963f 	.word	0x0800963f
 8009564:	682b      	ldr	r3, [r5, #0]
 8009566:	1d1a      	adds	r2, r3, #4
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	602a      	str	r2, [r5, #0]
 800956c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009570:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009574:	2301      	movs	r3, #1
 8009576:	e09f      	b.n	80096b8 <_printf_i+0x1ec>
 8009578:	6820      	ldr	r0, [r4, #0]
 800957a:	682b      	ldr	r3, [r5, #0]
 800957c:	0607      	lsls	r7, r0, #24
 800957e:	f103 0104 	add.w	r1, r3, #4
 8009582:	6029      	str	r1, [r5, #0]
 8009584:	d501      	bpl.n	800958a <_printf_i+0xbe>
 8009586:	681e      	ldr	r6, [r3, #0]
 8009588:	e003      	b.n	8009592 <_printf_i+0xc6>
 800958a:	0646      	lsls	r6, r0, #25
 800958c:	d5fb      	bpl.n	8009586 <_printf_i+0xba>
 800958e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009592:	2e00      	cmp	r6, #0
 8009594:	da03      	bge.n	800959e <_printf_i+0xd2>
 8009596:	232d      	movs	r3, #45	; 0x2d
 8009598:	4276      	negs	r6, r6
 800959a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800959e:	485a      	ldr	r0, [pc, #360]	; (8009708 <_printf_i+0x23c>)
 80095a0:	230a      	movs	r3, #10
 80095a2:	e012      	b.n	80095ca <_printf_i+0xfe>
 80095a4:	682b      	ldr	r3, [r5, #0]
 80095a6:	6820      	ldr	r0, [r4, #0]
 80095a8:	1d19      	adds	r1, r3, #4
 80095aa:	6029      	str	r1, [r5, #0]
 80095ac:	0605      	lsls	r5, r0, #24
 80095ae:	d501      	bpl.n	80095b4 <_printf_i+0xe8>
 80095b0:	681e      	ldr	r6, [r3, #0]
 80095b2:	e002      	b.n	80095ba <_printf_i+0xee>
 80095b4:	0641      	lsls	r1, r0, #25
 80095b6:	d5fb      	bpl.n	80095b0 <_printf_i+0xe4>
 80095b8:	881e      	ldrh	r6, [r3, #0]
 80095ba:	4853      	ldr	r0, [pc, #332]	; (8009708 <_printf_i+0x23c>)
 80095bc:	2f6f      	cmp	r7, #111	; 0x6f
 80095be:	bf0c      	ite	eq
 80095c0:	2308      	moveq	r3, #8
 80095c2:	230a      	movne	r3, #10
 80095c4:	2100      	movs	r1, #0
 80095c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80095ca:	6865      	ldr	r5, [r4, #4]
 80095cc:	60a5      	str	r5, [r4, #8]
 80095ce:	2d00      	cmp	r5, #0
 80095d0:	bfa2      	ittt	ge
 80095d2:	6821      	ldrge	r1, [r4, #0]
 80095d4:	f021 0104 	bicge.w	r1, r1, #4
 80095d8:	6021      	strge	r1, [r4, #0]
 80095da:	b90e      	cbnz	r6, 80095e0 <_printf_i+0x114>
 80095dc:	2d00      	cmp	r5, #0
 80095de:	d04b      	beq.n	8009678 <_printf_i+0x1ac>
 80095e0:	4615      	mov	r5, r2
 80095e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80095e6:	fb03 6711 	mls	r7, r3, r1, r6
 80095ea:	5dc7      	ldrb	r7, [r0, r7]
 80095ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80095f0:	4637      	mov	r7, r6
 80095f2:	42bb      	cmp	r3, r7
 80095f4:	460e      	mov	r6, r1
 80095f6:	d9f4      	bls.n	80095e2 <_printf_i+0x116>
 80095f8:	2b08      	cmp	r3, #8
 80095fa:	d10b      	bne.n	8009614 <_printf_i+0x148>
 80095fc:	6823      	ldr	r3, [r4, #0]
 80095fe:	07de      	lsls	r6, r3, #31
 8009600:	d508      	bpl.n	8009614 <_printf_i+0x148>
 8009602:	6923      	ldr	r3, [r4, #16]
 8009604:	6861      	ldr	r1, [r4, #4]
 8009606:	4299      	cmp	r1, r3
 8009608:	bfde      	ittt	le
 800960a:	2330      	movle	r3, #48	; 0x30
 800960c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009610:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009614:	1b52      	subs	r2, r2, r5
 8009616:	6122      	str	r2, [r4, #16]
 8009618:	f8cd a000 	str.w	sl, [sp]
 800961c:	464b      	mov	r3, r9
 800961e:	aa03      	add	r2, sp, #12
 8009620:	4621      	mov	r1, r4
 8009622:	4640      	mov	r0, r8
 8009624:	f7ff fee4 	bl	80093f0 <_printf_common>
 8009628:	3001      	adds	r0, #1
 800962a:	d14a      	bne.n	80096c2 <_printf_i+0x1f6>
 800962c:	f04f 30ff 	mov.w	r0, #4294967295
 8009630:	b004      	add	sp, #16
 8009632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009636:	6823      	ldr	r3, [r4, #0]
 8009638:	f043 0320 	orr.w	r3, r3, #32
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	4833      	ldr	r0, [pc, #204]	; (800970c <_printf_i+0x240>)
 8009640:	2778      	movs	r7, #120	; 0x78
 8009642:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009646:	6823      	ldr	r3, [r4, #0]
 8009648:	6829      	ldr	r1, [r5, #0]
 800964a:	061f      	lsls	r7, r3, #24
 800964c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009650:	d402      	bmi.n	8009658 <_printf_i+0x18c>
 8009652:	065f      	lsls	r7, r3, #25
 8009654:	bf48      	it	mi
 8009656:	b2b6      	uxthmi	r6, r6
 8009658:	07df      	lsls	r7, r3, #31
 800965a:	bf48      	it	mi
 800965c:	f043 0320 	orrmi.w	r3, r3, #32
 8009660:	6029      	str	r1, [r5, #0]
 8009662:	bf48      	it	mi
 8009664:	6023      	strmi	r3, [r4, #0]
 8009666:	b91e      	cbnz	r6, 8009670 <_printf_i+0x1a4>
 8009668:	6823      	ldr	r3, [r4, #0]
 800966a:	f023 0320 	bic.w	r3, r3, #32
 800966e:	6023      	str	r3, [r4, #0]
 8009670:	2310      	movs	r3, #16
 8009672:	e7a7      	b.n	80095c4 <_printf_i+0xf8>
 8009674:	4824      	ldr	r0, [pc, #144]	; (8009708 <_printf_i+0x23c>)
 8009676:	e7e4      	b.n	8009642 <_printf_i+0x176>
 8009678:	4615      	mov	r5, r2
 800967a:	e7bd      	b.n	80095f8 <_printf_i+0x12c>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	6826      	ldr	r6, [r4, #0]
 8009680:	6961      	ldr	r1, [r4, #20]
 8009682:	1d18      	adds	r0, r3, #4
 8009684:	6028      	str	r0, [r5, #0]
 8009686:	0635      	lsls	r5, r6, #24
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	d501      	bpl.n	8009690 <_printf_i+0x1c4>
 800968c:	6019      	str	r1, [r3, #0]
 800968e:	e002      	b.n	8009696 <_printf_i+0x1ca>
 8009690:	0670      	lsls	r0, r6, #25
 8009692:	d5fb      	bpl.n	800968c <_printf_i+0x1c0>
 8009694:	8019      	strh	r1, [r3, #0]
 8009696:	2300      	movs	r3, #0
 8009698:	6123      	str	r3, [r4, #16]
 800969a:	4615      	mov	r5, r2
 800969c:	e7bc      	b.n	8009618 <_printf_i+0x14c>
 800969e:	682b      	ldr	r3, [r5, #0]
 80096a0:	1d1a      	adds	r2, r3, #4
 80096a2:	602a      	str	r2, [r5, #0]
 80096a4:	681d      	ldr	r5, [r3, #0]
 80096a6:	6862      	ldr	r2, [r4, #4]
 80096a8:	2100      	movs	r1, #0
 80096aa:	4628      	mov	r0, r5
 80096ac:	f7f6 fd98 	bl	80001e0 <memchr>
 80096b0:	b108      	cbz	r0, 80096b6 <_printf_i+0x1ea>
 80096b2:	1b40      	subs	r0, r0, r5
 80096b4:	6060      	str	r0, [r4, #4]
 80096b6:	6863      	ldr	r3, [r4, #4]
 80096b8:	6123      	str	r3, [r4, #16]
 80096ba:	2300      	movs	r3, #0
 80096bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096c0:	e7aa      	b.n	8009618 <_printf_i+0x14c>
 80096c2:	6923      	ldr	r3, [r4, #16]
 80096c4:	462a      	mov	r2, r5
 80096c6:	4649      	mov	r1, r9
 80096c8:	4640      	mov	r0, r8
 80096ca:	47d0      	blx	sl
 80096cc:	3001      	adds	r0, #1
 80096ce:	d0ad      	beq.n	800962c <_printf_i+0x160>
 80096d0:	6823      	ldr	r3, [r4, #0]
 80096d2:	079b      	lsls	r3, r3, #30
 80096d4:	d413      	bmi.n	80096fe <_printf_i+0x232>
 80096d6:	68e0      	ldr	r0, [r4, #12]
 80096d8:	9b03      	ldr	r3, [sp, #12]
 80096da:	4298      	cmp	r0, r3
 80096dc:	bfb8      	it	lt
 80096de:	4618      	movlt	r0, r3
 80096e0:	e7a6      	b.n	8009630 <_printf_i+0x164>
 80096e2:	2301      	movs	r3, #1
 80096e4:	4632      	mov	r2, r6
 80096e6:	4649      	mov	r1, r9
 80096e8:	4640      	mov	r0, r8
 80096ea:	47d0      	blx	sl
 80096ec:	3001      	adds	r0, #1
 80096ee:	d09d      	beq.n	800962c <_printf_i+0x160>
 80096f0:	3501      	adds	r5, #1
 80096f2:	68e3      	ldr	r3, [r4, #12]
 80096f4:	9903      	ldr	r1, [sp, #12]
 80096f6:	1a5b      	subs	r3, r3, r1
 80096f8:	42ab      	cmp	r3, r5
 80096fa:	dcf2      	bgt.n	80096e2 <_printf_i+0x216>
 80096fc:	e7eb      	b.n	80096d6 <_printf_i+0x20a>
 80096fe:	2500      	movs	r5, #0
 8009700:	f104 0619 	add.w	r6, r4, #25
 8009704:	e7f5      	b.n	80096f2 <_printf_i+0x226>
 8009706:	bf00      	nop
 8009708:	080098a5 	.word	0x080098a5
 800970c:	080098b6 	.word	0x080098b6

08009710 <memmove>:
 8009710:	4288      	cmp	r0, r1
 8009712:	b510      	push	{r4, lr}
 8009714:	eb01 0402 	add.w	r4, r1, r2
 8009718:	d902      	bls.n	8009720 <memmove+0x10>
 800971a:	4284      	cmp	r4, r0
 800971c:	4623      	mov	r3, r4
 800971e:	d807      	bhi.n	8009730 <memmove+0x20>
 8009720:	1e43      	subs	r3, r0, #1
 8009722:	42a1      	cmp	r1, r4
 8009724:	d008      	beq.n	8009738 <memmove+0x28>
 8009726:	f811 2b01 	ldrb.w	r2, [r1], #1
 800972a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800972e:	e7f8      	b.n	8009722 <memmove+0x12>
 8009730:	4402      	add	r2, r0
 8009732:	4601      	mov	r1, r0
 8009734:	428a      	cmp	r2, r1
 8009736:	d100      	bne.n	800973a <memmove+0x2a>
 8009738:	bd10      	pop	{r4, pc}
 800973a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800973e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009742:	e7f7      	b.n	8009734 <memmove+0x24>

08009744 <_sbrk_r>:
 8009744:	b538      	push	{r3, r4, r5, lr}
 8009746:	4d06      	ldr	r5, [pc, #24]	; (8009760 <_sbrk_r+0x1c>)
 8009748:	2300      	movs	r3, #0
 800974a:	4604      	mov	r4, r0
 800974c:	4608      	mov	r0, r1
 800974e:	602b      	str	r3, [r5, #0]
 8009750:	f7f7 fafe 	bl	8000d50 <_sbrk>
 8009754:	1c43      	adds	r3, r0, #1
 8009756:	d102      	bne.n	800975e <_sbrk_r+0x1a>
 8009758:	682b      	ldr	r3, [r5, #0]
 800975a:	b103      	cbz	r3, 800975e <_sbrk_r+0x1a>
 800975c:	6023      	str	r3, [r4, #0]
 800975e:	bd38      	pop	{r3, r4, r5, pc}
 8009760:	200020b4 	.word	0x200020b4

08009764 <memcpy>:
 8009764:	440a      	add	r2, r1
 8009766:	4291      	cmp	r1, r2
 8009768:	f100 33ff 	add.w	r3, r0, #4294967295
 800976c:	d100      	bne.n	8009770 <memcpy+0xc>
 800976e:	4770      	bx	lr
 8009770:	b510      	push	{r4, lr}
 8009772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800977a:	4291      	cmp	r1, r2
 800977c:	d1f9      	bne.n	8009772 <memcpy+0xe>
 800977e:	bd10      	pop	{r4, pc}

08009780 <_realloc_r>:
 8009780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009784:	4680      	mov	r8, r0
 8009786:	4614      	mov	r4, r2
 8009788:	460e      	mov	r6, r1
 800978a:	b921      	cbnz	r1, 8009796 <_realloc_r+0x16>
 800978c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009790:	4611      	mov	r1, r2
 8009792:	f7ff bc49 	b.w	8009028 <_malloc_r>
 8009796:	b92a      	cbnz	r2, 80097a4 <_realloc_r+0x24>
 8009798:	f7ff fbda 	bl	8008f50 <_free_r>
 800979c:	4625      	mov	r5, r4
 800979e:	4628      	mov	r0, r5
 80097a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097a4:	f000 f81b 	bl	80097de <_malloc_usable_size_r>
 80097a8:	4284      	cmp	r4, r0
 80097aa:	4607      	mov	r7, r0
 80097ac:	d802      	bhi.n	80097b4 <_realloc_r+0x34>
 80097ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80097b2:	d812      	bhi.n	80097da <_realloc_r+0x5a>
 80097b4:	4621      	mov	r1, r4
 80097b6:	4640      	mov	r0, r8
 80097b8:	f7ff fc36 	bl	8009028 <_malloc_r>
 80097bc:	4605      	mov	r5, r0
 80097be:	2800      	cmp	r0, #0
 80097c0:	d0ed      	beq.n	800979e <_realloc_r+0x1e>
 80097c2:	42bc      	cmp	r4, r7
 80097c4:	4622      	mov	r2, r4
 80097c6:	4631      	mov	r1, r6
 80097c8:	bf28      	it	cs
 80097ca:	463a      	movcs	r2, r7
 80097cc:	f7ff ffca 	bl	8009764 <memcpy>
 80097d0:	4631      	mov	r1, r6
 80097d2:	4640      	mov	r0, r8
 80097d4:	f7ff fbbc 	bl	8008f50 <_free_r>
 80097d8:	e7e1      	b.n	800979e <_realloc_r+0x1e>
 80097da:	4635      	mov	r5, r6
 80097dc:	e7df      	b.n	800979e <_realloc_r+0x1e>

080097de <_malloc_usable_size_r>:
 80097de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097e2:	1f18      	subs	r0, r3, #4
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	bfbc      	itt	lt
 80097e8:	580b      	ldrlt	r3, [r1, r0]
 80097ea:	18c0      	addlt	r0, r0, r3
 80097ec:	4770      	bx	lr
	...

080097f0 <_init>:
 80097f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097f2:	bf00      	nop
 80097f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097f6:	bc08      	pop	{r3}
 80097f8:	469e      	mov	lr, r3
 80097fa:	4770      	bx	lr

080097fc <_fini>:
 80097fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097fe:	bf00      	nop
 8009800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009802:	bc08      	pop	{r3}
 8009804:	469e      	mov	lr, r3
 8009806:	4770      	bx	lr
