

================================================================
== Vivado HLS Report for 'greyScale'
================================================================
* Date:           Mon Dec  5 16:32:11 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        TestPorject
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        30|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    749|    797|
|FIFO             |        -|      -|      -|      -|
|Instance         |        4|     25|   2099|   3775|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    277|
|Register         |        -|      -|    581|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|     25|   3429|   4849|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|     31|      9|     27|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+------+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------+--------------------------+---------+-------+-----+------+
    |greyScale_AXILiteS_s_axi_U  |greyScale_AXILiteS_s_axi  |        4|      0|  196|   180|
    |greyScale_dadd_64bkb_U0     |greyScale_dadd_64bkb      |        0|      3|  445|  1149|
    |greyScale_dmul_64cud_U1     |greyScale_dmul_64cud      |        0|     11|  317|   578|
    |greyScale_dmul_64cud_U2     |greyScale_dmul_64cud      |        0|     11|  317|   578|
    |greyScale_sitodp_dEe_U3     |greyScale_sitodp_dEe      |        0|      0|  412|   645|
    |greyScale_sitodp_dEe_U4     |greyScale_sitodp_dEe      |        0|      0|  412|   645|
    +----------------------------+--------------------------+---------+-------+-----+------+
    |Total                       |                          |        4|     25| 2099|  3775|
    +----------------------------+--------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+-----+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+-----+-----+------------+------------+
    |pixelStart_fu_380_p2   |     +    |      0|  101|   37|           2|          32|
    |sh_assign_fu_271_p2    |     +    |      0|   41|   17|          11|          12|
    |sum2_fu_207_p2         |     +    |      0|   41|   17|           1|          12|
    |sum4_fu_226_p2         |     +    |      0|   41|   17|           2|          12|
    |tmp_3_i_i_i_fu_285_p2  |     -    |      0|   38|   16|          10|          11|
    |tmp_8_fu_368_p2        |     -    |      0|   29|   13|           1|           8|
    |icmp_fu_193_p2         |   icmp   |      0|    0|   16|          30|           1|
    |tmp_6_i_i_i_fu_327_p2  |   lshr   |      0|  143|  162|          54|          54|
    |sh_assign_1_fu_295_p3  |  select  |      0|    0|   12|           1|          12|
    |tmp_12_fu_361_p3       |  select  |      0|    0|    8|           1|           8|
    |tmp_9_fu_373_p3        |  select  |      0|    0|    8|           1|           8|
    |tmp_8_i_i_i_fu_333_p2  |    shl   |      0|  315|  474|         137|         137|
    +-----------------------+----------+-------+-----+-----+------------+------------+
    |Total                  |          |      0|  749|  797|         251|         307|
    +-----------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  145|         32|    1|         32|
    |grp_fu_144_p0         |   15|          3|   64|        192|
    |grp_fu_144_p1         |   15|          3|   64|        192|
    |grp_fu_148_p0         |   15|          3|   64|        192|
    |grp_fu_148_p1         |   15|          3|   64|        192|
    |grp_fu_159_p0         |   15|          3|   32|         96|
    |pixelInput_address0   |   21|          4|   11|         44|
    |pixelOutput_address0  |   21|          4|   11|         44|
    |pixelOutput_d0        |   15|          3|    8|         24|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  277|         58|  319|       1008|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  31|   0|   31|          0|
    |isNeg_reg_487              |   1|   0|    1|          0|
    |loc_V_1_reg_482            |  52|   0|   52|          0|
    |p_Result_s_reg_477         |   1|   0|    1|          0|
    |pixelInput_load_1_reg_427  |   8|   0|    8|          0|
    |pixelStart_1_fu_84         |  32|   0|   32|          0|
    |reg_165                    |   8|   0|    8|          0|
    |reg_169                    |  64|   0|   64|          0|
    |reg_175                    |  64|   0|   64|          0|
    |sh_assign_1_reg_492        |  12|   0|   12|          0|
    |sum2_cast_reg_417          |  12|   0|   32|         20|
    |sum4_cast_reg_442          |  12|   0|   32|         20|
    |tmp_12_reg_497             |   8|   0|    8|          0|
    |tmp_2_reg_457              |  64|   0|   64|          0|
    |tmp_3_reg_472              |  64|   0|   64|          0|
    |tmp_5_reg_467              |  64|   0|   64|          0|
    |tmp_7_reg_411              |  12|   0|   12|          0|
    |tmp_9_reg_503              |   8|   0|    8|          0|
    |tmp_s_reg_452              |  64|   0|   64|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 581|   0|  621|         40|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   13|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   13|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   greyScale  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   greyScale  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   greyScale  | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 31
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (icmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: pixelStart_1 (3)  [1/1] 0.00ns
:0  %pixelStart_1 = alloca i32

ST_1: StgValue_33 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i8]* %pixelInput) nounwind, !map !463

ST_1: StgValue_34 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i8]* %pixelOutput) nounwind, !map !469

ST_1: StgValue_35 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @greyScale_str) nounwind

ST_1: empty (7)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([1536 x i8]* %pixelInput, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_37 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([1536 x i8]* %pixelInput, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_9 (9)  [1/1] 0.00ns
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([1536 x i8]* %pixelOutput, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind

ST_1: StgValue_39 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([1536 x i8]* %pixelOutput, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_40 (11)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:25
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_41 (12)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:9  br label %1


 <State 2>: 3.26ns
ST_2: pixelStart_1_load (14)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:0  %pixelStart_1_load = load i32* %pixelStart_1

ST_2: tmp (15)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:1  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pixelStart_1_load, i32 2, i32 31)

ST_2: icmp (16)  [1/1] 3.26ns  loc: TestPorject/dataflow.c:30
:2  %icmp = icmp eq i30 %tmp, 0

ST_2: StgValue_45 (17)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:3  br i1 %icmp, label %2, label %3

ST_2: pixelStart_1_load_1 (19)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:0  %pixelStart_1_load_1 = load i32* %pixelStart_1

ST_2: pixelInput_addr (20)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:31
:1  %pixelInput_addr = getelementptr [1536 x i8]* %pixelInput, i32 0, i32 %pixelStart_1_load_1

ST_2: pixelInput_load (21)  [2/2] 2.57ns  loc: TestPorject/dataflow.c:31
:2  %pixelInput_load = load i8* %pixelInput_addr, align 1

ST_2: tmp_7 (22)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:3  %tmp_7 = trunc i32 %pixelStart_1_load_1 to i12

ST_2: StgValue_50 (75)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:42
:0  ret void


 <State 3>: 4.89ns
ST_3: pixelInput_load (21)  [1/2] 2.57ns  loc: TestPorject/dataflow.c:31
:2  %pixelInput_load = load i8* %pixelInput_addr, align 1

ST_3: sum2 (23)  [1/1] 2.33ns  loc: TestPorject/dataflow.c:30
:4  %sum2 = add i12 1, %tmp_7

ST_3: sum2_cast (24)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:5  %sum2_cast = zext i12 %sum2 to i32

ST_3: pixelInput_addr_1 (25)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:32
:6  %pixelInput_addr_1 = getelementptr [1536 x i8]* %pixelInput, i32 0, i32 %sum2_cast

ST_3: pixelInput_load_1 (26)  [2/2] 2.57ns  loc: TestPorject/dataflow.c:32
:7  %pixelInput_load_1 = load i8* %pixelInput_addr_1, align 1


 <State 4>: 2.57ns
ST_4: pixelInput_load_1 (26)  [1/2] 2.57ns  loc: TestPorject/dataflow.c:32
:7  %pixelInput_load_1 = load i8* %pixelInput_addr_1, align 1


 <State 5>: 6.28ns
ST_5: tmp_13 (31)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:34
:12  %tmp_13 = sext i8 %pixelInput_load to i32

ST_5: tmp_s (32)  [6/6] 6.28ns  loc: TestPorject/dataflow.c:34
:13  %tmp_s = sitofp i32 %tmp_13 to double

ST_5: tmp_14 (34)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:34
:15  %tmp_14 = sext i8 %pixelInput_load_1 to i32

ST_5: tmp_2 (35)  [6/6] 6.28ns  loc: TestPorject/dataflow.c:34
:16  %tmp_2 = sitofp i32 %tmp_14 to double


 <State 6>: 6.28ns
ST_6: tmp_s (32)  [5/6] 6.28ns  loc: TestPorject/dataflow.c:34
:13  %tmp_s = sitofp i32 %tmp_13 to double

ST_6: tmp_2 (35)  [5/6] 6.28ns  loc: TestPorject/dataflow.c:34
:16  %tmp_2 = sitofp i32 %tmp_14 to double


 <State 7>: 6.28ns
ST_7: tmp_s (32)  [4/6] 6.28ns  loc: TestPorject/dataflow.c:34
:13  %tmp_s = sitofp i32 %tmp_13 to double

ST_7: tmp_2 (35)  [4/6] 6.28ns  loc: TestPorject/dataflow.c:34
:16  %tmp_2 = sitofp i32 %tmp_14 to double


 <State 8>: 6.28ns
ST_8: sum4 (27)  [1/1] 2.33ns  loc: TestPorject/dataflow.c:30
:8  %sum4 = add i12 2, %tmp_7

ST_8: sum4_cast (28)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:9  %sum4_cast = zext i12 %sum4 to i32

ST_8: pixelInput_addr_2 (29)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:33
:10  %pixelInput_addr_2 = getelementptr [1536 x i8]* %pixelInput, i32 0, i32 %sum4_cast

ST_8: pixelInput_load_2 (30)  [2/2] 2.57ns  loc: TestPorject/dataflow.c:33
:11  %pixelInput_load_2 = load i8* %pixelInput_addr_2, align 1

ST_8: tmp_s (32)  [3/6] 6.28ns  loc: TestPorject/dataflow.c:34
:13  %tmp_s = sitofp i32 %tmp_13 to double

ST_8: tmp_2 (35)  [3/6] 6.28ns  loc: TestPorject/dataflow.c:34
:16  %tmp_2 = sitofp i32 %tmp_14 to double


 <State 9>: 6.28ns
ST_9: pixelInput_load_2 (30)  [1/2] 2.57ns  loc: TestPorject/dataflow.c:33
:11  %pixelInput_load_2 = load i8* %pixelInput_addr_2, align 1

ST_9: tmp_s (32)  [2/6] 6.28ns  loc: TestPorject/dataflow.c:34
:13  %tmp_s = sitofp i32 %tmp_13 to double

ST_9: tmp_2 (35)  [2/6] 6.28ns  loc: TestPorject/dataflow.c:34
:16  %tmp_2 = sitofp i32 %tmp_14 to double


 <State 10>: 6.28ns
ST_10: tmp_s (32)  [1/6] 6.28ns  loc: TestPorject/dataflow.c:34
:13  %tmp_s = sitofp i32 %tmp_13 to double

ST_10: tmp_2 (35)  [1/6] 6.28ns  loc: TestPorject/dataflow.c:34
:16  %tmp_2 = sitofp i32 %tmp_14 to double

ST_10: tmp_15 (38)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:34
:19  %tmp_15 = sext i8 %pixelInput_load_2 to i32

ST_10: tmp_5 (39)  [6/6] 6.28ns  loc: TestPorject/dataflow.c:34
:20  %tmp_5 = sitofp i32 %tmp_15 to double


 <State 11>: 7.79ns
ST_11: tmp_1 (33)  [6/6] 7.79ns  loc: TestPorject/dataflow.c:34
:14  %tmp_1 = fmul double %tmp_s, 1.100000e-01

ST_11: tmp_3 (36)  [6/6] 7.79ns  loc: TestPorject/dataflow.c:34
:17  %tmp_3 = fmul double %tmp_2, 5.900000e-01

ST_11: tmp_5 (39)  [5/6] 6.28ns  loc: TestPorject/dataflow.c:34
:20  %tmp_5 = sitofp i32 %tmp_15 to double


 <State 12>: 7.79ns
ST_12: tmp_1 (33)  [5/6] 7.79ns  loc: TestPorject/dataflow.c:34
:14  %tmp_1 = fmul double %tmp_s, 1.100000e-01

ST_12: tmp_3 (36)  [5/6] 7.79ns  loc: TestPorject/dataflow.c:34
:17  %tmp_3 = fmul double %tmp_2, 5.900000e-01

ST_12: tmp_5 (39)  [4/6] 6.28ns  loc: TestPorject/dataflow.c:34
:20  %tmp_5 = sitofp i32 %tmp_15 to double


 <State 13>: 7.79ns
ST_13: tmp_1 (33)  [4/6] 7.79ns  loc: TestPorject/dataflow.c:34
:14  %tmp_1 = fmul double %tmp_s, 1.100000e-01

ST_13: tmp_3 (36)  [4/6] 7.79ns  loc: TestPorject/dataflow.c:34
:17  %tmp_3 = fmul double %tmp_2, 5.900000e-01

ST_13: tmp_5 (39)  [3/6] 6.28ns  loc: TestPorject/dataflow.c:34
:20  %tmp_5 = sitofp i32 %tmp_15 to double


 <State 14>: 7.79ns
ST_14: tmp_1 (33)  [3/6] 7.79ns  loc: TestPorject/dataflow.c:34
:14  %tmp_1 = fmul double %tmp_s, 1.100000e-01

ST_14: tmp_3 (36)  [3/6] 7.79ns  loc: TestPorject/dataflow.c:34
:17  %tmp_3 = fmul double %tmp_2, 5.900000e-01

ST_14: tmp_5 (39)  [2/6] 6.28ns  loc: TestPorject/dataflow.c:34
:20  %tmp_5 = sitofp i32 %tmp_15 to double


 <State 15>: 7.79ns
ST_15: tmp_1 (33)  [2/6] 7.79ns  loc: TestPorject/dataflow.c:34
:14  %tmp_1 = fmul double %tmp_s, 1.100000e-01

ST_15: tmp_3 (36)  [2/6] 7.79ns  loc: TestPorject/dataflow.c:34
:17  %tmp_3 = fmul double %tmp_2, 5.900000e-01

ST_15: tmp_5 (39)  [1/6] 6.28ns  loc: TestPorject/dataflow.c:34
:20  %tmp_5 = sitofp i32 %tmp_15 to double


 <State 16>: 7.79ns
ST_16: tmp_1 (33)  [1/6] 7.79ns  loc: TestPorject/dataflow.c:34
:14  %tmp_1 = fmul double %tmp_s, 1.100000e-01

ST_16: tmp_3 (36)  [1/6] 7.79ns  loc: TestPorject/dataflow.c:34
:17  %tmp_3 = fmul double %tmp_2, 5.900000e-01

ST_16: tmp_6 (40)  [6/6] 7.79ns  loc: TestPorject/dataflow.c:34
:21  %tmp_6 = fmul double %tmp_5, 3.000000e-01


 <State 17>: 8.23ns
ST_17: tmp_4 (37)  [5/5] 8.23ns  loc: TestPorject/dataflow.c:34
:18  %tmp_4 = fadd double %tmp_1, %tmp_3

ST_17: tmp_6 (40)  [5/6] 7.79ns  loc: TestPorject/dataflow.c:34
:21  %tmp_6 = fmul double %tmp_5, 3.000000e-01


 <State 18>: 8.23ns
ST_18: tmp_4 (37)  [4/5] 8.23ns  loc: TestPorject/dataflow.c:34
:18  %tmp_4 = fadd double %tmp_1, %tmp_3

ST_18: tmp_6 (40)  [4/6] 7.79ns  loc: TestPorject/dataflow.c:34
:21  %tmp_6 = fmul double %tmp_5, 3.000000e-01


 <State 19>: 8.23ns
ST_19: tmp_4 (37)  [3/5] 8.23ns  loc: TestPorject/dataflow.c:34
:18  %tmp_4 = fadd double %tmp_1, %tmp_3

ST_19: tmp_6 (40)  [3/6] 7.79ns  loc: TestPorject/dataflow.c:34
:21  %tmp_6 = fmul double %tmp_5, 3.000000e-01


 <State 20>: 8.23ns
ST_20: tmp_4 (37)  [2/5] 8.23ns  loc: TestPorject/dataflow.c:34
:18  %tmp_4 = fadd double %tmp_1, %tmp_3

ST_20: tmp_6 (40)  [2/6] 7.79ns  loc: TestPorject/dataflow.c:34
:21  %tmp_6 = fmul double %tmp_5, 3.000000e-01


 <State 21>: 8.23ns
ST_21: tmp_4 (37)  [1/5] 8.23ns  loc: TestPorject/dataflow.c:34
:18  %tmp_4 = fadd double %tmp_1, %tmp_3

ST_21: tmp_6 (40)  [1/6] 7.79ns  loc: TestPorject/dataflow.c:34
:21  %tmp_6 = fmul double %tmp_5, 3.000000e-01


 <State 22>: 8.23ns
ST_22: x_assign (41)  [5/5] 8.23ns  loc: TestPorject/dataflow.c:34
:22  %x_assign = fadd double %tmp_4, %tmp_6


 <State 23>: 8.23ns
ST_23: x_assign (41)  [4/5] 8.23ns  loc: TestPorject/dataflow.c:34
:22  %x_assign = fadd double %tmp_4, %tmp_6


 <State 24>: 8.23ns
ST_24: x_assign (41)  [3/5] 8.23ns  loc: TestPorject/dataflow.c:34
:22  %x_assign = fadd double %tmp_4, %tmp_6


 <State 25>: 8.23ns
ST_25: x_assign (41)  [2/5] 8.23ns  loc: TestPorject/dataflow.c:34
:22  %x_assign = fadd double %tmp_4, %tmp_6


 <State 26>: 8.23ns
ST_26: x_assign (41)  [1/5] 8.23ns  loc: TestPorject/dataflow.c:34
:22  %x_assign = fadd double %tmp_4, %tmp_6


 <State 27>: 4.40ns
ST_27: p_Val2_s (42)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:23  %p_Val2_s = bitcast double %x_assign to i64

ST_27: p_Result_s (43)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:24  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_27: loc_V (44)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:25  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_27: loc_V_1 (45)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:26  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_27: tmp_i_i_i_i_cast1 (48)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:29  %tmp_i_i_i_i_cast1 = zext i11 %loc_V to i12

ST_27: sh_assign (49)  [1/1] 2.33ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:30  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast1

ST_27: isNeg (50)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:31  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_27: tmp_3_i_i_i (51)  [1/1] 2.33ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:32  %tmp_3_i_i_i = sub i11 1023, %loc_V

ST_27: tmp_3_i_i_i_cast (52)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:33  %tmp_3_i_i_i_cast = sext i11 %tmp_3_i_i_i to i12

ST_27: sh_assign_1 (53)  [1/1] 2.07ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:34  %sh_assign_1 = select i1 %isNeg, i12 %tmp_3_i_i_i_cast, i12 %sh_assign


 <State 28>: 4.61ns
ST_28: tmp_1_i_i_i (46)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:27  %tmp_1_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

ST_28: tmp_1_i_i_i_cast (47)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:28  %tmp_1_i_i_i_cast = zext i54 %tmp_1_i_i_i to i137

ST_28: sh_assign_1_cast (54)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:35  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_28: tmp_5_i_i_i (55)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:36  %tmp_5_i_i_i = zext i32 %sh_assign_1_cast to i137

ST_28: tmp_5_i_i_i_cast (56)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:37  %tmp_5_i_i_i_cast = zext i32 %sh_assign_1_cast to i54

ST_28: tmp_6_i_i_i (57)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:38  %tmp_6_i_i_i = lshr i54 %tmp_1_i_i_i, %tmp_5_i_i_i_cast

ST_28: tmp_8_i_i_i (58)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:39  %tmp_8_i_i_i = shl i137 %tmp_1_i_i_i_cast, %tmp_5_i_i_i

ST_28: tmp_19 (59)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:40  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_6_i_i_i, i32 53)

ST_28: tmp_10 (60)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:41  %tmp_10 = zext i1 %tmp_19 to i8

ST_28: tmp_11 (61)  [1/1] 0.00ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (grouped into LUT with out node tmp_12)
:42  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i137.i32.i32(i137 %tmp_8_i_i_i, i32 53, i32 60)

ST_28: tmp_12 (62)  [1/1] 4.61ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34 (out node of the LUT)
:43  %tmp_12 = select i1 %isNeg, i8 %tmp_10, i8 %tmp_11


 <State 29>: 6.95ns
ST_29: tmp_8 (63)  [1/1] 2.32ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:44  %tmp_8 = sub i8 0, %tmp_12

ST_29: tmp_9 (64)  [1/1] 2.07ns  loc: r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47->TestPorject/dataflow.c:34
:45  %tmp_9 = select i1 %p_Result_s, i8 %tmp_8, i8 %tmp_12

ST_29: pixelOutput_addr (65)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:35
:46  %pixelOutput_addr = getelementptr [1536 x i8]* %pixelOutput, i32 0, i32 %pixelStart_1_load_1

ST_29: StgValue_135 (66)  [1/1] 2.57ns  loc: TestPorject/dataflow.c:35
:47  store i8 %tmp_9, i8* %pixelOutput_addr, align 1

ST_29: pixelStart (71)  [1/1] 2.90ns  loc: TestPorject/dataflow.c:30
:52  %pixelStart = add nsw i32 3, %pixelStart_1_load_1

ST_29: StgValue_137 (72)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:53  store i32 %pixelStart, i32* %pixelStart_1


 <State 30>: 2.57ns
ST_30: pixelOutput_addr_1 (67)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:36
:48  %pixelOutput_addr_1 = getelementptr [1536 x i8]* %pixelOutput, i32 0, i32 %sum2_cast

ST_30: StgValue_139 (68)  [1/1] 2.57ns  loc: TestPorject/dataflow.c:36
:49  store i8 %tmp_9, i8* %pixelOutput_addr_1, align 1


 <State 31>: 2.57ns
ST_31: pixelOutput_addr_2 (69)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:37
:50  %pixelOutput_addr_2 = getelementptr [1536 x i8]* %pixelOutput, i32 0, i32 %sum4_cast

ST_31: StgValue_141 (70)  [1/1] 2.57ns  loc: TestPorject/dataflow.c:37
:51  store i8 %tmp_9, i8* %pixelOutput_addr_2, align 1

ST_31: StgValue_142 (73)  [1/1] 0.00ns  loc: TestPorject/dataflow.c:30
:54  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixelInput]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pixelOutput]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixelStart_1        (alloca        ) [ 00111111111111111111111111111111]
StgValue_33         (specbitsmap   ) [ 00000000000000000000000000000000]
StgValue_34         (specbitsmap   ) [ 00000000000000000000000000000000]
StgValue_35         (spectopmodule ) [ 00000000000000000000000000000000]
empty               (specmemcore   ) [ 00000000000000000000000000000000]
StgValue_37         (specinterface ) [ 00000000000000000000000000000000]
empty_9             (specmemcore   ) [ 00000000000000000000000000000000]
StgValue_39         (specinterface ) [ 00000000000000000000000000000000]
StgValue_40         (specinterface ) [ 00000000000000000000000000000000]
StgValue_41         (br            ) [ 00000000000000000000000000000000]
pixelStart_1_load   (load          ) [ 00000000000000000000000000000000]
tmp                 (partselect    ) [ 00000000000000000000000000000000]
icmp                (icmp          ) [ 00111111111111111111111111111111]
StgValue_45         (br            ) [ 00000000000000000000000000000000]
pixelStart_1_load_1 (load          ) [ 00011111111111111111111111111100]
pixelInput_addr     (getelementptr ) [ 00010000000000000000000000000000]
tmp_7               (trunc         ) [ 00011111100000000000000000000000]
StgValue_50         (ret           ) [ 00000000000000000000000000000000]
pixelInput_load     (load          ) [ 00001100000000000000000000000000]
sum2                (add           ) [ 00000000000000000000000000000000]
sum2_cast           (zext          ) [ 00001111111111111111111111111110]
pixelInput_addr_1   (getelementptr ) [ 00001000000000000000000000000000]
pixelInput_load_1   (load          ) [ 00000100000000000000000000000000]
tmp_13              (sext          ) [ 00000011111000000000000000000000]
tmp_14              (sext          ) [ 00000011111000000000000000000000]
sum4                (add           ) [ 00000000000000000000000000000000]
sum4_cast           (zext          ) [ 00000000011111111111111111111111]
pixelInput_addr_2   (getelementptr ) [ 00000000010000000000000000000000]
pixelInput_load_2   (load          ) [ 00000000001000000000000000000000]
tmp_s               (sitodp        ) [ 00000000000111111000000000000000]
tmp_2               (sitodp        ) [ 00000000000111111000000000000000]
tmp_15              (sext          ) [ 00000000000111110000000000000000]
tmp_5               (sitodp        ) [ 00000000000000001111110000000000]
tmp_1               (dmul          ) [ 00000000000000000111110000000000]
tmp_3               (dmul          ) [ 00000000000000000111110000000000]
tmp_4               (dadd          ) [ 00000000000000000000001111100000]
tmp_6               (dmul          ) [ 00000000000000000000001111100000]
x_assign            (dadd          ) [ 00000000000000000000000000010000]
p_Val2_s            (bitcast       ) [ 00000000000000000000000000000000]
p_Result_s          (bitselect     ) [ 00000000000000000000000000001100]
loc_V               (partselect    ) [ 00000000000000000000000000000000]
loc_V_1             (trunc         ) [ 00000000000000000000000000001000]
tmp_i_i_i_i_cast1   (zext          ) [ 00000000000000000000000000000000]
sh_assign           (add           ) [ 00000000000000000000000000000000]
isNeg               (bitselect     ) [ 00000000000000000000000000001000]
tmp_3_i_i_i         (sub           ) [ 00000000000000000000000000000000]
tmp_3_i_i_i_cast    (sext          ) [ 00000000000000000000000000000000]
sh_assign_1         (select        ) [ 00000000000000000000000000001000]
tmp_1_i_i_i         (bitconcatenate) [ 00000000000000000000000000000000]
tmp_1_i_i_i_cast    (zext          ) [ 00000000000000000000000000000000]
sh_assign_1_cast    (sext          ) [ 00000000000000000000000000000000]
tmp_5_i_i_i         (zext          ) [ 00000000000000000000000000000000]
tmp_5_i_i_i_cast    (zext          ) [ 00000000000000000000000000000000]
tmp_6_i_i_i         (lshr          ) [ 00000000000000000000000000000000]
tmp_8_i_i_i         (shl           ) [ 00000000000000000000000000000000]
tmp_19              (bitselect     ) [ 00000000000000000000000000000000]
tmp_10              (zext          ) [ 00000000000000000000000000000000]
tmp_11              (partselect    ) [ 00000000000000000000000000000000]
tmp_12              (select        ) [ 00000000000000000000000000000100]
tmp_8               (sub           ) [ 00000000000000000000000000000000]
tmp_9               (select        ) [ 00000000000000000000000000000011]
pixelOutput_addr    (getelementptr ) [ 00000000000000000000000000000000]
StgValue_135        (store         ) [ 00000000000000000000000000000000]
pixelStart          (add           ) [ 00000000000000000000000000000000]
StgValue_137        (store         ) [ 00000000000000000000000000000000]
pixelOutput_addr_1  (getelementptr ) [ 00000000000000000000000000000000]
StgValue_139        (store         ) [ 00000000000000000000000000000000]
pixelOutput_addr_2  (getelementptr ) [ 00000000000000000000000000000000]
StgValue_141        (store         ) [ 00000000000000000000000000000000]
StgValue_142        (br            ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixelInput">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixelInput"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixelOutput">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixelOutput"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="greyScale_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="pixelStart_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixelStart_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pixelInput_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelInput_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixelInput_load/2 pixelInput_load_1/3 pixelInput_load_2/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pixelInput_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelInput_addr_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="pixelInput_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelInput_addr_2/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pixelOutput_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="27"/>
<pin id="120" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelOutput_addr/29 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/29 StgValue_139/30 StgValue_141/31 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixelOutput_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="27"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelOutput_addr_1/30 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pixelOutput_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="23"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelOutput_addr_2/31 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="0" index="1" bw="64" slack="1"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_4/17 x_assign/22 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/11 tmp_6/16 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_s/5 tmp_5/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixelInput_load pixelInput_load_2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 x_assign "/>
</bind>
</comp>

<comp id="180" class="1004" name="pixelStart_1_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixelStart_1_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="30" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="30" slack="0"/>
<pin id="195" dir="0" index="1" bw="30" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="pixelStart_1_load_1_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixelStart_1_load_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_7_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sum2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="1"/>
<pin id="210" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sum2_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_13_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_14_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sum4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="6"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sum4_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_15_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/27 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/27 "/>
</bind>
</comp>

<comp id="253" class="1004" name="loc_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/27 "/>
</bind>
</comp>

<comp id="263" class="1004" name="loc_V_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/27 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_i_i_i_i_cast1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast1/27 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sh_assign_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/27 "/>
</bind>
</comp>

<comp id="277" class="1004" name="isNeg_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="12" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/27 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_3_i_i_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3_i_i_i/27 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_i_i_i_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_i_i_i_cast/27 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sh_assign_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="12" slack="0"/>
<pin id="298" dir="0" index="2" bw="12" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/27 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_i_i_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="54" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="52" slack="1"/>
<pin id="307" dir="0" index="3" bw="1" slack="0"/>
<pin id="308" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i_i_i/28 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_1_i_i_i_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="54" slack="0"/>
<pin id="314" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i_i_cast/28 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sh_assign_1_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/28 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_5_i_i_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_i/28 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_5_i_i_i_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_i_cast/28 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_6_i_i_i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_6_i_i_i/28 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_8_i_i_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="54" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8_i_i_i/28 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_19_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="54" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/28 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_10_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_11_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="137" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/28 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_12_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/28 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/29 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_9_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="1"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/29 "/>
</bind>
</comp>

<comp id="380" class="1004" name="pixelStart_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="27"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixelStart/29 "/>
</bind>
</comp>

<comp id="385" class="1004" name="StgValue_137_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="28"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/29 "/>
</bind>
</comp>

<comp id="390" class="1005" name="pixelStart_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixelStart_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="pixelStart_1_load_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="27"/>
<pin id="402" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="pixelStart_1_load_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="pixelInput_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="1"/>
<pin id="408" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pixelInput_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_7_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="1"/>
<pin id="413" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="417" class="1005" name="sum2_cast_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="27"/>
<pin id="419" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="sum2_cast "/>
</bind>
</comp>

<comp id="422" class="1005" name="pixelInput_addr_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="1"/>
<pin id="424" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pixelInput_addr_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="pixelInput_load_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixelInput_load_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_13_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_14_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="442" class="1005" name="sum4_cast_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="23"/>
<pin id="444" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sum4_cast "/>
</bind>
</comp>

<comp id="447" class="1005" name="pixelInput_addr_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="1"/>
<pin id="449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pixelInput_addr_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_s_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_15_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_5_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="p_Result_s_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="2"/>
<pin id="479" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="482" class="1005" name="loc_V_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="52" slack="1"/>
<pin id="484" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="isNeg_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="492" class="1005" name="sh_assign_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="1"/>
<pin id="494" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_12_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_9_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="168"><net_src comp="95" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="148" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="178"><net_src comp="144" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="220"><net_src comp="165" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="239"><net_src comp="165" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="244"><net_src comp="175" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="241" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="241" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="253" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="253" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="277" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="271" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="315"><net_src comp="303" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="303" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="312" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="319" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="327" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="333" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="74" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="347" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="351" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="80" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="84" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="403"><net_src comp="199" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="409"><net_src comp="88" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="414"><net_src comp="203" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="420"><net_src comp="212" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="425"><net_src comp="100" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="430"><net_src comp="95" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="435"><net_src comp="217" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="440"><net_src comp="222" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="445"><net_src comp="231" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="450"><net_src comp="108" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="455"><net_src comp="159" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="460"><net_src comp="162" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="465"><net_src comp="236" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="470"><net_src comp="159" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="475"><net_src comp="153" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="480"><net_src comp="245" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="485"><net_src comp="263" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="490"><net_src comp="277" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="495"><net_src comp="295" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="500"><net_src comp="361" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="506"><net_src comp="373" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixelOutput | {29 30 31 }
 - Input state : 
	Port: greyScale : pixelInput | {2 3 4 8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		icmp : 2
		StgValue_45 : 3
		pixelInput_addr : 1
		pixelInput_load : 2
		tmp_7 : 1
	State 3
		sum2_cast : 1
		pixelInput_addr_1 : 2
		pixelInput_load_1 : 3
	State 4
	State 5
		tmp_s : 1
		tmp_2 : 1
	State 6
	State 7
	State 8
		sum4_cast : 1
		pixelInput_addr_2 : 2
		pixelInput_load_2 : 3
	State 9
	State 10
		tmp_5 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_3_i_i_i : 2
		tmp_3_i_i_i_cast : 3
		sh_assign_1 : 5
	State 28
		tmp_1_i_i_i_cast : 1
		tmp_5_i_i_i : 1
		tmp_5_i_i_i_cast : 1
		tmp_6_i_i_i : 2
		tmp_8_i_i_i : 2
		tmp_19 : 3
		tmp_10 : 4
		tmp_11 : 3
		tmp_12 : 5
	State 29
		tmp_9 : 1
		StgValue_135 : 2
		StgValue_137 : 1
	State 30
		StgValue_139 : 1
	State 31
		StgValue_141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|  sitodp  |        grp_fu_159        |    0    |   412   |   645   |
|          |        grp_fu_162        |    0    |   412   |   645   |
|----------|--------------------------|---------|---------|---------|
|   dmul   |        grp_fu_148        |    11   |   317   |   578   |
|          |        grp_fu_153        |    11   |   317   |   578   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_144        |    3    |   445   |   1149  |
|----------|--------------------------|---------|---------|---------|
|          |        sum2_fu_207       |    0    |    41   |    17   |
|    add   |        sum4_fu_226       |    0    |    41   |    17   |
|          |     sh_assign_fu_271     |    0    |    38   |    16   |
|          |     pixelStart_fu_380    |    0    |   101   |    37   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |    tmp_6_i_i_i_fu_327    |    0    |   143   |   162   |
|----------|--------------------------|---------|---------|---------|
|    shl   |    tmp_8_i_i_i_fu_333    |    0    |   143   |   162   |
|----------|--------------------------|---------|---------|---------|
|    sub   |    tmp_3_i_i_i_fu_285    |    0    |    38   |    16   |
|          |       tmp_8_fu_368       |    0    |    29   |    13   |
|----------|--------------------------|---------|---------|---------|
|          |    sh_assign_1_fu_295    |    0    |    0    |    12   |
|  select  |       tmp_12_fu_361      |    0    |    0    |    8    |
|          |       tmp_9_fu_373       |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|   icmp   |        icmp_fu_193       |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_183        |    0    |    0    |    0    |
|partselect|       loc_V_fu_253       |    0    |    0    |    0    |
|          |       tmp_11_fu_351      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_7_fu_203       |    0    |    0    |    0    |
|          |      loc_V_1_fu_263      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sum2_cast_fu_212     |    0    |    0    |    0    |
|          |     sum4_cast_fu_231     |    0    |    0    |    0    |
|          | tmp_i_i_i_i_cast1_fu_267 |    0    |    0    |    0    |
|   zext   |  tmp_1_i_i_i_cast_fu_312 |    0    |    0    |    0    |
|          |    tmp_5_i_i_i_fu_319    |    0    |    0    |    0    |
|          |  tmp_5_i_i_i_cast_fu_323 |    0    |    0    |    0    |
|          |       tmp_10_fu_347      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_13_fu_217      |    0    |    0    |    0    |
|          |       tmp_14_fu_222      |    0    |    0    |    0    |
|   sext   |       tmp_15_fu_236      |    0    |    0    |    0    |
|          |  tmp_3_i_i_i_cast_fu_291 |    0    |    0    |    0    |
|          |  sh_assign_1_cast_fu_316 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_245    |    0    |    0    |    0    |
| bitselect|       isNeg_fu_277       |    0    |    0    |    0    |
|          |       tmp_19_fu_339      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_i_i_i_fu_303    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    25   |   2477  |   4079  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       isNeg_reg_487       |    1   |
|      loc_V_1_reg_482      |   52   |
|     p_Result_s_reg_477    |    1   |
| pixelInput_addr_1_reg_422 |   11   |
| pixelInput_addr_2_reg_447 |   11   |
|  pixelInput_addr_reg_406  |   11   |
| pixelInput_load_1_reg_427 |    8   |
|pixelStart_1_load_1_reg_400|   32   |
|    pixelStart_1_reg_390   |   32   |
|          reg_165          |    8   |
|          reg_169          |   64   |
|          reg_175          |   64   |
|    sh_assign_1_reg_492    |   12   |
|     sum2_cast_reg_417     |   32   |
|     sum4_cast_reg_442     |   32   |
|       tmp_12_reg_497      |    8   |
|       tmp_13_reg_432      |   32   |
|       tmp_14_reg_437      |   32   |
|       tmp_15_reg_462      |   32   |
|       tmp_2_reg_457       |   64   |
|       tmp_3_reg_472       |   64   |
|       tmp_5_reg_467       |   64   |
|       tmp_7_reg_411       |   12   |
|       tmp_9_reg_503       |    8   |
|       tmp_s_reg_452       |   64   |
+---------------------------+--------+
|           Total           |   751  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   6  |  11  |   66   ||    33   |
| grp_access_fu_123 |  p0  |   3  |  11  |   33   ||    15   |
| grp_access_fu_123 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_144    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_144    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_148    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_148    |  p1  |   2  |  64  |   128  |
|     grp_fu_159    |  p0  |   4  |   8  |   32   ||    21   |
|     grp_fu_162    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   675  ||  15.587 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  2477  |  4079  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   114  |
|  Register |    -   |    -   |   751  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   15   |  3228  |  4193  |
+-----------+--------+--------+--------+--------+
