
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007370                       # Number of seconds simulated (Second)
simTicks                                   7370171109                       # Number of ticks simulated (Tick)
finalTick                                  7370171109                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    105.63                       # Real time elapsed on the host (Second)
hostTickRate                                 69773428                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     706692                       # Number of bytes of host memory used (Byte)
simInsts                                     44350124                       # Number of instructions simulated (Count)
simOps                                       44350270                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   419861                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     419863                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        20498659                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       32025616                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   67274                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      32294488                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 14708                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              654723                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           394459                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                979                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           20400220                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.583046                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.192669                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 10870635     53.29%     53.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2113786     10.36%     63.65% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  1940507      9.51%     73.16% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1317849      6.46%     79.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1474091      7.23%     86.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   918809      4.50%     91.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   945019      4.63%     95.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   370574      1.82%     97.80% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   448950      2.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             20400220                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 105636     11.67%     11.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                    44      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                     41      0.00%     11.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                 1921      0.21%     11.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     11.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                38656      4.27%     16.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult               99679     11.01%     27.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc           193152     21.34%     48.52% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                11098      1.23%     49.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc               16902      1.87%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     51.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1977      0.22%     51.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                11826      1.31%     53.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           400190     44.22%     97.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           23971      2.65%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        66085      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     15978083     49.48%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       132096      0.41%     50.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2250      0.01%     50.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      2369674      7.34%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp       185112      0.57%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       789678      2.45%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult      1982464      6.14%     66.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc      1067001      3.30%     69.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv        66394      0.21%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc       385001      1.19%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2228373      6.90%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1272990      3.94%     82.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      3800909     11.77%     93.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1968378      6.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      32294488                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.575444                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             905093                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.028026                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                59891434                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               20263349                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       19639631                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 26017563                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                12484603                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        12165690                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   19733316                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    13400180                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         32234048                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      6010011                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    60440                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9247119                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3330610                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     3237108                       # Number of stores executed (Count)
system.cpu0.numRate                          1.572495                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            674                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          98439                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      146079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   31438055                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     31438166                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.652033                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.652033                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.533664                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.533664                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  28447483                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 15838640                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   15287249                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                   9874993                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                 24500469                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                 6832724                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       5646633                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      3262748                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      1000447                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       378164                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3416474                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          2315847                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            21103                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2024116                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2021809                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998860                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 467951                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           4797                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              4496                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             301                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          100                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         643696                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          66295                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            20542                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     20310680                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.547864                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.646589                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       12988112     63.95%     63.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1578536      7.77%     71.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1009566      4.97%     76.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         810169      3.99%     80.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1266901      6.24%     86.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         207655      1.02%     87.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          90269      0.44%     88.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         113278      0.56%     88.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        2246194     11.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     20310680                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            31438055                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              31438166                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    8783172                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      5560094                       # Number of loads committed (Count)
system.cpu0.commit.amos                           135                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        242                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3274758                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  12138045                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   25425991                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               464848                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        66034      0.21%      0.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     15622192     49.69%     49.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131820      0.42%     50.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2224      0.01%     50.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      2369069      7.54%     57.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp       183887      0.58%     58.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       784024      2.49%     60.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult      1979385      6.30%     67.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc      1066472      3.39%     70.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv        65794      0.21%     70.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc       384093      1.22%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2213838      7.04%     79.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1264013      4.02%     83.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      3346391     10.64%     93.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1958930      6.23%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     31438166                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      2246194                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      7535043                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7535043                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7535043                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7535043                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       412174                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         412174                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       412174                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        412174                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  14066559050                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  14066559050                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  14066559050                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  14066559050                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      7947217                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      7947217                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      7947217                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      7947217                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.051864                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.051864                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.051864                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.051864                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 34127.720453                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 34127.720453                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 34127.720453                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 34127.720453                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      1027701                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          632                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        40098                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     25.629732                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   126.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        93151                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            93151                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       301698                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       301698                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       301698                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       301698                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       110476                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       110476                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       110476                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       110476                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   4901892942                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   4901892942                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   4901892942                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   4901892942                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.013901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.013901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.013901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.013901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 44370.659166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 44370.659166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 44370.659166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 44370.659166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                109390                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data           70                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           70                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data           26                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           26                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data       598332                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       598332                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data           96                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           96                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.270833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.270833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 23012.769231                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 23012.769231                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data           20                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           20                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data       197421                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       197421                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.062500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 32903.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 32903.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data      4462780                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4462780                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       261569                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       261569                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   3854317656                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   3854317656                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      4724349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      4724349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.055366                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.055366                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 14735.376348                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 14735.376348                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       209536                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       209536                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        52033                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        52033                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    767197284                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    767197284                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.011014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.011014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 14744.436877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 14744.436877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data           63                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           63                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data           12                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total           12                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data       187782                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total       187782                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data           75                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           75                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.160000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.160000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 15648.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 15648.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data           12                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total           12                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data       179214                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total       179214                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.160000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.160000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 14934.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 14934.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          117                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            117                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data           18                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total           18                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data       640458                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total       640458                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          135                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          135                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.133333                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.133333                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data        35581                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total        35581                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data           12                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total           12                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data       627606                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total       627606                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.088889                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.088889                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data 52300.500000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 52300.500000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      3072263                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3072263                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       150605                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       150605                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  10212241394                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  10212241394                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      3222868                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3222868                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.046730                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.046730                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 67808.116557                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 67808.116557                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data        92162                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        92162                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        58443                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        58443                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   4134695658                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   4134695658                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.018134                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.018134                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 70747.491710                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 70747.491710                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1017.538169                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             7645828                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            110444                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             69.228097                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             274176                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1017.538169                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.993690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.993690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          261                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          763                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          63690628                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         63690628                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2628871                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             12394102                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5016184                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               339507                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 21556                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2006854                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  580                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              32363156                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2279                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3129572                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      32535483                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3416474                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2494256                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     17248531                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  44234                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                  3098032                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 7949                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          20400220                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.594870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.839530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                14590332     71.52%     71.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  462306      2.27%     73.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  527353      2.59%     76.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  460445      2.26%     78.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  300025      1.47%     80.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  705650      3.46%     83.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  706714      3.46%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  510444      2.50%     89.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2136951     10.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            20400220                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.166668                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.587201                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      3096960                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3096960                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3096960                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3096960                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1072                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1072                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1072                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1072                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     86317602                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     86317602                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     86317602                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     86317602                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      3098032                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3098032                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3098032                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3098032                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000346                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000346                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000346                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000346                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 80520.151119                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 80520.151119                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 80520.151119                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 80520.151119                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1003                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    143.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          289                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              289                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          275                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          275                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          275                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          275                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          797                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          797                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          797                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          797                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     67149558                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     67149558                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     67149558                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     67149558                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 84252.895859                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 84252.895859                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 84252.895859                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 84252.895859                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   289                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3096960                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3096960                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1072                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1072                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     86317602                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     86317602                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3098032                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3098032                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000346                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000346                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 80520.151119                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 80520.151119                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          275                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          275                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          797                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          797                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     67149558                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     67149558                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 84252.895859                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 84252.895859                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          445.520628                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3097755                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               795                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3896.547170                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              94248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   445.520628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.870157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.870157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          353                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          24785051                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         24785051                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    21556                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    376213                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  631412                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              32092890                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                6460                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 5646633                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                3262748                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                66981                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    35811                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  584737                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           344                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         13345                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7450                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               20795                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                31813083                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               31805321                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21814659                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 29935004                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.551581                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.728734                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.demandHits::cpu0.inst               27                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::cpu0.data            43554                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::total                43581                       # number of demand (read+write) hits (Count)
system.cpu0.l2.overallHits::cpu0.inst              27                       # number of overall hits (Count)
system.cpu0.l2.overallHits::cpu0.data           43554                       # number of overall hits (Count)
system.cpu0.l2.overallHits::total               43581                       # number of overall hits (Count)
system.cpu0.l2.demandMisses::cpu0.inst            770                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::cpu0.data          66887                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::total              67657                       # number of demand (read+write) misses (Count)
system.cpu0.l2.overallMisses::cpu0.inst           770                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::cpu0.data         66887                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::total             67657                       # number of overall misses (Count)
system.cpu0.l2.demandMissLatency::cpu0.inst     66082842                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::cpu0.data   4436752446                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::total    4502835288                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.inst     66082842                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.data   4436752446                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::total   4502835288                       # number of overall miss ticks (Tick)
system.cpu0.l2.demandAccesses::cpu0.inst          797                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::cpu0.data       110441                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::total           111238                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.inst          797                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.data       110441                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::total          111238                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.demandMissRate::cpu0.inst     0.966123                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::cpu0.data     0.605636                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::total         0.608218                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.inst     0.966123                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.data     0.605636                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::total        0.608218                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.demandAvgMissLatency::cpu0.inst 85821.872727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::cpu0.data 66332.059234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::total 66553.871558                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.inst 85821.872727                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.data 66332.059234                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::total 66553.871558                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu0.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.writebacks::writebacks           22978                       # number of writebacks (Count)
system.cpu0.l2.writebacks::total                22978                       # number of writebacks (Count)
system.cpu0.l2.demandMshrMisses::cpu0.inst          770                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::cpu0.data        66887                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::total          67657                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.inst          770                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.data        66887                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::total         67657                       # number of overall MSHR misses (Count)
system.cpu0.l2.demandMshrMissLatency::cpu0.inst     60599322                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::cpu0.data   3959179266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::total   4019778588                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.inst     60599322                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.data   3959179266                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::total   4019778588                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissRate::cpu0.inst     0.966123                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::cpu0.data     0.605636                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::total     0.608218                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.inst     0.966123                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.data     0.605636                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::total     0.608218                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.inst 78700.418182                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.data 59192.059234                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::total 59414.082623                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.inst 78700.418182                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.data 59192.059234                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::total 59414.082623                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.replacements                     24507                       # number of replacements (Count)
system.cpu0.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2.InvalidateReq.misses::cpu0.data            3                       # number of InvalidateReq misses (Count)
system.cpu0.l2.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu0.l2.InvalidateReq.accesses::cpu0.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2.InvalidateReq.missRate::cpu0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.mshrMisses::cpu0.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2.InvalidateReq.mshrMissLatency::cpu0.data        93891                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2.InvalidateReq.mshrMissLatency::total        93891                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2.InvalidateReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2.InvalidateReq.avgMshrMissLatency::cpu0.data        31297                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2.InvalidateReq.avgMshrMissLatency::total        31297                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.hits::cpu0.inst           27                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.hits::total            27                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.misses::cpu0.inst          770                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.misses::total          770                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.missLatency::cpu0.inst     66082842                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.missLatency::total     66082842                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.accesses::cpu0.inst          797                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.accesses::total          797                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.missRate::cpu0.inst     0.966123                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.missRate::total     0.966123                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMissLatency::cpu0.inst 85821.872727                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMissLatency::total 85821.872727                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.mshrMisses::cpu0.inst          770                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMisses::total          770                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::cpu0.inst     60599322                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::total     60599322                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.966123                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.mshrMissRate::total     0.966123                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 78700.418182                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::total 78700.418182                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.hits::cpu0.data         8260                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.hits::total             8260                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.misses::cpu0.data        50142                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.misses::total          50142                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.missLatency::cpu0.data   3995177718                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.missLatency::total   3995177718                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.accesses::cpu0.data        58402                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.accesses::total        58402                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.missRate::cpu0.data     0.858566                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.missRate::total     0.858566                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMissLatency::cpu0.data 79677.270911                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMissLatency::total 79677.270911                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.mshrMisses::cpu0.data        50142                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMisses::total        50142                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMissLatency::cpu0.data   3637163838                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissLatency::total   3637163838                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissRate::cpu0.data     0.858566                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.mshrMissRate::total     0.858566                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMshrMissLatency::cpu0.data 72537.270911                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMshrMissLatency::total 72537.270911                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.hits::cpu0.data        35294                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.hits::total        35294                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.misses::cpu0.data        16745                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.misses::total        16745                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.missLatency::cpu0.data    441574728                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.missLatency::total    441574728                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.accesses::cpu0.data        52039                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.accesses::total        52039                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.missRate::cpu0.data     0.321778                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.missRate::total     0.321778                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMissLatency::cpu0.data 26370.542132                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMissLatency::total 26370.542132                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.mshrMisses::cpu0.data        16745                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMisses::total        16745                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::cpu0.data    322015428                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::total    322015428                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.321778                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.mshrMissRate::total     0.321778                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 19230.542132                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::total 19230.542132                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.hits::cpu0.data            8                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2.SCUpgradeReq.hits::total             8                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2.SCUpgradeReq.misses::cpu0.data            4                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2.SCUpgradeReq.misses::total            4                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2.SCUpgradeReq.missLatency::cpu0.data       106386                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.missLatency::total       106386                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.accesses::cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeReq.accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.SCUpgradeReq.missRate::cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.missRate::total     0.333333                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.avgMissLatency::cpu0.data 26596.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.avgMissLatency::total 26596.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.mshrMisses::cpu0.data            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeReq.mshrMisses::total            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2.SCUpgradeReq.mshrMissLatency::cpu0.data        77826                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.mshrMissLatency::total        77826                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.SCUpgradeReq.mshrMissRate::cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.mshrMissRate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2.SCUpgradeReq.avgMshrMissLatency::cpu0.data 19456.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.SCUpgradeReq.avgMshrMissLatency::total 19456.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.hits::cpu0.data           29                       # number of UpgradeReq hits (Count)
system.cpu0.l2.UpgradeReq.hits::total              29                       # number of UpgradeReq hits (Count)
system.cpu0.l2.UpgradeReq.misses::cpu0.data           27                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.misses::total            27                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.missLatency::cpu0.data       673659                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.missLatency::total       673659                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.accesses::cpu0.data           56                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.accesses::total           56                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.missRate::cpu0.data     0.482143                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.missRate::total     0.482143                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMissLatency::cpu0.data 24950.333333                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMissLatency::total 24950.333333                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.mshrMisses::cpu0.data           27                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMisses::total           27                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMissLatency::cpu0.data       480879                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissLatency::total       480879                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissRate::cpu0.data     0.482143                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.mshrMissRate::total     0.482143                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 17810.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::total 17810.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.WritebackClean.hits::writebacks          289                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.hits::total          289                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.accesses::writebacks          289                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackClean.accesses::total          289                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.hits::writebacks        93151                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.hits::total        93151                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.accesses::writebacks        93151                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.accesses::total        93151                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.tags.tagsInUse            22760.636900                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2.tags.totalRefs                  220982                       # Total number of references to valid blocks. (Count)
system.cpu0.l2.tags.sampledRefs                 63543                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2.tags.avgRefs                  3.477677                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2.tags.warmupTick                  86751                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2.tags.occupancies::writebacks    21.297372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.inst   349.148027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.data 22390.191501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.avgOccs::writebacks      0.000650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.inst       0.010655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.data       0.683294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::total           0.694600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.occupanciesTaskId::1024        31081                       # Occupied blocks per task id (Count)
system.cpu0.l2.tags.ageTaskId_1024::0             328                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::1            3905                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::2            6552                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::3           20296                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ratioOccsTaskId::1024     0.948517                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2.tags.tagAccesses               3599351                       # Number of tag accesses (Count)
system.cpu0.l2.tags.dataAccesses              3599351                       # Number of data accesses (Count)
system.cpu0.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     884423                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  86539                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  35                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                344                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 39670                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 38905                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           5560094                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             7.641082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           31.064814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               5257193     94.55%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               22633      0.41%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              114508      2.06%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                7927      0.14%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               16736      0.30%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                9519      0.17%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               49400      0.89%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               19309      0.35%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                3336      0.06%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                2844      0.05%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              2650      0.05%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              2823      0.05%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              2951      0.05%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              4300      0.08%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              2143      0.04%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              2808      0.05%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               936      0.02%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              1237      0.02%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               720      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               659      0.01%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1636      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               842      0.02%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              3843      0.07%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              1588      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               699      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               345      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               780      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               430      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               458      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               741      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           24100      0.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1757                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             5560094                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 6519132.375000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 13794470.587220                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       101031                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     40478802                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7318018050                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     52153059                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 21556                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 2770915                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                1113805                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles       7278948                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5197321                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              4017675                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              32279437                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                29710                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                265734                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  1344                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               3553934                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           26101996                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   44540565                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                28467565                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 15526447                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             25405184                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  696812                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                  66935                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing              67277                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1833591                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        50137300                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       64253498                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                31438055                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  31438166                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.tol2bus.transDist::ReadResp         52929                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackDirty       116129                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackClean          289                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::CleanEvict        17768                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeReq         3937                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::SCUpgradeReq           23                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeResp           87                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeFailResp            1                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExReq        62465                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExResp        58407                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadCleanReq          797                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadSharedReq        69874                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port         1881                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port       330534                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount::total            332415                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port     13036352                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize::total           13105728                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.snoops                      50418                       # Total snoops (Count)
system.cpu0.tol2bus.snoopTraffic              1477056                       # Total snoop traffic (Byte)
system.cpu0.tol2bus.snoopFanout::samples       161607                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::mean        0.005476                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::stdev       0.073799                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::0             160722     99.45%     99.45% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::1                885      0.55%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::total         161607                       # Request fanout histogram (Count)
system.cpu0.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.tol2bus.reqLayer0.occupancy     145608876                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer0.occupancy       851445                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer1.occupancy    118307658                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoopLayer0.occupancy       114954                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoop_filter.totRequests       220988                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleRequests       109747                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.totSnoops          885                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleSnoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   51                       # Number of system calls (Count)
system.cpu1.numCycles                         4500526                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       13393470                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     341                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      13663537                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 14447                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              481707                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           256497                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                121                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            4479870                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              3.049985                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.673996                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  1382518     30.86%     30.86% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   205455      4.59%     35.45% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   557366     12.44%     47.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   369969      8.26%     56.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   485942     10.85%     66.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   441967      9.87%     76.86% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   485937     10.85%     87.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   241510      5.39%     93.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   309206      6.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              4479870                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  48931      8.52%      8.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     4      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                     17      0.00%      8.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 1929      0.34%      8.86% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      8.86% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                38646      6.73%     15.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult               60186     10.49%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     26.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   906      0.16%     26.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  353      0.06%     26.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           399787     69.65%     95.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           23237      4.05%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          111      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      6560774     48.02%     48.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult          170      0.00%     48.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         2078      0.02%     48.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1638400     11.99%     60.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     60.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt        66177      0.48%     60.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult      1474560     10.79%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead         6111      0.04%     71.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         4079      0.03%     71.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2469579     18.07%     89.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1441498     10.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      13663537                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        3.035987                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             573996                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.042009                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                17688304                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                7034252                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        6541818                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 14707083                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 6841288                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         6643951                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    6623423                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     7613999                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         13613880                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2460031                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    49657                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3901788                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       1297156                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1441757                       # Number of stores executed (Count)
system.cpu1.numRate                          3.024953                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            218                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          20656                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    16051721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   12912069                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     12912104                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.348552                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.348552                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              2.869013                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         2.869013                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  12372986                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  5241475                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    7663544                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   5210434                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                 13005844                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                 3178368                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2083728                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1461749                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        70542                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        46653                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                1365145                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          1289126                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            16200                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1085931                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1085112                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999246                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                   1039                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups             61                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 3                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              58                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         481376                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            220                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            16023                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      4413465                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.925616                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.246624                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        1966535     44.56%     44.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          79944      1.81%     46.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         472298     10.70%     57.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         117605      2.66%     59.73% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         622252     14.10%     73.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          39736      0.90%     74.73% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          29333      0.66%     75.40% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          15033      0.34%     75.74% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1070729     24.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      4413465                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            12912069                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              12912104                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3465097                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2027625                       # Number of loads committed (Count)
system.cpu1.commit.amos                            80                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         91                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1253990                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   6635404                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    9733370                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  777                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           91      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      6266313     48.53%     48.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult          164      0.00%     48.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         2071      0.02%     48.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1638400     12.69%     61.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt        65408      0.51%     61.74% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult      1474560     11.42%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead         4281      0.03%     73.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         3780      0.03%     73.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2023424     15.67%     88.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1433612     11.10%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     12912104                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1070729                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3193241                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3193241                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3193241                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3193241                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       297734                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         297734                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       297734                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        297734                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   6146151075                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   6146151075                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   6146151075                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   6146151075                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3490975                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3490975                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3490975                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3490975                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.085287                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.085287                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.085287                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.085287                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 20643.094423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 20643.094423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 20643.094423                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 20643.094423                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      1092317                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        40736                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     26.814538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        48775                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            48775                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       222724                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       222724                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       222724                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       222724                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        75010                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        75010                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        75010                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        75010                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   2105403713                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   2105403713                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   2105403713                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   2105403713                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.021487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.021487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.021487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.021487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 28068.307066                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 28068.307066                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 28068.307066                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 28068.307066                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                 73947                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data           19                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           19                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data           15                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           15                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data       366282                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       366282                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data           34                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           34                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.441176                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.441176                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 24418.800000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 24418.800000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data           13                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           13                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data        48909                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total        48909                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.058824                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 24454.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 24454.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data      1806309                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1806309                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       247303                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       247303                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   3757134759                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   3757134759                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2053612                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2053612                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.120423                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.120423                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 15192.435025                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 15192.435025                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       197255                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       197255                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        50048                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        50048                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data    811272504                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total    811272504                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.024371                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.024371                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 16209.888587                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 16209.888587                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data        40341                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total        40341                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data        39627                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total        39627                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data           15                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           15                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data           14                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total           14                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data       290598                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total       290598                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data           29                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           29                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.482759                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.482759                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data        20757                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total        20757                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data           14                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total           14                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data       281316                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total       281316                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.482759                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.482759                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data        20094                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total        20094                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data           73                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total             73                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data            7                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total            7                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data       203847                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total       203847                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data           80                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total           80                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.087500                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.087500                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data        29121                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total        29121                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data       198849                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total       198849                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 33141.500000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 33141.500000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1386932                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1386932                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        50431                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        50431                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2389016316                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2389016316                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1437363                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1437363                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.035086                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.035086                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 47371.979854                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 47371.979854                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        25469                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        25469                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        24962                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        24962                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   1294131209                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   1294131209                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.017367                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.017367                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 51844.051318                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 51844.051318                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          223.430415                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3268414                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             74995                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             43.581759                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         5729340204                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   223.430415                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.218194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.218194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1018                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1         1018                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          28003939                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         28003939                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  738877                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              1589021                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2010537                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               125241                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 16194                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1070905                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  182                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              13610061                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  773                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            724708                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      13722312                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    1365145                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1086154                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      3738790                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  32742                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                   709873                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 5806                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           4479870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.063125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.356496                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 2226932     49.71%     49.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   98060      2.19%     51.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   51006      1.14%     53.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  178129      3.98%     57.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                   14306      0.32%     57.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  424969      9.49%     66.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  449824     10.04%     76.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  186220      4.16%     81.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  850424     18.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             4479870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.303330                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       3.049046                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst       709492                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           709492                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       709492                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          709492                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          381                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            381                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          381                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           381                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     20164788                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     20164788                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     20164788                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     20164788                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst       709873                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       709873                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       709873                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       709873                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000537                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000537                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000537                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000537                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 52925.952756                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 52925.952756                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 52925.952756                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 52925.952756                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          102                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           86                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           86                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          295                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          295                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          295                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          295                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     16141755                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     16141755                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     16141755                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     16141755                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 54717.813559                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 54717.813559                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 54717.813559                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 54717.813559                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       709492                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         709492                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          381                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          381                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     20164788                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     20164788                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       709873                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       709873                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000537                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000537                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 52925.952756                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 52925.952756                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           86                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           86                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          295                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          295                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     16141755                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     16141755                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 54717.813559                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 54717.813559                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse           49.501964                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              709787                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               295                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           2406.057627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         5729142783                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst    49.501964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.096684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.096684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          295                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           64                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          220                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.576172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           5679279                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          5679279                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    16194                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    212840                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  607023                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              13393811                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                5127                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2083728                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1461749                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  220                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2364                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  597409                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            22                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         10958                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         5141                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               16099                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                13189974                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               13185769                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  9034254                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 12984945                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.929828                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.695748                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.demandHits::cpu1.data            30995                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::total                30995                       # number of demand (read+write) hits (Count)
system.cpu1.l2.overallHits::cpu1.data           30995                       # number of overall hits (Count)
system.cpu1.l2.overallHits::total               30995                       # number of overall hits (Count)
system.cpu1.l2.demandMisses::cpu1.inst            295                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::cpu1.data          43999                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::total              44294                       # number of demand (read+write) misses (Count)
system.cpu1.l2.overallMisses::cpu1.inst           295                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::cpu1.data         43999                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::total             44294                       # number of overall misses (Count)
system.cpu1.l2.demandMissLatency::cpu1.inst     15823311                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::cpu1.data   1775803680                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::total    1791626991                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.inst     15823311                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.data   1775803680                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::total   1791626991                       # number of overall miss ticks (Tick)
system.cpu1.l2.demandAccesses::cpu1.inst          295                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::cpu1.data        74994                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::total            75289                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.inst          295                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.data        74994                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::total           75289                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::cpu1.data     0.586700                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::total         0.588320                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.data     0.586700                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::total        0.588320                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.demandAvgMissLatency::cpu1.inst 53638.342373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::cpu1.data 40360.091820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::total 40448.525557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.inst 53638.342373                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.data 40360.091820                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::total 40448.525557                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu1.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.writebacks::writebacks             572                       # number of writebacks (Count)
system.cpu1.l2.writebacks::total                  572                       # number of writebacks (Count)
system.cpu1.l2.demandMshrMisses::cpu1.inst          295                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::cpu1.data        43999                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::total          44294                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.inst          295                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.data        43999                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::total         44294                       # number of overall MSHR misses (Count)
system.cpu1.l2.demandMshrMissLatency::cpu1.inst     13717011                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::cpu1.data   1461650820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::total   1475367831                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.inst     13717011                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.data   1461650820                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::total   1475367831                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::cpu1.data     0.586700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::total     0.588320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.data     0.586700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::total     0.588320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.inst 46498.342373                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.data 33220.091820                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::total 33308.525557                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.inst 46498.342373                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.data 33220.091820                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::total 33308.525557                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.replacements                      4045                       # number of replacements (Count)
system.cpu1.l2.ReadCleanReq.misses::cpu1.inst          295                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.misses::total          295                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.missLatency::cpu1.inst     15823311                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.missLatency::total     15823311                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.accesses::cpu1.inst          295                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.accesses::total          295                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMissLatency::cpu1.inst 53638.342373                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMissLatency::total 53638.342373                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.mshrMisses::cpu1.inst          295                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMisses::total          295                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     13717011                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::total     13717011                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 46498.342373                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::total 46498.342373                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.hits::cpu1.data         6021                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.hits::total             6021                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.misses::cpu1.data        18923                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.misses::total          18923                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.missLatency::cpu1.data   1210106121                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.missLatency::total   1210106121                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.accesses::cpu1.data        24944                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.accesses::total        24944                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.missRate::cpu1.data     0.758619                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.missRate::total     0.758619                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMissLatency::cpu1.data 63948.957406                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMissLatency::total 63948.957406                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.mshrMisses::cpu1.data        18923                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMisses::total        18923                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMissLatency::cpu1.data   1074995901                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissLatency::total   1074995901                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissRate::cpu1.data     0.758619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.mshrMissRate::total     0.758619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMshrMissLatency::cpu1.data 56808.957406                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMshrMissLatency::total 56808.957406                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.hits::cpu1.data        24974                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.hits::total        24974                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.misses::cpu1.data        25076                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.misses::total        25076                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.missLatency::cpu1.data    565697559                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.missLatency::total    565697559                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.accesses::cpu1.data        50050                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.accesses::total        50050                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.missRate::cpu1.data     0.501019                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.missRate::total     0.501019                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMissLatency::cpu1.data 22559.322021                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMissLatency::total 22559.322021                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.mshrMisses::cpu1.data        25076                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMisses::total        25076                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::cpu1.data    386654919                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::total    386654919                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.501019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.mshrMissRate::total     0.501019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 15419.322021                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::total 15419.322021                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.misses::cpu1.data            1                       # number of SCUpgradeFailReq misses (Count)
system.cpu1.l2.SCUpgradeFailReq.misses::total            1                       # number of SCUpgradeFailReq misses (Count)
system.cpu1.l2.SCUpgradeFailReq.missLatency::cpu1.data        38556                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.missLatency::total        38556                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.accesses::cpu1.data            1                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeFailReq.accesses::total            1                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeFailReq.missRate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.missRate::total            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.avgMissLatency::cpu1.data        38556                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.avgMissLatency::total        38556                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.mshrMisses::cpu1.data            1                       # number of SCUpgradeFailReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeFailReq.mshrMisses::total            1                       # number of SCUpgradeFailReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeFailReq.mshrMissLatency::cpu1.data        31416                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.mshrMissLatency::total        31416                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeFailReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
system.cpu1.l2.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data        31416                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeFailReq.avgMshrMissLatency::total        31416                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.hits::cpu1.data            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2.SCUpgradeReq.hits::total             2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2.SCUpgradeReq.misses::cpu1.data           11                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2.SCUpgradeReq.misses::total           11                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2.SCUpgradeReq.missLatency::cpu1.data       252399                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.missLatency::total       252399                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.accesses::cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeReq.accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.SCUpgradeReq.missRate::cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.missRate::total     0.846154                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.avgMissLatency::cpu1.data 22945.363636                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.avgMissLatency::total 22945.363636                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.mshrMisses::cpu1.data           11                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeReq.mshrMisses::total           11                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2.SCUpgradeReq.mshrMissLatency::cpu1.data       173859                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.mshrMissLatency::total       173859                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.SCUpgradeReq.mshrMissRate::cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.mshrMissRate::total     0.846154                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2.SCUpgradeReq.avgMshrMissLatency::cpu1.data 15805.363636                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.SCUpgradeReq.avgMshrMissLatency::total 15805.363636                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.hits::cpu1.data            8                       # number of UpgradeReq hits (Count)
system.cpu1.l2.UpgradeReq.hits::total               8                       # number of UpgradeReq hits (Count)
system.cpu1.l2.UpgradeReq.misses::cpu1.data           18                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.misses::total            18                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.missLatency::cpu1.data       421974                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.missLatency::total       421974                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.accesses::cpu1.data           26                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.accesses::total           26                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.missRate::cpu1.data     0.692308                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.missRate::total     0.692308                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMissLatency::cpu1.data        23443                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMissLatency::total        23443                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.mshrMisses::cpu1.data           18                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMisses::total           18                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMissLatency::cpu1.data       293454                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissLatency::total       293454                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissRate::cpu1.data     0.692308                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.mshrMissRate::total     0.692308                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::cpu1.data        16303                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::total        16303                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.WritebackDirty.hits::writebacks        48775                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.hits::total        48775                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.accesses::writebacks        48775                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.accesses::total        48775                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.tags.tagsInUse             4865.153703                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2.tags.totalRefs                  149276                       # Total number of references to valid blocks. (Count)
system.cpu1.l2.tags.sampledRefs                 38377                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2.tags.avgRefs                  3.889726                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2.tags.warmupTick             5729135286                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2.tags.occupancies::cpu1.inst    41.957418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.data  4823.196285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.inst       0.001280                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.data       0.147192                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::total           0.148473                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.occupanciesTaskId::1024        27230                       # Occupied blocks per task id (Count)
system.cpu1.l2.tags.ageTaskId_1024::1            3219                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::2            9510                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::3           14501                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ratioOccsTaskId::1024     0.830994                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2.tags.tagAccesses               2426793                       # Number of tag accesses (Count)
system.cpu1.l2.tags.dataAccesses              2426793                       # Number of data accesses (Count)
system.cpu1.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        137                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  56103                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 22                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 24277                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 39605                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2027625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            15.600058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           49.202413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1737337     85.68%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               12657      0.62%     86.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               78411      3.87%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                8185      0.40%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               20332      1.00%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               10234      0.50%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               72346      3.57%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               30332      1.50%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                4021      0.20%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                3822      0.19%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109              3011      0.15%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              3101      0.15%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              3506      0.17%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              4920      0.24%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              1930      0.10%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              2331      0.11%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               888      0.04%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               930      0.05%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               537      0.03%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               600      0.03%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               470      0.02%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               385      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               354      0.02%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               275      0.01%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               332      0.02%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               337      0.02%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               368      0.02%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               361      0.02%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               455      0.02%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               514      0.03%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           24343      1.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2027625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 677407.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 473319.601657                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       342720                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value      1012095                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7368816294                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED      1354815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 16194                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  794848                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 865296                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          6681                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2075431                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               721420                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              13553685                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                29963                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                129161                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   418                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                542672                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           10753673                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   20125101                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                12326316                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  7794931                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             10221444                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  532229                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     87                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 89                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   724557                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        16734266                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       26853366                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                12912069                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  12912104                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.tol2bus.transDist::ReadResp         50370                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackDirty        49347                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::CleanEvict        28645                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeReq         4257                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::SCUpgradeReq           17                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeResp           59                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeFailResp            1                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExReq        27813                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExResp        24949                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadCleanReq          295                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadSharedReq        58484                       # Transaction distribution (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port          590                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port       224065                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount::total            224655                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port        18880                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port      7923200                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize::total            7942080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.snoops                      19633                       # Total snoops (Count)
system.cpu1.tol2bus.snoopTraffic                38528                       # Total snoop traffic (Byte)
system.cpu1.tol2bus.snoopFanout::samples        94912                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::mean        0.001833                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::stdev       0.042778                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::0              94738     99.82%     99.82% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::1                174      0.18%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::total          94912                       # Request fanout histogram (Count)
system.cpu1.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.tol2bus.reqLayer0.occupancy      88116882                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer0.occupancy       315945                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer1.occupancy     80333568                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoopLayer0.occupancy        39270                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoop_filter.totRequests       149276                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleRequests        73986                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.totSnoops          174                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleSnoops          174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       357                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    44                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  9949                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   185                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  8382                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     18560                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   44                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 9949                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  185                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 8382                       # number of overall hits (Count)
system.l3.overallHits::total                    18560                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                 725                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               42564                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 110                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                8401                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   51800                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                725                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              42564                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                110                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               8401                       # number of overall misses (Count)
system.l3.overallMisses::total                  51800                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       53924493                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     3211588422                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        8563359                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      817074111                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         4091150385                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      53924493                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    3211588422                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       8563359                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     817074111                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        4091150385                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst               769                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             52513                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               295                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             16783                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 70360                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst              769                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            52513                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              295                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            16783                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                70360                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.942783                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.810542                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.372881                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.500566                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.736214                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.942783                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.810542                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.372881                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.500566                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.736214                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 74378.611034                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 75453.162814                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 77848.718182                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 97259.149030                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    78979.737162                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 74378.611034                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 75453.162814                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 77848.718182                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 97259.149030                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   78979.737162                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                     6                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                    6                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             722                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           42564                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             107                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            8401                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               51794                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            722                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          42564                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            107                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           8401                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              51794                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     48523656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2900056286                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      7642048                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    755546811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     3711768801                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     48523656                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2900056286                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      7642048                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    755546811                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    3711768801                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.938882                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.810542                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.362712                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.500566                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.736128                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.938882                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.810542                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.362712                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.500566                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.736128                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 67207.279778                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 68134.016681                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 71421.009346                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 89935.342340                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 71664.069217                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 67207.279778                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 68134.016681                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 71421.009346                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 89935.342340                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 71664.069217                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.InvalidateReq.misses::cpu0.data            3                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data        48783                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total        48783                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data        16261                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total        16261                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data              2573                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data               929                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  3502                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           41572                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            8395                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               49967                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   3139863909                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    816554319                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     3956418228                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         44145                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          9324                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             53469                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.941715                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.900365                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.934504                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 75528.334191                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 97266.744372                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 79180.623772                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        41572                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         8395                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           49967                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2835581900                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    755071000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   3590652900                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.941715                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.900365                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.934504                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 68208.936303                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 89942.942228                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 71860.485921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            44                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          7376                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           185                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          7453                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             15058                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst          725                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data          992                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          110                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1833                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     53924493                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     71724513                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      8563359                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data       519792                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    134732157                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst          769                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         8368                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          295                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         7459                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         16891                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.942783                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.118547                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.372881                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.000804                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.108519                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 74378.611034                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 72302.936492                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 77848.718182                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data        86632                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73503.631751                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total             6                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          722                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data          992                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          107                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1827                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     48523656                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     64474386                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      7642048                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data       475811                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    121115901                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.938882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.118547                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.362712                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.000804                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.108164                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 67207.279778                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 64994.340726                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 71421.009346                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79301.833333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 66292.228243                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data              2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::cpu0.data             4336                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             5837                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                10173                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data         4336                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         5837                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            10173                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        23550                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            23550                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        23550                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        23550                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 26711.659495                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       106682                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      51796                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.059657                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       79000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.320799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      496.887408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    24522.032967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       14.166716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     1678.251605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.005055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.249451                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.017072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.271725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          51796                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   45                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  132                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   14                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                51605                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.526896                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2612404                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2612404                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       722.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     42564.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      8401.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000828498                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              100171                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51794                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51794                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51794                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   35659                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    4548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    2522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     264                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3314816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              449761064.02090859                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7370110419                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     142296.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        46208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2724096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         6848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       537664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 6269596.637121983804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 369610957.427230060101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 929150.748160737217                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 72951359.208395823836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          722                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        42564                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          107                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         8401                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     20837677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data   1268799420                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      3525325                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    430904363                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     28861.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     29809.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     32946.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     51292.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        46208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2724096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         6848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       537664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3314816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        46208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         6848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        53056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          722                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        42564                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          107                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         8401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51794                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       6269597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     369610957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        929151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      72951359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         449761064                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      6269597                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       929151                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7198747                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      6269597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    369610957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       929151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     72951359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        449761064                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                51794                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               752929285                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             258970000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1724066785                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14537.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33287.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               34834                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16954                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   195.420078                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   104.833430                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   301.400137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        11709     69.06%     69.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2724     16.07%     85.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          183      1.08%     86.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          220      1.30%     87.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           82      0.48%     87.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           79      0.47%     88.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           80      0.47%     88.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          208      1.23%     90.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1669      9.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16954                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3314816                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              449.761064                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        61639620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        32750850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      184554720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 581449440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1519674150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1550420160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3930488940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   533.296837                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4009285429                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    245960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3114925680                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        59454780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        31589580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      185254440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 581449440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1508611590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1559736000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3926095830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   532.700771                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4033165544                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    245960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3091045565                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1826                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               141                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              13                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              49979                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             49967                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1827                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       103756                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  103756                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3314752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3314752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              166                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              51963                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    51963    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                51963                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            76524358                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          277314856                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          51963                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          166                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.transDist::ReadResp             42884                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty        23550                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict            4375                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq           10314                       # Transaction distribution (Count)
system.tollcbus.transDist::SCUpgradeReq            15                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp          10329                       # Transaction distribution (Count)
system.tollcbus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeFailResp            1                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq            58796                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp           58796                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq        42885                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port       149266                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port        71210                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total                220476                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port      4880576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port      1129600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total                6010176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                          31476                       # Total snoops (Count)
system.tollcbus.snoopTraffic                  2004608                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples           112014                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.368963                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.482526                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                  70685     63.10%     63.10% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  41329     36.90%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total             112014                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED   7370171109                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy          66772923                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy         69376845                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy         43234814                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests       139939                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests        54471                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        16985                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops              0                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
