TimeQuest Timing Analyzer report for Mod_Teste
Wed Nov 23 15:53:33 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivFrequencia:divisor|clk1'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'DivFrequencia:divisor|clk1'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'DivFrequencia:divisor|clk1'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'DivFrequencia:divisor|clk1'
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'CLOCK_50'
 32. Fast Model Hold: 'DivFrequencia:divisor|clk1'
 33. Fast Model Minimum Pulse Width: 'CLOCK_50'
 34. Fast Model Minimum Pulse Width: 'DivFrequencia:divisor|clk1'
 35. Fast Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                          ;
; DivFrequencia:divisor|clk1                                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivFrequencia:divisor|clk1 }                                                                                        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                  ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                        ; Note                                                  ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 130.51 MHz ; 130.51 MHz      ; CLOCK_50                                                                                                          ;                                                       ;
; 137.78 MHz ; 118.06 MHz      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check                               ;
; 509.16 MHz ; 500.0 MHz       ; DivFrequencia:divisor|clk1                                                                                        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; DivFrequencia:divisor|clk1                                                                                        ; -8.087 ; -450.865      ;
; CLOCK_50                                                                                                          ; -7.581 ; -306.001      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.195 ; -50.635       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.235 ; -29.726       ;
; CLOCK_50                                                                                                          ; -2.549 ; -2.549        ;
; DivFrequencia:divisor|clk1                                                                                        ; 0.391  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -2.000 ; -224.916      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.542 ; -93.912       ;
; DivFrequencia:divisor|clk1                                                                                        ; -0.500 ; -120.000      ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivFrequencia:divisor|clk1'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; -8.087 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[1][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.617     ; 2.006      ;
; -8.037 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[7][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.372     ; 2.201      ;
; -8.024 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[2][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.361     ; 2.199      ;
; -8.011 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[5][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.366     ; 2.181      ;
; -8.003 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[1][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.354     ; 2.185      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.961 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.314      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.956 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.696     ; 8.296      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 8.285      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.919 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.684     ; 8.271      ;
; -7.915 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[3][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.639     ; 1.812      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.898 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.698     ; 8.236      ;
; -7.897 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[6][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.613     ; 1.820      ;
; -7.897 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[6][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.627     ; 1.806      ;
; -7.896 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[5][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.618     ; 1.814      ;
; -7.895 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[4][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.615     ; 1.816      ;
; -7.893 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[4][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.618     ; 1.811      ;
; -7.893 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[7][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.656     ; 1.773      ;
; -7.877 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[3][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.628     ; 1.785      ;
; -7.874 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[1][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.628     ; 1.782      ;
; -7.873 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[6][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.616     ; 1.793      ;
; -7.859 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[1][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.614     ; 1.781      ;
; -7.856 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[4][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.364     ; 2.028      ;
; -7.856 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[1][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.635     ; 1.757      ;
; -7.834 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[2][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.621     ; 1.749      ;
; -7.778 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[3][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.636     ; 1.678      ;
; -7.770 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[5][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.607     ; 1.699      ;
; -7.770 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[4][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.607     ; 1.699      ;
; -7.768 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[6][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.353     ; 1.951      ;
; -7.767 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[4][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.479     ; 1.824      ;
; -7.764 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[4][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.343     ; 1.957      ;
; -7.736 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[1][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.469     ; 1.803      ;
; -7.727 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[2][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.344     ; 1.919      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.696 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.700     ; 8.032      ;
; -7.694 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[5][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.364     ; 1.866      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.680 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.687     ; 8.029      ;
; -7.677 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[6][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -6.656     ; 1.557      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.663 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][5] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.683     ; 8.016      ;
; -7.659 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[6][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.699     ; 7.996      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                       ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.581 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.081     ; 0.965      ;
; -7.536 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.063     ; 0.938      ;
; -7.532 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.060     ; 0.937      ;
; -7.523 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.052     ; 0.936      ;
; -7.376 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.915     ; 0.926      ;
; -7.289 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.800     ; 0.954      ;
; -7.002 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.788     ; 0.679      ;
; -6.994 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.788     ; 0.671      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.662 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.619      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.653 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.610      ;
; -6.515 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.515     ; 0.965      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.462      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.483 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.440      ;
; -6.470 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.497     ; 0.938      ;
; -6.466 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.494     ; 0.937      ;
; -6.457 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.486     ; 0.936      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.454 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.411      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.432 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.389      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.344      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.008     ; 7.289      ;
; -6.310 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.349     ; 0.926      ;
; -6.223 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.234     ; 0.954      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -6.009 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.124     ; 5.850      ;
; -5.936 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.222     ; 0.679      ;
; -5.929 ; RegisterFile:registro|S1[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.494     ; 6.471      ;
; -5.928 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.222     ; 0.671      ;
; -5.864 ; RegisterFile:registro|S1[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.494     ; 6.406      ;
; -5.862 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.488     ; 6.410      ;
; -5.710 ; RegisterFile:registro|S1[3]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.494     ; 6.252      ;
; -5.708 ; RegisterFile:registro|S1[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.494     ; 6.250      ;
; -5.689 ; RegisterFile:registro|S4[2]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.482     ; 6.243      ;
; -5.685 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.488     ; 6.233      ;
; -5.645 ; RegisterFile:registro|S1[3]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.494     ; 6.187      ;
; -5.633 ; RegisterFile:registro|S1[2]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.494     ; 6.175      ;
; -5.621 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.488     ; 6.169      ;
; -5.586 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.486     ; 6.136      ;
; -5.582 ; RegisterFile:registro|S4[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.482     ; 6.136      ;
; -5.574 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.488     ; 6.122      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.634      ; 9.209      ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.077 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.751      ; 10.208     ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -7.013 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.894      ; 9.258      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.613 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 9.975      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.349 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.980      ; 9.209      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.332 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.915      ; 9.614      ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.231 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.097      ; 10.208     ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.167 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.240      ; 9.258      ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.515     ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.062 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.886      ; 9.308      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.749      ; 9.349      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -6.042 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.292      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.984 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.622      ; 9.228      ;
; -5.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.897      ; 9.212      ;
; -5.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.897      ; 9.212      ;
; -5.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.897      ; 9.212      ;
; -5.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.897      ; 9.212      ;
; -5.948 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.897      ; 9.212      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.235 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.785      ; 5.759      ;
; -4.107 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.648      ; 5.750      ;
; -4.103 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.793      ; 5.899      ;
; -3.738 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.814      ; 6.285      ;
; -3.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.785      ; 5.759      ;
; -3.669 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.219      ; 5.759      ;
; -3.607 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.648      ; 5.750      ;
; -3.603 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.793      ; 5.899      ;
; -3.541 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.082      ; 5.750      ;
; -3.537 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.227      ; 5.899      ;
; -3.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.521      ; 6.214      ;
; -3.506 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.521      ; 6.224      ;
; -3.340 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.796      ; 6.665      ;
; -3.238 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.814      ; 6.285      ;
; -3.181 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.533      ; 6.561      ;
; -3.172 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.248      ; 6.285      ;
; -3.169 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.219      ; 5.759      ;
; -3.041 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.082      ; 5.750      ;
; -3.037 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.227      ; 5.899      ;
; -3.022 ; RegisterFile:registro|register[3][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.657      ; 3.135      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.521      ; 6.214      ;
; -3.006 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.521      ; 6.224      ;
; -2.956 ; RegisterFile:registro|register[3][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.091      ; 3.135      ;
; -2.950 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.955      ; 6.214      ;
; -2.940 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.955      ; 6.224      ;
; -2.845 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.283      ;
; -2.840 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.796      ; 6.665      ;
; -2.779 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.062      ; 3.283      ;
; -2.774 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.230      ; 6.665      ;
; -2.759 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.364      ; 3.105      ;
; -2.741 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.476      ; 3.235      ;
; -2.722 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.624      ; 3.402      ;
; -2.693 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.798      ; 3.105      ;
; -2.688 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.636      ; 3.448      ;
; -2.681 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.533      ; 6.561      ;
; -2.675 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.910      ; 3.235      ;
; -2.672 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.248      ; 6.285      ;
; -2.668 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.621      ; 3.453      ;
; -2.656 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.058      ; 3.402      ;
; -2.622 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.070      ; 3.448      ;
; -2.615 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.967      ; 6.561      ;
; -2.602 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.055      ; 3.453      ;
; -2.590 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.361      ; 3.271      ;
; -2.578 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.624      ; 3.546      ;
; -2.571 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.621      ; 3.550      ;
; -2.533 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.476      ; 3.443      ;
; -2.524 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.795      ; 3.271      ;
; -2.512 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.058      ; 3.546      ;
; -2.505 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.055      ; 3.550      ;
; -2.496 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.621      ; 3.625      ;
; -2.480 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.621      ; 3.641      ;
; -2.467 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.910      ; 3.443      ;
; -2.450 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.955      ; 6.214      ;
; -2.440 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.955      ; 6.224      ;
; -2.433 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.491      ; 3.558      ;
; -2.430 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.055      ; 3.625      ;
; -2.428 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.613      ; 3.685      ;
; -2.414 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.055      ; 3.641      ;
; -2.390 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.624      ; 3.734      ;
; -2.367 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.925      ; 3.558      ;
; -2.362 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.047      ; 3.685      ;
; -2.324 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.058      ; 3.734      ;
; -2.274 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.230      ; 6.665      ;
; -2.256 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.613      ; 3.857      ;
; -2.244 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.605      ;
; -2.240 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.613      ; 3.873      ;
; -2.235 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.478      ; 3.743      ;
; -2.225 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.476      ; 3.751      ;
; -2.207 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.344      ; 3.637      ;
; -2.196 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.471      ; 3.775      ;
; -2.190 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.047      ; 3.857      ;
; -2.180 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.669      ;
; -2.178 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.783      ; 3.605      ;
; -2.174 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.047      ; 3.873      ;
; -2.169 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.912      ; 3.743      ;
; -2.159 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.910      ; 3.751      ;
; -2.151 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.642      ; 3.991      ;
; -2.141 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.778      ; 3.637      ;
; -2.130 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.905      ; 3.775      ;
; -2.115 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.967      ; 6.561      ;
; -2.115 ; RegisterFile:registro|register[3][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.489      ; 3.874      ;
; -2.114 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.783      ; 3.669      ;
; -2.103 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.364      ; 3.761      ;
; -2.098 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 4.030      ;
; -2.087 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.361      ; 3.774      ;
; -2.085 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.076      ; 3.991      ;
; -2.072 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.777      ;
; -2.068 ; RegisterFile:registro|register[2][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.641      ; 4.073      ;
; -2.056 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.793      ;
; -2.049 ; RegisterFile:registro|register[3][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.923      ; 3.874      ;
; -2.037 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.798      ; 3.761      ;
; -2.032 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.062      ; 4.030      ;
; -2.021 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.795      ; 3.774      ;
; -2.009 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.491      ; 3.982      ;
; -2.008 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.841      ;
; -2.006 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.783      ; 3.777      ;
; -2.002 ; RegisterFile:registro|register[2][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.075      ; 4.073      ;
; -1.992 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.349      ; 3.857      ;
; -1.990 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.783      ; 3.793      ;
; -1.988 ; RegisterFile:registro|register[6][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.627      ; 4.139      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.549 ; DivFrequencia:divisor|clk1                ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 2.690      ; 0.657      ;
; -2.049 ; DivFrequencia:divisor|clk1                ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; -0.500       ; 2.690      ; 0.657      ;
; 0.326  ; PC:pc|PC[6]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.239      ;
; 0.336  ; PC:pc|PC[1]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.249      ;
; 0.346  ; PC:pc|PC[3]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.259      ;
; 0.348  ; PC:pc|PC[4]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.261      ;
; 0.349  ; PC:pc|PC[7]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.262      ;
; 0.356  ; PC:pc|PC[0]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.269      ;
; 0.365  ; PC:pc|PC[5]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.278      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.524  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.535  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.548  ; PC:pc|PC[2]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.679      ; 1.461      ;
; 0.590  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.856      ;
; 0.590  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.856      ;
; 0.659  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.671  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.691  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.957      ;
; 0.693  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.959      ;
; 0.695  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.961      ;
; 0.697  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.709  ; DivFrequencia:divisor|contador[25]        ; DivFrequencia:divisor|contador[25]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.975      ;
; 0.712  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.977      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; DivFrequencia:divisor|contador[10]        ; DivFrequencia:divisor|contador[10]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.801  ; DivFrequencia:divisor|contador[8]         ; DivFrequencia:divisor|contador[8]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; DivFrequencia:divisor|contador[15]        ; DivFrequencia:divisor|contador[15]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; DivFrequencia:divisor|contador[17]        ; DivFrequencia:divisor|contador[17]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; DivFrequencia:divisor|contador[1]         ; DivFrequencia:divisor|contador[1]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; DivFrequencia:divisor|contador[4]         ; DivFrequencia:divisor|contador[4]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.820  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.833  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; DivFrequencia:divisor|contador[23]        ; DivFrequencia:divisor|contador[23]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.837  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.001      ; 1.104      ;
; 0.838  ; DivFrequencia:divisor|contador[5]         ; DivFrequencia:divisor|contador[5]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; DivFrequencia:divisor|contador[7]         ; DivFrequencia:divisor|contador[7]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; DivFrequencia:divisor|contador[9]         ; DivFrequencia:divisor|contador[9]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.840  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; DivFrequencia:divisor|contador[2]         ; DivFrequencia:divisor|contador[2]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; DivFrequencia:divisor|contador[3]         ; DivFrequencia:divisor|contador[3]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.844  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.860  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.125      ;
; 0.860  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.125      ;
; 0.863  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.129      ;
; 0.865  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.868  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.133      ;
; 0.884  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.150      ;
; 0.889  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.155      ;
; 0.898  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.164      ;
; 0.899  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.165      ;
; 0.904  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.170      ;
; 0.958  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.223      ;
; 0.968  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.234      ;
; 0.968  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.234      ;
; 0.978  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.001      ; 1.245      ;
; 0.979  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.245      ;
; 0.987  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.252      ;
; 1.010  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.001      ; 1.277      ;
; 1.013  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.278      ;
; 1.028  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.294      ;
; 1.040  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.306      ;
; 1.072  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.338      ;
; 1.076  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.342      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[9]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[12]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[13]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[14]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[15]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[16]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[17]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.093  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivFrequencia:divisor|clk1'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; 0.391 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[0]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; PC:pc|PC[7]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.795      ;
; 0.538 ; RegisterFile:registro|register[6][2]                                                                              ; RegisterFile:registro|S6[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.804      ;
; 0.663 ; RegisterFile:registro|register[6][1]                                                                              ; RegisterFile:registro|S6[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; RegisterFile:registro|register[2][5]                                                                              ; RegisterFile:registro|S2[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; RegisterFile:registro|register[5][4]                                                                              ; RegisterFile:registro|S5[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; RegisterFile:registro|register[2][0]                                                                              ; RegisterFile:registro|S2[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; RegisterFile:registro|register[5][1]                                                                              ; RegisterFile:registro|S5[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.930      ;
; 0.668 ; RegisterFile:registro|register[7][1]                                                                              ; RegisterFile:registro|S7[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; RegisterFile:registro|register[7][2]                                                                              ; RegisterFile:registro|S7[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; RegisterFile:registro|register[2][2]                                                                              ; RegisterFile:registro|S2[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; RegisterFile:registro|register[1][6]                                                                              ; RegisterFile:registro|S1[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; RegisterFile:registro|register[3][0]                                                                              ; RegisterFile:registro|S3[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.936      ;
; 0.673 ; RegisterFile:registro|register[1][0]                                                                              ; RegisterFile:registro|S1[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.939      ;
; 0.675 ; RegisterFile:registro|register[6][0]                                                                              ; RegisterFile:registro|S6[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; RegisterFile:registro|register[2][6]                                                                              ; RegisterFile:registro|S2[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.941      ;
; 0.679 ; RegisterFile:registro|register[6][7]                                                                              ; RegisterFile:registro|S6[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.945      ;
; 0.681 ; RegisterFile:registro|register[6][3]                                                                              ; RegisterFile:registro|S6[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.947      ;
; 0.683 ; RegisterFile:registro|register[6][5]                                                                              ; RegisterFile:registro|S6[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.949      ;
; 0.685 ; RegisterFile:registro|register[4][1]                                                                              ; RegisterFile:registro|S4[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.951      ;
; 0.686 ; RegisterFile:registro|register[6][4]                                                                              ; RegisterFile:registro|S6[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.952      ;
; 0.690 ; RegisterFile:registro|register[4][0]                                                                              ; RegisterFile:registro|S4[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.956      ;
; 0.715 ; RegisterFile:registro|register[7][6]                                                                              ; RegisterFile:registro|S7[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.981      ;
; 0.814 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[2]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.080      ;
; 0.818 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[1]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.084      ;
; 0.819 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.087      ;
; 0.826 ; RegisterFile:registro|register[1][2]                                                                              ; RegisterFile:registro|S1[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.092      ;
; 0.847 ; RegisterFile:registro|register[5][3]                                                                              ; RegisterFile:registro|S5[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; RegisterFile:registro|register[2][1]                                                                              ; RegisterFile:registro|S2[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.114      ;
; 0.851 ; RegisterFile:registro|register[1][3]                                                                              ; RegisterFile:registro|S1[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.117      ;
; 0.860 ; RegisterFile:registro|register[2][3]                                                                              ; RegisterFile:registro|S2[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.126      ;
; 0.864 ; RegisterFile:registro|register[3][3]                                                                              ; RegisterFile:registro|S3[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.001      ; 1.131      ;
; 0.866 ; RegisterFile:registro|register[7][3]                                                                              ; RegisterFile:registro|S7[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.132      ;
; 0.866 ; RegisterFile:registro|register[6][6]                                                                              ; RegisterFile:registro|S6[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.132      ;
; 0.937 ; RegisterFile:registro|register[3][7]                                                                              ; RegisterFile:registro|S3[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.001      ; 1.204      ;
; 0.949 ; RegisterFile:registro|register[3][2]                                                                              ; RegisterFile:registro|S3[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.002      ; 1.217      ;
; 0.972 ; RegisterFile:registro|register[4][3]                                                                              ; RegisterFile:registro|S4[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.009     ; 1.229      ;
; 0.973 ; RegisterFile:registro|register[4][2]                                                                              ; RegisterFile:registro|S4[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.009     ; 1.230      ;
; 0.992 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[1]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.258      ;
; 0.995 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.261      ;
; 0.997 ; PC:pc|PC[6]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.263      ;
; 1.030 ; RegisterFile:registro|register[3][1]                                                                              ; RegisterFile:registro|S3[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.015     ; 1.281      ;
; 1.032 ; RegisterFile:registro|register[5][6]                                                                              ; RegisterFile:registro|S5[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.021     ; 1.277      ;
; 1.038 ; RegisterFile:registro|register[5][7]                                                                              ; RegisterFile:registro|S5[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.021     ; 1.283      ;
; 1.044 ; RegisterFile:registro|register[5][5]                                                                              ; RegisterFile:registro|S5[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.021     ; 1.289      ;
; 1.045 ; RegisterFile:registro|register[7][7]                                                                              ; RegisterFile:registro|S7[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.019     ; 1.292      ;
; 1.075 ; RegisterFile:registro|register[4][7]                                                                              ; RegisterFile:registro|S4[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 1.344      ;
; 1.083 ; RegisterFile:registro|register[4][4]                                                                              ; RegisterFile:registro|S4[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 1.352      ;
; 1.091 ; RegisterFile:registro|register[5][0]                                                                              ; RegisterFile:registro|S5[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.357      ;
; 1.097 ; RegisterFile:registro|register[4][6]                                                                              ; RegisterFile:registro|S4[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 1.366      ;
; 1.125 ; RegisterFile:registro|register[5][2]                                                                              ; RegisterFile:registro|S5[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.011     ; 1.380      ;
; 1.148 ; RegisterFile:registro|register[1][5]                                                                              ; RegisterFile:registro|S1[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.022      ; 1.436      ;
; 1.150 ; RegisterFile:registro|register[2][7]                                                                              ; RegisterFile:registro|S2[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.004     ; 1.412      ;
; 1.162 ; RegisterFile:registro|register[1][4]                                                                              ; RegisterFile:registro|S1[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.009      ; 1.437      ;
; 1.170 ; RegisterFile:registro|register[1][7]                                                                              ; RegisterFile:registro|S1[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.009      ; 1.445      ;
; 1.186 ; RegisterFile:registro|register[2][4]                                                                              ; RegisterFile:registro|S2[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.004     ; 1.448      ;
; 1.197 ; RegisterFile:registro|register[7][5]                                                                              ; RegisterFile:registro|S7[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.016     ; 1.447      ;
; 1.197 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.463      ;
; 1.201 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[2]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.467      ;
; 1.202 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.468      ;
; 1.204 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.470      ;
; 1.228 ; RegisterFile:registro|register[3][5]                                                                              ; RegisterFile:registro|S3[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.001      ; 1.495      ;
; 1.268 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.534      ;
; 1.272 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.538      ;
; 1.273 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.539      ;
; 1.275 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.541      ;
; 1.304 ; RegisterFile:registro|register[4][5]                                                                              ; RegisterFile:registro|S4[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 1.573      ;
; 1.306 ; RegisterFile:registro|register[1][1]                                                                              ; RegisterFile:registro|S1[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.572      ;
; 1.339 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.605      ;
; 1.343 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.609      ;
; 1.344 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.610      ;
; 1.358 ; RegisterFile:registro|register[3][6]                                                                              ; RegisterFile:registro|S3[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.001      ; 1.625      ;
; 1.374 ; RegisterFile:registro|register[3][4]                                                                              ; RegisterFile:registro|S3[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.001      ; 1.641      ;
; 1.378 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.644      ;
; 1.379 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[2]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.645      ;
; 1.380 ; PC:pc|PC[6]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.646      ;
; 1.382 ; RegisterFile:registro|register[7][0]                                                                              ; RegisterFile:registro|S7[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.012     ; 1.636      ;
; 1.410 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.676      ;
; 1.414 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.680      ;
; 1.415 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.681      ;
; 1.432 ; RegisterFile:registro|register[7][4]                                                                              ; RegisterFile:registro|S7[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.012     ; 1.686      ;
; 1.449 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.715      ;
; 1.450 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.716      ;
; 1.481 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.747      ;
; 1.485 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.751      ;
; 1.520 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.786      ;
; 1.521 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.787      ;
; 1.537 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[1][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 3.170      ; 5.182      ;
; 1.556 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.822      ;
; 1.592 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.858      ;
; 1.663 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 1.929      ;
; 1.734 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 2.000      ;
; 1.823 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 3.161      ; 5.459      ;
; 2.037 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[1][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; -0.500       ; 3.170      ; 5.182      ;
; 2.156 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 3.174      ; 5.805      ;
; 2.172 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 3.173      ; 5.820      ;
; 2.323 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; -0.500       ; 3.161      ; 5.459      ;
; 2.339 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[3][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 3.174      ; 5.988      ;
; 2.366 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 3.173      ; 6.014      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[10]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[10]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[11]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[11]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[12]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[12]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[13]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[13]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[14]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[14]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[15]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[15]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[16]                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|datac        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|datac        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datad        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datad        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datab        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datad        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datad        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datab              ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datab              ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|datac        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|datac        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datad        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datad        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datab        ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datad        ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datad        ;
; -0.559 ; -0.559       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[1]~2|combout ;
; -0.559 ; -0.559       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[1]~2|combout ;
; -0.559 ; -0.559       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; -0.559 ; -0.559       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; -0.402 ; -0.402       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; -0.402 ; -0.402       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; -0.402 ; -0.402       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; -0.402 ; -0.402       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; -0.397 ; -0.397       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; -0.397 ; -0.397       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datab              ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datab              ;
; -0.226 ; -0.226       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; -0.226 ; -0.226       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; -0.226 ; -0.226       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; -0.226 ; -0.226       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; -0.030 ; -0.030       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|Equal0~0|combout        ;
; -0.030 ; -0.030       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|Equal0~0|combout        ;
; -0.030 ; -0.030       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
; -0.030 ; -0.030       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivFrequencia:divisor|clk1'                                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[1] ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 10.443 ; 10.443 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 10.443 ; 10.443 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 9.366  ; 9.366  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.467  ; 8.467  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.526  ; 8.526  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 9.697  ; 9.697  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.434  ; 8.434  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 9.782  ; 9.782  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 15.377 ; 15.377 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 14.902 ; 14.902 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 13.945 ; 13.945 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 13.616 ; 13.616 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 14.212 ; 14.212 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 14.885 ; 14.885 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 15.377 ; 15.377 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 14.761 ; 14.761 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 14.117 ; 14.117 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 14.119 ; 14.119 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 15.279 ; 15.279 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ; 5.737  ;        ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ; 5.737  ;        ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ;        ; 5.737  ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ;        ; 5.737  ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.675 ; 15.675 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.675 ; 15.675 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.836 ; 10.836 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.879  ; 9.879  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.550  ; 9.550  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.146 ; 10.146 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.819 ; 10.819 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.695 ; 10.695 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.051 ; 10.051 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.053 ; 10.053 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.213 ; 11.213 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.241 ; 16.241 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.241 ; 16.241 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.836 ; 10.836 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.879  ; 9.879  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.550  ; 9.550  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.146 ; 10.146 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.819 ; 10.819 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.695 ; 10.695 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.051 ; 10.051 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.053 ; 10.053 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.213 ; 11.213 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 8.434  ; 8.434  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 10.443 ; 10.443 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 9.366  ; 9.366  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.467  ; 8.467  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.526  ; 8.526  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 9.697  ; 9.697  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.434  ; 8.434  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 9.782  ; 9.782  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 12.949 ; 12.949 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 13.107 ; 13.107 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 13.524 ; 13.524 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 13.197 ; 13.197 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 12.949 ; 12.949 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 14.127 ; 14.127 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 14.172 ; 14.172 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 13.117 ; 13.117 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 12.982 ; 12.982 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 13.553 ; 13.553 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 14.010 ; 14.010 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ; 5.737  ;        ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ; 5.737  ;        ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ;        ; 5.737  ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ;        ; 5.737  ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.433 ; 13.433 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.433 ; 13.433 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.883  ; 8.883  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.041  ; 9.041  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.458  ; 9.458  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.131  ; 9.131  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.883  ; 8.883  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.061 ; 10.061 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.106 ; 10.106 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.051  ; 9.051  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.487  ; 9.487  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.944  ; 9.944  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.087 ; 13.087 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.087 ; 13.087 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.883  ; 8.883  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.041  ; 9.041  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.458  ; 9.458  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.131  ; 9.131  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.883  ; 8.883  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.061 ; 10.061 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.106 ; 10.106 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.051  ; 9.051  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.487  ; 9.487  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.944  ; 9.944  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; DivFrequencia:divisor|clk1                                                                                        ; -3.747 ; -200.411      ;
; CLOCK_50                                                                                                          ; -3.467 ; -104.821      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.061 ; -21.069       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.195 ; -15.771       ;
; CLOCK_50                                                                                                          ; -1.592 ; -1.592        ;
; DivFrequencia:divisor|clk1                                                                                        ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -2.000 ; -224.916      ;
; DivFrequencia:divisor|clk1                                                                                        ; -0.500 ; -120.000      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.419 ; -16.918       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivFrequencia:divisor|clk1'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.747 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[1][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.366     ; 0.913      ;
; -3.734 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[7][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.275     ; 0.991      ;
; -3.726 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[5][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.271     ; 0.987      ;
; -3.720 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[2][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.265     ; 0.987      ;
; -3.701 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[1][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.259     ; 0.974      ;
; -3.691 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[3][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.386     ; 0.837      ;
; -3.678 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[7][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.400     ; 0.810      ;
; -3.673 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[6][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.363     ; 0.842      ;
; -3.672 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[4][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.365     ; 0.839      ;
; -3.671 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[5][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.367     ; 0.836      ;
; -3.667 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[4][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.367     ; 0.832      ;
; -3.654 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[6][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.365     ; 0.821      ;
; -3.646 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[1][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.364     ; 0.814      ;
; -3.644 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[6][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.383     ; 0.793      ;
; -3.642 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[1][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.380     ; 0.794      ;
; -3.635 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[2][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.370     ; 0.797      ;
; -3.634 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[4][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.269     ; 0.897      ;
; -3.632 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[3][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.384     ; 0.780      ;
; -3.629 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[1][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.384     ; 0.777      ;
; -3.614 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[4][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.309     ; 0.837      ;
; -3.607 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[3][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.384     ; 0.755      ;
; -3.603 ; ULA:ulaula|ULAResult[1]                                                                                           ; RegisterFile:registro|register[6][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.258     ; 0.877      ;
; -3.603 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[4][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.253     ; 0.882      ;
; -3.600 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[4][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.365     ; 0.767      ;
; -3.599 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[5][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.365     ; 0.766      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.592 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[3][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.210     ; 4.414      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][1] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][2] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][3] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.222     ; 4.395      ;
; -3.585 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[1][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.299     ; 0.818      ;
; -3.581 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[6][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.399     ; 0.714      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][6] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.226     ; 4.385      ;
; -3.578 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[2][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.254     ; 0.856      ;
; -3.565 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[5][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.273     ; 0.824      ;
; -3.565 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[6][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.271     ; 0.826      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.562 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[3][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.224     ; 4.370      ;
; -3.560 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[4][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.381     ; 0.711      ;
; -3.557 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[5][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.381     ; 0.708      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.553 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[7][0] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.211     ; 4.374      ;
; -3.550 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[4][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.253     ; 0.829      ;
; -3.550 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[5][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.253     ; 0.829      ;
; -3.545 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[5][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.376     ; 0.701      ;
; -3.526 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[7][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.254     ; 0.804      ;
; -3.524 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[2][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.254     ; 0.802      ;
; -3.518 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[5][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.311     ; 0.739      ;
; -3.517 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[7][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.380     ; 0.669      ;
; -3.516 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[2][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.372     ; 0.676      ;
; -3.512 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[2][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.385     ; 0.659      ;
; -3.507 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[3][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.317     ; 0.722      ;
; -3.499 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[3][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.272     ; 0.759      ;
; -3.496 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[3][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.400     ; 0.628      ;
; -3.484 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[6][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.500        ; -3.298     ; 0.718      ;
; -3.466 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.227     ; 4.271      ;
; -3.466 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.227     ; 4.271      ;
; -3.466 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.227     ; 4.271      ;
; -3.466 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.227     ; 4.271      ;
; -3.466 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.227     ; 4.271      ;
; -3.466 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1 ; 1.000        ; -0.227     ; 4.271      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                       ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.467 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.531     ; 0.435      ;
; -3.447 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.517     ; 0.429      ;
; -3.445 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.515     ; 0.429      ;
; -3.443 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.515     ; 0.427      ;
; -3.373 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.450     ; 0.422      ;
; -3.341 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.410     ; 0.430      ;
; -3.208 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.403     ; 0.304      ;
; -3.204 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.403     ; 0.300      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.016 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 4.008      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -3.007 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.999      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.964 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.956      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.943 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.935      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.935 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.927      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.922 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.914      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.893 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.885      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.864 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.007     ; 3.856      ;
; -2.708 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.272     ; 0.435      ;
; -2.688 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.258     ; 0.429      ;
; -2.686 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.256     ; 0.429      ;
; -2.684 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.256     ; 0.427      ;
; -2.614 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.191     ; 0.422      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.357     ; 3.235      ;
; -2.582 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.151     ; 0.430      ;
; -2.449 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.144     ; 0.304      ;
; -2.445 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.144     ; 0.300      ;
; -1.990 ; RegisterFile:registro|S1[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.205     ; 2.817      ;
; -1.974 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.201     ; 2.805      ;
; -1.971 ; RegisterFile:registro|S1[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.206     ; 2.797      ;
; -1.907 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.201     ; 2.738      ;
; -1.905 ; RegisterFile:registro|S1[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.206     ; 2.731      ;
; -1.898 ; RegisterFile:registro|S1[3]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.205     ; 2.725      ;
; -1.887 ; RegisterFile:registro|S4[2]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.194     ; 2.725      ;
; -1.879 ; RegisterFile:registro|S1[3]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.206     ; 2.705      ;
; -1.867 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.199     ; 2.700      ;
; -1.866 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.199     ; 2.699      ;
; -1.866 ; RegisterFile:registro|S1[2]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.205     ; 2.693      ;
; -1.858 ; RegisterFile:registro|S4[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.206     ; 2.684      ;
; -1.852 ; RegisterFile:registro|S2[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50    ; 1.000        ; -0.200     ; 2.684      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -3.061 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.485      ; 5.109      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.969 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.760      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.957 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.134      ; 4.654      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.031      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.633 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 5.267      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.589 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.255      ; 4.872      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.516 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.590      ; 5.131      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.508 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.120      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.472 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.239      ; 4.736      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.471 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 4.740      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.464 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.725      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.478      ; 5.068      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.451 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.174      ; 4.731      ;
; -2.447 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.704      ;
; -2.447 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.704      ;
; -2.447 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.127      ; 4.704      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.195 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.230      ; 3.157      ;
; -2.146 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.230      ; 3.206      ;
; -2.129 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.165      ; 3.158      ;
; -2.005 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.246      ; 3.363      ;
; -1.936 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.971      ; 3.157      ;
; -1.887 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.971      ; 3.206      ;
; -1.885 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.118      ; 3.355      ;
; -1.870 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.906      ; 3.158      ;
; -1.867 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.118      ; 3.373      ;
; -1.781 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.232      ; 3.573      ;
; -1.763 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.125      ; 3.484      ;
; -1.754 ; RegisterFile:registro|register[3][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.141      ; 1.387      ;
; -1.746 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.987      ; 3.363      ;
; -1.695 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.230      ; 3.157      ;
; -1.659 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.125      ; 1.466      ;
; -1.646 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.230      ; 3.206      ;
; -1.629 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.165      ; 3.158      ;
; -1.626 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.859      ; 3.355      ;
; -1.614 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.013      ; 1.399      ;
; -1.608 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.859      ; 3.373      ;
; -1.580 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.125      ; 1.545      ;
; -1.579 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 1.534      ;
; -1.579 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.046      ; 1.467      ;
; -1.542 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.569      ;
; -1.538 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.573      ;
; -1.530 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 1.583      ;
; -1.524 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.006      ; 1.482      ;
; -1.522 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.973      ; 3.573      ;
; -1.514 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.046      ; 1.532      ;
; -1.513 ; RegisterFile:registro|register[3][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.400      ; 1.387      ;
; -1.505 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.246      ; 3.363      ;
; -1.504 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.866      ; 3.484      ;
; -1.488 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.623      ;
; -1.463 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.648      ;
; -1.451 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.113      ; 1.662      ;
; -1.449 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 1.611      ;
; -1.442 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.669      ;
; -1.436 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.971      ; 3.157      ;
; -1.418 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.384      ; 1.466      ;
; -1.396 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.995      ; 1.599      ;
; -1.393 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.606      ;
; -1.388 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.723      ;
; -1.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.971      ; 3.206      ;
; -1.385 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.118      ; 3.355      ;
; -1.373 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.272      ; 1.399      ;
; -1.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.906      ; 3.158      ;
; -1.367 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.118      ; 3.373      ;
; -1.363 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.748      ;
; -1.354 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.046      ; 1.692      ;
; -1.344 ; RegisterFile:registro|register[3][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.058      ; 1.714      ;
; -1.341 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.658      ;
; -1.340 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.006      ; 1.666      ;
; -1.339 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.048      ; 1.709      ;
; -1.339 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.660      ;
; -1.339 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.384      ; 1.545      ;
; -1.338 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.372      ; 1.534      ;
; -1.338 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.305      ; 1.467      ;
; -1.326 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.125      ; 1.799      ;
; -1.324 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.013      ; 1.689      ;
; -1.322 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.127      ; 1.805      ;
; -1.314 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.685      ;
; -1.311 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.042      ; 1.731      ;
; -1.307 ; RegisterFile:registro|register[2][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.126      ; 1.819      ;
; -1.302 ; RegisterFile:registro|register[6][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.124      ; 1.822      ;
; -1.301 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.370      ; 1.569      ;
; -1.297 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.370      ; 1.573      ;
; -1.295 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 1.765      ;
; -1.289 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.372      ; 1.583      ;
; -1.287 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.712      ;
; -1.283 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[1] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.265      ; 1.482      ;
; -1.281 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.232      ; 3.573      ;
; -1.277 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.013      ; 1.736      ;
; -1.275 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.125      ; 1.850      ;
; -1.273 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.305      ; 1.532      ;
; -1.268 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.127      ; 1.859      ;
; -1.263 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.125      ; 3.484      ;
; -1.262 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.737      ;
; -1.259 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 1.801      ;
; -1.247 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.370      ; 1.623      ;
; -1.246 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.111      ; 1.865      ;
; -1.246 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.987      ; 3.363      ;
; -1.243 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.127      ; 1.884      ;
; -1.225 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.013      ; 1.788      ;
; -1.222 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[3] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.370      ; 1.648      ;
; -1.214 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.001      ; 1.787      ;
; -1.210 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.372      ; 1.662      ;
; -1.208 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.319      ; 1.611      ;
; -1.206 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.141      ; 1.935      ;
; -1.201 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.370      ; 1.669      ;
; -1.199 ; RegisterFile:registro|register[5][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.122      ; 1.923      ;
; -1.197 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.999      ; 1.802      ;
; -1.179 ; RegisterFile:registro|register[4][6]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.122      ; 1.943      ;
; -1.174 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.013      ; 1.839      ;
; -1.172 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.110      ; 1.938      ;
; -1.167 ; RegisterFile:registro|register[5][2]                                                                              ; ULA:ulaula|ULAResult[2] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.108      ; 1.941      ;
; -1.155 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[6] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.141      ; 1.986      ;
; -1.155 ; RegisterFile:registro|register[2][7]                                                                              ; ULA:ulaula|ULAResult[7] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.254      ; 1.599      ;
; -1.152 ; RegisterFile:registro|register[2][1]                                                                              ; ULA:ulaula|ULAResult[4] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.258      ; 1.606      ;
; -1.151 ; RegisterFile:registro|register[3][6]                                                                              ; ULA:ulaula|ULAResult[0] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.060      ; 1.909      ;
; -1.147 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[5] ; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.370      ; 1.723      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.592 ; DivFrequencia:divisor|clk1                ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 1.666      ; 0.367      ;
; -1.092 ; DivFrequencia:divisor|clk1                ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; -0.500       ; 1.666      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.268  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.420      ;
; 0.268  ; PC:pc|PC[6]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.613      ;
; 0.272  ; PC:pc|PC[1]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.617      ;
; 0.277  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.429      ;
; 0.278  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.430      ;
; 0.279  ; PC:pc|PC[3]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.624      ;
; 0.280  ; PC:pc|PC[4]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.625      ;
; 0.281  ; PC:pc|PC[7]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.626      ;
; 0.285  ; PC:pc|PC[0]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.630      ;
; 0.289  ; PC:pc|PC[5]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.634      ;
; 0.309  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.461      ;
; 0.310  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.462      ;
; 0.312  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.313  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.315  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.324  ; DivFrequencia:divisor|contador[25]        ; DivFrequencia:divisor|contador[25]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.337  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.488      ;
; 0.346  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.498      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; DivFrequencia:divisor|contador[10]        ; DivFrequencia:divisor|contador[10]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; DivFrequencia:divisor|contador[8]         ; DivFrequencia:divisor|contador[8]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; DivFrequencia:divisor|contador[15]        ; DivFrequencia:divisor|contador[15]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; DivFrequencia:divisor|contador[17]        ; DivFrequencia:divisor|contador[17]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; PC:pc|PC[2]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; DivFrequencia:divisor|clk1 ; CLOCK_50    ; 0.000        ; 0.207      ; 0.709      ;
; 0.365  ; DivFrequencia:divisor|contador[1]         ; DivFrequencia:divisor|contador[1]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; DivFrequencia:divisor|contador[4]         ; DivFrequencia:divisor|contador[4]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; DivFrequencia:divisor|contador[23]        ; DivFrequencia:divisor|contador[23]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; DivFrequencia:divisor|contador[5]         ; DivFrequencia:divisor|contador[5]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; DivFrequencia:divisor|contador[7]         ; DivFrequencia:divisor|contador[7]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; DivFrequencia:divisor|contador[9]         ; DivFrequencia:divisor|contador[9]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; DivFrequencia:divisor|contador[2]         ; DivFrequencia:divisor|contador[2]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; DivFrequencia:divisor|contador[3]         ; DivFrequencia:divisor|contador[3]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.385  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.537      ;
; 0.390  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.541      ;
; 0.397  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.001      ; 0.550      ;
; 0.399  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.400  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.405  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.557      ;
; 0.407  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.559      ;
; 0.408  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.409  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.411  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.562      ;
; 0.439  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.441  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.001      ; 0.594      ;
; 0.454  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.001      ; 0.607      ;
; 0.458  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.458  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.609      ;
; 0.458  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.609      ;
; 0.460  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; -0.001     ; 0.611      ;
; 0.472  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.624      ;
; 0.482  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                       ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.634      ;
; 0.492  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.644      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; DivFrequencia:divisor|contador[8]         ; DivFrequencia:divisor|contador[9]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; DivFrequencia:divisor|contador[6]         ; DivFrequencia:divisor|contador[7]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; DivFrequencia:divisor|contador[24]        ; DivFrequencia:divisor|contador[25]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; DivFrequencia:divisor|contador[22]        ; DivFrequencia:divisor|contador[23]                                                                                ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; DivFrequencia:divisor|contador[0]         ; DivFrequencia:divisor|contador[1]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                            ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; DivFrequencia:divisor|contador[1]         ; DivFrequencia:divisor|contador[2]                                                                                 ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivFrequencia:divisor|clk1'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+
; 0.215 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[0]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; PC:pc|PC[7]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.393      ;
; 0.249 ; RegisterFile:registro|register[6][2]                                                                              ; RegisterFile:registro|S6[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.401      ;
; 0.324 ; RegisterFile:registro|register[6][1]                                                                              ; RegisterFile:registro|S6[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; RegisterFile:registro|register[2][5]                                                                              ; RegisterFile:registro|S2[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; RegisterFile:registro|register[5][4]                                                                              ; RegisterFile:registro|S5[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; RegisterFile:registro|register[5][1]                                                                              ; RegisterFile:registro|S5[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; RegisterFile:registro|register[2][0]                                                                              ; RegisterFile:registro|S2[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.478      ;
; 0.328 ; RegisterFile:registro|register[7][1]                                                                              ; RegisterFile:registro|S7[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; RegisterFile:registro|register[7][2]                                                                              ; RegisterFile:registro|S7[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; RegisterFile:registro|register[2][2]                                                                              ; RegisterFile:registro|S2[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; RegisterFile:registro|register[7][6]                                                                              ; RegisterFile:registro|S7[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; RegisterFile:registro|register[3][0]                                                                              ; RegisterFile:registro|S3[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; RegisterFile:registro|register[1][0]                                                                              ; RegisterFile:registro|S1[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; RegisterFile:registro|register[1][6]                                                                              ; RegisterFile:registro|S1[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; RegisterFile:registro|register[6][0]                                                                              ; RegisterFile:registro|S6[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; RegisterFile:registro|register[2][6]                                                                              ; RegisterFile:registro|S2[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.484      ;
; 0.335 ; RegisterFile:registro|register[6][7]                                                                              ; RegisterFile:registro|S6[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; RegisterFile:registro|register[6][3]                                                                              ; RegisterFile:registro|S6[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; RegisterFile:registro|register[4][1]                                                                              ; RegisterFile:registro|S4[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; RegisterFile:registro|register[6][5]                                                                              ; RegisterFile:registro|S6[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.490      ;
; 0.341 ; RegisterFile:registro|register[6][4]                                                                              ; RegisterFile:registro|S6[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.493      ;
; 0.343 ; RegisterFile:registro|register[4][0]                                                                              ; RegisterFile:registro|S4[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.495      ;
; 0.364 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[2]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.516      ;
; 0.368 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[1]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.520      ;
; 0.408 ; RegisterFile:registro|register[5][3]                                                                              ; RegisterFile:registro|S5[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; RegisterFile:registro|register[1][2]                                                                              ; RegisterFile:registro|S1[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; RegisterFile:registro|register[2][1]                                                                              ; RegisterFile:registro|S2[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.562      ;
; 0.413 ; RegisterFile:registro|register[1][3]                                                                              ; RegisterFile:registro|S1[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.565      ;
; 0.417 ; RegisterFile:registro|register[2][3]                                                                              ; RegisterFile:registro|S2[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; RegisterFile:registro|register[3][3]                                                                              ; RegisterFile:registro|S3[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.001      ; 0.570      ;
; 0.418 ; RegisterFile:registro|register[7][3]                                                                              ; RegisterFile:registro|S7[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.570      ;
; 0.422 ; RegisterFile:registro|register[6][6]                                                                              ; RegisterFile:registro|S6[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.574      ;
; 0.424 ; RegisterFile:registro|register[3][7]                                                                              ; RegisterFile:registro|S3[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.002      ; 0.578      ;
; 0.432 ; RegisterFile:registro|register[3][2]                                                                              ; RegisterFile:registro|S3[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.002      ; 0.586      ;
; 0.446 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.598      ;
; 0.449 ; PC:pc|PC[6]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.601      ;
; 0.449 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[1]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.601      ;
; 0.451 ; RegisterFile:registro|register[4][3]                                                                              ; RegisterFile:registro|S4[3]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.009     ; 0.594      ;
; 0.451 ; RegisterFile:registro|register[4][2]                                                                              ; RegisterFile:registro|S4[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.009     ; 0.594      ;
; 0.484 ; RegisterFile:registro|register[3][1]                                                                              ; RegisterFile:registro|S3[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.014     ; 0.622      ;
; 0.487 ; RegisterFile:registro|register[5][6]                                                                              ; RegisterFile:registro|S5[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.020     ; 0.619      ;
; 0.489 ; RegisterFile:registro|register[5][7]                                                                              ; RegisterFile:registro|S5[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.020     ; 0.621      ;
; 0.491 ; RegisterFile:registro|register[5][5]                                                                              ; RegisterFile:registro|S5[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.020     ; 0.623      ;
; 0.496 ; RegisterFile:registro|register[7][7]                                                                              ; RegisterFile:registro|S7[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.018     ; 0.630      ;
; 0.502 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[2]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.655      ;
; 0.506 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; RegisterFile:registro|register[4][7]                                                                              ; RegisterFile:registro|S4[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 0.664      ;
; 0.514 ; RegisterFile:registro|register[4][4]                                                                              ; RegisterFile:registro|S4[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 0.669      ;
; 0.516 ; RegisterFile:registro|register[5][0]                                                                              ; RegisterFile:registro|S5[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.668      ;
; 0.519 ; RegisterFile:registro|register[4][6]                                                                              ; RegisterFile:registro|S4[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 0.674      ;
; 0.537 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; RegisterFile:registro|register[1][5]                                                                              ; RegisterFile:registro|S1[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.020      ; 0.712      ;
; 0.541 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.693      ;
; 0.541 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.693      ;
; 0.545 ; RegisterFile:registro|register[2][7]                                                                              ; RegisterFile:registro|S2[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.003     ; 0.694      ;
; 0.547 ; RegisterFile:registro|register[5][2]                                                                              ; RegisterFile:registro|S5[2]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.011     ; 0.688      ;
; 0.554 ; RegisterFile:registro|register[3][5]                                                                              ; RegisterFile:registro|S3[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.002      ; 0.708      ;
; 0.558 ; RegisterFile:registro|register[1][4]                                                                              ; RegisterFile:registro|S1[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.008      ; 0.718      ;
; 0.565 ; RegisterFile:registro|register[1][7]                                                                              ; RegisterFile:registro|S1[7]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.008      ; 0.725      ;
; 0.568 ; RegisterFile:registro|register[2][4]                                                                              ; RegisterFile:registro|S2[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.003     ; 0.717      ;
; 0.572 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.728      ;
; 0.584 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; PC:pc|PC[6]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; RegisterFile:registro|register[7][5]                                                                              ; RegisterFile:registro|S7[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.016     ; 0.725      ;
; 0.589 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[2]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.741      ;
; 0.607 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; RegisterFile:registro|register[4][5]                                                                              ; RegisterFile:registro|S4[5]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.003      ; 0.764      ;
; 0.611 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.763      ;
; 0.619 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.771      ;
; 0.622 ; RegisterFile:registro|register[1][1]                                                                              ; RegisterFile:registro|S1[1]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[3]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.776      ;
; 0.637 ; RegisterFile:registro|register[3][6]                                                                              ; RegisterFile:registro|S3[6]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.002      ; 0.791      ;
; 0.640 ; RegisterFile:registro|register[3][4]                                                                              ; RegisterFile:registro|S3[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.002      ; 0.794      ;
; 0.642 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.795      ;
; 0.654 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.806      ;
; 0.659 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[4]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.811      ;
; 0.665 ; RegisterFile:registro|register[7][0]                                                                              ; RegisterFile:registro|S7[0]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.011     ; 0.806      ;
; 0.678 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.830      ;
; 0.694 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[5]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.846      ;
; 0.695 ; RegisterFile:registro|register[7][4]                                                                              ; RegisterFile:registro|S7[4]          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; -0.012     ; 0.835      ;
; 0.729 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[6]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.881      ;
; 0.764 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[7]                          ; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1 ; 0.000        ; 0.000      ; 0.916      ;
; 0.802 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[1][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.858      ; 2.934      ;
; 0.941 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.850      ; 3.065      ;
; 1.072 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.861      ; 3.207      ;
; 1.087 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.862      ; 3.223      ;
; 1.136 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[3][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.862      ; 3.272      ;
; 1.183 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.861      ; 3.318      ;
; 1.238 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.858      ; 3.370      ;
; 1.238 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[1][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1 ; 0.000        ; 1.858      ; 3.370      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[0]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[10]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[10]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[11]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[11]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[12]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[12]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[13]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[13]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[14]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[14]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[15]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[15]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DivFrequencia:divisor|contador[16]                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivFrequencia:divisor|clk1'                                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivFrequencia:divisor|clk1 ; Rise       ; RegisterFile:registro|S6[1] ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|datac        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|datac        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datad        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datad        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datab        ;
; -0.419 ; -0.419       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datad        ;
; -0.419 ; -0.419       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datad        ;
; -0.249 ; -0.249       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -0.249 ; -0.249       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -0.249 ; -0.249       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datab              ;
; -0.249 ; -0.249       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datab              ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|datac        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|datac        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datad        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datad        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datab        ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datad        ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datad        ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[1]~2|combout ;
; 0.033  ; 0.033        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[1]~2|combout ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; 0.033  ; 0.033        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datab              ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datab              ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; 0.221  ; 0.221        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|Equal0~0|combout        ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|Equal0~0|combout        ;
; 0.221  ; 0.221        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 5.657 ; 5.657 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 5.268 ; 5.268 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 5.657 ; 5.657 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 5.185 ; 5.185 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.703 ; 4.703 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.667 ; 4.667 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 5.157 ; 5.157 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 5.213 ; 5.213 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.738 ; 4.738 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 8.228 ; 8.228 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 7.986 ; 7.986 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.626 ; 7.626 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.374 ; 7.374 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 7.683 ; 7.683 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 7.997 ; 7.997 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 8.219 ; 8.219 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 7.906 ; 7.906 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 7.633 ; 7.633 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.671 ; 7.671 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 8.228 ; 8.228 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ; 3.003 ;       ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ; 3.003 ;       ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ;       ; 3.003 ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ;       ; 3.003 ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.198 ; 8.198 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.198 ; 8.198 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.034 ; 6.034 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.792 ; 5.792 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.432 ; 5.432 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.180 ; 5.180 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.489 ; 5.489 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.803 ; 5.803 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.025 ; 6.025 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.712 ; 5.712 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.477 ; 5.477 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.034 ; 6.034 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.457 ; 8.457 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.457 ; 8.457 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.034 ; 6.034 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.792 ; 5.792 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.432 ; 5.432 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.180 ; 5.180 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.489 ; 5.489 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.803 ; 5.803 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.025 ; 6.025 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.712 ; 5.712 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.477 ; 5.477 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.034 ; 6.034 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.667 ; 4.667 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 5.268 ; 5.268 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 5.657 ; 5.657 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 5.185 ; 5.185 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.703 ; 4.703 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.667 ; 4.667 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 5.157 ; 5.157 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 5.213 ; 5.213 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.738 ; 4.738 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.078 ; 7.078 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 7.156 ; 7.156 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.455 ; 7.455 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.204 ; 7.204 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 7.078 ; 7.078 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 7.607 ; 7.607 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 7.635 ; 7.635 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 7.157 ; 7.157 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 7.120 ; 7.120 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.392 ; 7.392 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.631 ; 7.631 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ; 3.003 ;       ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ; 3.003 ;       ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ;       ; 3.003 ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ;       ; 3.003 ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.213 ; 7.213 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.213 ; 7.213 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.962 ; 4.962 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.261 ; 5.261 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.010 ; 5.010 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.413 ; 5.413 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.963 ; 4.963 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.926 ; 4.926 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.198 ; 5.198 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.043 ; 7.043 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.043 ; 7.043 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.962 ; 4.962 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.261 ; 5.261 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.010 ; 5.010 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.413 ; 5.413 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.963 ; 4.963 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.926 ; 4.926 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.198 ; 5.198 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -8.087   ; -4.235  ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                                                                                                          ; -7.581   ; -2.549  ; N/A      ; N/A     ; -2.000              ;
;  DivFrequencia:divisor|clk1                                                                                        ; -8.087   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.195   ; -4.235  ; N/A      ; N/A     ; -1.542              ;
; Design-wide TNS                                                                                                    ; -807.501 ; -32.275 ; 0.0      ; 0.0     ; -438.828            ;
;  CLOCK_50                                                                                                          ; -306.001 ; -2.549  ; N/A      ; N/A     ; -224.916            ;
;  DivFrequencia:divisor|clk1                                                                                        ; -450.865 ; 0.000   ; N/A      ; N/A     ; -120.000            ;
;  RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -50.635  ; -29.726 ; N/A      ; N/A     ; -93.912             ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 10.443 ; 10.443 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 10.443 ; 10.443 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 9.366  ; 9.366  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.467  ; 8.467  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.526  ; 8.526  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 9.697  ; 9.697  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.434  ; 8.434  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 9.782  ; 9.782  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 15.377 ; 15.377 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 14.902 ; 14.902 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 13.945 ; 13.945 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 13.616 ; 13.616 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 14.212 ; 14.212 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 14.885 ; 14.885 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 15.377 ; 15.377 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 14.761 ; 14.761 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 14.117 ; 14.117 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 14.119 ; 14.119 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 15.279 ; 15.279 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ; 5.737  ;        ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ; 5.737  ;        ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ;        ; 5.737  ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ;        ; 5.737  ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.675 ; 15.675 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.675 ; 15.675 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.836 ; 10.836 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.879  ; 9.879  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.550  ; 9.550  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.146 ; 10.146 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.819 ; 10.819 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.695 ; 10.695 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.051 ; 10.051 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.053 ; 10.053 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.213 ; 11.213 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.241 ; 16.241 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.241 ; 16.241 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.836 ; 10.836 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.879  ; 9.879  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.550  ; 9.550  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.146 ; 10.146 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.819 ; 10.819 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.311 ; 11.311 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.695 ; 10.695 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.051 ; 10.051 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.053 ; 10.053 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.213 ; 11.213 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.667 ; 4.667 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 5.268 ; 5.268 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 5.657 ; 5.657 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 5.185 ; 5.185 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.703 ; 4.703 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.667 ; 4.667 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 5.157 ; 5.157 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 5.213 ; 5.213 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.738 ; 4.738 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.078 ; 7.078 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 7.156 ; 7.156 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.455 ; 7.455 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.204 ; 7.204 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 7.078 ; 7.078 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 7.607 ; 7.607 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 7.635 ; 7.635 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 7.157 ; 7.157 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 7.120 ; 7.120 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.392 ; 7.392 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.631 ; 7.631 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ; 3.003 ;       ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ; 3.003 ;       ; Rise       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; DivFrequencia:divisor|clk1                                                                                        ;       ; 3.003 ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
;  LEDG[1]     ; DivFrequencia:divisor|clk1                                                                                        ;       ; 3.003 ; Fall       ; DivFrequencia:divisor|clk1                                                                                        ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.213 ; 7.213 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.213 ; 7.213 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.962 ; 4.962 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.261 ; 5.261 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.010 ; 5.010 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.413 ; 5.413 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.963 ; 4.963 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.926 ; 4.926 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.198 ; 5.198 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.043 ; 7.043 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.043 ; 7.043 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.962 ; 4.962 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.261 ; 5.261 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.010 ; 5.010 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.884 ; 4.884 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.413 ; 5.413 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.441 ; 5.441 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.963 ; 4.963 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.926 ; 4.926 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.198 ; 5.198 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 2602     ; 0        ; 0        ; 0        ;
; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50                                                                                                          ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 14       ; 14       ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1                                                                                        ; 31864    ; 0        ; 0        ; 0        ;
; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1                                                                                        ; 92       ; 0        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1                                                                                        ; 3640     ; 3640     ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 54336    ; 0        ; 54336    ; 0        ;
; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1652     ; 0        ; 1652     ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4178     ; 4178     ; 4178     ; 4178     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 2602     ; 0        ; 0        ; 0        ;
; DivFrequencia:divisor|clk1                                                                                        ; CLOCK_50                                                                                                          ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 14       ; 14       ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; DivFrequencia:divisor|clk1                                                                                        ; 31864    ; 0        ; 0        ; 0        ;
; DivFrequencia:divisor|clk1                                                                                        ; DivFrequencia:divisor|clk1                                                                                        ; 92       ; 0        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; DivFrequencia:divisor|clk1                                                                                        ; 3640     ; 3640     ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 54336    ; 0        ; 54336    ; 0        ;
; DivFrequencia:divisor|clk1                                                                                        ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1652     ; 0        ; 1652     ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4178     ; 4178     ; 4178     ; 4178     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 99    ; 99   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 23 15:53:32 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name DivFrequencia:divisor|clk1 DivFrequencia:divisor|clk1
    Info (332105): create_clock -period 1.000 -name RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: memoria|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: controle|ULAControl[1]~2  from: datab  to: combout
    Info (332098): Cell: controle|ULAControl[1]~2  from: datad  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: datad  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datac  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.087
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.087      -450.865 DivFrequencia:divisor|clk1 
    Info (332119):    -7.581      -306.001 CLOCK_50 
    Info (332119):    -7.195       -50.635 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.235       -29.726 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.549        -2.549 CLOCK_50 
    Info (332119):     0.391         0.000 DivFrequencia:divisor|clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -1.542       -93.912 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500      -120.000 DivFrequencia:divisor|clk1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: memoria|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: controle|ULAControl[1]~2  from: datab  to: combout
    Info (332098): Cell: controle|ULAControl[1]~2  from: datad  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: datad  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datac  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.747      -200.411 DivFrequencia:divisor|clk1 
    Info (332119):    -3.467      -104.821 CLOCK_50 
    Info (332119):    -3.061       -21.069 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.195
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.195       -15.771 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.592        -1.592 CLOCK_50 
    Info (332119):     0.215         0.000 DivFrequencia:divisor|clk1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500      -120.000 DivFrequencia:divisor|clk1 
    Info (332119):    -0.419       -16.918 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4556 megabytes
    Info: Processing ended: Wed Nov 23 15:53:33 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


