\hypertarget{classFePGA}{
\section{FePGA Class Reference}
\label{classFePGA}\index{FePGA@{FePGA}}
}


{\ttfamily \#include $<$FePGA.h$>$}Inheritance diagram for FePGA::\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classFePGA}
\end{center}
\end{figure}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef unsigned long \hyperlink{classFePGA_a1d44a0b27d13179bb1dceb5ec6f4cc1f}{U32}
\item 
typedef unsigned short \hyperlink{classFePGA_ac84b20a342a6c963cba061c8bdc37651}{U16}
\item 
typedef unsigned char \hyperlink{classFePGA_ab65d84dbbc4b5711eb4d85d00c5abfa2}{U8}
\item 
enum \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235}{Attribut} \{ \par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{UNDEFINED}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{PASSIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{ACTIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{INTERFACE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{IO}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{IODATA}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{ELEMENT}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{HARDWARE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{PROCESSUS}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{SOFTWARE}
 \}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classFePGA_a377ae8860fbb3162e0c49dd08197a670}{FePGA} ()
\item 
virtual \hyperlink{classFePGA_aa445095a44c521b6b7803feaef6c16ba}{$\sim$FePGA} ()
\item 
void \hyperlink{classFePGA_ae6425fbad1a8db57025efaf387a6f41b}{help} ()
\begin{DoxyCompactList}\small\item\em Destructor. \item\end{DoxyCompactList}\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a5355858b1b8deedcc12acff80f025804}{init} ()
\item 
void \hyperlink{classFePGA_aa58fc0a09d8efa7abc2766bf5bb67327}{MakeRegister} (\hyperlink{classRegister}{Register} $\ast$reg, std::string name, unsigned int add)
\item 
void \hyperlink{classFePGA_ac3af50fbe7f8f7a8c6adbcb164cbbf47}{MakeRAM} (\hyperlink{classRAM}{RAM} $\ast$ram, std::string name, unsigned int add)
\item 
void \hyperlink{classFePGA_abdf7a9dd901351a7eafd748d35172a3c}{reset} ()
\item 
void \hyperlink{classFePGA_a79d95b2fccf4d2ea473e6cf6980d6cf6}{resetUsb} ()
\item 
\hyperlink{classUsbFTMLInterface}{UsbFTMLInterface} $\ast$ \hyperlink{classFePGA_a4a7889dc3c2f88f623876ca475e66410}{usb} ()
\item 
\hyperlink{classUsbMLI2cBus}{UsbMLI2cBus} $\ast$ \hyperlink{classFePGA_a1553db5010cce9e3495aa3060baf0b3c}{i2c} ()
\item 
\hyperlink{classUsbMLSpiBus}{UsbMLSpiBus} $\ast$ \hyperlink{classFePGA_ab54f9f61e87f1cced6c4ba19eb38a848}{spi} ()
\item 
void \hyperlink{classFePGA_ad23605ae261d2aa0562cbb732661b2c4}{update} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_aa0657c6ef809f3f6b54613f237750cc4}{setupReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a2bcd2c468fc3e1bcadc9bd8800b325a0}{masterI2cReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a64feabdb09e65b1b4b1376a4da713570}{addI2cReg} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a3d5a3231a960cd451bb37bb9120422e9}{testSequence} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a59b840619341df26918a6c26e8b8e72b}{setSpiGBTSCA} (bool)
\item 
bool \hyperlink{classFePGA_ad305543bda4d68fe181cd7fa614b2fe1}{spiGBTSCA} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a2cd235d1971625d6742d4f3107489a07}{setSpiAdd} (unsigned long int)
\item 
unsigned long int \hyperlink{classFePGA_a721de3fa12e207392cd6156027d2c776}{spiAdd} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_ad0a662adc6070427f0e1962c20a92de6}{setSpiSubAdd} (unsigned long int)
\item 
unsigned long int \hyperlink{classFePGA_a6637adb1cd981cf398ea9f1c3feafe83}{spiSubAdd} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a637b93fed75b576a54e723acb36cb6a3}{spiRead} (unsigned int, unsigned int, unsigned int $\ast$)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_ac3e8b10fc267b44fef1e651cab77d2ab}{spiWrite} (unsigned int, unsigned int, unsigned int $\ast$)
\item 
PyObject $\ast$ \hyperlink{classFePGA_a41fb676237f8906ec5a0c1b9084ad33e}{spiRead} (unsigned int, unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_aa6aebdd1ccb236f9009a29243f3c7c2b}{spiWrite} (unsigned int, unsigned int, PyObject $\ast$)
\item 
unsigned int \hyperlink{classFePGA_a165f5b70ad30af106ecf9a3ace71d4eb}{spiRead} (unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_ab41df6b1d6a147fbf5611e54058f902d}{spiWrite} (unsigned int, unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_ac9a16de5f01fda901494abe61efb5029}{setI2cGBTSCA} (bool)
\item 
bool \hyperlink{classFePGA_a210cf57766c4f818ea61af671e91cfeb}{i2cGBTSCA} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_aaf52ed549f6b79d53f49c3f85c5fbad2}{setI2cBuffer} (unsigned long int)
\item 
unsigned long int \hyperlink{classFePGA_a5577463c8478cb6d54fc3c75b26cd819}{i2cBuffer} ()
\item 
unsigned long int \hyperlink{classFePGA_a9c261a09d323c07ec4b9e925d4dfc353}{i2cData} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a2da860f836e04ecc54056d0bf8cc8f98}{setI2cAdd} (unsigned long int)
\item 
unsigned long int \hyperlink{classFePGA_a26b690b730b5f668ab28fb8deab8326b}{i2cAdd} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a37c1ee5bf89667c641f321479697166f}{setI2cSubAdd} (unsigned long int)
\item 
unsigned long int \hyperlink{classFePGA_ab51ac1c71e33f7444212de0e89e1f436}{i2cSubAdd} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a939c5c23077210a2ad851a12694657a4}{i2cRead} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a27b9c9bb486cea35b1bbcac5da96f527}{i2cWrite} ()
\item 
unsigned long int \hyperlink{classFePGA_adf1c43786131d0f500b4662a877229c7}{i2cRead} (unsigned long int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_a45e1cfdf1f303f3958bf6a83c4e8039b}{i2cWrite} (unsigned long int, unsigned long int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFePGA_ac7698a9f59f7290a6bb648030976597f}{transmitSpi} ()
\item 
void \hyperlink{classElement_a3c0abcb36f8906688bb7e32608df7086}{recursiveInitElement} ()
\item 
void \hyperlink{classElement_a82119ed37dff76508a2746a853ec35ba}{recursiveInitCommunications} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classElement_ab476b4b1df5954141ceb14f072433b89}{setConnection} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_af57444353c1ddf9fa0109801e97debf7}{connection} ()
\item 
void \hyperlink{classHierarchy_af4d43b0765b402670eed2d62c73405af}{clear} ()
\item 
void \hyperlink{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{setParent} (\hyperlink{classHierarchy}{Hierarchy} $\ast$parent)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{parent} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin} ()
\item 
virtual void \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$element)
\item 
std::vector$<$ \hyperlink{classHierarchy}{Hierarchy} $\ast$ $>$ \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{childTyped} (std::string)
\item 
unsigned long \hyperlink{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{numberOfChildren} ()
\item 
bool \hyperlink{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{hasChildren} ()
\item 
void \hyperlink{classHierarchy_a2b2b359fac003233f65786a616766bde}{delChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
void \hyperlink{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{delChild} (std::string)
\item 
std::string \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
std::string \hyperlink{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{pathTyped} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{tree} (std::string indent=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a594c294c5f60c230e106d522ed008212}{tree} ()
\item 
std::string \hyperlink{classObject_a975e888d50bfcbffda2c86368332a5cd}{name} () const 
\item 
std::string \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} ()
\item 
unsigned char \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id} ()
\item 
std::string \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title} ()
\item 
void \hyperlink{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{msgSvc} (int level, std::string msg, std::string name)
\item 
void \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg} (std::string mymsg)
\item 
void \hyperlink{classObject_ac5d59299273cee27aacf7de00d2e7034}{msg} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a83d2db2df682907ea1115ad721c1c4a1}{verbose} (std::string mymsg)
\item 
void \hyperlink{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{verbose} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug} (std::string mymsg)
\item 
void \hyperlink{classObject_a6c9a0397ca804e04d675ed05683f5420}{debug} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info} (std::string mymsg)
\item 
void \hyperlink{classObject_a1ca123253dfd30fc28b156f521dcbdae}{info} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning} (std::string mymsg)
\item 
void \hyperlink{classObject_a11f101db4dd73d9391b0231818881d86}{warning} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a204a95f57818c0f811933917a30eff45}{error} (std::string mymsg)
\item 
void \hyperlink{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{error} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal} (std::string mymsg)
\item 
void \hyperlink{classObject_ae62acd3d09f716220f75f252dc38bc9a}{fatal} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName} (std::string name)
\item 
void \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{setType} (std::string type)
\item 
void \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{setId} (unsigned char id)
\item 
void \hyperlink{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{setTitle} (std::string title)
\item 
void \hyperlink{classObject_a870c5af919958c2136623b2d7816d123}{setDllName} (std::string dllName)
\item 
std::string \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dllName} ()
\item 
bool \hyperlink{classAttrib_a704f26af560909ad22065083bb7d4c34}{is} (int attribut)
\item 
void \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (int attribut)
\item 
void \hyperlink{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{remove} (int attribut)
\item 
std::string \hyperlink{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{attributs} ()
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_\-connection}
\item 
std::string \hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\_\-attribString} \mbox{[}10\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classUsbFTMLInterface}{UsbFTMLInterface} $\ast$ \hyperlink{classFePGA_afb7947e600a66d914ee524acec3d8b1f}{m\_\-usb}
\item 
\hyperlink{classUsbMLI2cBus}{UsbMLI2cBus} $\ast$ \hyperlink{classFePGA_a09fdde4002008daa0d15672772dd4483}{m\_\-usbi2c}
\item 
\hyperlink{classUsbMLSpiBus}{UsbMLSpiBus} $\ast$ \hyperlink{classFePGA_a922a56250b29c9842cdb8095cae8c976}{m\_\-usbspi}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a003ee241fb5f32fb3442174db3fe6f49}{m\_\-transmitSpiReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a8fb76733a688dff6d91892a49a97a21f}{m\_\-ctrlSpiReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a569eb8410924bec1c8279ca80dc37a6a}{m\_\-addSpiReg}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFePGA_a5b3e4deb73a882e6f044450d8a733558}{m\_\-txSpiFifo}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFePGA_a3ee7f973bfad39b48bbc1a185e9ffaec}{m\_\-rxSpiFifo}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFePGA_a97fc9347c90d9a31d99ccb499cc06eee}{m\_\-testFifo}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a0255fe229013986b4387c3a75ddf4e97}{m\_\-setupReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_aeff1a2370237a06b50e1ae23d933c862}{m\_\-resetReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_a67bc3c8f923b673100974fd86096393e}{m\_\-testSeqReg}
\item 
unsigned int \hyperlink{classFePGA_a4f2f5d175aeb6dcaf497f81d2f075411}{m\_\-spiSubAdd}
\item 
unsigned int \hyperlink{classFePGA_aba8c2c8d8e0d136826b9dd4c2d7c2e90}{m\_\-i2cSubAdd}
\item 
unsigned int \hyperlink{classFePGA_a173664ffd6a73f454ae31f51e689dd16}{m\_\-i2cBuffer}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_adb390ea8de4a6cbce648dc62e4405f32}{m\_\-masterI2cReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classFePGA_af3ef3467ba803e6d3b970ea8982d6246}{m\_\-addI2cReg}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 23 of file FePGA.h.

\subsection{Member Typedef Documentation}
\hypertarget{classFePGA_ac84b20a342a6c963cba061c8bdc37651}{
\index{FePGA@{FePGA}!U16@{U16}}
\index{U16@{U16}!FePGA@{FePGA}}
\subsubsection[{U16}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned short {\bf FePGA::U16}}}
\label{classFePGA_ac84b20a342a6c963cba061c8bdc37651}


Definition at line 26 of file FePGA.h.\hypertarget{classFePGA_a1d44a0b27d13179bb1dceb5ec6f4cc1f}{
\index{FePGA@{FePGA}!U32@{U32}}
\index{U32@{U32}!FePGA@{FePGA}}
\subsubsection[{U32}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf FePGA::U32}}}
\label{classFePGA_a1d44a0b27d13179bb1dceb5ec6f4cc1f}


Definition at line 25 of file FePGA.h.\hypertarget{classFePGA_ab65d84dbbc4b5711eb4d85d00c5abfa2}{
\index{FePGA@{FePGA}!U8@{U8}}
\index{U8@{U8}!FePGA@{FePGA}}
\subsubsection[{U8}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned char {\bf FePGA::U8}}}
\label{classFePGA_ab65d84dbbc4b5711eb4d85d00c5abfa2}


Definition at line 27 of file FePGA.h.

\subsection{Member Enumeration Documentation}
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235}{
\index{FePGA@{FePGA}!Attribut@{Attribut}}
\index{Attribut@{Attribut}!FePGA@{FePGA}}
\subsubsection[{Attribut}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Attrib::Attribut}\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235}
\begin{Desc}
\item[Enumerator: ]\par
\begin{description}
\index{UNDEFINED@{UNDEFINED}!FePGA@{FePGA}}\index{FePGA@{FePGA}!UNDEFINED@{UNDEFINED}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{
UNDEFINED}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}
}]\index{PASSIVE@{PASSIVE}!FePGA@{FePGA}}\index{FePGA@{FePGA}!PASSIVE@{PASSIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{
PASSIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}
}]\index{ACTIVE@{ACTIVE}!FePGA@{FePGA}}\index{FePGA@{FePGA}!ACTIVE@{ACTIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{
ACTIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}
}]\index{INTERFACE@{INTERFACE}!FePGA@{FePGA}}\index{FePGA@{FePGA}!INTERFACE@{INTERFACE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{
INTERFACE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}
}]\index{IO@{IO}!FePGA@{FePGA}}\index{FePGA@{FePGA}!IO@{IO}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{
IO}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}
}]\index{IODATA@{IODATA}!FePGA@{FePGA}}\index{FePGA@{FePGA}!IODATA@{IODATA}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{
IODATA}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}
}]\index{ELEMENT@{ELEMENT}!FePGA@{FePGA}}\index{FePGA@{FePGA}!ELEMENT@{ELEMENT}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{
ELEMENT}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}
}]\index{HARDWARE@{HARDWARE}!FePGA@{FePGA}}\index{FePGA@{FePGA}!HARDWARE@{HARDWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{
HARDWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}
}]\index{PROCESSUS@{PROCESSUS}!FePGA@{FePGA}}\index{FePGA@{FePGA}!PROCESSUS@{PROCESSUS}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{
PROCESSUS}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}
}]\index{SOFTWARE@{SOFTWARE}!FePGA@{FePGA}}\index{FePGA@{FePGA}!SOFTWARE@{SOFTWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{
SOFTWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}
}]\end{description}
\end{Desc}



Definition at line 29 of file Attrib.h.


\begin{DoxyCode}
29                 {
30     UNDEFINED,
31     PASSIVE,
32     ACTIVE,
33     INTERFACE,
34     IO,
35     IODATA,
36     ELEMENT,
37     HARDWARE,
38     PROCESSUS,
39     SOFTWARE 
40   }; // array m_attribString must be changed into Attrib::Attrib if this enu is m
      odified. 
\end{DoxyCode}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classFePGA_a377ae8860fbb3162e0c49dd08197a670}{
\index{FePGA@{FePGA}!FePGA@{FePGA}}
\index{FePGA@{FePGA}!FePGA@{FePGA}}
\subsubsection[{FePGA}]{\setlength{\rightskip}{0pt plus 5cm}FePGA::FePGA ()}}
\label{classFePGA_a377ae8860fbb3162e0c49dd08197a670}


Definition at line 29 of file FePGA.cpp.

References Attrib::add(), Hierarchy::addChild(), Object::debug(), Attrib::ELEMENT, Attrib::HARDWARE, m\_\-addSpiReg, m\_\-ctrlSpiReg, m\_\-resetReg, m\_\-rxSpiFifo, m\_\-setupReg, m\_\-testFifo, m\_\-transmitSpiReg, m\_\-txSpiFifo, m\_\-usb, MakeRAM(), MakeRegister(), Object::setId(), Object::setName(), and Object::setType().


\begin{DoxyCode}
29             : m_addSpiReg() {
30   setType("FePGA");
31   setId(0);
32   add(Attrib::ELEMENT); add (Attrib::HARDWARE);
33   debug("FePGA built.","FePGA::FePGA");
34 
35   m_usb = new UsbFTMLInterface();
36   m_usb->setName("Usb");
37   addChild(m_usb);
38 
39   // For some reason the registers have to
40   // be created outside of the MakeRegister
41   // function
42   m_setupReg       = new Register();
43   m_resetReg       = new Register();
44   m_addSpiReg      = new Register();
45   m_transmitSpiReg = new Register();
46   m_ctrlSpiReg     = new Register();
47 
48   MakeRegister(m_setupReg,       "SetupReg",       0x01);
49   MakeRegister(m_resetReg,       "ResetReg",       0x02);
50   MakeRegister(m_addSpiReg,      "AddSpiReg",      0x03);
51   MakeRegister(m_transmitSpiReg, "TransmitSpiReg", 0x0B);
52   MakeRegister(m_ctrlSpiReg,     "CtrlSpiReg",     0x0E);
53 
54   // Same applies to the RAMs
55   m_rxSpiFifo   = new RAM();
56   m_txSpiFifo   = new RAM();
57 
58   MakeRAM(m_rxSpiFifo, "RxSpiFifo", 0x0C);
59   MakeRAM(m_txSpiFifo, "TxSpiFifo", 0x0D);
60 
61   m_testFifo   = new RAM();
62   MakeRAM(m_testFifo, "TestFifo", 0x05);
63 
64 }
\end{DoxyCode}
\hypertarget{classFePGA_aa445095a44c521b6b7803feaef6c16ba}{
\index{FePGA@{FePGA}!$\sim$FePGA@{$\sim$FePGA}}
\index{$\sim$FePGA@{$\sim$FePGA}!FePGA@{FePGA}}
\subsubsection[{$\sim$FePGA}]{\setlength{\rightskip}{0pt plus 5cm}virtual FePGA::$\sim$FePGA ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFePGA_aa445095a44c521b6b7803feaef6c16ba}


Definition at line 31 of file FePGA.h.


\begin{DoxyCode}
31 {}; 
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classAttrib_a235f773af19c900264a190b00a3b4ad7}{
\index{FePGA@{FePGA}!add@{add}}
\index{add@{add}!FePGA@{FePGA}}
\subsubsection[{add}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::add (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a235f773af19c900264a190b00a3b4ad7}
Add an attribut 

Definition at line 67 of file Attrib.h.

References Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by A3PE::A3PE(), Attrib::Attrib(), SpecsMezzanine::cmdline(), Computer::Computer(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Processus::Processus(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), Attrib::remove(), SeqPGA::SeqPGA(), SpecsMaster::SpecsMaster(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
67                             {
68     if (attribut!=Attrib::UNDEFINED) remove(Attrib::UNDEFINED);
69     bool duplicate = false ;
70     std::vector<int>::const_iterator iter ;
71     for ( iter  = m_attributs.begin() ;
72           iter != m_attributs.end()   ;
73           ++iter ) {
74       if ( attribut == (*iter) ) {
75         duplicate = true ;
76       }
77     }
78     if (!duplicate) {
79       m_attributs.push_back( attribut );
80     }
81   }
\end{DoxyCode}
\hypertarget{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{
\index{FePGA@{FePGA}!addChild@{addChild}}
\index{addChild@{addChild}!FePGA@{FePGA}}
\subsubsection[{addChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::addChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual, inherited\mbox{]}}}}
\label{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}


Definition at line 83 of file Hierarchy.cpp.

References Object::debug(), Hierarchy::m\_\-children, Object::name(), and Hierarchy::setParent().

Referenced by A3PE::A3PE(), SpecsMezzanine::addBus(), SpecsSlave::addI2c(), Application::create(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1::LSDelayChipV1(), MakeRAM(), MakeRegister(), Phaser::Phaser(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), SeqPGA::SeqPGA(), SpecsMezzanine::SpecsMezzanine(), UsbI2cBus::UsbI2cBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
83                                           {
84   element->setParent(this);
85   m_children.push_back(element);
86   debug(element->name()+" added to the child tree.","Hierarchy::addChild");
87 }
\end{DoxyCode}
\hypertarget{classFePGA_a64feabdb09e65b1b4b1376a4da713570}{
\index{FePGA@{FePGA}!addI2cReg@{addI2cReg}}
\index{addI2cReg@{addI2cReg}!FePGA@{FePGA}}
\subsubsection[{addI2cReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ FePGA::addI2cReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_a64feabdb09e65b1b4b1376a4da713570}


Definition at line 103 of file FePGA.h.

References m\_\-addI2cReg.


\begin{DoxyCode}
103 { return m_addI2cReg;    }
\end{DoxyCode}
\hypertarget{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{
\index{FePGA@{FePGA}!attributs@{attributs}}
\index{attributs@{attributs}!FePGA@{FePGA}}
\subsubsection[{attributs}]{\setlength{\rightskip}{0pt plus 5cm}std::string Attrib::attributs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_aee7bbf16b144887f196e1341b24f8a26}
Print the \hyperlink{classAttrib}{Attrib} of an \hyperlink{classObject}{Object} 

Definition at line 54 of file Attrib.cpp.

References images::index, Attrib::m\_\-attribString, and Attrib::m\_\-attributs.

Referenced by export\_\-obj().


\begin{DoxyCode}
54                             {
55   std::string output;
56   std::vector<int>::iterator iter ;
57   for ( unsigned int index = 0 ; index < m_attributs.size() ; ++index ) {
58     if ( m_attributs.size() - index > 1 ) {
59       output.append(m_attribString[m_attributs[index]]);
60       output.append(":");
61     }
62     else {
63       output.append(m_attribString[m_attributs[index]]);
64     }
65   }
66   return output;
67 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1e207f973c694b538bf90107b4868817}{
\index{FePGA@{FePGA}!child@{child}}
\index{child@{child}!FePGA@{FePGA}}
\subsubsection[{child}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::child (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1e207f973c694b538bf90107b4868817}


Definition at line 133 of file Hierarchy.cpp.

References Hierarchy::child(), Hierarchy::children(), Object::name(), Hierarchy::origin(), Hierarchy::parent(), and Object::warning().

Referenced by Application::cd(), Hierarchy::child(), and export\_\-obj().


\begin{DoxyCode}
133                                          {
134   std::string newpath = path;
135   std::string up("..");
136   std::string separator(1,'/');
137 
138   Hierarchy * newcurrent = 0;
139 
140   //  info("path="+path,"Hierarchy::child");
141 
142   if (path.compare("")==0 || path.compare("/")==0) {
143     //    debug("return origin","Hierarchy::child");
144     return origin();
145   }
146 
147   if (path.compare(name())==0){
148     //    debug("return itself","Hierarchy::child");
149     return this;
150   }
151 
152   if (path.compare("..")==0){
153     if (0!=this->parent()) return this->parent();
154     else return this;
155   }
156 
157   if (path.compare("../")==0){
158     if (0!=this->parent()) return this->parent();
159     else return this;
160   }
161 
162 
163   int npos=path.find(separator,0);
164 
165   //  info("find separator in "+itos(npos)+" of "+path,"Hierarchy::child");
166 
167   // remove last separator
168   if ( npos == (int)(path.size()-1) ) {
169     newpath = std::string(path,0,npos);
170     path = newpath;
171   }
172 
173   if (npos==0){
174     //    debug("Going back to origin and calling child","Hierarchy::child");
175     newpath=std::string(path,1,path.size()-1);
176     return origin()->child(newpath);
177   }
178   else{
179     if ( npos== (int)(std::string::npos) ){
180       //      debug("Getting chid "+path+" of "+this->name(),"Hierarchy::child");
      
181       std::vector <Hierarchy*> list = children();
182       std::vector<Hierarchy*>::iterator iter;
183       for (iter=list.begin();iter!=list.end();iter++){
184         if ((*iter)->name().compare(path)==0){
185           return *iter;
186         }
187       }
188       warning(this->name()+std::string(" has no child '")+path+"'","Hierarchy::ch
      ild");
189       return this;
190     }
191     else
192     {
193       int ipos=path.find(separator,0);
194       //      info("default behaviour "+path+" with separator in "+itos(ipos),"Hi
      erarchy::child");
195 
196       std::string newcurrentname=std::string(path,0,ipos);
197       newpath=std::string(path,ipos+1,path.size()-1);
198 
199       //      info("looking now for "+newpath+" from "+newcurrentname,"Hierarchy:
      :child");
200 
201       if (0==newcurrentname.compare(origin()->name())){
202         //        info("current is computer. Looking for children"+newcurrentname
      ,"Hierarchy::child");
203         return origin()->child(newpath);
204       }
205 
206       newcurrent = (Hierarchy*)0;
207 
208       std::vector <Hierarchy*> list = children();
209       std::vector<Hierarchy*>::iterator iter;
210       for (iter=list.begin();iter!=list.end();iter++){
211         if ((*iter)->name().compare(newcurrentname)==0){
212           newcurrent = (*iter);
213         }
214       }
215 
216 
217       if ((Hierarchy*)0==newcurrent){
218         if (newcurrentname.compare("..")==0 && 0!=parent()){
219           newcurrent=this->parent();
220           //          debug("newcurrent was .. -> parent="+parent()->name());
221         }
222         else
223         {
224           warning(this->name()+" has no child '"+newcurrentname+"'",
225               "Hierarchy::child");
226           return this;
227         }
228       }
229       //      debug("recurrence call for "+newpath+" on "+newcurrent->name(),"Hie
      rarchy::child");
230       return newcurrent -> child ( newpath );
231     }
232   }
233 }
\end{DoxyCode}
\hypertarget{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{
\index{FePGA@{FePGA}!children@{children}}
\index{children@{children}!FePGA@{FePGA}}
\subsubsection[{children}]{\setlength{\rightskip}{0pt plus 5cm}std::vector$<${\bf Hierarchy}$\ast$$>$ Hierarchy::children ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}


Definition at line 33 of file Hierarchy.h.

References Hierarchy::m\_\-children.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), SpecsSlave::recursiveInitCommunications(), Element::recursiveInitCommunications(), Element::recursiveInitElement(), Application::setConfig(), and Hierarchy::tree().


\begin{DoxyCode}
33 { return m_children;  } //< get list of child(ren)
\end{DoxyCode}
\hypertarget{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{
\index{FePGA@{FePGA}!childTyped@{childTyped}}
\index{childTyped@{childTyped}!FePGA@{FePGA}}
\subsubsection[{childTyped}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::childTyped (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}


Definition at line 239 of file Hierarchy.cpp.

References Hierarchy::children(), Hierarchy::m\_\-origin, Object::name(), Hierarchy::parent(), and Object::warning().

Referenced by export\_\-obj().


\begin{DoxyCode}
239                                               {
240 
241   std::string newpath = path;
242 
243   std::string up("..");
244   std::string separator(1,'/');
245   std::string typeopen(1,'[');
246   std::string typeclose(1,']');
247 
248   Hierarchy * newcurrent = 0;
249 
250   unsigned int npos=path.find(separator,0);
251   unsigned int opos=path.find(typeopen,0);
252   if ( npos==std::string::npos || npos == path.size()-1 ){
253     if ( path.compare("..")==0 ) {
254       return parent();
255     }
256 
257     if ( npos == path.size()-1 ) {
258       newpath = std::string(path,0,opos);
259       path = newpath;
260     }
261 
262     std::vector < Hierarchy* > list = children();
263     std::vector < Hierarchy* >::iterator iter;
264     for (iter=list.begin();iter!=list.end();iter++){
265       std::string notypepath = std::string(path,0,opos);
266       if ((*iter)->name().compare(notypepath)==0){
267         return *iter;
268       }
269     }
270     warning(this->name()+std::string(" has no child ") +path,"Hierarchy::child");
      
271     return 0;
272   }
273 
274   else {
275 
276     if (std::string(path,0,3).compare(std::string("../"))==0) {
277       newpath=std::string(path,3,path.size()-3);
278       newcurrent = parent();
279     }
280     if (std::string(path,0,1).compare(std::string("/"))==0) {
281       newpath=std::string(path,1,path.size()-1);
282       newcurrent = ( Hierarchy* ) m_origin;
283     }
284     if ((std::string(path,0,3).compare(std::string("../")) !=0 ) &&
285         std::string(path,0,1).compare(std::string("/"))!=0 ) {
286       opos = path.find(typeopen,0);
287       int cpos = path.find(typeclose,0);
288       std::string name = std::string (path,0,opos);
289       newcurrent = childTyped( name );
290       if (newcurrent ==0){
291         warning(path+": no child found with such a name","Hierarchy::child");
292       }
293       newpath = std::string (path,cpos+2,path.size()-cpos-1);
294     }
295     return newcurrent -> childTyped ( newpath );
296   }
297 }
\end{DoxyCode}
\hypertarget{classHierarchy_af4d43b0765b402670eed2d62c73405af}{
\index{FePGA@{FePGA}!clear@{clear}}
\index{clear@{clear}!FePGA@{FePGA}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::clear ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_af4d43b0765b402670eed2d62c73405af}


Definition at line 35 of file Hierarchy.cpp.

References Hierarchy::delChild(), Object::info(), Hierarchy::m\_\-children, and Object::name().

Referenced by export\_\-obj().


\begin{DoxyCode}
35                      {
36   std::vector<Hierarchy*> listlocale;
37   std::vector<Hierarchy*>::iterator iter;
38   info("loop on "+name()+" children.","Hierarchy::clear");
39   for (iter=m_children.begin();iter!=m_children.end();iter++){
40       info("processing "+(*iter)->name()+".","Hierarchy::clear");
41 /*
42       (*iter)->clear();
43 //      this->delChild((*iter));
44       info("obj "+(*iter)->name()+" being cleared.","Hierarchy::clear");
45       delete (*iter);
46       info("Object deleted.","Hierarchy::clear");
47       m_children.erase(iter);
48       info("Object removed from the tree.","Hierarchy::clear");
49 */
50     (*iter)->clear();
51     info("Adding object "+(*iter)->name()+" from the Hierarchy to the list of del
      eted objects.","Hierarchy::clear");
52     listlocale.push_back((*iter));
53   }
54 
55   for (iter=listlocale.begin();iter!=listlocale.end();iter++){
56     info("Removing object "+(*iter)->name()+".","Hierarchy::clear");
57     this->delChild(*iter);
58 //    m_children.erase(iter);
59     delete (*iter);
60   }
61   info("Getting out of "+name());
62 }
\end{DoxyCode}
\hypertarget{classElement_af57444353c1ddf9fa0109801e97debf7}{
\index{FePGA@{FePGA}!connection@{connection}}
\index{connection@{connection}!FePGA@{FePGA}}
\subsubsection[{connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Element::connection ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_af57444353c1ddf9fa0109801e97debf7}
Get IO interface 

Definition at line 84 of file Element.cpp.

References Element::m\_\-connection, Object::name(), and Object::warning().

Referenced by UsbSpiBus::clockDivider(), export\_\-obj(), UsbSpiBus::read(), UsbI2cBus::read(), IOobject::read(), UsbSpiBus::setClockDivider(), UsbSpiBus::write(), UsbI2cBus::write(), and IOobject::write().


\begin{DoxyCode}
84                               {
85   if (0==m_connection){
86     warning("no connection defined for "+name()+".","Element::connection");
87     return (Hierarchy*)0;
88   }
89   return m_connection;
90 }
\end{DoxyCode}
\hypertarget{classObject_a6c9a0397ca804e04d675ed05683f5420}{
\index{FePGA@{FePGA}!debug@{debug}}
\index{debug@{debug}!FePGA@{FePGA}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a6c9a0397ca804e04d675ed05683f5420}


Definition at line 45 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
45 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aac010553f022165573714b7014a15f0d}{
\index{FePGA@{FePGA}!debug@{debug}}
\index{debug@{debug}!FePGA@{FePGA}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aac010553f022165573714b7014a15f0d}


Definition at line 37 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by A3PE::A3PE(), A3PE::acquisition(), SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), LSDelayChipV1::checkConfigAddr(), LSDelayChipV1::checkStatusAddr(), LSDelayChipV1::configRegBulkRead(), LSDelayChipV1::configRegBulkWrite(), A3PE::dataReady(), DCU::DCU(), Hierarchy::delChild(), SpecsSlave::detect(), EmulateFE::execute(), StorageFifoAcquisition::execute(), StorageFifo::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FePGA(), SpecsGlue::i2cClkMode(), SeqPGA::i2cRead(), i2cRead(), SeqPGA::i2cWrite(), i2cWrite(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), SpecsSlave::init(), SpecsMaster::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), A3PE::internalAXSequence(), SpecsMezzanine::led(), SpecsGlue::led(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Data::purge(), ICPhaser::read(), Phaser::read(), FEB\_\-v1::readFifoSpyFE(), SpecsSlave::reset(), SpecsMaster::reset(), FEB\_\-v1::reset(), CU\_\-v1::reset(), Proto40MHz\_\-v1::reset(), FEB\_\-v1::resetFifoSpyFE(), SeqPGA::resetSpi(), FEB\_\-v1::resetSpi(), SeqPGA::SeqPGA(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), A3PE::setAXRamUsb(), Element::setConnection(), SpecsGlue::setI2cClkMode(), A3PE::setLatencyAX(), SpecsMezzanine::setLed(), SpecsGlue::setLed(), A3PE::setLengthAX(), A3PE::setReadToAXRamUsb(), SpecsMaster::setSpeed(), A3PE::setWriteFromAXRamUsb(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), LSDelayChipV1::spiBERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), FEB\_\-v1::testDuration(), SeqPGA::testSequence(), A3PE::trigger(), Server::updateConfig(), Server::updateState(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
37 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{
\index{FePGA@{FePGA}!delChild@{delChild}}
\index{delChild@{delChild}!FePGA@{FePGA}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild (std::string {\em n})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}


Definition at line 110 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.


\begin{DoxyCode}
110                                    {
111   bool flag=false;
112   std::vector<Hierarchy*>::iterator iter,remove;
113   for (iter=m_children.begin();iter!=m_children.end();iter++){
114     if ((*iter)->name()==n){ remove=iter; flag=true;}
115   }
116   if (flag){
117     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
118     m_children.erase(remove);
119   }
120 }
\end{DoxyCode}
\hypertarget{classHierarchy_a2b2b359fac003233f65786a616766bde}{
\index{FePGA@{FePGA}!delChild@{delChild}}
\index{delChild@{delChild}!FePGA@{FePGA}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a2b2b359fac003233f65786a616766bde}


Definition at line 92 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.

Referenced by Hierarchy::clear(), export\_\-obj(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
92                                           {
93   bool flag=false;
94   std::vector<Hierarchy*>::iterator iter,remove;
95   for (iter=m_children.begin();(iter!=m_children.end());iter++){
96     if (*iter==element){
97       remove=iter;
98       flag=true;
99     }
100   }
101   if (flag){
102     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
103     m_children.erase(remove);
104   }
105 }
\end{DoxyCode}
\hypertarget{classObject_a2e3947f2870094c332d7454117f3ec63}{
\index{FePGA@{FePGA}!dllName@{dllName}}
\index{dllName@{dllName}!FePGA@{FePGA}}
\subsubsection[{dllName}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::dllName ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2e3947f2870094c332d7454117f3ec63}
Get accessor to member m\_\-dllName \begin{DoxyReturn}{Returns}
the current value of m\_\-dllName 
\end{DoxyReturn}


Definition at line 74 of file Object.h.

References Object::m\_\-dllName.

Referenced by export\_\-obj().


\begin{DoxyCode}
74                        {
75     return m_dllName;
76   }  
\end{DoxyCode}
\hypertarget{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{
\index{FePGA@{FePGA}!error@{error}}
\index{error@{error}!FePGA@{FePGA}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}


Definition at line 48 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
48 { m_log.msgSvc (MsgSvc::ERR     , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a204a95f57818c0f811933917a30eff45}{
\index{FePGA@{FePGA}!error@{error}}
\index{error@{error}!FePGA@{FePGA}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a204a95f57818c0f811933917a30eff45}


Definition at line 40 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by ICECALv3::checkChNumber(), A3PE::clockDivision(), NI6008::cmd(), A3PE::enableStorage(), A3PE\_\-BitFlip::execute(), export\_\-obj(), A3PE::fifoDepth(), A3PE::fifoLatency(), FEB\_\-v1::gbtStatus(), Register::getBit(), MSOxxxx::getStatistics(), SpecsMaster::init(), NI6008::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), A3PE::latencyAX(), A3PE::lengthAX(), A3PE::nTrigger(), MSOxxxx::open(), ICECALv3::parseParameterList(), A3PE::pipeline(), UsbFTMLInterface::read(), UsbFTInterface::read(), MSOxxxx::recv(), A3PE::reset(), MSOxxxx::send(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), ICECALv3::setAnalogCh(), A3PE::setAXRamUsb(), Register::setBit(), A3PE::setClockDivision(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), A3PE::setLatencyAX(), A3PE::setLengthAX(), A3PE::setNTrigger(), A3PE::setPipeline(), A3PE::setReadPatternFifoUsb(), A3PE::setReadToAXRamUsb(), A3PE::setReadTriggerFifoUsb(), A3PE::setSoftwareTrigger(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), A3PE::setWriteFromAXRamUsb(), A3PE::setWriteStorageFifoUsb(), ICECALv3::spiFERTest(), ICECALv3::spiWriteSafe(), A3PE::startSequenceAX(), A3PE::triggerDelay(), A3PE::triggerRate(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
40 { m_log.msgSvc (MsgSvc::ERR     , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_ae62acd3d09f716220f75f252dc38bc9a}{
\index{FePGA@{FePGA}!fatal@{fatal}}
\index{fatal@{fatal}!FePGA@{FePGA}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae62acd3d09f716220f75f252dc38bc9a}


Definition at line 49 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
49 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{
\index{FePGA@{FePGA}!fatal@{fatal}}
\index{fatal@{fatal}!FePGA@{FePGA}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}


Definition at line 41 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by export\_\-obj(), SpecsSlave::init(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), and Element::setConnection().


\begin{DoxyCode}
41 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{
\index{FePGA@{FePGA}!hasChildren@{hasChildren}}
\index{hasChildren@{hasChildren}!FePGA@{FePGA}}
\subsubsection[{hasChildren}]{\setlength{\rightskip}{0pt plus 5cm}bool Hierarchy::hasChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}


Definition at line 303 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
303                               {
304   return ( m_children.size()>0 );
305 }
\end{DoxyCode}
\hypertarget{classFePGA_ae6425fbad1a8db57025efaf387a6f41b}{
\index{FePGA@{FePGA}!help@{help}}
\index{help@{help}!FePGA@{FePGA}}
\subsubsection[{help}]{\setlength{\rightskip}{0pt plus 5cm}void FePGA::help ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFePGA_ae6425fbad1a8db57025efaf387a6f41b}


Destructor. printout help for the \hyperlink{namespaceelement}{element} 

Implements \hyperlink{classElement_a32c0de27acb08e17251cef88c3e9303a}{Element}.

Definition at line 36 of file FePGA.h.

References Object::info(), and Object::name().


\begin{DoxyCode}
36 { info("FePGA "+name()+". No help.","FePGA::help"); };
\end{DoxyCode}
\hypertarget{classFePGA_a1553db5010cce9e3495aa3060baf0b3c}{
\index{FePGA@{FePGA}!i2c@{i2c}}
\index{i2c@{i2c}!FePGA@{FePGA}}
\subsubsection[{i2c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UsbMLI2cBus}$\ast$ FePGA::i2c ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_a1553db5010cce9e3495aa3060baf0b3c}


Definition at line 81 of file FePGA.h.

References m\_\-usbi2c.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
81                     {
82     return m_usbi2c;
83   }
\end{DoxyCode}
\hypertarget{classFePGA_a26b690b730b5f668ab28fb8deab8326b}{
\index{FePGA@{FePGA}!i2cAdd@{i2cAdd}}
\index{i2cAdd@{i2cAdd}!FePGA@{FePGA}}
\subsubsection[{i2cAdd}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::i2cAdd ()}}
\label{classFePGA_a26b690b730b5f668ab28fb8deab8326b}


Definition at line 412 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), m\_\-addI2cReg, and IOobject::read().


\begin{DoxyCode}
412                                {
413   m_addI2cReg->read();
414   return ( m_addI2cReg->io()->dataU8(0) + (m_addI2cReg->io()->dataU8(1)<<8) ) ; /
      /WARNING !!!! What Values to put here ??
415 }
\end{DoxyCode}
\hypertarget{classFePGA_a5577463c8478cb6d54fc3c75b26cd819}{
\index{FePGA@{FePGA}!i2cBuffer@{i2cBuffer}}
\index{i2cBuffer@{i2cBuffer}!FePGA@{FePGA}}
\subsubsection[{i2cBuffer}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::i2cBuffer ()}}
\label{classFePGA_a5577463c8478cb6d54fc3c75b26cd819}


Definition at line 392 of file FePGA.cpp.

References m\_\-i2cBuffer.


\begin{DoxyCode}
392                                   {
393   return m_i2cBuffer;
394 }
\end{DoxyCode}
\hypertarget{classFePGA_a9c261a09d323c07ec4b9e925d4dfc353}{
\index{FePGA@{FePGA}!i2cData@{i2cData}}
\index{i2cData@{i2cData}!FePGA@{FePGA}}
\subsubsection[{i2cData}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::i2cData ()}}
\label{classFePGA_a9c261a09d323c07ec4b9e925d4dfc353}


Definition at line 399 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), and m\_\-masterI2cReg.

Referenced by i2cRead().


\begin{DoxyCode}
399                                 {
400   return ( ((m_masterI2cReg->io()->dataU8(0))&0xFF) ) ; //WARNING !!!! What Value
      s to put here ??
401 }
\end{DoxyCode}
\hypertarget{classFePGA_a210cf57766c4f818ea61af671e91cfeb}{
\index{FePGA@{FePGA}!i2cGBTSCA@{i2cGBTSCA}}
\index{i2cGBTSCA@{i2cGBTSCA}!FePGA@{FePGA}}
\subsubsection[{i2cGBTSCA}]{\setlength{\rightskip}{0pt plus 5cm}bool FePGA::i2cGBTSCA ()}}
\label{classFePGA_a210cf57766c4f818ea61af671e91cfeb}


Definition at line 379 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), m\_\-setupReg, and IOobject::read().


\begin{DoxyCode}
379                       {
380   m_setupReg->read();
381   return (! ( m_setupReg->io()->dataU8(0) & 1 ) ) ;
382 }
\end{DoxyCode}
\hypertarget{classFePGA_adf1c43786131d0f500b4662a877229c7}{
\index{FePGA@{FePGA}!i2cRead@{i2cRead}}
\index{i2cRead@{i2cRead}!FePGA@{FePGA}}
\subsubsection[{i2cRead}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::i2cRead (unsigned long int {\em subadd})}}
\label{classFePGA_adf1c43786131d0f500b4662a877229c7}


Definition at line 480 of file FePGA.cpp.

References i2cData(), i2cRead(), and setI2cSubAdd().


\begin{DoxyCode}
480                                                         {
481   setI2cSubAdd(subadd);
482   i2cRead();
483   return i2cData();
484 }
\end{DoxyCode}
\hypertarget{classFePGA_a939c5c23077210a2ad851a12694657a4}{
\index{FePGA@{FePGA}!i2cRead@{i2cRead}}
\index{i2cRead@{i2cRead}!FePGA@{FePGA}}
\subsubsection[{i2cRead}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::i2cRead ()}}
\label{classFePGA_a939c5c23077210a2ad851a12694657a4}


Definition at line 435 of file FePGA.cpp.

References shell::data(), IOdata::dataU8(), Object::debug(), IOdata::defDataU8(), IOobject::io(), m\_\-i2cSubAdd, m\_\-masterI2cReg, m\_\-setupReg, IOobject::read(), IOdata::setU8(), StatusCode::SUCCESS, and IOobject::write().

Referenced by i2cRead().


\begin{DoxyCode}
435                           {
436   debug("setting position of read i2c protocol","i2c read");
437   m_setupReg->read();
438   unsigned int data = m_setupReg->io()->dataU8()[0];//WARNING !!!! What Values to
       put here ??
439   data |= (1 << 2)  ;     
440   m_setupReg->io()->setU8(0,data);
441   m_setupReg->write();
442     
443   debug("setting subadd value in the frame","i2c write");
444   m_masterI2cReg->io()->defDataU8(2);
445   m_masterI2cReg->io()->setU8(0,m_i2cSubAdd&0xFF);//WARNING !!!! What Values to p
      ut here ??
446   m_masterI2cReg->io()->setU8(1,(m_i2cSubAdd>>8)&0xFF);//WARNING !!!! What Values
       to put here ??
447 
448   debug("i2c write of the register","i2c read");
449   m_masterI2cReg->write();
450 
451   debug("i2c read of the addressed register","i2c read");
452   m_masterI2cReg->io()->defDataU8(1);//WARNING !!!! What Values to put here ??
453   m_masterI2cReg->read();
454 
455   return StatusCode::SUCCESS;
456 }
\end{DoxyCode}
\hypertarget{classFePGA_ab51ac1c71e33f7444212de0e89e1f436}{
\index{FePGA@{FePGA}!i2cSubAdd@{i2cSubAdd}}
\index{i2cSubAdd@{i2cSubAdd}!FePGA@{FePGA}}
\subsubsection[{i2cSubAdd}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::i2cSubAdd ()}}
\label{classFePGA_ab51ac1c71e33f7444212de0e89e1f436}


Definition at line 425 of file FePGA.cpp.

References m\_\-i2cSubAdd.


\begin{DoxyCode}
425                                   {
426   return m_i2cSubAdd; 
427 }
\end{DoxyCode}
\hypertarget{classFePGA_a45e1cfdf1f303f3958bf6a83c4e8039b}{
\index{FePGA@{FePGA}!i2cWrite@{i2cWrite}}
\index{i2cWrite@{i2cWrite}!FePGA@{FePGA}}
\subsubsection[{i2cWrite}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::i2cWrite (unsigned long int {\em subadd}, \/  unsigned long int {\em value})}}
\label{classFePGA_a45e1cfdf1f303f3958bf6a83c4e8039b}


Definition at line 487 of file FePGA.cpp.

References i2cWrite(), setI2cBuffer(), and setI2cSubAdd().


\begin{DoxyCode}
487                                                                            {
488   setI2cSubAdd(subadd);
489   setI2cBuffer(value);
490   return i2cWrite();
491 }
\end{DoxyCode}
\hypertarget{classFePGA_a27b9c9bb486cea35b1bbcac5da96f527}{
\index{FePGA@{FePGA}!i2cWrite@{i2cWrite}}
\index{i2cWrite@{i2cWrite}!FePGA@{FePGA}}
\subsubsection[{i2cWrite}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::i2cWrite ()}}
\label{classFePGA_a27b9c9bb486cea35b1bbcac5da96f527}


Definition at line 459 of file FePGA.cpp.

References shell::data(), IOdata::dataU8(), Object::debug(), IOdata::defDataU8(), IOobject::io(), m\_\-i2cBuffer, m\_\-i2cSubAdd, m\_\-masterI2cReg, m\_\-setupReg, IOobject::read(), IOdata::setU8(), and IOobject::write().

Referenced by i2cWrite().


\begin{DoxyCode}
459                           {
460   debug("setting position of write i2c protocol","i2c write");
461   m_setupReg->read();
462   unsigned int data = m_setupReg->io()->dataU8()[0]; //WARNING !!!! What Values t
      o put here ??
463   data &= ~(1 << 2)  ; 
464   m_setupReg->io()->setU8(0,data); //WARNING !!!! What Values to put here ??
465   m_setupReg->write();
466 
467   debug("setting subadd value in the frame","i2c write");
468   m_masterI2cReg->io()->defDataU8(3);
469   m_masterI2cReg->io()->setU8(0,m_i2cSubAdd&0xFF); //WARNING !!!! What Values to 
      put here ??
470   m_masterI2cReg->io()->setU8(1,(m_i2cSubAdd>>8)&0xFF); //WARNING !!!! What Value
      s to put here ??
471 
472   debug("setting buffer value in the frame","i2c write");
473   m_masterI2cReg->io()->setU8(2,m_i2cBuffer&0xFF); //WARNING !!!! What Values to 
      put here ??
474 
475 
476   debug("i2c write","i2c write");
477   return m_masterI2cReg->write();
478 }
\end{DoxyCode}
\hypertarget{classObject_af99145335cc61ff6e2798ea17db009d2}{
\index{FePGA@{FePGA}!id@{id}}
\index{id@{id}!FePGA@{FePGA}}
\subsubsection[{id}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char Object::id ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_af99145335cc61ff6e2798ea17db009d2}


Reimplemented in \hyperlink{classMSOxxxx_a0f14b23d31d8e7647184e99a89600cc3}{MSOxxxx}.

Definition at line 30 of file Object.h.

References Object::m\_\-id.

Referenced by export\_\-obj().


\begin{DoxyCode}
30 { return m_id;         } //< Get Object m_id 
\end{DoxyCode}
\hypertarget{classObject_a1ca123253dfd30fc28b156f521dcbdae}{
\index{FePGA@{FePGA}!info@{info}}
\index{info@{info}!FePGA@{FePGA}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a1ca123253dfd30fc28b156f521dcbdae}


Definition at line 46 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
46 { m_log.msgSvc (MsgSvc::INFO    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a644fd329ea4cb85f54fa6846484b84a8}{
\index{FePGA@{FePGA}!info@{info}}
\index{info@{info}!FePGA@{FePGA}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a644fd329ea4cb85f54fa6846484b84a8}


Definition at line 38 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by NI6008::addDevice(), ICECALv3::bxidResynchStatus(), FEB\_\-v1::calibCte(), checkCmd(), Hierarchy::clear(), FEB\_\-v1::clock80MHzFallingEdge(), FEB\_\-v1::clockFallingEdge(), UsbFTMLInterface::close(), UsbFTInterface::close(), MSOxxxx::closeConnection(), Processus::closeRootFile(), SpecsMezzanine::cmdline(), Server::cmdline(), SpecsSlave::detect(), FEB\_\-v1::disableSubtract(), IOdata::dump(), A3PE::dumpFromAX(), A3PE::dumpPattern(), A3PE::dumpStorage(), A3PE::dumpToAX(), A3PE::dumpTrigger(), Processus::endProcessing(), PhaserRampExec::execute(), export\_\-obj(), PhaserRampExec::finalize(), FEB\_\-v1::gain4(), FEB\_\-v1::gbt80MHzClkEport(), FEB\_\-v1::gbtDataPath(), FEB\_\-v1::gbtDLLEport(), FEB\_\-v1::gbtDLLReset(), FEB\_\-v1::gbtEnableEport(), FEB\_\-v1::gbtMode(), FEB\_\-v1::gbtStatus(), FEB\_\-v1::gbtTermEport(), FEB\_\-v1::gbtTrackMode(), ICECALv3::getAnalogCh(), ICECALv3::getDelayLineCh(), ICECALv3::getMainReg(), FEB\_\-v1::globalPseudoPMEnable(), SpecsMezzanine::help(), SpecsMaster::help(), SpecsGlue::help(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), help(), FEB\_\-v1::help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), A3PE::help(), Phaser::help(), Croc::help(), MSOxxxx::help(), LSDelayChipV1::help(), ICECALv3::help(), MSOxxxx::id(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), FEB\_\-v1::injectModeFE(), isInt(), FEB\_\-v1::latency(), FEB\_\-v1::latencyLLT(), A3PE::loadFromAX(), Application::loadHistoryFile(), A3PE::loadPattern(), A3PE::loadStorage(), A3PE::loadToAX(), A3PE::loadTrigger(), Application::loop(), FEB\_\-v1::maskLLT(), Application::network(), FEB\_\-v1::oldSubtract(), MSOxxxx::open(), Processus::openRootFile(), Data::print(), FEB\_\-v1::probeEnable(), ProcDataBase::ProcDataBase(), FEB\_\-v1::pseudoADCEnable(), FEB\_\-v1::pseudoPMEnable(), UsbSpiBus::read(), UsbFTMLInterface::read(), FEB\_\-v1::readFifoInjectFE(), FEB\_\-v1::readFifoLLT(), FEB\_\-v1::readFifoLLTFE(), FEB\_\-v1::readFifoSpyFE(), MSOxxxx::recv(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), SeqPGA::reset(), reset(), UsbFTInterface::reset(), A3PE::reset(), Croc::reset(), A3PE::resetAcquisitionWriteCounter(), FEB\_\-v1::resetFE(), A3PE::resetFE(), FEB\_\-v1::resetFifoInjectFE(), A3PE::resetFromAXRam(), SpecsSlave::resetInternal(), A3PE::resetLatencyCounter(), A3PE::resetPatternFifo(), A3PE::resetSequenceFromToAX(), A3PE::resetSPI(), A3PE::resetStorageFifo(), A3PE::resetToAXRam(), A3PE::resetTriggerFifo(), resetUsb(), A3PE::resetUsbPhasers(), MSOxxxx::send(), Server::Server(), Application::server(), FEB\_\-v1::setCalibCte(), FEB\_\-v1::setClock80MHzFallingEdge(), A3PE::setClockDivision(), FEB\_\-v1::setClockFallingEdge(), UsbSpiBus::setDataLength(), FEB\_\-v1::setDisableSubtract(), A3PE::setEnableADC(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), FEB\_\-v1::setGain4(), FEB\_\-v1::setGbt80MHzClkEport(), FEB\_\-v1::setGbtClockStrength(), FEB\_\-v1::setGbtDataPath(), FEB\_\-v1::setGbtDLLEport(), FEB\_\-v1::setGbtEnableEport(), FEB\_\-v1::setGbtMode(), FEB\_\-v1::setGbtTermEport(), FEB\_\-v1::setGbtTrackMode(), FEB\_\-v1::setGlobalPseudoPMEnable(), FEB\_\-v1::setInjectModeFE(), A3PE::setInternalAXSequence(), FEB\_\-v1::setLatency(), A3PE::setNTrigger(), FEB\_\-v1::setOldSubtract(), FEB\_\-v1::setOutputEport(), ICPhaser::setPhase(), Phaser::setPhase(), A3PE::setPipeline(), FEB\_\-v1::setProbeEnable(), FEB\_\-v1::setPseudoADCEnable(), FEB\_\-v1::setPseudoPMEnable(), A3PE::setReadPatternFifoUsb(), A3PE::setReadTriggerFifoUsb(), A3PE::setSoftwareTrigger(), FEB\_\-v1::setSpareForTrigEnable(), FEB\_\-v1::setSpyModeFE(), FEB\_\-v1::setThreshold(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), A3PE::setWriteStorageFifoUsb(), LSDelayChipV1::showConfig(), FEB\_\-v1::spareForTrigEnable(), SpecsI2c::SpecsI2c(), ICECALv3::spiFERTest(), FEB\_\-v1::spyModeFE(), FEB\_\-v1::spyModeSeq(), Server::start(), Processus::startProcessing(), FEB\_\-v1::statusRegister(), FEB\_\-v1::stopInjLoop(), Application::svcRunning(), Application::terminate(), testSequence(), FEB\_\-v1::threshold(), Hierarchy::tree(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), FEB\_\-v1::update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTInterface::UsbFTInterface(), UsbFTMLInterface::UsbFTMLInterface(), ICECALv3::version(), UsbSpiBus::write(), FEB\_\-v1::writeDataFifoInjectFE(), FEB\_\-v1::writeFifoInjectFE(), and NI6008::$\sim$NI6008().


\begin{DoxyCode}
38 { m_log.msgSvc (MsgSvc::INFO    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classFePGA_a5355858b1b8deedcc12acff80f025804}{
\index{FePGA@{FePGA}!init@{init}}
\index{init@{init}!FePGA@{FePGA}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::init ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFePGA_a5355858b1b8deedcc12acff80f025804}
init the component

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implements \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element}.

Definition at line 42 of file FePGA.h.

References StatusCode::SUCCESS.


\begin{DoxyCode}
42                     {
43     return StatusCode::SUCCESS;
44   };
\end{DoxyCode}
\hypertarget{classAttrib_a704f26af560909ad22065083bb7d4c34}{
\index{FePGA@{FePGA}!is@{is}}
\index{is@{is}!FePGA@{FePGA}}
\subsubsection[{is}]{\setlength{\rightskip}{0pt plus 5cm}bool Attrib::is (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a704f26af560909ad22065083bb7d4c34}
Test for an attribut 

Definition at line 50 of file Attrib.h.

References Attrib::m\_\-attributs.

Referenced by export\_\-obj(), and Element::setConnection().


\begin{DoxyCode}
51   {
52     std::vector<int>::const_iterator iter ;
53     for ( iter  = m_attributs.begin() ;
54           iter != m_attributs.end()   ;
55           ++iter ) {
56       if ( attribut == (*iter) ) {
57         return true;
58       }
59     }
60     return false;
61   }
\end{DoxyCode}
\hypertarget{classFePGA_ac3af50fbe7f8f7a8c6adbcb164cbbf47}{
\index{FePGA@{FePGA}!MakeRAM@{MakeRAM}}
\index{MakeRAM@{MakeRAM}!FePGA@{FePGA}}
\subsubsection[{MakeRAM}]{\setlength{\rightskip}{0pt plus 5cm}void FePGA::MakeRAM ({\bf RAM} $\ast$ {\em ram}, \/  std::string {\em name}, \/  unsigned int {\em add})}}
\label{classFePGA_ac3af50fbe7f8f7a8c6adbcb164cbbf47}


Definition at line 76 of file FePGA.cpp.

References Hierarchy::addChild(), IOobject::io(), m\_\-usb, IOdata::setAddress(), Object::setName(), and RAM::setSize().

Referenced by FePGA().


\begin{DoxyCode}
76                                                              {
77 
78   ram   ->setName(name);
79   ram   ->setSize(16, 1024);        
80   ram   ->io()->setAddress(add);
81   m_usb ->addChild(ram);
82 
83 }
\end{DoxyCode}
\hypertarget{classFePGA_aa58fc0a09d8efa7abc2766bf5bb67327}{
\index{FePGA@{FePGA}!MakeRegister@{MakeRegister}}
\index{MakeRegister@{MakeRegister}!FePGA@{FePGA}}
\subsubsection[{MakeRegister}]{\setlength{\rightskip}{0pt plus 5cm}void FePGA::MakeRegister ({\bf Register} $\ast$ {\em reg}, \/  std::string {\em name}, \/  unsigned int {\em add})}}
\label{classFePGA_aa58fc0a09d8efa7abc2766bf5bb67327}


Definition at line 66 of file FePGA.cpp.

References Hierarchy::addChild(), IOdata::Byte, IOdata::defDataU8(), IOobject::io(), m\_\-usb, IOdata::setAddress(), Object::setName(), and IOdata::setWordSize().

Referenced by FePGA().


\begin{DoxyCode}
66                                                                        {
67 
68   reg   ->setName(name);
69   reg   ->io()->defDataU8(2);     
70   reg   ->io()->setAddress(add);
71   reg   ->io()->setWordSize(IOdata::Byte);
72   m_usb ->addChild(reg);
73 
74 }
\end{DoxyCode}
\hypertarget{classFePGA_a2bcd2c468fc3e1bcadc9bd8800b325a0}{
\index{FePGA@{FePGA}!masterI2cReg@{masterI2cReg}}
\index{masterI2cReg@{masterI2cReg}!FePGA@{FePGA}}
\subsubsection[{masterI2cReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ FePGA::masterI2cReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_a2bcd2c468fc3e1bcadc9bd8800b325a0}


Definition at line 102 of file FePGA.h.

References m\_\-masterI2cReg.


\begin{DoxyCode}
102 { return m_masterI2cReg; }
\end{DoxyCode}
\hypertarget{classObject_ac5d59299273cee27aacf7de00d2e7034}{
\index{FePGA@{FePGA}!msg@{msg}}
\index{msg@{msg}!FePGA@{FePGA}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ac5d59299273cee27aacf7de00d2e7034}


Definition at line 43 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::NONE.


\begin{DoxyCode}
43 { m_log.msgSvc (MsgSvc::NONE    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a58b2d0618c2d08cf2383012611528d97}{
\index{FePGA@{FePGA}!msg@{msg}}
\index{msg@{msg}!FePGA@{FePGA}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a58b2d0618c2d08cf2383012611528d97}


Definition at line 35 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::NONE.

Referenced by export\_\-obj().


\begin{DoxyCode}
35 { m_log.msgSvc (MsgSvc::NONE    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{
\index{FePGA@{FePGA}!msgSvc@{msgSvc}}
\index{msgSvc@{msgSvc}!FePGA@{FePGA}}
\subsubsection[{msgSvc}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msgSvc (int {\em level}, \/  std::string {\em msg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}


Definition at line 33 of file Object.h.

References Object::m\_\-log, and MsgSvc::msgSvc().

Referenced by Application::banner(), export\_\-obj(), SpecsMezzanine::help(), DCU::readMode(), DCU::setHIR(), DCU::setLIR(), and Hierarchy::tree().


\begin{DoxyCode}
33 { m_log.msgSvc ( (MsgSvc::MsgLevel)(level), msg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a975e888d50bfcbffda2c86368332a5cd}{
\index{FePGA@{FePGA}!name@{name}}
\index{name@{name}!FePGA@{FePGA}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::name () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a975e888d50bfcbffda2c86368332a5cd}


Definition at line 28 of file Object.h.

References Object::m\_\-name.

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Hierarchy::child(), Hierarchy::childTyped(), Hierarchy::clear(), A3PE::clockDivision(), UsbFTMLInterface::close(), UsbFTInterface::close(), Element::connection(), SpecsSlave::detect(), IOdata::dump(), A3PE::enableStorage(), export\_\-obj(), export\_\-proc(), A3PE::fifoDepth(), A3PE::fifoLatency(), Register::getBit(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), help(), FEB\_\-v1::help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), A3PE::help(), Phaser::help(), Croc::help(), MSOxxxx::help(), LSDelayChipV1::help(), ICECALv3::help(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), A3PE::latencyAX(), A3PE::lengthAX(), Application::network(), A3PE::nTrigger(), Processus::openRootFile(), Hierarchy::path(), Hierarchy::pathTyped(), A3PE::pipeline(), ICPhaser::read(), Phaser::read(), SpecsSlave::reset(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), FEB\_\-v1::reset(), CU\_\-v1::reset(), UsbFTInterface::reset(), Proto40MHz\_\-v1::reset(), A3PE::reset(), Croc::reset(), SpecsSlave::resetInternal(), FEB\_\-v1::resetSpi(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), Register::setBit(), A3PE::setClockDivision(), Application::setConfig(), Element::setConnection(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), A3PE::setLatencyAX(), A3PE::setLengthAX(), A3PE::setNTrigger(), A3PE::setPipeline(), SpecsMaster::setSpeed(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsParallelBus::SpecsParallelBus(), Server::start(), Processus::startProcessing(), Processus::storage(), Application::terminate(), Hierarchy::tree(), A3PE::triggerDelay(), A3PE::triggerRate(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), FEB\_\-v1::update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_name; } //< Get Object m_name
\end{DoxyCode}
\hypertarget{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{
\index{FePGA@{FePGA}!numberOfChildren@{numberOfChildren}}
\index{numberOfChildren@{numberOfChildren}!FePGA@{FePGA}}
\subsubsection[{numberOfChildren}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long Hierarchy::numberOfChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}


Definition at line 125 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
125                                            {
126   return m_children.size();
127 }
\end{DoxyCode}
\hypertarget{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{
\index{FePGA@{FePGA}!origin@{origin}}
\index{origin@{origin}!FePGA@{FePGA}}
\subsubsection[{origin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::origin ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aee461dc930ce3871636ff87f075b1b83}


Definition at line 30 of file Hierarchy.h.

References Hierarchy::m\_\-origin.

Referenced by Hierarchy::child(), export\_\-obj(), and Hierarchy::setParent().


\begin{DoxyCode}
30 { return m_origin; }  //< Get the origin of the tree
\end{DoxyCode}
\hypertarget{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{
\index{FePGA@{FePGA}!parent@{parent}}
\index{parent@{parent}!FePGA@{FePGA}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::parent (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}


Definition at line 327 of file Hierarchy.cpp.

References Hierarchy::parent(), and Object::type().


\begin{DoxyCode}
327                                             {
328   Hierarchy *parent = this->parent();
329   if ( 0 != parent){
330     if (parent->type().compare( type )==0) {
331       return parent;
332     }
333     else
334       return parent->parent( type );
335   }
336   else {
337     return (Hierarchy*)NULL;
338   }
339 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{
\index{FePGA@{FePGA}!parent@{parent}}
\index{parent@{parent}!FePGA@{FePGA}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::parent ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}


Definition at line 28 of file Hierarchy.h.

References Hierarchy::m\_\-parent.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), Hierarchy::parent(), Hierarchy::path(), Hierarchy::pathTyped(), Element::setConnection(), Hierarchy::setParent(), SpecsInterface::specsMaster(), SpecsInterface::specsMasterDevice(), SpecsInterface::specsSlave(), SpecsInterface::specsSlaveDevice(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_parent; }  //< Get Hierarchy Parent
\end{DoxyCode}
\hypertarget{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{
\index{FePGA@{FePGA}!path@{path}}
\index{path@{path}!FePGA@{FePGA}}
\subsubsection[{path}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::path (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}


Definition at line 344 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), and Hierarchy::path().

Referenced by export\_\-obj(), Hierarchy::path(), UsbFTMLInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), and UsbFTMLInterface::usbWriteU8().


\begin{DoxyCode}
344                                       {
345   str="/"+name()+str;
346   Hierarchy *m_parent=parent();
347   if (0!=m_parent){
348     return m_parent->path(str);
349   }
350   return str;
351 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{
\index{FePGA@{FePGA}!pathTyped@{pathTyped}}
\index{pathTyped@{pathTyped}!FePGA@{FePGA}}
\subsubsection[{pathTyped}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::pathTyped (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}


Definition at line 356 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), Hierarchy::pathTyped(), and Object::type().

Referenced by export\_\-obj(), and Hierarchy::pathTyped().


\begin{DoxyCode}
356                                            {
357   Hierarchy *m_parent=parent();
358   if (0!=m_parent){
359     str="/"+name()+"["+type()+"]"+str;
360     return m_parent->pathTyped(str);
361   }
362   return str;
363 }
\end{DoxyCode}
\hypertarget{classElement_a82119ed37dff76508a2746a853ec35ba}{
\index{FePGA@{FePGA}!recursiveInitCommunications@{recursiveInitCommunications}}
\index{recursiveInitCommunications@{recursiveInitCommunications}!FePGA@{FePGA}}
\subsubsection[{recursiveInitCommunications}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitCommunications ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a82119ed37dff76508a2746a853ec35ba}
Triggers a recursive call to initCommunications() for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Reimplemented in \hyperlink{classSpecsSlave_a347b94c2ba660ccde6927fe72590a1bc}{SpecsSlave}.

Definition at line 44 of file Element.cpp.

References Hierarchy::children().

Referenced by export\_\-obj().


\begin{DoxyCode}
44                                          {
45   std::vector<Hierarchy*> list = children();
46   std::vector<Hierarchy*>::const_iterator iter;
47   for (iter=list.begin();iter!=list.end();iter++){
48     dynamic_cast<Element*>((*iter))->recursiveInitCommunications();
49   }
50 }
\end{DoxyCode}
\hypertarget{classElement_a3c0abcb36f8906688bb7e32608df7086}{
\index{FePGA@{FePGA}!recursiveInitElement@{recursiveInitElement}}
\index{recursiveInitElement@{recursiveInitElement}!FePGA@{FePGA}}
\subsubsection[{recursiveInitElement}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitElement ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a3c0abcb36f8906688bb7e32608df7086}
Triggers a recursive call to \hyperlink{classElement_af42754b5cabc198869222725218d695c}{init()} for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 32 of file Element.cpp.

References Hierarchy::children(), and Element::init().

Referenced by export\_\-obj().


\begin{DoxyCode}
32                                   {
33   init();
34   std::vector<Hierarchy*> list = children();
35   std::vector<Hierarchy*>::iterator iter;
36   for (iter=list.begin() ; iter!=list.end() ; ++iter){
37     dynamic_cast<Element*>((*iter))->recursiveInitElement();
38   }
39 }
\end{DoxyCode}
\hypertarget{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{
\index{FePGA@{FePGA}!remove@{remove}}
\index{remove@{remove}!FePGA@{FePGA}}
\subsubsection[{remove}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::remove (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}
Remove an attribut 

Definition at line 86 of file Attrib.h.

References Attrib::add(), Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by export\_\-obj().


\begin{DoxyCode}
86                                {
87     std::vector<int>::iterator iter , toremove ;
88     for ( iter  = m_attributs.begin() ;
89           iter != m_attributs.end()   ;
90           ++iter ) {
91       if ( attribut == (*iter) ) {
92         toremove = iter;
93       }
94     }
95     m_attributs.erase (toremove);
96     if(0==m_attributs.size()) add(Attrib::UNDEFINED);
97   }
\end{DoxyCode}
\hypertarget{classFePGA_abdf7a9dd901351a7eafd748d35172a3c}{
\index{FePGA@{FePGA}!reset@{reset}}
\index{reset@{reset}!FePGA@{FePGA}}
\subsubsection[{reset}]{\setlength{\rightskip}{0pt plus 5cm}void FePGA::reset ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFePGA_abdf7a9dd901351a7eafd748d35172a3c}
Resets the \hyperlink{classElement}{Element} so that is is in a standard and safe situation. Different from \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element::init} which configure the \hyperlink{classElement}{Element}. \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element::reset()} is more an Emergency pull. It is often/usually called by the recursiveInitElement method at the start of the program. 

Implements \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element}.

Definition at line 57 of file FePGA.h.

References Object::info(), IOobject::io(), m\_\-resetReg, IOdata::setU8(), and IOobject::write().

Referenced by CU\_\-v1::reset().


\begin{DoxyCode}
57                {
58     info("FePGA reset.");
59     m_resetReg->io()->setU8(0,1);
60     m_resetReg->io()->setU8(1,0);
61     m_resetReg->write();
62   };
\end{DoxyCode}
\hypertarget{classFePGA_a79d95b2fccf4d2ea473e6cf6980d6cf6}{
\index{FePGA@{FePGA}!resetUsb@{resetUsb}}
\index{resetUsb@{resetUsb}!FePGA@{FePGA}}
\subsubsection[{resetUsb}]{\setlength{\rightskip}{0pt plus 5cm}void FePGA::resetUsb ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_a79d95b2fccf4d2ea473e6cf6980d6cf6}


Definition at line 66 of file FePGA.h.

References IOobject::dump(), Object::info(), IOobject::io(), m\_\-resetReg, IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
66                  {
67     info("Usb TxRx reset.");
68     m_resetReg->io()->setU8(0,2);
69     m_resetReg->io()->setU8(1,0); 
70     m_resetReg->dump();
71     m_resetReg->write();
72     
73   };
\end{DoxyCode}
\hypertarget{classElement_ab476b4b1df5954141ceb14f072433b89}{
\index{FePGA@{FePGA}!setConnection@{setConnection}}
\index{setConnection@{setConnection}!FePGA@{FePGA}}
\subsubsection[{setConnection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} Element::setConnection ({\bf Hierarchy} $\ast$ {\em connection})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_ab476b4b1df5954141ceb14f072433b89}
Define IO interface 

Definition at line 55 of file Element.cpp.

References Object::debug(), StatusCode::FAILURE, Object::fatal(), Attrib::INTERFACE, Attrib::is(), Element::m\_\-connection, Object::name(), Hierarchy::parent(), StatusCode::SUCCESS, and Object::type().

Referenced by export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), and UsbMLI2cBus::init().


\begin{DoxyCode}
55                                                       {
56   if (0==connection){
57     fatal("Try to define a connection with a null pointer.",
58         "Element::setConnection");
59     return StatusCode::FAILURE;
60   }
61   if (connection->is(Attrib::INTERFACE)){
62     m_connection=dynamic_cast<Hierarchy*>(connection);
63     return StatusCode::SUCCESS;
64   }
65   else {
66     debug(connection->name()+
67         " is not a Attrib::INTERFACE hardware. Connection refused.",
68         "Element::setConnection");
69     if (0!=connection->parent()){
70       return setConnection(connection->parent());
71     }
72     else{
73       fatal("Could not find a connection for element "+
74           name()+"["+type()+"].","element::setConnection");
75       return StatusCode::FAILURE;
76     }
77   }
78 }
\end{DoxyCode}
\hypertarget{classObject_a870c5af919958c2136623b2d7816d123}{
\index{FePGA@{FePGA}!setDllName@{setDllName}}
\index{setDllName@{setDllName}!FePGA@{FePGA}}
\subsubsection[{setDllName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setDllName (std::string {\em dllName})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a870c5af919958c2136623b2d7816d123}
Set accessor to member m\_\-dllName 
\begin{DoxyParams}{Parameters}
\item[{\em dllName}]the new value for m\_\-dllName \end{DoxyParams}


Definition at line 66 of file Object.h.

References Object::m\_\-dllName.

Referenced by DLL::createElement(), DLL::createProcessus(), and Object::Object().


\begin{DoxyCode}
66                                       {
67     m_dllName = dllName;
68   }
\end{DoxyCode}
\hypertarget{classFePGA_a2da860f836e04ecc54056d0bf8cc8f98}{
\index{FePGA@{FePGA}!setI2cAdd@{setI2cAdd}}
\index{setI2cAdd@{setI2cAdd}!FePGA@{FePGA}}
\subsubsection[{setI2cAdd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setI2cAdd (unsigned long int {\em value})}}
\label{classFePGA_a2da860f836e04ecc54056d0bf8cc8f98}


Definition at line 406 of file FePGA.cpp.

References IOobject::io(), m\_\-addI2cReg, IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
406                                                     {
407   m_addI2cReg->io()->setU8(0,value&0xFF); //WARNING !!!! What Values to put here 
      ??
408   m_addI2cReg->io()->setU8(1,(value&0xFF00)>>8); //WARNING !!!! What Values to pu
      t here ??
409   return m_addI2cReg->write();
410 }
\end{DoxyCode}
\hypertarget{classFePGA_aaf52ed549f6b79d53f49c3f85c5fbad2}{
\index{FePGA@{FePGA}!setI2cBuffer@{setI2cBuffer}}
\index{setI2cBuffer@{setI2cBuffer}!FePGA@{FePGA}}
\subsubsection[{setI2cBuffer}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setI2cBuffer (unsigned long int {\em value})}}
\label{classFePGA_aaf52ed549f6b79d53f49c3f85c5fbad2}


Definition at line 387 of file FePGA.cpp.

References m\_\-i2cBuffer, and StatusCode::SUCCESS.

Referenced by i2cWrite().


\begin{DoxyCode}
387                                                        {
388   m_i2cBuffer = value;
389   return StatusCode::SUCCESS;
390 }
\end{DoxyCode}
\hypertarget{classFePGA_ac9a16de5f01fda901494abe61efb5029}{
\index{FePGA@{FePGA}!setI2cGBTSCA@{setI2cGBTSCA}}
\index{setI2cGBTSCA@{setI2cGBTSCA}!FePGA@{FePGA}}
\subsubsection[{setI2cGBTSCA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setI2cGBTSCA (bool {\em value})}}
\label{classFePGA_ac9a16de5f01fda901494abe61efb5029}


Definition at line 370 of file FePGA.cpp.

References shell::data(), IOdata::dataU8(), IOobject::io(), m\_\-setupReg, IOobject::read(), IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
370                                           {
371   m_setupReg->read();
372   unsigned int data=m_setupReg->io()->dataU8()[0];
373   if (!value) data |= 1  ;
374   else        data &= ~1 ;
375   m_setupReg->io()->setU8(0,data);
376   return m_setupReg->write();
377 }
\end{DoxyCode}
\hypertarget{classFePGA_a37c1ee5bf89667c641f321479697166f}{
\index{FePGA@{FePGA}!setI2cSubAdd@{setI2cSubAdd}}
\index{setI2cSubAdd@{setI2cSubAdd}!FePGA@{FePGA}}
\subsubsection[{setI2cSubAdd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setI2cSubAdd (unsigned long int {\em value})}}
\label{classFePGA_a37c1ee5bf89667c641f321479697166f}


Definition at line 420 of file FePGA.cpp.

References m\_\-i2cSubAdd, and StatusCode::SUCCESS.

Referenced by i2cRead(), and i2cWrite().


\begin{DoxyCode}
420                                                        {
421   m_i2cSubAdd = value;
422   return StatusCode::SUCCESS;
423 }
\end{DoxyCode}
\hypertarget{classObject_a398fe08cba594a0ce6891d59fe4f159f}{
\index{FePGA@{FePGA}!setId@{setId}}
\index{setId@{setId}!FePGA@{FePGA}}
\subsubsection[{setId}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setId (unsigned char {\em id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a398fe08cba594a0ce6891d59fe4f159f}


Definition at line 53 of file Object.h.

References Object::m\_\-id.

Referenced by A3PE::A3PE(), DCU::DCU(), export\_\-obj(), FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Object::Object(), Phaser::Phaser(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsInterface::SpecsInterface(), SpecsMaster::SpecsMaster(), SpecsParallelBus::SpecsParallelBus(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
53 { m_id    = id    ; } //< Set Object m_id
\end{DoxyCode}
\hypertarget{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{
\index{FePGA@{FePGA}!setName@{setName}}
\index{setName@{setName}!FePGA@{FePGA}}
\subsubsection[{setName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setName (std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}


Definition at line 51 of file Object.h.

References Object::m\_\-name.

Referenced by A3PE::A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Application::create(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MakeRAM(), MakeRegister(), Application::network(), NI6008::NI6008(), Object::Object(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
51 { m_name  = name  ; } //< Set Object m_name
\end{DoxyCode}
\hypertarget{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{
\index{FePGA@{FePGA}!setParent@{setParent}}
\index{setParent@{setParent}!FePGA@{FePGA}}
\subsubsection[{setParent}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::setParent ({\bf Hierarchy} $\ast$ {\em parent})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}


Definition at line 67 of file Hierarchy.cpp.

References Hierarchy::m\_\-origin, Hierarchy::m\_\-parent, Hierarchy::origin(), and Hierarchy::parent().

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Computer::Computer(), Application::create(), export\_\-obj(), and SpecsMezzanine::SpecsMezzanine().


\begin{DoxyCode}
67                                               {
68   m_parent = parent;
69   if ((Hierarchy*)0==parent) return;
70 
71   Hierarchy *curr = this;
72   Hierarchy *prev = parent;
73   while ( prev != 0 ){
74     curr = prev;
75     prev = curr->parent();
76   }
77   if (parent->origin()!=0) m_origin=parent->origin();
78 }
\end{DoxyCode}
\hypertarget{classFePGA_a2cd235d1971625d6742d4f3107489a07}{
\index{FePGA@{FePGA}!setSpiAdd@{setSpiAdd}}
\index{setSpiAdd@{setSpiAdd}!FePGA@{FePGA}}
\subsubsection[{setSpiAdd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setSpiAdd (unsigned long int {\em value})}}
\label{classFePGA_a2cd235d1971625d6742d4f3107489a07}


Definition at line 85 of file FePGA.cpp.

References IOobject::io(), m\_\-addSpiReg, IOdata::setU8(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
85                                                     {
86   m_addSpiReg->io()->setU8(0,value&0xFF);
87   m_addSpiReg->io()->setU8(1,(value>>8) & 0xFF);
88   return m_addSpiReg->write();
89 }
\end{DoxyCode}
\hypertarget{classFePGA_a59b840619341df26918a6c26e8b8e72b}{
\index{FePGA@{FePGA}!setSpiGBTSCA@{setSpiGBTSCA}}
\index{setSpiGBTSCA@{setSpiGBTSCA}!FePGA@{FePGA}}
\subsubsection[{setSpiGBTSCA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setSpiGBTSCA (bool {\em value})}}
\label{classFePGA_a59b840619341df26918a6c26e8b8e72b}


Definition at line 219 of file FePGA.cpp.

References shell::data(), IOdata::dataU8(), IOobject::io(), m\_\-setupReg, IOobject::read(), IOdata::setU8(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
219                                           {
220   m_setupReg->read();
221   unsigned int data=m_setupReg->io()->dataU8()[0];
222   if (!value) data |=  2 ;
223   else        data &= ~2 ;
224   m_setupReg->io()->setU8(0,data);
225   return m_setupReg->write();
226 }
\end{DoxyCode}
\hypertarget{classFePGA_ad0a662adc6070427f0e1962c20a92de6}{
\index{FePGA@{FePGA}!setSpiSubAdd@{setSpiSubAdd}}
\index{setSpiSubAdd@{setSpiSubAdd}!FePGA@{FePGA}}
\subsubsection[{setSpiSubAdd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::setSpiSubAdd (unsigned long int {\em value})}}
\label{classFePGA_ad0a662adc6070427f0e1962c20a92de6}


Definition at line 236 of file FePGA.cpp.

References m\_\-spiSubAdd.


\begin{DoxyCode}
236                                                        {
237   m_spiSubAdd = value & 0x7F;  //WARNING !!!! What Values to put here ??
238 }
\end{DoxyCode}
\hypertarget{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{
\index{FePGA@{FePGA}!setTitle@{setTitle}}
\index{setTitle@{setTitle}!FePGA@{FePGA}}
\subsubsection[{setTitle}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setTitle (std::string {\em title})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}


Definition at line 54 of file Object.h.

References Object::m\_\-title.

Referenced by A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), Histo1D::Histo1D(), Histo2D::Histo2D(), Object::Object(), PhaserRampExec::PhaserRampExec(), RegisterTest::RegisterTest(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), and UsbFTInterfaceTest::UsbFTInterfaceTest().


\begin{DoxyCode}
54 { m_title = title ; } //< Set Object m_title
\end{DoxyCode}
\hypertarget{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{
\index{FePGA@{FePGA}!setType@{setType}}
\index{setType@{setType}!FePGA@{FePGA}}
\subsubsection[{setType}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setType (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aae534cc9d982bcb9b99fd505f2e103a5}


Definition at line 52 of file Object.h.

References Object::m\_\-type.

Referenced by A3PE::A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), DCU::DCU(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), NI6008::NI6008(), Object::Object(), Phaser::Phaser(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
52 { m_type  = type  ; } //< Set Object m_type
\end{DoxyCode}
\hypertarget{classFePGA_aa0657c6ef809f3f6b54613f237750cc4}{
\index{FePGA@{FePGA}!setupReg@{setupReg}}
\index{setupReg@{setupReg}!FePGA@{FePGA}}
\subsubsection[{setupReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ FePGA::setupReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_aa0657c6ef809f3f6b54613f237750cc4}


Definition at line 100 of file FePGA.h.

References m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
100 { return m_setupReg;  }
\end{DoxyCode}
\hypertarget{classFePGA_ab54f9f61e87f1cced6c4ba19eb38a848}{
\index{FePGA@{FePGA}!spi@{spi}}
\index{spi@{spi}!FePGA@{FePGA}}
\subsubsection[{spi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UsbMLSpiBus}$\ast$ FePGA::spi ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_ab54f9f61e87f1cced6c4ba19eb38a848}


Definition at line 85 of file FePGA.h.

References m\_\-usbspi.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
85                     {
86     return m_usbspi;
87   }
\end{DoxyCode}
\hypertarget{classFePGA_a721de3fa12e207392cd6156027d2c776}{
\index{FePGA@{FePGA}!spiAdd@{spiAdd}}
\index{spiAdd@{spiAdd}!FePGA@{FePGA}}
\subsubsection[{spiAdd}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::spiAdd ()}}
\label{classFePGA_a721de3fa12e207392cd6156027d2c776}
\hypertarget{classFePGA_ad305543bda4d68fe181cd7fa614b2fe1}{
\index{FePGA@{FePGA}!spiGBTSCA@{spiGBTSCA}}
\index{spiGBTSCA@{spiGBTSCA}!FePGA@{FePGA}}
\subsubsection[{spiGBTSCA}]{\setlength{\rightskip}{0pt plus 5cm}bool FePGA::spiGBTSCA ()}}
\label{classFePGA_ad305543bda4d68fe181cd7fa614b2fe1}


Definition at line 228 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), m\_\-setupReg, and IOobject::read().


\begin{DoxyCode}
228                       {
229   m_setupReg->read();
230   return (! ( m_setupReg->io()->dataU8(0) & 2 ) ) ;
231 }
\end{DoxyCode}
\hypertarget{classFePGA_a165f5b70ad30af106ecf9a3ace71d4eb}{
\index{FePGA@{FePGA}!spiRead@{spiRead}}
\index{spiRead@{spiRead}!FePGA@{FePGA}}
\subsubsection[{spiRead}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int FePGA::spiRead (unsigned int {\em subadd})}}
\label{classFePGA_a165f5b70ad30af106ecf9a3ace71d4eb}


Definition at line 195 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), m\_\-ctrlSpiReg, m\_\-rxSpiFifo, m\_\-transmitSpiReg, m\_\-txSpiFifo, IOobject::read(), RAM::setSize(), IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
195                                                {
196   unsigned int val = subadd | 0x80 ; 
197   m_txSpiFifo->setSize(16,1);
198   m_rxSpiFifo->setSize(16,1);
199   m_ctrlSpiReg->io()->setU8(0,1);
200   m_ctrlSpiReg->io()->setU8(1,0);
201   m_ctrlSpiReg->write();
202   m_txSpiFifo->io()->setU8(0,val);
203   m_txSpiFifo->io()->setU8(1,0);
204   m_txSpiFifo->write();
205   //  m_txSpiFifo->dump();
206   StatusCode status = m_transmitSpiReg->write();  
207   //  usleep(100000);
208   m_rxSpiFifo->read();
209   //  m_rxSpiFifo->dump();
210   return   ((m_rxSpiFifo->io()->dataU8(0))&0xFF) + (((m_rxSpiFifo->io()->dataU8(1
      ))&0xFF)<<8);
211 } 
\end{DoxyCode}
\hypertarget{classFePGA_a41fb676237f8906ec5a0c1b9084ad33e}{
\index{FePGA@{FePGA}!spiRead@{spiRead}}
\index{spiRead@{spiRead}!FePGA@{FePGA}}
\subsubsection[{spiRead}]{\setlength{\rightskip}{0pt plus 5cm}PyObject $\ast$ FePGA::spiRead (unsigned int {\em subadd}, \/  unsigned int {\em nwords})}}
\label{classFePGA_a41fb676237f8906ec5a0c1b9084ad33e}


Definition at line 152 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), m\_\-ctrlSpiReg, m\_\-rxSpiFifo, m\_\-transmitSpiReg, m\_\-txSpiFifo, IOobject::read(), RAM::setSize(), IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
152                                                                   { 
153   unsigned int val = subadd | 0x80 ; 
154   m_txSpiFifo->setSize(16,1);
155   m_rxSpiFifo->setSize(16,nwords+1);
156   m_ctrlSpiReg->io()->setU8(0,(nwords+1)&0xFF);
157   m_ctrlSpiReg->io()->setU8(1,((nwords+1)>>8)&0xFF);
158   m_ctrlSpiReg->write();
159   //  m_ctrlSpiReg->read();
160   //  m_ctrlSpiReg->dump();
161   m_txSpiFifo->io()->setU8(0,val);
162   m_txSpiFifo->io()->setU8(1,0);
163   m_txSpiFifo->write();
164   StatusCode status = m_transmitSpiReg->write();  
165   //  usleep(100000);
166   m_rxSpiFifo->read();
167   PyObject* values = PyList_New(0);
168   for (int w=0; w<nwords; ++w) {
169     //    m_rxSpiFifo->dump();
170    PyList_Append(values,
171                  PyInt_FromLong( (long int) (
172                                              ((m_rxSpiFifo->io()->dataU8(2*w+2))&
      0xFF) + 
173                                              (((m_rxSpiFifo->io()->dataU8(2*w+3))
      &0xFF)<<8)
174                                              )));
175   }
176   return values;
177 } 
\end{DoxyCode}
\hypertarget{classFePGA_a637b93fed75b576a54e723acb36cb6a3}{
\index{FePGA@{FePGA}!spiRead@{spiRead}}
\index{spiRead@{spiRead}!FePGA@{FePGA}}
\subsubsection[{spiRead}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::spiRead (unsigned int {\em subadd}, \/  unsigned int {\em nwords}, \/  unsigned int $\ast$ {\em values})}}
\label{classFePGA_a637b93fed75b576a54e723acb36cb6a3}


Definition at line 110 of file FePGA.cpp.

References IOdata::dataU8(), IOobject::io(), m\_\-ctrlSpiReg, m\_\-rxSpiFifo, m\_\-transmitSpiReg, m\_\-txSpiFifo, IOobject::read(), RAM::setSize(), IOdata::setU8(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and CU\_\-v1::readFifo().


\begin{DoxyCode}
110                                                                                  
              { 
111   // mode block pour read les mots dans un vecteur values
112 
113   unsigned int val = subadd | 0x80 ; 
114   m_txSpiFifo->setSize(16,1);
115   m_rxSpiFifo->setSize(16,nwords+1);
116   m_ctrlSpiReg->io()->setU8(0,(nwords+1)&0xFF);
117   m_ctrlSpiReg->io()->setU8(1,((nwords+1)>>8)&0xFF);
118   m_ctrlSpiReg->write();
119   m_txSpiFifo->io()->setU8(0,val);
120   m_txSpiFifo->io()->setU8(1,0);
121   m_txSpiFifo->write();
122   StatusCode status = m_transmitSpiReg->write();  
123   //  usleep(100000);
124   m_rxSpiFifo->read();
125   for (int w=0; w<nwords; ++w) {
126     values[w]=((m_rxSpiFifo->io()->dataU8(2*w+2))&0xFF)+
127       (((m_rxSpiFifo->io()->dataU8(2*w+3))&0xFF)<<8);
128   }
129   return status;
130 }
\end{DoxyCode}
\hypertarget{classFePGA_a6637adb1cd981cf398ea9f1c3feafe83}{
\index{FePGA@{FePGA}!spiSubAdd@{spiSubAdd}}
\index{spiSubAdd@{spiSubAdd}!FePGA@{FePGA}}
\subsubsection[{spiSubAdd}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long int FePGA::spiSubAdd ()}}
\label{classFePGA_a6637adb1cd981cf398ea9f1c3feafe83}


Definition at line 240 of file FePGA.cpp.

References m\_\-spiSubAdd.


\begin{DoxyCode}
240                                   {
241   return ( m_spiSubAdd ) ;
242 }
\end{DoxyCode}
\hypertarget{classFePGA_ab41df6b1d6a147fbf5611e54058f902d}{
\index{FePGA@{FePGA}!spiWrite@{spiWrite}}
\index{spiWrite@{spiWrite}!FePGA@{FePGA}}
\subsubsection[{spiWrite}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::spiWrite (unsigned int {\em subadd}, \/  unsigned int {\em value})}}
\label{classFePGA_ab41df6b1d6a147fbf5611e54058f902d}


Definition at line 179 of file FePGA.cpp.

References IOobject::io(), m\_\-ctrlSpiReg, m\_\-transmitSpiReg, m\_\-txSpiFifo, RAM::setSize(), IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
179                                                                  {
180   unsigned int val = subadd & 0x7F;
181   m_txSpiFifo->setSize(16,2);
182   m_ctrlSpiReg->io()->setU8(0,1);
183   m_ctrlSpiReg->io()->setU8(1,0);
184   m_ctrlSpiReg->write();
185   //  m_ctrlSpiReg->read();
186   m_txSpiFifo->io()->setU8(0,val);
187   m_txSpiFifo->io()->setU8(1,0);
188   m_txSpiFifo->io()->setU8(2,value&0xFF);
189   m_txSpiFifo->io()->setU8(3,(value>>8)&0xFF);
190   m_txSpiFifo->write();
191   //  m_txSpiFifo->dump();
192   return m_transmitSpiReg->write();
193 }
\end{DoxyCode}
\hypertarget{classFePGA_aa6aebdd1ccb236f9009a29243f3c7c2b}{
\index{FePGA@{FePGA}!spiWrite@{spiWrite}}
\index{spiWrite@{spiWrite}!FePGA@{FePGA}}
\subsubsection[{spiWrite}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::spiWrite (unsigned int {\em subadd}, \/  unsigned int {\em nwords}, \/  PyObject $\ast$ {\em value})}}
\label{classFePGA_aa6aebdd1ccb236f9009a29243f3c7c2b}


Definition at line 132 of file FePGA.cpp.

References IOobject::io(), m\_\-ctrlSpiReg, m\_\-transmitSpiReg, m\_\-txSpiFifo, RAM::setSize(), IOdata::setU8(), and IOobject::write().


\begin{DoxyCode}
132                                                                                  
        {
133   unsigned int val = subadd & 0x7F; 
134   m_txSpiFifo->setSize(16,nwords+1);
135   m_ctrlSpiReg->io()->setU8(0,nwords&0xFF);
136   m_ctrlSpiReg->io()->setU8(1,(nwords>>8)&0xFF);
137   m_ctrlSpiReg->write();
138   //  m_ctrlSpiReg->read();
139   //  m_ctrlSpiReg->dump();
140   m_txSpiFifo->io()->setU8(0,val);
141   m_txSpiFifo->io()->setU8(1,0);
142   for (int w=0; w<nwords; ++w) {
143     val = PyInt_AsLong(PyList_GetItem(value,w));
144     m_txSpiFifo->io()->setU8(2*w+2,val&0xFF);
145     m_txSpiFifo->io()->setU8(2*w+3,(val>>8)&0xFF);
146   }
147   //  m_txSpiFifo->dump();
148   m_txSpiFifo->write();
149   return m_transmitSpiReg->write();
150 }
\end{DoxyCode}
\hypertarget{classFePGA_ac3e8b10fc267b44fef1e651cab77d2ab}{
\index{FePGA@{FePGA}!spiWrite@{spiWrite}}
\index{spiWrite@{spiWrite}!FePGA@{FePGA}}
\subsubsection[{spiWrite}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::spiWrite (unsigned int {\em subadd}, \/  unsigned int {\em nwords}, \/  unsigned int $\ast$ {\em values})}}
\label{classFePGA_ac3e8b10fc267b44fef1e651cab77d2ab}


Definition at line 92 of file FePGA.cpp.

References IOobject::io(), m\_\-ctrlSpiReg, m\_\-transmitSpiReg, m\_\-txSpiFifo, RAM::setSize(), IOdata::setU8(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
92                                                                                  
             {
93   // mode block pour write les mots dans un vecteur values
94 
95   unsigned int val = subadd & 0x7F; 
96   m_txSpiFifo->setSize(16,nwords+1);
97   m_ctrlSpiReg->io()->setU8(0,nwords&0xFF);
98   m_ctrlSpiReg->io()->setU8(1,(nwords>>8)&0xFF);
99   m_ctrlSpiReg->write();
100   m_txSpiFifo->io()->setU8(0,val);
101   m_txSpiFifo->io()->setU8(1,0);
102   for (int w=0; w<nwords; ++w) {
103     m_txSpiFifo->io()->setU8(2*w+2,values[w]&0xFF);
104     m_txSpiFifo->io()->setU8(2*w+3,(values[w]>>8)&0xFF);
105   }
106   m_txSpiFifo->write();
107   return m_transmitSpiReg->write();
108 }
\end{DoxyCode}
\hypertarget{classFePGA_a3d5a3231a960cd451bb37bb9120422e9}{
\index{FePGA@{FePGA}!testSequence@{testSequence}}
\index{testSequence@{testSequence}!FePGA@{FePGA}}
\subsubsection[{testSequence}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::testSequence ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_a3d5a3231a960cd451bb37bb9120422e9}


Definition at line 105 of file FePGA.h.

References Object::info(), m\_\-testSeqReg, and IOobject::write().


\begin{DoxyCode}
105                             {
106     info("FePGA testSequence.");
107     return m_testSeqReg->write();
108   };
\end{DoxyCode}
\hypertarget{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{
\index{FePGA@{FePGA}!title@{title}}
\index{title@{title}!FePGA@{FePGA}}
\subsubsection[{title}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::title ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a73a0f1a41828fdd8303dd662446fb6c3}


Definition at line 31 of file Object.h.

References Object::m\_\-title.

Referenced by export\_\-obj(), export\_\-proc(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), StorageFifoAcquisition::initialize(), Acquisition::initialize(), and Application::terminate().


\begin{DoxyCode}
31 { return m_title;      } // < Get Object m_title
\end{DoxyCode}
\hypertarget{classFePGA_ac7698a9f59f7290a6bb648030976597f}{
\index{FePGA@{FePGA}!transmitSpi@{transmitSpi}}
\index{transmitSpi@{transmitSpi}!FePGA@{FePGA}}
\subsubsection[{transmitSpi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FePGA::transmitSpi ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_ac7698a9f59f7290a6bb648030976597f}


Definition at line 166 of file FePGA.h.

References m\_\-transmitSpiReg, and IOobject::write().


\begin{DoxyCode}
166                            {
167     return m_transmitSpiReg->write();
168   }
\end{DoxyCode}
\hypertarget{classHierarchy_a594c294c5f60c230e106d522ed008212}{
\index{FePGA@{FePGA}!tree@{tree}}
\index{tree@{tree}!FePGA@{FePGA}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a594c294c5f60c230e106d522ed008212}


Definition at line 46 of file Hierarchy.h.

References Hierarchy::tree().

Referenced by export\_\-obj(), and Hierarchy::tree().


\begin{DoxyCode}
46 { tree(""); };                     // output tree of Hierarchy from object
\end{DoxyCode}
\hypertarget{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{
\index{FePGA@{FePGA}!tree@{tree}}
\index{tree@{tree}!FePGA@{FePGA}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree (std::string {\em indent} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a76e914b9a677a22a82deb74d892bf261}


Definition at line 310 of file Hierarchy.cpp.

References Hierarchy::children(), Object::info(), Object::msgSvc(), Object::name(), MsgSvc::NONE, and Object::type().


\begin{DoxyCode}
310                                     {
311   std::string line=indent+" -> "+name()+"["+type()+"] ";
312   if (std::string("")==indent){
313     info("Hierarchy for Object "+name()+"["+type()+"]","Hierarchy::tree");
314   }
315   msgSvc(MsgSvc::NONE,line,"");
316   std::vector<Hierarchy*> list = children();
317   std::vector<Hierarchy*>::iterator iter;
318   for (iter=list.begin() ; iter!=list.end() ; ++iter){
319     std::string tab="  ";
320     (*iter)->tree(indent+tab);
321   }
322 }
\end{DoxyCode}
\hypertarget{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{
\index{FePGA@{FePGA}!type@{type}}
\index{type@{type}!FePGA@{FePGA}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::type ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a84f99f70f144a83e1582d1d0f84e4e62}


Definition at line 29 of file Object.h.

References Object::m\_\-type.

Referenced by DLLMgr::destroy(), DLL::destroy(), IOdata::dump(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), ProcDataBase::list(), Hierarchy::parent(), Hierarchy::pathTyped(), DLL::print(), ProcDataBase::procList(), Application::setConfig(), Element::setConnection(), and Hierarchy::tree().


\begin{DoxyCode}
29 { return m_type;       } //< Get Object m_type
\end{DoxyCode}
\hypertarget{classFePGA_ad23605ae261d2aa0562cbb732661b2c4}{
\index{FePGA@{FePGA}!update@{update}}
\index{update@{update}!FePGA@{FePGA}}
\subsubsection[{update}]{\setlength{\rightskip}{0pt plus 5cm}void FePGA::update ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFePGA_ad23605ae261d2aa0562cbb732661b2c4}
Update the \hyperlink{classElement}{Element} configuration from the actual hardware 

Implements \hyperlink{classElement_a4e6c83efae95616ebddd03c793a26661}{Element}.

Definition at line 96 of file FePGA.h.


\begin{DoxyCode}
96                  {
97   };
\end{DoxyCode}
\hypertarget{classFePGA_a4a7889dc3c2f88f623876ca475e66410}{
\index{FePGA@{FePGA}!usb@{usb}}
\index{usb@{usb}!FePGA@{FePGA}}
\subsubsection[{usb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UsbFTMLInterface}$\ast$ FePGA::usb ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFePGA_a4a7889dc3c2f88f623876ca475e66410}


Definition at line 77 of file FePGA.h.

References m\_\-usb.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
77                          {
78     return m_usb;
79   }
\end{DoxyCode}
\hypertarget{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{
\index{FePGA@{FePGA}!verbose@{verbose}}
\index{verbose@{verbose}!FePGA@{FePGA}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2d4120195317e2a3c6532e8bb9f3da68}


Definition at line 44 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.


\begin{DoxyCode}
44 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a83d2db2df682907ea1115ad721c1c4a1}{
\index{FePGA@{FePGA}!verbose@{verbose}}
\index{verbose@{verbose}!FePGA@{FePGA}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a83d2db2df682907ea1115ad721c1c4a1}


Definition at line 36 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.

Referenced by DCU::acquire(), export\_\-obj(), DCU::init(), Application::prepare(), UsbFTMLInterface::read(), UsbFTInterface::read(), DCU::readMode(), DCU::reset(), DCU::setHIR(), DCU::setLIR(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), wait(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
36 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a11f101db4dd73d9391b0231818881d86}{
\index{FePGA@{FePGA}!warning@{warning}}
\index{warning@{warning}!FePGA@{FePGA}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a11f101db4dd73d9391b0231818881d86}


Definition at line 47 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::WARNING.


\begin{DoxyCode}
47 { m_log.msgSvc (MsgSvc::WARNING , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{
\index{FePGA@{FePGA}!warning@{warning}}
\index{warning@{warning}!FePGA@{FePGA}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a65cd4fda577711660821fd2cd5a3b4c9}


Definition at line 39 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::WARNING.

Referenced by DCU::acquire(), A3PE::acquisition(), Plot::add(), Application::bookkeeping(), checkCmd(), Hierarchy::child(), Hierarchy::childTyped(), Processus::clean(), UsbSpiBus::clockDivider(), LSDelayChipV1::configRegBulkRead(), LSDelayChipV1::configRegBulkWrite(), Element::connection(), DCU::convert(), Application::create(), SpecsMezzanine::date(), SpecsGlue::date(), SpecsSlave::detect(), NI6008::device(), UsbFTInterfaceTest::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FEB\_\-v1::gbtAcknowledgeConfig(), FEB\_\-v1::gbtClockStrength(), FEB\_\-v1::gbtDLLReset(), LSDelayChipV1::getConfigReg(), SpecsGlue::i2cClkMode(), SpecsSlave::init(), DCU::init(), TestUSB::initialize(), TestSPI::initialize(), TestI2C::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), SpecsMezzanine::led(), SpecsGlue::led(), A3PE::loadTrigger(), Application::loop(), Application::makeDir(), Data::name(), Application::prepare(), UsbSpiBus::read(), UsbI2cBus::read(), ICPhaser::read(), Phaser::read(), DCU::readMode(), SpecsSlave::reset(), SpecsMaster::reset(), DCU::reset(), ICPhaser::reset(), SpecsSlave::resetInternal(), Server::Server(), FEB\_\-v1::setCalibCte(), StorageFifoAcquisition::setChannels(), Acquisition::setChannels(), UsbSpiBus::setClockDivider(), FEB\_\-v1::setClockFallingEdge(), Application::setConfig(), LSDelayChipV1::setConfigReg(), StorageFifoAcquisition::setDepth(), Acquisition::setDepth(), A3PE::setEnableADC(), FEB\_\-v1::setGain4(), FEB\_\-v1::setGbt80MHzClkEport(), FEB\_\-v1::setGbtClockStrength(), FEB\_\-v1::setGbtDataPath(), FEB\_\-v1::setGbtDLLEport(), FEB\_\-v1::setGbtEnableEport(), FEB\_\-v1::setGbtMode(), FEB\_\-v1::setGbtTermEport(), FEB\_\-v1::setGbtTrackMode(), DCU::setHIR(), SpecsGlue::setI2cClkMode(), SpecsMezzanine::setLed(), DCU::setLIR(), FEB\_\-v1::setOutputEport(), A3PE::setPipeline(), FEB\_\-v1::setPseudoADCEnable(), FEB\_\-v1::setPseudoPMEnable(), RAM::setSize(), SpecsMaster::setSpeed(), FEB\_\-v1::setStopInjLoop(), FEB\_\-v1::setTestDuration(), IOdata::setU16(), IOdata::setU32(), IOdata::setU8(), TestSuite::sigma(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), ICECALv3::spiAddressScan(), LSDelayChipV1::spiBERTest(), ICECALv3::spiFERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), ICECALv3::spiWriteSafe(), Server::start(), ICPhaser::status(), Application::svcPlot(), Application::svcRunning(), Data::title(), Server::updateConfig(), Server::updateState(), Data::vectorPtr(), UsbSpiBus::write(), UsbI2cBus::write(), ICPhaser::write(), Phaser::write(), FEB\_\-v1::writeFifoInjectFE(), and FEB\_\-v1::writeFifoLLTFE().


\begin{DoxyCode}
39 { m_log.msgSvc (MsgSvc::WARNING , mymsg, m_name ); }
\end{DoxyCode}


\subsection{Member Data Documentation}
\hypertarget{classFePGA_af3ef3467ba803e6d3b970ea8982d6246}{
\index{FePGA@{FePGA}!m\_\-addI2cReg@{m\_\-addI2cReg}}
\index{m\_\-addI2cReg@{m\_\-addI2cReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-addI2cReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-addI2cReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_af3ef3467ba803e6d3b970ea8982d6246}


Definition at line 202 of file FePGA.h.

Referenced by addI2cReg(), i2cAdd(), and setI2cAdd().\hypertarget{classFePGA_a569eb8410924bec1c8279ca80dc37a6a}{
\index{FePGA@{FePGA}!m\_\-addSpiReg@{m\_\-addSpiReg}}
\index{m\_\-addSpiReg@{m\_\-addSpiReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-addSpiReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-addSpiReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a569eb8410924bec1c8279ca80dc37a6a}


Definition at line 180 of file FePGA.h.

Referenced by FePGA(), and setSpiAdd().\hypertarget{classAttrib_a3414521d7a82476e874b25a5407b5e63}{
\index{FePGA@{FePGA}!m\_\-attribString@{m\_\-attribString}}
\index{m\_\-attribString@{m\_\-attribString}!FePGA@{FePGA}}
\subsubsection[{m\_\-attribString}]{\setlength{\rightskip}{0pt plus 5cm}std::string {\bf Attrib::m\_\-attribString}\mbox{[}10\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classAttrib_a3414521d7a82476e874b25a5407b5e63}


Definition at line 105 of file Attrib.h.

Referenced by Attrib::Attrib(), and Attrib::attributs().\hypertarget{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{
\index{FePGA@{FePGA}!m\_\-connection@{m\_\-connection}}
\index{m\_\-connection@{m\_\-connection}!FePGA@{FePGA}}
\subsubsection[{m\_\-connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ {\bf Element::m\_\-connection}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}


Definition at line 70 of file Element.h.

Referenced by UsbSpiBus::clockDivider(), Element::connection(), Element::Element(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbSpiBus::read(), UsbI2cBus::read(), UsbSpiBus::setClockDivider(), Element::setConnection(), UsbSpiBus::write(), and UsbI2cBus::write().\hypertarget{classFePGA_a8fb76733a688dff6d91892a49a97a21f}{
\index{FePGA@{FePGA}!m\_\-ctrlSpiReg@{m\_\-ctrlSpiReg}}
\index{m\_\-ctrlSpiReg@{m\_\-ctrlSpiReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-ctrlSpiReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-ctrlSpiReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a8fb76733a688dff6d91892a49a97a21f}


Definition at line 179 of file FePGA.h.

Referenced by FePGA(), spiRead(), and spiWrite().\hypertarget{classFePGA_a173664ffd6a73f454ae31f51e689dd16}{
\index{FePGA@{FePGA}!m\_\-i2cBuffer@{m\_\-i2cBuffer}}
\index{m\_\-i2cBuffer@{m\_\-i2cBuffer}!FePGA@{FePGA}}
\subsubsection[{m\_\-i2cBuffer}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int {\bf FePGA::m\_\-i2cBuffer}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a173664ffd6a73f454ae31f51e689dd16}


Definition at line 199 of file FePGA.h.

Referenced by i2cBuffer(), i2cWrite(), and setI2cBuffer().\hypertarget{classFePGA_aba8c2c8d8e0d136826b9dd4c2d7c2e90}{
\index{FePGA@{FePGA}!m\_\-i2cSubAdd@{m\_\-i2cSubAdd}}
\index{m\_\-i2cSubAdd@{m\_\-i2cSubAdd}!FePGA@{FePGA}}
\subsubsection[{m\_\-i2cSubAdd}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int {\bf FePGA::m\_\-i2cSubAdd}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_aba8c2c8d8e0d136826b9dd4c2d7c2e90}


Definition at line 198 of file FePGA.h.

Referenced by i2cRead(), i2cSubAdd(), i2cWrite(), and setI2cSubAdd().\hypertarget{classFePGA_adb390ea8de4a6cbce648dc62e4405f32}{
\index{FePGA@{FePGA}!m\_\-masterI2cReg@{m\_\-masterI2cReg}}
\index{m\_\-masterI2cReg@{m\_\-masterI2cReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-masterI2cReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-masterI2cReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_adb390ea8de4a6cbce648dc62e4405f32}


Definition at line 201 of file FePGA.h.

Referenced by i2cData(), i2cRead(), i2cWrite(), and masterI2cReg().\hypertarget{classFePGA_aeff1a2370237a06b50e1ae23d933c862}{
\index{FePGA@{FePGA}!m\_\-resetReg@{m\_\-resetReg}}
\index{m\_\-resetReg@{m\_\-resetReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-resetReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-resetReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_aeff1a2370237a06b50e1ae23d933c862}


Definition at line 191 of file FePGA.h.

Referenced by FePGA(), reset(), and resetUsb().\hypertarget{classFePGA_a3ee7f973bfad39b48bbc1a185e9ffaec}{
\index{FePGA@{FePGA}!m\_\-rxSpiFifo@{m\_\-rxSpiFifo}}
\index{m\_\-rxSpiFifo@{m\_\-rxSpiFifo}!FePGA@{FePGA}}
\subsubsection[{m\_\-rxSpiFifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf FePGA::m\_\-rxSpiFifo}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a3ee7f973bfad39b48bbc1a185e9ffaec}


Definition at line 183 of file FePGA.h.

Referenced by FePGA(), and spiRead().\hypertarget{classFePGA_a0255fe229013986b4387c3a75ddf4e97}{
\index{FePGA@{FePGA}!m\_\-setupReg@{m\_\-setupReg}}
\index{m\_\-setupReg@{m\_\-setupReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-setupReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-setupReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a0255fe229013986b4387c3a75ddf4e97}


Definition at line 190 of file FePGA.h.

Referenced by FePGA(), i2cGBTSCA(), i2cRead(), i2cWrite(), setI2cGBTSCA(), setSpiGBTSCA(), setupReg(), and spiGBTSCA().\hypertarget{classFePGA_a4f2f5d175aeb6dcaf497f81d2f075411}{
\index{FePGA@{FePGA}!m\_\-spiSubAdd@{m\_\-spiSubAdd}}
\index{m\_\-spiSubAdd@{m\_\-spiSubAdd}!FePGA@{FePGA}}
\subsubsection[{m\_\-spiSubAdd}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int {\bf FePGA::m\_\-spiSubAdd}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a4f2f5d175aeb6dcaf497f81d2f075411}


Definition at line 194 of file FePGA.h.

Referenced by setSpiSubAdd(), and spiSubAdd().\hypertarget{classFePGA_a97fc9347c90d9a31d99ccb499cc06eee}{
\index{FePGA@{FePGA}!m\_\-testFifo@{m\_\-testFifo}}
\index{m\_\-testFifo@{m\_\-testFifo}!FePGA@{FePGA}}
\subsubsection[{m\_\-testFifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf FePGA::m\_\-testFifo}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a97fc9347c90d9a31d99ccb499cc06eee}


Definition at line 185 of file FePGA.h.

Referenced by FePGA().\hypertarget{classFePGA_a67bc3c8f923b673100974fd86096393e}{
\index{FePGA@{FePGA}!m\_\-testSeqReg@{m\_\-testSeqReg}}
\index{m\_\-testSeqReg@{m\_\-testSeqReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-testSeqReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-testSeqReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a67bc3c8f923b673100974fd86096393e}


Definition at line 192 of file FePGA.h.

Referenced by testSequence().\hypertarget{classFePGA_a003ee241fb5f32fb3442174db3fe6f49}{
\index{FePGA@{FePGA}!m\_\-transmitSpiReg@{m\_\-transmitSpiReg}}
\index{m\_\-transmitSpiReg@{m\_\-transmitSpiReg}!FePGA@{FePGA}}
\subsubsection[{m\_\-transmitSpiReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf FePGA::m\_\-transmitSpiReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a003ee241fb5f32fb3442174db3fe6f49}


Definition at line 178 of file FePGA.h.

Referenced by FePGA(), spiRead(), spiWrite(), and transmitSpi().\hypertarget{classFePGA_a5b3e4deb73a882e6f044450d8a733558}{
\index{FePGA@{FePGA}!m\_\-txSpiFifo@{m\_\-txSpiFifo}}
\index{m\_\-txSpiFifo@{m\_\-txSpiFifo}!FePGA@{FePGA}}
\subsubsection[{m\_\-txSpiFifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf FePGA::m\_\-txSpiFifo}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a5b3e4deb73a882e6f044450d8a733558}


Definition at line 182 of file FePGA.h.

Referenced by FePGA(), spiRead(), and spiWrite().\hypertarget{classFePGA_afb7947e600a66d914ee524acec3d8b1f}{
\index{FePGA@{FePGA}!m\_\-usb@{m\_\-usb}}
\index{m\_\-usb@{m\_\-usb}!FePGA@{FePGA}}
\subsubsection[{m\_\-usb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UsbFTMLInterface}$\ast$ {\bf FePGA::m\_\-usb}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_afb7947e600a66d914ee524acec3d8b1f}


Definition at line 173 of file FePGA.h.

Referenced by FePGA(), MakeRAM(), MakeRegister(), and usb().\hypertarget{classFePGA_a09fdde4002008daa0d15672772dd4483}{
\index{FePGA@{FePGA}!m\_\-usbi2c@{m\_\-usbi2c}}
\index{m\_\-usbi2c@{m\_\-usbi2c}!FePGA@{FePGA}}
\subsubsection[{m\_\-usbi2c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UsbMLI2cBus}$\ast$ {\bf FePGA::m\_\-usbi2c}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a09fdde4002008daa0d15672772dd4483}


Definition at line 174 of file FePGA.h.

Referenced by i2c().\hypertarget{classFePGA_a922a56250b29c9842cdb8095cae8c976}{
\index{FePGA@{FePGA}!m\_\-usbspi@{m\_\-usbspi}}
\index{m\_\-usbspi@{m\_\-usbspi}!FePGA@{FePGA}}
\subsubsection[{m\_\-usbspi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf UsbMLSpiBus}$\ast$ {\bf FePGA::m\_\-usbspi}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFePGA_a922a56250b29c9842cdb8095cae8c976}


Definition at line 175 of file FePGA.h.

Referenced by spi().

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatCaloUpgrade/inc/\hyperlink{FePGA_8h}{FePGA.h}\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatCaloUpgrade/src/\hyperlink{FePGA_8cpp}{FePGA.cpp}\end{DoxyCompactItemize}
