{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714702953047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714702953048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 19:22:32 2024 " "Processing started: Thu May  2 19:22:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714702953048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702953048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath2 -c DataPath2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath2 -c DataPath2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702953048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714702953672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714702953672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/multiplexer4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/multiplexer4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4bits " "Found entity 1: multiplexer4bits" {  } { { "../multiplexer4bits.v" "" { Text "U:/CPE166/Lab 4/multiplexer4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../multiplexer.v" "" { Text "U:/CPE166/Lab 4/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "../DFlipFlop.v" "" { Text "U:/CPE166/Lab 4/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/datapath2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/datapath2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath2_tb " "Found entity 1: DataPath2_tb" {  } { { "../DataPath2_tb.v" "" { Text "U:/CPE166/Lab 4/DataPath2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/datapath2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/datapath2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath2 " "Found entity 1: DataPath2" {  } { { "../DataPath2.v" "" { Text "U:/CPE166/Lab 4/DataPath2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "../DataPath_tb.v" "" { Text "U:/CPE166/Lab 4/DataPath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../DataPath.v" "" { Text "U:/CPE166/Lab 4/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../ALU_tb.v" "" { Text "U:/CPE166/Lab 4/ALU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpe166/lab 4/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpe166/lab 4/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "U:/CPE166/Lab 4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714702960209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath2 " "Elaborating entity \"DataPath2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714702960276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM1\"" {  } { { "../DataPath2.v" "FSM1" { Text "U:/CPE166/Lab 4/DataPath2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714702960281 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEL fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714702960285 "|DataPath2|fsm:FSM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714702960286 "|DataPath2|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] fsm.v(39) " "Inferred latch for \"S\[0\]\" at fsm.v(39)" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960286 "|DataPath2|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] fsm.v(39) " "Inferred latch for \"S\[1\]\" at fsm.v(39)" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960286 "|DataPath2|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] fsm.v(39) " "Inferred latch for \"S\[2\]\" at fsm.v(39)" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960286 "|DataPath2|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[0\] fsm.v(39) " "Inferred latch for \"SEL\[0\]\" at fsm.v(39)" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960286 "|DataPath2|fsm:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[1\] fsm.v(39) " "Inferred latch for \"SEL\[1\]\" at fsm.v(39)" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702960286 "|DataPath2|fsm:FSM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:mu1 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:mu1\"" {  } { { "../DataPath2.v" "mu1" { Text "U:/CPE166/Lab 4/DataPath2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714702960288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:df1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:df1\"" {  } { { "../DataPath2.v" "df1" { Text "U:/CPE166/Lab 4/DataPath2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714702960293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4bits multiplexer4bits:mu4 " "Elaborating entity \"multiplexer4bits\" for hierarchy \"multiplexer4bits:mu4\"" {  } { { "../DataPath2.v" "mu4" { Text "U:/CPE166/Lab 4/DataPath2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714702960298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "../DataPath2.v" "ALU1" { Text "U:/CPE166/Lab 4/DataPath2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714702960309 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fsm:FSM1\|SEL\[0\] fsm:FSM1\|S\[0\] " "Duplicate LATCH primitive \"fsm:FSM1\|SEL\[0\]\" merged with LATCH primitive \"fsm:FSM1\|S\[0\]\"" {  } { { "../fsm.v" "" { Text "U:/CPE166/Lab 4/fsm.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714702960803 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1714702960803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714702960855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714702961093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714702961526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714702961526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M2\[0\] " "No output dependent on input pin \"M2\[0\]\"" {  } { { "../DataPath2.v" "" { Text "U:/CPE166/Lab 4/DataPath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714702961789 "|DataPath2|M2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M2\[1\] " "No output dependent on input pin \"M2\[1\]\"" {  } { { "../DataPath2.v" "" { Text "U:/CPE166/Lab 4/DataPath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714702961789 "|DataPath2|M2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M2\[2\] " "No output dependent on input pin \"M2\[2\]\"" {  } { { "../DataPath2.v" "" { Text "U:/CPE166/Lab 4/DataPath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714702961789 "|DataPath2|M2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M2\[3\] " "No output dependent on input pin \"M2\[3\]\"" {  } { { "../DataPath2.v" "" { Text "U:/CPE166/Lab 4/DataPath2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714702961789 "|DataPath2|M2[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714702961789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714702961789 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714702961789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714702961789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714702961789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714702961879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 19:22:41 2024 " "Processing ended: Thu May  2 19:22:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714702961879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714702961879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714702961879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714702961879 ""}
