do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:51 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:14:52 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:52 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:14:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:52 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:14:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:52 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:14:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:52 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:14:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:52 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:14:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:14:54 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 21:15:31 on Nov 16,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:35 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:15:35 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:35 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(67): (vcom-1136) Unknown identifier "pbsync_i".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(67): Expression is not a signal.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(75): Illegal target for signal assignment.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(75): (vcom-1136) Unknown identifier "dig3_o".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(77): (vcom-1136) Unknown identifier "pbsync_i".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(77): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(89): Illegal target for signal assignment.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(89): (vcom-1136) Unknown identifier "dig3_o".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(91): (vcom-1136) Unknown identifier "pbsync_i".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(91): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(103): Illegal target for signal assignment.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(103): (vcom-1136) Unknown identifier "dig3_o".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(105): (vcom-1136) Unknown identifier "pbsync_i".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(105): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(117): Illegal target for signal assignment.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(117): (vcom-1136) Unknown identifier "dig3_o".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(119): (vcom-1136) Unknown identifier "pbsync_i".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(119): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(137): VHDL Compiler exiting
# End time: 21:15:35 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/calc_ctrl_rtl.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:18:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:18:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:18:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:18:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# ** Error (suppressible): ../tb/tb_calc_ctrl_sim.vhd(85): (vcom-1141) Identifier "calc_ctrl" does not identify a component declaration.
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(128): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(145): VHDL Compiler exiting
# End time: 21:18:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_calc_ctrl_sim.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:52 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:19:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:19:53 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:19:53 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:19:53 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# ** Error (suppressible): ../tb/tb_calc_ctrl_sim.vhd(85): (vcom-1141) Identifier "calc_ctrl" does not identify a component declaration.
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(145): VHDL Compiler exiting
# End time: 21:19:53 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_calc_ctrl_sim.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:32 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:21:33 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:33 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:21:33 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:33 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:21:33 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:33 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:21:33 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:33 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(93): (vcom-1484) Unknown formal identifier "finihed_i".
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(145): VHDL Compiler exiting
# End time: 21:21:33 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_calc_ctrl_sim.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:21:43 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:21:43 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:21:43 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:21:43 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(93): (vcom-1136) Unknown identifier "finihed_i".
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(93): (vcom-1484) Unknown formal identifier "finihed_i".
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(127): Illegal target for signal assignment.
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(127): (vcom-1136) Unknown identifier "finihed_i".
# ** Error: ../tb/tb_calc_ctrl_sim.vhd(145): VHDL Compiler exiting
# End time: 21:21:43 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_calc_ctrl_sim.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:21:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:21:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:21:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:57 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:21:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:57 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:21:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:57 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:21:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:22:02 on Nov 16,2017
# ** Error: (vsim-3170) Could not find 'tb_calc_ctrl_cfg'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/XILINX_calculator_project/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./22_sim.do PAUSED at line 1
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:27 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:23:27 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:27 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:23:27 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:27 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:23:27 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:23:28 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:23:28 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:28 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:23:28 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:22:02 on Nov 16,2017
# ** Error: (vsim-3170) Could not find 'tb_calc_ctrl_cfg'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/XILINX_calculator_project/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./22_sim.do PAUSED at line 1
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:09 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:25:09 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:09 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:25:09 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:09 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:25:09 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:09 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:25:09 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:09 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:25:09 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:09 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:25:09 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:22:02 on Nov 16,2017
# ** Error: (vsim-3170) Could not find 'tb_calc_ctrl_cfg'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/XILINX_calculator_project/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./22_sim.do PAUSED at line 1
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:22:02 on Nov 16,2017
# ** Error: (vsim-3170) Could not find 'tb_calc_ctrl_cfg'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/XILINX_calculator_project/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./22_sim.do PAUSED at line 1
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:53 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:25:54 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:54 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:25:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:54 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:25:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:54 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:25:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:54 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:25:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:54 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:25:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:22:02 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/clk_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/reset_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/dig0_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/dig1_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/dig2_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/dig3_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/led_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/swsync_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/pbsync_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/finished_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/sign_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/overflow_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/error_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/op1_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 16
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/op2_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/optype_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/start_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/i_io_ctrl/nextstate_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/calc_io_ctrl/i_io_ctrl/presentstate_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 21
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:39 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:26:39 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:39 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:26:39 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:39 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:26:39 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:39 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:26:39 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:39 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:26:39 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:39 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:26:39 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:26:41 on Nov 16,2017, Elapsed time: 0:04:39
# Errors: 61, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:26:41 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/clk_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/reset_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/dig0_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/dig1_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/dig2_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/dig3_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/led_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/swsync_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/pbsync_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/finished_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/sign_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/overflow_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/error_i'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/op1_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 16
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/op2_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/optype_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/start_o'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/i_io_ctrl/nextstate_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/calc_ctrl/i_io_ctrl/presentstate_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 21
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:27:28 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:27:28 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:27:28 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:29 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:27:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:29 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:27:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:29 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:27:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:27:31 on Nov 16,2017, Elapsed time: 0:00:50
# Errors: 57, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:27:31 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/dig0_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/dig1_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/dig2_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/dig3_0'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/i_io_ctrl/nextstate_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/i_io_ctrl/presentstate_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 21
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:29:11 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:29:11 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:29:11 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:29:11 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:29:11 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:29:11 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:29:13 on Nov 16,2017, Elapsed time: 0:01:42
# Errors: 18, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:29:13 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:25 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:30:25 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:25 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:30:25 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:25 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:30:25 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:25 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:30:25 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:25 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:30:25 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:25 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:30:25 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:30:27 on Nov 16,2017, Elapsed time: 0:01:14
# Errors: 0, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:30:27 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:31:01 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:31:01 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:31:01 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:31:01 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:31:01 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:31:01 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:31:04 on Nov 16,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:31:04 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 21:32:20 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 21:32:20 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 21:32:20 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 21:32:20 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 21:32:20 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 21:32:20 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 21:32:22 on Nov 16,2017, Elapsed time: 0:01:18
# Errors: 0, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 21:32:22 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op1_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/op2_o(11 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/optype_o(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
11_compile.do
# invalid command name "11_compile.do"
11_compile.do
# invalid command name "11_compile.do"
quit -sim
# End time: 23:07:25 on Nov 16,2017, Elapsed time: 1:35:03
# Errors: 2, Warnings: 9
quit -sim
11_compile.do
# invalid command name "11_compile.do"
ls
# 11_compile.do
# 12_sim.do
# 21_compile.do
# 22_sim.do
# calc_ctrl_wave.do
# io_ctrl_wave.do
# transcript
# vsim.wlf
# work
# ERROR: ld.so: object '/home/helmutresch/intelFPGA/16.1/modelsim_ase/lib/libfreetype.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:07:40 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:07:40 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:40 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:07:41 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:07:41 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:07:41 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:41 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:07:41 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:07:43 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 23:11:28 on Nov 16,2017, Elapsed time: 0:03:45
# Errors: 0, Warnings: 1
do 12_sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:22:16 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 11_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:54 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:22:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:54 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:22:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:54 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:22:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:54 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:22:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:54 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:22:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:54 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:22:54 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 12_sim.do
# End time: 23:22:57 on Nov 16,2017, Elapsed time: 0:00:41
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:22:57 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 23:23:17 on Nov 16,2017, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:23 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:23:23 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:23 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# ** Warning: ../vhdl/calc_ctrl_rtl.vhd(79): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/calc_ctrl_rtl.vhd(94): (vcom-1272) Length of expected is 12; length of actual is 16.
# ** Warning: ../vhdl/calc_ctrl_rtl.vhd(109): (vcom-1272) Length of expected is 4; length of actual is 16.
# End time: 23:23:23 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:23 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:23:23 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:23 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:23:23 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:23 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:23:23 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:23 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:23:23 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:23:26 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 12 (11 downto 0). Right is 16 (15 downto 0).
#    Time: 2 ms  Iteration: 1  Process: /tb_calc_ctrl/i_calc_ctrl/p_calcFSM_combinatorial File: ../vhdl/calc_ctrl_rtl.vhd
# Fatal error in Process p_calcFSM_combinatorial at ../vhdl/calc_ctrl_rtl.vhd line 79
# 
# HDL call sequence:
# Stopped at ../vhdl/calc_ctrl_rtl.vhd 79 Process p_calcFSM_combinatorial
# 
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:29:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(94): (vcom-1136) Unknown identifier "swsync_ii".
# ** Warning: ../vhdl/calc_ctrl_rtl.vhd(109): (vcom-1246) Range 11 downto 12 is null.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(109): (vcom-1136) Unknown identifier "swsync_ii".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(140): VHDL Compiler exiting
# End time: 23:29:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/calc_ctrl_rtl.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:12 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:30:12 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:12 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# ** Warning: ../vhdl/calc_ctrl_rtl.vhd(109): (vcom-1246) Range 11 downto 12 is null.
# ** Warning: ../vhdl/calc_ctrl_rtl.vhd(109): (vcom-1272) Length of expected is 4; length of slice name is 0.
# End time: 23:30:12 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:12 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:30:13 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:13 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:30:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:13 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:30:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:13 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:30:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:30:15 on Nov 16,2017, Elapsed time: 0:06:49
# Errors: 8, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:30:15 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 0 (11 downto 12 (null array)).
#    Time: 2000015 ns  Iteration: 2  Process: /tb_calc_ctrl/i_calc_ctrl/p_calcFSM_combinatorial File: ../vhdl/calc_ctrl_rtl.vhd
# Fatal error in Process p_calcFSM_combinatorial at ../vhdl/calc_ctrl_rtl.vhd line 109
# 
# HDL call sequence:
# Stopped at ../vhdl/calc_ctrl_rtl.vhd 109 Process p_calcFSM_combinatorial
# 
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:30:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:30:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:30:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:30:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:30:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:30:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:30:57 on Nov 16,2017, Elapsed time: 0:00:42
# Errors: 2, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:30:57 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:42:57 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:57 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:42:58 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:58 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:42:58 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:58 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:42:58 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:58 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:42:58 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:58 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:42:58 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:43:00 on Nov 16,2017, Elapsed time: 0:12:03
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:43:00 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:13 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:44:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:13 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:44:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:13 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:44:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:13 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:44:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:13 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:44:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:13 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:44:13 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:44:16 on Nov 16,2017, Elapsed time: 0:01:16
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:44:16 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:22 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:47:22 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:22 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:47:22 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:22 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:47:22 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:22 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:47:22 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:22 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:47:22 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:22 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:47:22 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:47:24 on Nov 16,2017, Elapsed time: 0:03:08
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:47:24 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:52 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:48:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:52 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:48:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:52 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:48:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:52 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:48:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:52 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:48:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:52 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:48:52 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:48:54 on Nov 16,2017, Elapsed time: 0:01:30
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:48:54 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:05 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:51:05 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:51:06 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:51:06 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:51:06 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:51:06 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:51:06 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:51:08 on Nov 16,2017, Elapsed time: 0:02:14
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:51:08 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:53:26 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:53:26 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:53:26 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:53:26 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:53:26 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:53:26 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:53:28 on Nov 16,2017, Elapsed time: 0:02:20
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:53:28 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:55:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:55:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:55 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:55:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:55:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:55:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:55 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:55:55 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:55:58 on Nov 16,2017, Elapsed time: 0:02:30
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:55:58 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:29 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:57:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:29 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:57:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:29 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:57:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:29 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:57:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:29 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:57:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:29 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:57:29 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:57:31 on Nov 16,2017, Elapsed time: 0:01:33
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:57:31 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(14) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(13) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(12) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:02 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 23:58:03 on Nov 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:03 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 23:58:03 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:03 on Nov 16,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 23:58:03 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:03 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 23:58:03 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:03 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 23:58:03 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:03 on Nov 16,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 23:58:03 on Nov 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 23:58:04 on Nov 16,2017, Elapsed time: 0:00:33
# Errors: 0, Warnings: 42
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 23:58:04 on Nov 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:08 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:10:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:08 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:10:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:08 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:10:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:08 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:10:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:08 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:10:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:08 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:10:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:10:10 on Nov 17,2017, Elapsed time: 0:12:06
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:10:10 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: (vish-4014) No objects found matching '/tb_calc_ctrl/i_calc_ctrl/buttonpress_s'.
# Executing ONERROR command at macro ./calc_ctrl_wave.do line 22
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:30 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:10:30 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:30 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:10:30 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:30 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:10:30 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:30 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:10:30 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:30 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:10:30 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:30 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:10:30 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:10:31 on Nov 17,2017, Elapsed time: 0:00:21
# Errors: 3, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:10:31 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:11:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:42 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:11:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:11:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:11:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:11:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:43 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:11:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:11:44 on Nov 17,2017, Elapsed time: 0:01:13
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:11:44 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:43 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:12:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:43 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:12:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:43 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:12:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:43 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:12:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:43 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:12:43 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:43 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:12:44 on Nov 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:12:45 on Nov 17,2017, Elapsed time: 0:01:01
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:12:45 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 22_sim.do
# End time: 00:13:05 on Nov 17,2017, Elapsed time: 0:00:20
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:13:05 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:37 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:13:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:37 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:13:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:37 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:13:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:37 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:13:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:37 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:13:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:38 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:13:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:13:39 on Nov 17,2017, Elapsed time: 0:00:34
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:13:39 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:14:18 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:14:18 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:14:18 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:14:18 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:14:18 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:18 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:14:18 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:14:20 on Nov 17,2017, Elapsed time: 0:00:41
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:14:20 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig0_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:05 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:17:06 on Nov 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:06 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(59): Illegal target for signal assignment.
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(59): (vcom-1136) Unknown identifier "dig0_i".
# ** Error: ../vhdl/calc_ctrl_rtl.vhd(171): VHDL Compiler exiting
# End time: 00:17:06 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./21_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/calc_ctrl_rtl.vhd"
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:17:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:17:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:17:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:17:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:17:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:17:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:17:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:17:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:17:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:17:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:17:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:17 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:17:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:17:19 on Nov 17,2017, Elapsed time: 0:02:59
# Errors: 6, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:17:19 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig1_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/dig2_o(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:37 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:19:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:37 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:19:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:37 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:19:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:37 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:19:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:37 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:19:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:37 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:19:37 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:19:39 on Nov 17,2017, Elapsed time: 0:02:20
# Errors: 0, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:19:39 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:22 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:20:22 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:22 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:20:22 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:22 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:20:22 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:22 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:20:22 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:22 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:20:22 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:22 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:20:22 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:20:23 on Nov 17,2017, Elapsed time: 0:00:44
# Errors: 0, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:20:23 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:08 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:21:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:08 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:21:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:08 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:21:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:08 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:21:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:08 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:21:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:08 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:21:08 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:21:10 on Nov 17,2017, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:21:10 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:46 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:22:46 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:46 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:22:46 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:46 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:22:46 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:46 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:22:47 on Nov 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:22:47 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:22:47 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:22:48 on Nov 17,2017, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:22:48 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/led_o(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:24:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:24:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:24:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:24:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:24:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:24:38 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:24:40 on Nov 17,2017, Elapsed time: 0:01:52
# Errors: 0, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:24:40 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /tb_calc_ctrl/i_calc_ctrl/start_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:11 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:25:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:11 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:25:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:11 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:25:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:11 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:25:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:11 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:25:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:11 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:25:11 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:25:17 on Nov 17,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:25:17 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:49 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:27:49 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:49 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:27:49 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:49 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:27:49 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:49 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:27:49 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:49 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:27:49 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:49 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:27:49 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:27:51 on Nov 17,2017, Elapsed time: 0:02:34
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:27:51 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:36:10 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:36:10 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:36:10 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:36:10 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:36:10 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:36:10 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:36:12 on Nov 17,2017, Elapsed time: 0:08:21
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:36:12 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:37:55 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:37:55 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:37:55 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:37:55 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:37:55 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:55 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:37:55 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:37:57 on Nov 17,2017, Elapsed time: 0:01:45
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:37:57 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:42 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:40:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:42 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:40:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:42 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:40:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:42 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:40:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:42 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:40:42 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:42 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:40:43 on Nov 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:40:44 on Nov 17,2017, Elapsed time: 0:02:47
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:40:44 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:23 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:44:23 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:23 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:44:23 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:23 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:44:23 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:23 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:44:23 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:23 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:44:23 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:23 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:44:23 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:44:25 on Nov 17,2017, Elapsed time: 0:03:41
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:44:25 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 22_sim.do
# End time: 00:45:04 on Nov 17,2017, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:45:04 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:16 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:46:17 on Nov 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:17 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:46:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:17 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:46:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:17 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:46:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:17 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:46:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:17 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:46:17 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:46:19 on Nov 17,2017, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:46:19 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:53 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:46:53 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:53 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:46:53 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:53 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:46:53 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:53 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:46:53 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:54 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:46:54 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:54 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:46:54 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:46:55 on Nov 17,2017, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:46:55 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:47 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 00:47:47 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:47 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 00:47:47 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:48 on Nov 17,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 00:47:48 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:48 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 00:47:48 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:48 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 00:47:48 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:48 on Nov 17,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 00:47:48 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 00:47:49 on Nov 17,2017, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:47:49 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 22_sim.do
# End time: 00:48:42 on Nov 17,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 00:48:42 on Nov 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit
# End time: 00:53:49 on Nov 17,2017, Elapsed time: 0:05:07
# Errors: 0, Warnings: 1
