{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689377274729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689377274738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 20:27:54 2023 " "Processing started: Fri Jul 14 20:27:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689377274738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377274738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377274738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689377275178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689377275178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285119 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Banco de Registradores.v " "Can't analyze file -- file Banco de Registradores.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689377285119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoderegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancodeRegistradores " "Found entity 1: BancodeRegistradores" {  } { { "BancodeRegistradores.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/BancodeRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedeprocessamento.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedeprocessamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeProcessamento " "Found entity 1: UnidadedeProcessamento" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadedadosram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadedadosram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriadeDadosRAM " "Found entity 1: MemoriadeDadosRAM" {  } { { "MemoriadeDadosRAM.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/MemoriadeDadosRAM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucoesrom.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucoesrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaInstrucoesROM " "Found entity 1: MemoriaInstrucoesROM" {  } { { "MemoriaInstrucoesROM.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/MemoriaInstrucoesROM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontroleula.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontroleula.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControleULA " "Found entity 1: UnidadedeControleULA" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out " "Found entity 1: Out" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1.v 1 1 " "Found 1 design units, including 1 entities, in source file display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1 " "Found entity 1: Display1" {  } { { "Display1.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Display1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display2.v 1 1 " "Found 1 design units, including 1 entities, in source file display2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display2 " "Found entity 1: Display2" {  } { { "Display2.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Display2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display3.v 1 1 " "Found 1 design units, including 1 entities, in source file display3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display3 " "Found entity 1: Display3" {  } { { "Display3.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Display3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display4.v 1 1 " "Found 1 design units, including 1 entities, in source file display4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display4 " "Found entity 1: Display4" {  } { { "Display4.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Display4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadedeProcessamento " "Elaborating entity \"UnidadedeProcessamento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689377285227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxSelec UnidadedeProcessamento.v(49) " "Verilog HDL or VHDL warning at UnidadedeProcessamento.v(49): object \"auxSelec\" assigned a value but never read" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689377285229 "|UnidadedeProcessamento"}
{ "Warning" "WSGN_SEARCH_FILE" "entrada.v 1 1 " "Using design file entrada.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "entrada.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689377285245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:Chamada11 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:Chamada11\"" {  } { { "UnidadedeProcessamento.v" "Chamada11" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 entrada.v(30) " "Verilog HDL assignment warning at entrada.v(30): truncated value with size 32 to match size of target (28)" {  } { { "entrada.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/entrada.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689377285480 "|UnidadedeProcessamento|Entrada:Chamada11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 entrada.v(38) " "Verilog HDL assignment warning at entrada.v(38): truncated value with size 32 to match size of target (28)" {  } { { "entrada.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/entrada.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689377285480 "|UnidadedeProcessamento|Entrada:Chamada11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out Out:Chamada12 " "Elaborating entity \"Out\" for hierarchy \"Out:Chamada12\"" {  } { { "UnidadedeProcessamento.v" "Chamada12" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display1 Out:Chamada12\|Display1:bc1 " "Elaborating entity \"Display1\" for hierarchy \"Out:Chamada12\|Display1:bc1\"" {  } { { "Out.v" "bc1" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display2 Out:Chamada12\|Display2:bc2 " "Elaborating entity \"Display2\" for hierarchy \"Out:Chamada12\|Display2:bc2\"" {  } { { "Out.v" "bc2" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display3 Out:Chamada12\|Display3:bc3 " "Elaborating entity \"Display3\" for hierarchy \"Out:Chamada12\|Display3:bc3\"" {  } { { "Out.v" "bc3" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display4 Out:Chamada12\|Display4:bc4 " "Elaborating entity \"Display4\" for hierarchy \"Out:Chamada12\|Display4:bc4\"" {  } { { "Out.v" "bc4" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:Chamada6 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:Chamada6\"" {  } { { "UnidadedeProcessamento.v" "Chamada6" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "auxEnable UnidadedeControle.v(16) " "Verilog HDL warning at UnidadedeControle.v(16): object auxEnable used but never assigned" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UnidadedeControle.v(22) " "Verilog HDL Case Statement warning at UnidadedeControle.v(22): incomplete case statement has no default case item" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxRegWrite UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxRegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxPCFunct UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxPCFunct\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxAluOp UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxAluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxMemRead UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxMemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxMemWrite UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxMemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxMemtoReg UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxMemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxALUSrc UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxRegDst UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxRegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxBEQ UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxBEQ\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxBNE UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxBNE\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxControlJump UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxControlJump\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxHalt UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxHalt\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxJAL UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxJAL\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxOut UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxIn UnidadedeControle.v(22) " "Verilog HDL Always Construct warning at UnidadedeControle.v(22): inferring latch(es) for variable \"auxIn\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "auxEnable 0 UnidadedeControle.v(16) " "Net \"auxEnable\" at UnidadedeControle.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxIn UnidadedeControle.v(22) " "Inferred latch for \"auxIn\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxOut UnidadedeControle.v(22) " "Inferred latch for \"auxOut\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxJAL UnidadedeControle.v(22) " "Inferred latch for \"auxJAL\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxHalt UnidadedeControle.v(22) " "Inferred latch for \"auxHalt\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxControlJump UnidadedeControle.v(22) " "Inferred latch for \"auxControlJump\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxBNE UnidadedeControle.v(22) " "Inferred latch for \"auxBNE\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxBEQ UnidadedeControle.v(22) " "Inferred latch for \"auxBEQ\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxRegDst UnidadedeControle.v(22) " "Inferred latch for \"auxRegDst\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxALUSrc UnidadedeControle.v(22) " "Inferred latch for \"auxALUSrc\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxMemtoReg UnidadedeControle.v(22) " "Inferred latch for \"auxMemtoReg\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxMemWrite UnidadedeControle.v(22) " "Inferred latch for \"auxMemWrite\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285539 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxMemRead UnidadedeControle.v(22) " "Inferred latch for \"auxMemRead\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxAluOp\[0\] UnidadedeControle.v(22) " "Inferred latch for \"auxAluOp\[0\]\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxAluOp\[1\] UnidadedeControle.v(22) " "Inferred latch for \"auxAluOp\[1\]\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxAluOp\[2\] UnidadedeControle.v(22) " "Inferred latch for \"auxAluOp\[2\]\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxPCFunct UnidadedeControle.v(22) " "Inferred latch for \"auxPCFunct\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxRegWrite UnidadedeControle.v(22) " "Inferred latch for \"auxRegWrite\" at UnidadedeControle.v(22)" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 "|UnidadedeProcessamento|UnidadedeControle:Chamada6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControleULA UnidadedeControleULA:Chamada8 " "Elaborating entity \"UnidadedeControleULA\" for hierarchy \"UnidadedeControleULA:Chamada8\"" {  } { { "UnidadedeProcessamento.v" "Chamada8" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285547 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UnidadedeControleULA.v(16) " "Verilog HDL Case Statement warning at UnidadedeControleULA.v(16): incomplete case statement has no default case item" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UnidadedeControleULA.v(14) " "Verilog HDL Case Statement warning at UnidadedeControleULA.v(14): incomplete case statement has no default case item" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegControle UnidadedeControleULA.v(14) " "Verilog HDL Always Construct warning at UnidadedeControleULA.v(14): inferring latch(es) for variable \"RegControle\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegJALR UnidadedeControleULA.v(14) " "Verilog HDL Always Construct warning at UnidadedeControleULA.v(14): inferring latch(es) for variable \"RegJALR\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegJR UnidadedeControleULA.v(14) " "Verilog HDL Always Construct warning at UnidadedeControleULA.v(14): inferring latch(es) for variable \"RegJR\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJR UnidadedeControleULA.v(14) " "Inferred latch for \"RegJR\" at UnidadedeControleULA.v(14)" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegJALR UnidadedeControleULA.v(14) " "Inferred latch for \"RegJALR\" at UnidadedeControleULA.v(14)" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285548 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegControle\[0\] UnidadedeControleULA.v(14) " "Inferred latch for \"RegControle\[0\]\" at UnidadedeControleULA.v(14)" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegControle\[1\] UnidadedeControleULA.v(14) " "Inferred latch for \"RegControle\[1\]\" at UnidadedeControleULA.v(14)" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegControle\[2\] UnidadedeControleULA.v(14) " "Inferred latch for \"RegControle\[2\]\" at UnidadedeControleULA.v(14)" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegControle\[3\] UnidadedeControleULA.v(14) " "Inferred latch for \"RegControle\[3\]\" at UnidadedeControleULA.v(14)" {  } { { "UnidadedeControleULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControleULA.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|UnidadedeControleULA:Chamada8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Chamada5 " "Elaborating entity \"PC\" for hierarchy \"PC:Chamada5\"" {  } { { "UnidadedeProcessamento.v" "Chamada5" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.v(25) " "Verilog HDL assignment warning at PC.v(25): truncated value with size 32 to match size of target (10)" {  } { { "PC.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/PC.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|PC:Chamada5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaInstrucoesROM MemoriaInstrucoesROM:Chamada3 " "Elaborating entity \"MemoriaInstrucoesROM\" for hierarchy \"MemoriaInstrucoesROM:Chamada3\"" {  } { { "UnidadedeProcessamento.v" "Chamada3" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 31 MemoriaInstrucoesROM.v(25) " "Verilog HDL warning at MemoriaInstrucoesROM.v(25): number of words (6) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "MemoriaInstrucoesROM.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/MemoriaInstrucoesROM.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|MemoriaInstrucoesROM:Chamada3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 MemoriaInstrucoesROM.v(13) " "Net \"rom.data_a\" at MemoriaInstrucoesROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "MemoriaInstrucoesROM.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/MemoriaInstrucoesROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|MemoriaInstrucoesROM:Chamada3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 MemoriaInstrucoesROM.v(13) " "Net \"rom.waddr_a\" at MemoriaInstrucoesROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "MemoriaInstrucoesROM.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/MemoriaInstrucoesROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|MemoriaInstrucoesROM:Chamada3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 MemoriaInstrucoesROM.v(13) " "Net \"rom.we_a\" at MemoriaInstrucoesROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "MemoriaInstrucoesROM.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/MemoriaInstrucoesROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689377285550 "|UnidadedeProcessamento|MemoriaInstrucoesROM:Chamada3"}
{ "Warning" "WSGN_SEARCH_FILE" "muxregdst.v 1 1 " "Using design file muxregdst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Found entity 1: MuxRegDst" {  } { { "muxregdst.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/muxregdst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689377285570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:Chamada9 " "Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:Chamada9\"" {  } { { "UnidadedeProcessamento.v" "Chamada9" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancodeRegistradores BancodeRegistradores:Chamada2 " "Elaborating entity \"BancodeRegistradores\" for hierarchy \"BancodeRegistradores:Chamada2\"" {  } { { "UnidadedeProcessamento.v" "Chamada2" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxalusrc.v 1 1 " "Using design file muxalusrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSRC " "Found entity 1: MuxALUSRC" {  } { { "muxalusrc.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/muxalusrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689377285589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSRC MuxALUSRC:Chamada13 " "Elaborating entity \"MuxALUSRC\" for hierarchy \"MuxALUSRC:Chamada13\"" {  } { { "UnidadedeProcessamento.v" "Chamada13" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:Chamada1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:Chamada1\"" {  } { { "UnidadedeProcessamento.v" "Chamada1" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285589 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(22) " "Verilog HDL Case Statement warning at ULA.v(22): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Result ULA.v(71) " "Verilog HDL Always Construct warning at ULA.v(71): variable \"Output_Result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULA.v(20) " "Verilog HDL Always Construct warning at ULA.v(20): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.v(20) " "Inferred latch for \"result\[0\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.v(20) " "Inferred latch for \"result\[1\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.v(20) " "Inferred latch for \"result\[2\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.v(20) " "Inferred latch for \"result\[3\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.v(20) " "Inferred latch for \"result\[4\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.v(20) " "Inferred latch for \"result\[5\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.v(20) " "Inferred latch for \"result\[6\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.v(20) " "Inferred latch for \"result\[7\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ULA.v(20) " "Inferred latch for \"result\[8\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ULA.v(20) " "Inferred latch for \"result\[9\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ULA.v(20) " "Inferred latch for \"result\[10\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ULA.v(20) " "Inferred latch for \"result\[11\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ULA.v(20) " "Inferred latch for \"result\[12\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ULA.v(20) " "Inferred latch for \"result\[13\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ULA.v(20) " "Inferred latch for \"result\[14\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ULA.v(20) " "Inferred latch for \"result\[15\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ULA.v(20) " "Inferred latch for \"result\[16\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ULA.v(20) " "Inferred latch for \"result\[17\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ULA.v(20) " "Inferred latch for \"result\[18\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ULA.v(20) " "Inferred latch for \"result\[19\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ULA.v(20) " "Inferred latch for \"result\[20\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ULA.v(20) " "Inferred latch for \"result\[21\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ULA.v(20) " "Inferred latch for \"result\[22\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ULA.v(20) " "Inferred latch for \"result\[23\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ULA.v(20) " "Inferred latch for \"result\[24\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ULA.v(20) " "Inferred latch for \"result\[25\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ULA.v(20) " "Inferred latch for \"result\[26\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ULA.v(20) " "Inferred latch for \"result\[27\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ULA.v(20) " "Inferred latch for \"result\[28\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ULA.v(20) " "Inferred latch for \"result\[29\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ULA.v(20) " "Inferred latch for \"result\[30\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ULA.v(20) " "Inferred latch for \"result\[31\]\" at ULA.v(20)" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 "|UnidadedeProcessamento|ULA:Chamada1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriadeDadosRAM MemoriadeDadosRAM:Chamda7 " "Elaborating entity \"MemoriadeDadosRAM\" for hierarchy \"MemoriadeDadosRAM:Chamda7\"" {  } { { "UnidadedeProcessamento.v" "Chamda7" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285598 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxmemreg.v 1 1 " "Using design file muxmemreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemReg " "Found entity 1: MuxMemReg" {  } { { "muxmemreg.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/muxmemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377285613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689377285613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemReg MuxMemReg:Chamada10 " "Elaborating entity \"MuxMemReg\" for hierarchy \"MuxMemReg:Chamada10\"" {  } { { "UnidadedeProcessamento.v" "Chamada10" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377285617 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MemoriadeDadosRAM:Chamda7\|ram_rtl_0 " "Inferred dual-clock RAM node \"MemoriadeDadosRAM:Chamda7\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1689377286298 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/mips.ram0_MemoriaInstrucoesROM_486e6f33.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/mips.ram0_MemoriaInstrucoesROM_486e6f33.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1689377286302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UnidadedeControle:Chamada6\|auxALUSrc " "LATCH primitive \"UnidadedeControle:Chamada6\|auxALUSrc\" is permanently enabled" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UnidadedeControle:Chamada6\|auxOut " "LATCH primitive \"UnidadedeControle:Chamada6\|auxOut\" is permanently enabled" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UnidadedeControle:Chamada6\|auxRegWrite " "LATCH primitive \"UnidadedeControle:Chamada6\|auxRegWrite\" is permanently enabled" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UnidadedeControle:Chamada6\|auxControlJump " "LATCH primitive \"UnidadedeControle:Chamada6\|auxControlJump\" is permanently enabled" {  } { { "UnidadedeControle.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeControle.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[0\] " "LATCH primitive \"ULA:Chamada1\|result\[0\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[1\] " "LATCH primitive \"ULA:Chamada1\|result\[1\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[2\] " "LATCH primitive \"ULA:Chamada1\|result\[2\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[3\] " "LATCH primitive \"ULA:Chamada1\|result\[3\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[4\] " "LATCH primitive \"ULA:Chamada1\|result\[4\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[5\] " "LATCH primitive \"ULA:Chamada1\|result\[5\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[6\] " "LATCH primitive \"ULA:Chamada1\|result\[6\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[7\] " "LATCH primitive \"ULA:Chamada1\|result\[7\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[8\] " "LATCH primitive \"ULA:Chamada1\|result\[8\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[9\] " "LATCH primitive \"ULA:Chamada1\|result\[9\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[10\] " "LATCH primitive \"ULA:Chamada1\|result\[10\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[11\] " "LATCH primitive \"ULA:Chamada1\|result\[11\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[12\] " "LATCH primitive \"ULA:Chamada1\|result\[12\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[13\] " "LATCH primitive \"ULA:Chamada1\|result\[13\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[14\] " "LATCH primitive \"ULA:Chamada1\|result\[14\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[15\] " "LATCH primitive \"ULA:Chamada1\|result\[15\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[16\] " "LATCH primitive \"ULA:Chamada1\|result\[16\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[17\] " "LATCH primitive \"ULA:Chamada1\|result\[17\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[18\] " "LATCH primitive \"ULA:Chamada1\|result\[18\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[19\] " "LATCH primitive \"ULA:Chamada1\|result\[19\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[20\] " "LATCH primitive \"ULA:Chamada1\|result\[20\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[21\] " "LATCH primitive \"ULA:Chamada1\|result\[21\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[22\] " "LATCH primitive \"ULA:Chamada1\|result\[22\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[23\] " "LATCH primitive \"ULA:Chamada1\|result\[23\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[24\] " "LATCH primitive \"ULA:Chamada1\|result\[24\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[25\] " "LATCH primitive \"ULA:Chamada1\|result\[25\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[26\] " "LATCH primitive \"ULA:Chamada1\|result\[26\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[27\] " "LATCH primitive \"ULA:Chamada1\|result\[27\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[28\] " "LATCH primitive \"ULA:Chamada1\|result\[28\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[29\] " "LATCH primitive \"ULA:Chamada1\|result\[29\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[30\] " "LATCH primitive \"ULA:Chamada1\|result\[30\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:Chamada1\|result\[31\] " "LATCH primitive \"ULA:Chamada1\|result\[31\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/ULA.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689377286349 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoriadeDadosRAM:Chamda7\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoriadeDadosRAM:Chamda7\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689377286439 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689377286439 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689377286439 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Mod0\"" {  } { { "Out.v" "Mod0" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Mod1\"" {  } { { "Out.v" "Mod1" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Div0\"" {  } { { "Out.v" "Div0" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Mod2\"" {  } { { "Out.v" "Mod2" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Div1\"" {  } { { "Out.v" "Div1" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Mod3\"" {  } { { "Out.v" "Mod3" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Out:Chamada12\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Out:Chamada12\|Div2\"" {  } { { "Out.v" "Div2" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377286439 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689377286439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377286501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286501 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377286501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2d1 " "Found entity 1: altsyncram_i2d1" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Mod0\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377286589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Mod0 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286589 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377286589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Mod1\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377286869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Mod1 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377286869 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377286869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377286969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377286969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Div0\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377287059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Div0 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287059 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377287059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Mod2\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377287158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Mod2 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287158 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377287158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Div1\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377287310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Div1 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287310 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377287310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Mod3\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377287419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Mod3 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287419 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377287419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Out:Chamada12\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Out:Chamada12\|lpm_divide:Div2\"" {  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377287642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Out:Chamada12\|lpm_divide:Div2 " "Instantiated megafunction \"Out:Chamada12\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689377287642 ""}  } { { "Out.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/Out.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689377287642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v9f " "Found entity 1: alt_u_div_v9f" {  } { { "db/alt_u_div_v9f.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/alt_u_div_v9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689377287759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377287759 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a0 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a1 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a2 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a3 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a4 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a5 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a6 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a7 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a8 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a9 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a10 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a11 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a12 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a13 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a14 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a15 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a16 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a17 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a18 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a19 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a20 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a21 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a22 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a23 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a24 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a25 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a26 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a27 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a28 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a29 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a30 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a31 " "Synthesized away node \"MemoriadeDadosRAM:Chamda7\|altsyncram:ram_rtl_0\|altsyncram_i2d1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/db/altsyncram_i2d1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377287979 "|UnidadedeProcessamento|MemoriadeDadosRAM:Chamda7|altsyncram:ram_rtl_0|altsyncram_i2d1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689377287979 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689377287979 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689377288278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[1\] GND " "Pin \"Inst\[1\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[2\] GND " "Pin \"Inst\[2\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[3\] GND " "Pin \"Inst\[3\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[4\] GND " "Pin \"Inst\[4\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[5\] GND " "Pin \"Inst\[5\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[6\] GND " "Pin \"Inst\[6\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[7\] GND " "Pin \"Inst\[7\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[8\] GND " "Pin \"Inst\[8\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[9\] GND " "Pin \"Inst\[9\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[10\] GND " "Pin \"Inst\[10\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[13\] GND " "Pin \"Inst\[13\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[14\] GND " "Pin \"Inst\[14\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[15\] GND " "Pin \"Inst\[15\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[16\] GND " "Pin \"Inst\[16\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[18\] GND " "Pin \"Inst\[18\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[19\] GND " "Pin \"Inst\[19\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[20\] GND " "Pin \"Inst\[20\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[23\] GND " "Pin \"Inst\[23\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[24\] GND " "Pin \"Inst\[24\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[25\] GND " "Pin \"Inst\[25\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[26\] GND " "Pin \"Inst\[26\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[27\] GND " "Pin \"Inst\[27\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[30\] GND " "Pin \"Inst\[30\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[31\] GND " "Pin \"Inst\[31\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Inst[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRS\[2\] GND " "Pin \"auxRS\[2\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRS\[3\] GND " "Pin \"auxRS\[3\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRS\[4\] GND " "Pin \"auxRS\[4\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRT\[0\] GND " "Pin \"auxRT\[0\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRT\[2\] GND " "Pin \"auxRT\[2\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRT\[3\] GND " "Pin \"auxRT\[3\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "auxRT\[4\] GND " "Pin \"auxRT\[4\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|auxRT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[2\] GND " "Pin \"Wave_Saida_RegDST\[2\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[3\] GND " "Pin \"Wave_Saida_RegDST\[3\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[4\] GND " "Pin \"Wave_Saida_RegDST\[4\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[5\] GND " "Pin \"Wave_Saida_RegDST\[5\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[6\] GND " "Pin \"Wave_Saida_RegDST\[6\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[7\] GND " "Pin \"Wave_Saida_RegDST\[7\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[8\] GND " "Pin \"Wave_Saida_RegDST\[8\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[9\] GND " "Pin \"Wave_Saida_RegDST\[9\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[10\] GND " "Pin \"Wave_Saida_RegDST\[10\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[11\] GND " "Pin \"Wave_Saida_RegDST\[11\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[12\] GND " "Pin \"Wave_Saida_RegDST\[12\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[13\] GND " "Pin \"Wave_Saida_RegDST\[13\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[14\] GND " "Pin \"Wave_Saida_RegDST\[14\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[15\] GND " "Pin \"Wave_Saida_RegDST\[15\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[16\] GND " "Pin \"Wave_Saida_RegDST\[16\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[17\] GND " "Pin \"Wave_Saida_RegDST\[17\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[18\] GND " "Pin \"Wave_Saida_RegDST\[18\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[19\] GND " "Pin \"Wave_Saida_RegDST\[19\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[20\] GND " "Pin \"Wave_Saida_RegDST\[20\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[21\] GND " "Pin \"Wave_Saida_RegDST\[21\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[22\] GND " "Pin \"Wave_Saida_RegDST\[22\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[23\] GND " "Pin \"Wave_Saida_RegDST\[23\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[24\] GND " "Pin \"Wave_Saida_RegDST\[24\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[25\] GND " "Pin \"Wave_Saida_RegDST\[25\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[26\] GND " "Pin \"Wave_Saida_RegDST\[26\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[27\] GND " "Pin \"Wave_Saida_RegDST\[27\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[28\] GND " "Pin \"Wave_Saida_RegDST\[28\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[29\] GND " "Pin \"Wave_Saida_RegDST\[29\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[30\] GND " "Pin \"Wave_Saida_RegDST\[30\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Saida_RegDST\[31\] GND " "Pin \"Wave_Saida_RegDST\[31\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Saida_RegDST[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Unit_Control_ALU\[0\] GND " "Pin \"Wave_Unit_Control_ALU\[0\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Unit_Control_ALU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Unit_Control_ALU\[1\] VCC " "Pin \"Wave_Unit_Control_ALU\[1\]\" is stuck at VCC" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Unit_Control_ALU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Unit_Control_ALU\[2\] GND " "Pin \"Wave_Unit_Control_ALU\[2\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Unit_Control_ALU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wave_Unit_Control_ALU\[3\] GND " "Pin \"Wave_Unit_Control_ALU\[3\]\" is stuck at GND" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689377290749 "|UnidadedeProcessamento|Wave_Unit_Control_ALU[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689377290749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689377290888 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "805 " "805 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689377291808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689377292132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689377292132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[0\] " "No output dependent on input pin \"Interruptores\[0\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[1\] " "No output dependent on input pin \"Interruptores\[1\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[2\] " "No output dependent on input pin \"Interruptores\[2\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[3\] " "No output dependent on input pin \"Interruptores\[3\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[4\] " "No output dependent on input pin \"Interruptores\[4\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[5\] " "No output dependent on input pin \"Interruptores\[5\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[6\] " "No output dependent on input pin \"Interruptores\[6\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[7\] " "No output dependent on input pin \"Interruptores\[7\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[8\] " "No output dependent on input pin \"Interruptores\[8\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[9\] " "No output dependent on input pin \"Interruptores\[9\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[10\] " "No output dependent on input pin \"Interruptores\[10\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[11\] " "No output dependent on input pin \"Interruptores\[11\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[12\] " "No output dependent on input pin \"Interruptores\[12\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[13\] " "No output dependent on input pin \"Interruptores\[13\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[14\] " "No output dependent on input pin \"Interruptores\[14\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Interruptores\[15\] " "No output dependent on input pin \"Interruptores\[15\]\"" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689377292318 "|UnidadedeProcessamento|Interruptores[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689377292318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3204 " "Implemented 3204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689377292319 ""} { "Info" "ICUT_CUT_TM_OPINS" "236 " "Implemented 236 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689377292319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2951 " "Implemented 2951 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689377292319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689377292319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689377292363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 20:28:12 2023 " "Processing ended: Fri Jul 14 20:28:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689377292363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689377292363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689377292363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689377292363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689377294113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689377294122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 20:28:13 2023 " "Processing started: Fri Jul 14 20:28:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689377294122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689377294122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689377294123 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689377294296 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1689377294296 ""}
{ "Info" "0" "" "Revision = mips" {  } {  } 0 0 "Revision = mips" 0 0 "Fitter" 0 0 1689377294296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689377294396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689377294396 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689377294421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689377294485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689377294485 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689377294856 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689377294860 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689377294957 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689377294957 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689377294968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689377294968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689377294968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689377294968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689377294968 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689377294968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689377294971 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "207 253 " "No exact pin location assignment(s) for 207 pins of 253 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1689377296262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689377297332 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689377297332 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689377297356 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1689377297356 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689377297356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689377297552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led~output " "Destination node led~output" {  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689377297552 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689377297552 ""}  } { { "UnidadedeProcessamento.v" "" { Text "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/UnidadedeProcessamento.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 0 { 0 ""} 0 6696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689377297552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689377298077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689377298078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689377298079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689377298081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689377298083 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689377298085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689377298085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689377298086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689377298086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689377298087 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689377298087 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 2.5V 0 207 0 " "Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 0 input, 207 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1689377298101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1689377298101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1689377298101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 31 34 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 68 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689377298103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1689377298103 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1689377298103 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689377298696 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689377298706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689377301954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689377302789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689377302860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689377321182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689377321182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689377322115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y49 X57_Y60 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60" {  } { { "loc" "" { Generic "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} { { 12 { 0 ""} 46 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689377326132 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689377326132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1689377332296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689377332296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689377332301 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.65 " "Total time spent on timing analysis during the Fitter is 1.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689377332505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689377332561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689377333316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689377333318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689377333804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689377334728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/output_files/mips.fit.smsg " "Generated suppressed messages file D:/Arquivos/Unifesp/5Periodo/LAB_AOC/Processador/output_files/mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689377336002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5788 " "Peak virtual memory: 5788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689377336745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 20:28:56 2023 " "Processing ended: Fri Jul 14 20:28:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689377336745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689377336745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689377336745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689377336745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689377339838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689377339846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 20:28:59 2023 " "Processing started: Fri Jul 14 20:28:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689377339846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689377339846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689377339846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1689377340238 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1689377343189 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689377343350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689377344004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 20:29:04 2023 " "Processing ended: Fri Jul 14 20:29:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689377344004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689377344004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689377344004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689377344004 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689377344725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689377346349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689377346356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 20:29:06 2023 " "Processing started: Fri Jul 14 20:29:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689377346356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689377346356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips " "Command: quartus_sta mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689377346356 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1689377346530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689377346726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689377346726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377346787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377346787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689377347338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377347338 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689377347347 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689377347347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1689377347358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689377347359 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689377347360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689377347395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689377347570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689377347570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -89.878 " "Worst-case setup slack is -89.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.878           -1907.356 clock  " "  -89.878           -1907.356 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377347573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.902 " "Worst-case hold slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 clock  " "    0.902               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377347583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689377347585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689377347589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.915 clock  " "   -3.000            -155.915 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377347592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377347592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689377347839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689377347863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689377348466 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689377348597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689377348631 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689377348631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -81.137 " "Worst-case setup slack is -81.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.137           -1721.348 clock  " "  -81.137           -1721.348 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377348634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.824 " "Worst-case hold slack is 0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 clock  " "    0.824               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377348648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689377348653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689377348658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -155.915 clock  " "   -3.000            -155.915 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377348661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377348661 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689377348921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689377349093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689377349102 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689377349102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.664 " "Worst-case setup slack is -43.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.664            -881.102 clock  " "  -43.664            -881.102 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377349105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clock  " "    0.391               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377349116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689377349121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689377349125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.608 clock  " "   -3.000            -131.608 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689377349130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689377349130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689377350308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689377350317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689377350424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 20:29:10 2023 " "Processing ended: Fri Jul 14 20:29:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689377350424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689377350424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689377350424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689377350424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Quartus Prime Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689377351162 ""}
