// Seed: 1585363810
module module_0 (
    input wor   id_0,
    input wire  id_1,
    input uwire id_2,
    input tri0  id_3,
    input uwire id_4,
    input wor   id_5
);
  wire [(  -1  ) : -1] id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wire  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
endmodule
module module_2;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
module module_3 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  module_2 modCall_1 ();
  input wire id_1;
  wire [-1 : id_4] id_13;
  wire id_14;
  ;
endmodule
