14:29:37
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TENS_I30_syn.prj" -log "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/TENS_I30.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/TENS_I30.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Wed Mar 09 14:29:39 2022

#Implementation: TENS_I30_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Top entity is set to pwrbtn_block.
@W: CD266 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\Counter.vhd":32:22:32:31|clk_100khz is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Synthesizing work.pwrbtn_block.pwrbtn_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":17:17:17:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":24:1:24:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":27:8:27:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":33:10:33:17|Referenced variable rsmrst_n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":29:9:29:13|Referenced variable count is not in sensitivity list.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":21:8:21:14|Signal trigger is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pwrbtn_block.pwrbtn_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":26:2:26:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":26:2:26:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":26:2:26:3|Latch generated from process for signal pwrbtn; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:29:39 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:29:39 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:29:39 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:29:41 2022

###########################################################]
Pre-mapping Report

# Wed Mar 09 14:29:41 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist pwrbtn_block

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock        Clock                     Clock
Clock                     Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------
pwrbtn_block|clk_100k     4.1 MHz       244.993       inferred     Autoconstr_clkgroup_0     19   
==================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\pwrbtn.vhd":26:2:26:3|Found inferred clock pwrbtn_block|clk_100k which controls 19 sequential elements including count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 09 14:29:41 2022

###########################################################]
Map & Optimize Report

# Wed Mar 09 14:29:41 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\pwrbtn.vhd":26:2:26:3|User-specified initial value defined for instance count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\pwrbtn.vhd":26:2:26:3|User-specified initial value defined for instance curr_state[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.04ns		  40 /         0
   2		0h:00m:00s		    -4.04ns		  40 /         0

   3		0h:00m:00s		    -4.04ns		  40 /         0


   4		0h:00m:00s		    -4.04ns		  40 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 21 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net curr_state[0]
1) instance curr_state_latch[0] (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[0]
    input  pin curr_state_latch[0]/I0
    instance   curr_state_latch[0] (cell SB_LUT4)
    output pin curr_state_latch[0]/O
    net        curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net curr_state[1]
2) instance curr_state_latch[1] (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[1]
    input  pin curr_state_latch[1]/I1
    instance   curr_state_latch[1] (cell SB_LUT4)
    output pin curr_state_latch[1]/O
    net        curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net curr_state_8[1]
3) instance curr_state_8_1_0_.m4_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state_8[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state_8[1]
    input  pin curr_state_latch[1]/I2
    instance   curr_state_latch[1] (cell SB_LUT4)
    output pin curr_state_latch[1]/O
    net        curr_state[1]
    input  pin curr_state_latch[0]/I1
    instance   curr_state_latch[0] (cell SB_LUT4)
    output pin curr_state_latch[0]/O
    net        curr_state[0]
    input  pin curr_state_8_1_0_.m4_0/I0
    instance   curr_state_8_1_0_.m4_0 (cell SB_LUT4)
    output pin curr_state_8_1_0_.m4_0/O
    net        curr_state_8[1]
@W: BN137 :|Found combinational loop during mapping at net count[12]
4) instance count_latch[12] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[12] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[12]
    input  pin count_latch[12]/I2
    instance   count_latch[12] (cell SB_LUT4)
    output pin count_latch[12]/O
    net        count[12]
@W: BN137 :|Found combinational loop during mapping at net count[11]
5) instance count_latch[11] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[11] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[11]
    input  pin count_latch[11]/I2
    instance   count_latch[11] (cell SB_LUT4)
    output pin count_latch[11]/O
    net        count[11]
@W: BN137 :|Found combinational loop during mapping at net count[10]
6) instance count_latch[10] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[10] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[10]
    input  pin count_latch[10]/I2
    instance   count_latch[10] (cell SB_LUT4)
    output pin count_latch[10]/O
    net        count[10]
@W: BN137 :|Found combinational loop during mapping at net count[9]
7) instance count_latch[9] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[9] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[9]
    input  pin count_latch[9]/I2
    instance   count_latch[9] (cell SB_LUT4)
    output pin count_latch[9]/O
    net        count[9]
@W: BN137 :|Found combinational loop during mapping at net count[8]
8) instance count_latch[8] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[8] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[8]
    input  pin count_latch[8]/I2
    instance   count_latch[8] (cell SB_LUT4)
    output pin count_latch[8]/O
    net        count[8]
@W: BN137 :|Found combinational loop during mapping at net count[7]
9) instance count_latch[7] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[7] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[7]
    input  pin count_latch[7]/I2
    instance   count_latch[7] (cell SB_LUT4)
    output pin count_latch[7]/O
    net        count[7]
@W: BN137 :|Found combinational loop during mapping at net count[6]
10) instance count_latch[6] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[6] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[6]
    input  pin count_latch[6]/I2
    instance   count_latch[6] (cell SB_LUT4)
    output pin count_latch[6]/O
    net        count[6]
@W: BN137 :|Found combinational loop during mapping at net count[5]
11) instance count_latch[5] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[5] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[5]
    input  pin count_latch[5]/I2
    instance   count_latch[5] (cell SB_LUT4)
    output pin count_latch[5]/O
    net        count[5]
@W: BN137 :|Found combinational loop during mapping at net count[4]
12) instance count_latch[4] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[4] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[4]
    input  pin count_latch[4]/I2
    instance   count_latch[4] (cell SB_LUT4)
    output pin count_latch[4]/O
    net        count[4]
@W: BN137 :|Found combinational loop during mapping at net count[3]
13) instance count_latch[3] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[3] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[3]
    input  pin count_latch[3]/I2
    instance   count_latch[3] (cell SB_LUT4)
    output pin count_latch[3]/O
    net        count[3]
@W: BN137 :|Found combinational loop during mapping at net count[2]
14) instance count_latch[2] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[2] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[2]
    input  pin count_latch[2]/I2
    instance   count_latch[2] (cell SB_LUT4)
    output pin count_latch[2]/O
    net        count[2]
@W: BN137 :|Found combinational loop during mapping at net count[1]
15) instance count_latch[1] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[1]
    input  pin count_latch[1]/I2
    instance   count_latch[1] (cell SB_LUT4)
    output pin count_latch[1]/O
    net        count[1]
@W: BN137 :|Found combinational loop during mapping at net count[0]
16) instance count_latch[0] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[0]
    input  pin count_latch[0]/I2
    instance   count_latch[0] (cell SB_LUT4)
    output pin count_latch[0]/O
    net        count[0]
@W: BN137 :|Found combinational loop during mapping at net un8_clk_100k
17) instance un8_clk_100k (in view: work.pwrbtn_block(pwrbtn_arch)), output net un8_clk_100k (in view: work.pwrbtn_block(pwrbtn_arch))
    net        un8_clk_100k
    input  pin count_1_0_m1_e/I3
    instance   count_1_0_m1_e (cell SB_LUT4)
    output pin count_1_0_m1_e/O
    net        count_1[0]
    input  pin count_latch[0]/I3
    instance   count_latch[0] (cell SB_LUT4)
    output pin count_latch[0]/O
    net        count[0]
    input  pin un2_count_1_cry_1_s/I3
    instance   un2_count_1_cry_1_s (cell SB_LUT4)
    output pin un2_count_1_cry_1_s/O
    net        N_112
    input  pin count_1_1_m1_e/I0
    instance   count_1_1_m1_e (cell SB_LUT4)
    output pin count_1_1_m1_e/O
    net        count_1[1]
    input  pin count_latch[1]/I3
    instance   count_latch[1] (cell SB_LUT4)
    output pin count_latch[1]/O
    net        count[1]
    input  pin un2_count_1_cry_1_c/I0
    instance   un2_count_1_cry_1_c (cell SB_CARRY)
    output pin un2_count_1_cry_1_c/CO
    net        un2_count_1_cry_1
    input  pin un2_count_1_cry_2_s/I3
    instance   un2_count_1_cry_2_s (cell SB_LUT4)
    output pin un2_count_1_cry_2_s/O
    net        N_113
    input  pin count_1_2_m1_e/I0
    instance   count_1_2_m1_e (cell SB_LUT4)
    output pin count_1_2_m1_e/O
    net        count_1[2]
    input  pin count_latch[2]/I3
    instance   count_latch[2] (cell SB_LUT4)
    output pin count_latch[2]/O
    net        count[2]
    input  pin un2_count_1_cry_2_c/I0
    instance   un2_count_1_cry_2_c (cell SB_CARRY)
    output pin un2_count_1_cry_2_c/CO
    net        un2_count_1_cry_2
    input  pin un2_count_1_cry_3_s/I3
    instance   un2_count_1_cry_3_s (cell SB_LUT4)
    output pin un2_count_1_cry_3_s/O
    net        N_114
    input  pin count_1_3_m1_e/I0
    instance   count_1_3_m1_e (cell SB_LUT4)
    output pin count_1_3_m1_e/O
    net        count_1[3]
    input  pin count_latch[3]/I3
    instance   count_latch[3] (cell SB_LUT4)
    output pin count_latch[3]/O
    net        count[3]
    input  pin un2_count_1_cry_3_c/I0
    instance   un2_count_1_cry_3_c (cell SB_CARRY)
    output pin un2_count_1_cry_3_c/CO
    net        un2_count_1_cry_3
    input  pin un2_count_1_cry_4_s/I3
    instance   un2_count_1_cry_4_s (cell SB_LUT4)
    output pin un2_count_1_cry_4_s/O
    net        N_115
    input  pin count_1_4_m1_e/I0
    instance   count_1_4_m1_e (cell SB_LUT4)
    output pin count_1_4_m1_e/O
    net        count_1[4]
    input  pin count_latch[4]/I3
    instance   count_latch[4] (cell SB_LUT4)
    output pin count_latch[4]/O
    net        count[4]
    input  pin un2_count_1_cry_4_c/I0
    instance   un2_count_1_cry_4_c (cell SB_CARRY)
    output pin un2_count_1_cry_4_c/CO
    net        un2_count_1_cry_4
    input  pin un2_count_1_cry_5_s/I3
    instance   un2_count_1_cry_5_s (cell SB_LUT4)
    output pin un2_count_1_cry_5_s/O
    net        N_116
    input  pin count_1_5_m1_e/I0
    instance   count_1_5_m1_e (cell SB_LUT4)
    output pin count_1_5_m1_e/O
    net        count_1[5]
    input  pin count_latch[5]/I3
    instance   count_latch[5] (cell SB_LUT4)
    output pin count_latch[5]/O
    net        count[5]
    input  pin un2_count_1_cry_5_c/I0
    instance   un2_count_1_cry_5_c (cell SB_CARRY)
    output pin un2_count_1_cry_5_c/CO
    net        un2_count_1_cry_5
    input  pin un2_count_1_cry_6_s/I3
    instance   un2_count_1_cry_6_s (cell SB_LUT4)
    output pin un2_count_1_cry_6_s/O
    net        N_117
    input  pin count_1_6_m1_e/I0
    instance   count_1_6_m1_e (cell SB_LUT4)
    output pin count_1_6_m1_e/O
    net        count_1[6]
    input  pin count_latch[6]/I3
    instance   count_latch[6] (cell SB_LUT4)
    output pin count_latch[6]/O
    net        count[6]
    input  pin un2_count_1_cry_6_c/I0
    instance   un2_count_1_cry_6_c (cell SB_CARRY)
    output pin un2_count_1_cry_6_c/CO
    net        un2_count_1_cry_6
    input  pin un2_count_1_cry_7_s/I3
    instance   un2_count_1_cry_7_s (cell SB_LUT4)
    output pin un2_count_1_cry_7_s/O
    net        N_118
    input  pin count_1_7_m1_e/I0
    instance   count_1_7_m1_e (cell SB_LUT4)
    output pin count_1_7_m1_e/O
    net        count_1[7]
    input  pin count_latch[7]/I3
    instance   count_latch[7] (cell SB_LUT4)
    output pin count_latch[7]/O
    net        count[7]
    input  pin un2_count_1_cry_7_c/I0
    instance   un2_count_1_cry_7_c (cell SB_CARRY)
    output pin un2_count_1_cry_7_c/CO
    net        un2_count_1_cry_7
    input  pin un2_count_1_cry_8_s/I3
    instance   un2_count_1_cry_8_s (cell SB_LUT4)
    output pin un2_count_1_cry_8_s/O
    net        N_119
    input  pin count_1_8_m1_e/I0
    instance   count_1_8_m1_e (cell SB_LUT4)
    output pin count_1_8_m1_e/O
    net        count_1[8]
    input  pin count_latch[8]/I3
    instance   count_latch[8] (cell SB_LUT4)
    output pin count_latch[8]/O
    net        count[8]
    input  pin un2_count_1_cry_8_c/I0
    instance   un2_count_1_cry_8_c (cell SB_CARRY)
    output pin un2_count_1_cry_8_c/CO
    net        un2_count_1_cry_8
    input  pin un2_count_1_cry_9_s/I3
    instance   un2_count_1_cry_9_s (cell SB_LUT4)
    output pin un2_count_1_cry_9_s/O
    net        N_120
    input  pin count_1_9_m1_e/I0
    instance   count_1_9_m1_e (cell SB_LUT4)
    output pin count_1_9_m1_e/O
    net        count_1[9]
    input  pin count_latch[9]/I3
    instance   count_latch[9] (cell SB_LUT4)
    output pin count_latch[9]/O
    net        count[9]
    input  pin un2_count_1_cry_9_c/I0
    instance   un2_count_1_cry_9_c (cell SB_CARRY)
    output pin un2_count_1_cry_9_c/CO
    net        un2_count_1_cry_9
    input  pin un2_count_1_cry_10_s/I3
    instance   un2_count_1_cry_10_s (cell SB_LUT4)
    output pin un2_count_1_cry_10_s/O
    net        N_121
    input  pin count_1_10_m1_e/I0
    instance   count_1_10_m1_e (cell SB_LUT4)
    output pin count_1_10_m1_e/O
    net        count_1[10]
    input  pin count_latch[10]/I3
    instance   count_latch[10] (cell SB_LUT4)
    output pin count_latch[10]/O
    net        count[10]
    input  pin un2_count_1_cry_10_c/I0
    instance   un2_count_1_cry_10_c (cell SB_CARRY)
    output pin un2_count_1_cry_10_c/CO
    net        un2_count_1_cry_10
    input  pin un2_count_1_cry_11_s/I3
    instance   un2_count_1_cry_11_s (cell SB_LUT4)
    output pin un2_count_1_cry_11_s/O
    net        N_122
    input  pin count_1_11_m1_e/I0
    instance   count_1_11_m1_e (cell SB_LUT4)
    output pin count_1_11_m1_e/O
    net        count_1[11]
    input  pin count_latch[11]/I3
    instance   count_latch[11] (cell SB_LUT4)
    output pin count_latch[11]/O
    net        count[11]
    input  pin un2_count_1_cry_11_c/I0
    instance   un2_count_1_cry_11_c (cell SB_CARRY)
    output pin un2_count_1_cry_11_c/CO
    net        un2_count_1_cry_11
    input  pin un2_count_1_cry_12_s/I3
    instance   un2_count_1_cry_12_s (cell SB_LUT4)
    output pin un2_count_1_cry_12_s/O
    net        N_123
    input  pin count_1_12_m1_e/I0
    instance   count_1_12_m1_e (cell SB_LUT4)
    output pin count_1_12_m1_e/O
    net        count_1[12]
    input  pin count_latch[12]/I3
    instance   count_latch[12] (cell SB_LUT4)
    output pin count_latch[12]/O
    net        count[12]
    input  pin un8_clk_100k_8/I0
    instance   un8_clk_100k_8 (cell SB_LUT4)
    output pin un8_clk_100k_8/O
    net        un8_clk_100k_8
    input  pin un8_clk_100k/I0
    instance   un8_clk_100k (cell SB_LUT4)
    output pin un8_clk_100k/O
    net        un8_clk_100k
@W: BN137 :|Found combinational loop during mapping at net count[13]
18) instance count_latch[13] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[13] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[13]
    input  pin count_latch[13]/I2
    instance   count_latch[13] (cell SB_LUT4)
    output pin count_latch[13]/O
    net        count[13]
@W: BN137 :|Found combinational loop during mapping at net count[14]
19) instance count_latch[14] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[14] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[14]
    input  pin count_latch[14]/I2
    instance   count_latch[14] (cell SB_LUT4)
    output pin count_latch[14]/O
    net        count[14]
@W: BN137 :|Found combinational loop during mapping at net count[15]
20) instance count_latch[15] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[15] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[15]
    input  pin count_latch[15]/I2
    instance   count_latch[15] (cell SB_LUT4)
    output pin count_latch[15]/O
    net        count[15]
@W: BN137 :|Found combinational loop during mapping at net pwrbtn_c
21) instance pwrbtn_latch (in view: work.pwrbtn_block(pwrbtn_arch)), output net pwrbtn_c (in view: work.pwrbtn_block(pwrbtn_arch))
    net        pwrbtn_c
    input  pin pwrbtn_latch/I2
    instance   pwrbtn_latch (cell SB_LUT4)
    output pin pwrbtn_latch/O
    net        pwrbtn_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 21 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net curr_state[0]
1) instance clk_100k_ibuf_RNIQGTD_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[0]
    input  pin clk_100k_ibuf_RNIQGTD_0/I0
    instance   clk_100k_ibuf_RNIQGTD_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD_0/O
    net        curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net curr_state[1]
2) instance clk_100k_ibuf_RNIQGTD (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[1]
    input  pin clk_100k_ibuf_RNIQGTD/I1
    instance   clk_100k_ibuf_RNIQGTD (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD/O
    net        curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net G_23
3) instance curr_state_8_1_0_.m4_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net G_23 (in view: work.pwrbtn_block(pwrbtn_arch))
    net        G_23
    input  pin clk_100k_ibuf_RNIQGTD/I2
    instance   clk_100k_ibuf_RNIQGTD (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD/O
    net        curr_state[1]
    input  pin clk_100k_ibuf_RNIQGTD_0/I1
    instance   clk_100k_ibuf_RNIQGTD_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD_0/O
    net        curr_state[0]
    input  pin curr_state_8_1_0_.m4_0/I0
    instance   curr_state_8_1_0_.m4_0 (cell SB_LUT4)
    output pin curr_state_8_1_0_.m4_0/O
    net        G_23
@W: BN137 :|Found combinational loop during mapping at net count[12]
4) instance clk_100k_ibuf_RNIKE311 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[12] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[12]
    input  pin clk_100k_ibuf_RNIKE311/I2
    instance   clk_100k_ibuf_RNIKE311 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIKE311/O
    net        count[12]
@W: BN137 :|Found combinational loop during mapping at net count[11]
5) instance clk_100k_ibuf_RNIJC211 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[11] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[11]
    input  pin clk_100k_ibuf_RNIJC211/I2
    instance   clk_100k_ibuf_RNIJC211 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIJC211/O
    net        count[11]
@W: BN137 :|Found combinational loop during mapping at net count[10]
6) instance clk_100k_ibuf_RNIBHP31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[10] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[10]
    input  pin clk_100k_ibuf_RNIBHP31/I2
    instance   clk_100k_ibuf_RNIBHP31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIBHP31/O
    net        count[10]
@W: BN137 :|Found combinational loop during mapping at net count[9]
7) instance clk_100k_ibuf_RNIAFO31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[9] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[9]
    input  pin clk_100k_ibuf_RNIAFO31/I2
    instance   clk_100k_ibuf_RNIAFO31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIAFO31/O
    net        count[9]
@W: BN137 :|Found combinational loop during mapping at net count[8]
8) instance clk_100k_ibuf_RNI9DN31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[8] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[8]
    input  pin clk_100k_ibuf_RNI9DN31/I2
    instance   clk_100k_ibuf_RNI9DN31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI9DN31/O
    net        count[8]
@W: BN137 :|Found combinational loop during mapping at net count[7]
9) instance clk_100k_ibuf_RNI8BM31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[7] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[7]
    input  pin clk_100k_ibuf_RNI8BM31/I2
    instance   clk_100k_ibuf_RNI8BM31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI8BM31/O
    net        count[7]
@W: BN137 :|Found combinational loop during mapping at net count[6]
10) instance clk_100k_ibuf_RNI79L31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[6] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[6]
    input  pin clk_100k_ibuf_RNI79L31/I2
    instance   clk_100k_ibuf_RNI79L31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI79L31/O
    net        count[6]
@W: BN137 :|Found combinational loop during mapping at net count[5]
11) instance clk_100k_ibuf_RNI67K31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[5] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[5]
    input  pin clk_100k_ibuf_RNI67K31/I2
    instance   clk_100k_ibuf_RNI67K31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI67K31/O
    net        count[5]
@W: BN137 :|Found combinational loop during mapping at net count[4]
12) instance clk_100k_ibuf_RNI55J31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[4] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[4]
    input  pin clk_100k_ibuf_RNI55J31/I2
    instance   clk_100k_ibuf_RNI55J31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI55J31/O
    net        count[4]
@W: BN137 :|Found combinational loop during mapping at net count[3]
13) instance clk_100k_ibuf_RNI43I31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[3] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[3]
    input  pin clk_100k_ibuf_RNI43I31/I2
    instance   clk_100k_ibuf_RNI43I31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI43I31/O
    net        count[3]
@W: BN137 :|Found combinational loop during mapping at net count[2]
14) instance clk_100k_ibuf_RNI31H31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[2] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[2]
    input  pin clk_100k_ibuf_RNI31H31/I2
    instance   clk_100k_ibuf_RNI31H31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI31H31/O
    net        count[2]
@W: BN137 :|Found combinational loop during mapping at net count[1]
15) instance clk_100k_ibuf_RNINT1N_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[1]
    input  pin clk_100k_ibuf_RNINT1N_0/I2
    instance   clk_100k_ibuf_RNINT1N_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N_0/O
    net        count[1]
@W: BN137 :|Found combinational loop during mapping at net count[0]
16) instance clk_100k_ibuf_RNINT1N (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[0]
    input  pin clk_100k_ibuf_RNINT1N/I2
    instance   clk_100k_ibuf_RNINT1N (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N/O
    net        count[0]
@W: BN137 :|Found combinational loop during mapping at net un8_clk_100k
17) instance clk_100k_ibuf_RNI_5 (in view: work.pwrbtn_block(pwrbtn_arch)), output net un8_clk_100k (in view: work.pwrbtn_block(pwrbtn_arch))
    net        un8_clk_100k
    input  pin rsmrst_n_ibuf_RNITC49_0/I3
    instance   rsmrst_n_ibuf_RNITC49_0 (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNITC49_0/O
    net        count_1[0]
    input  pin clk_100k_ibuf_RNINT1N/I3
    instance   clk_100k_ibuf_RNINT1N (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N/O
    net        count[0]
    input  pin clk_100k_ibuf_RNI_1/I3
    instance   clk_100k_ibuf_RNI_1 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI_1/O
    net        clk_100k_ibuf_RNI_1
    input  pin rsmrst_n_ibuf_RNITC49/I0
    instance   rsmrst_n_ibuf_RNITC49 (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNITC49/O
    net        count_1[1]
    input  pin clk_100k_ibuf_RNINT1N_0/I3
    instance   clk_100k_ibuf_RNINT1N_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N_0/O
    net        count[1]
    input  pin un2_count_1_cry_1_c/I0
    instance   un2_count_1_cry_1_c (cell SB_CARRY)
    output pin un2_count_1_cry_1_c/CO
    net        un2_count_1_cry_1
    input  pin un2_count_1_cry_1_c_RNIC3FC/I3
    instance   un2_count_1_cry_1_c_RNIC3FC (cell SB_LUT4)
    output pin un2_count_1_cry_1_c_RNIC3FC/O
    net        un2_count_1_cry_1_c_RNIC3FC
    input  pin rsmrst_n_ibuf_RNI9GJL/I0
    instance   rsmrst_n_ibuf_RNI9GJL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNI9GJL/O
    net        count_1[2]
    input  pin clk_100k_ibuf_RNI31H31/I3
    instance   clk_100k_ibuf_RNI31H31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI31H31/O
    net        count[2]
    input  pin un2_count_1_cry_2_c/I0
    instance   un2_count_1_cry_2_c (cell SB_CARRY)
    output pin un2_count_1_cry_2_c/CO
    net        un2_count_1_cry_2
    input  pin un2_count_1_cry_2_c_RNID5GC/I3
    instance   un2_count_1_cry_2_c_RNID5GC (cell SB_LUT4)
    output pin un2_count_1_cry_2_c_RNID5GC/O
    net        un2_count_1_cry_2_c_RNID5GC
    input  pin rsmrst_n_ibuf_RNIAIKL/I0
    instance   rsmrst_n_ibuf_RNIAIKL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIAIKL/O
    net        count_1[3]
    input  pin clk_100k_ibuf_RNI43I31/I3
    instance   clk_100k_ibuf_RNI43I31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI43I31/O
    net        count[3]
    input  pin un2_count_1_cry_3_c/I0
    instance   un2_count_1_cry_3_c (cell SB_CARRY)
    output pin un2_count_1_cry_3_c/CO
    net        un2_count_1_cry_3
    input  pin un2_count_1_cry_3_c_RNIE7HC/I3
    instance   un2_count_1_cry_3_c_RNIE7HC (cell SB_LUT4)
    output pin un2_count_1_cry_3_c_RNIE7HC/O
    net        un2_count_1_cry_3_c_RNIE7HC
    input  pin rsmrst_n_ibuf_RNIBKLL/I0
    instance   rsmrst_n_ibuf_RNIBKLL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIBKLL/O
    net        count_1[4]
    input  pin clk_100k_ibuf_RNI55J31/I3
    instance   clk_100k_ibuf_RNI55J31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI55J31/O
    net        count[4]
    input  pin un2_count_1_cry_4_c/I0
    instance   un2_count_1_cry_4_c (cell SB_CARRY)
    output pin un2_count_1_cry_4_c/CO
    net        un2_count_1_cry_4
    input  pin un2_count_1_cry_4_c_RNIF9IC/I3
    instance   un2_count_1_cry_4_c_RNIF9IC (cell SB_LUT4)
    output pin un2_count_1_cry_4_c_RNIF9IC/O
    net        un2_count_1_cry_4_c_RNIF9IC
    input  pin rsmrst_n_ibuf_RNICMML/I0
    instance   rsmrst_n_ibuf_RNICMML (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNICMML/O
    net        count_1[5]
    input  pin clk_100k_ibuf_RNI67K31/I3
    instance   clk_100k_ibuf_RNI67K31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI67K31/O
    net        count[5]
    input  pin un2_count_1_cry_5_c/I0
    instance   un2_count_1_cry_5_c (cell SB_CARRY)
    output pin un2_count_1_cry_5_c/CO
    net        un2_count_1_cry_5
    input  pin un2_count_1_cry_5_c_RNIGBJC/I3
    instance   un2_count_1_cry_5_c_RNIGBJC (cell SB_LUT4)
    output pin un2_count_1_cry_5_c_RNIGBJC/O
    net        un2_count_1_cry_5_c_RNIGBJC
    input  pin rsmrst_n_ibuf_RNIDONL/I0
    instance   rsmrst_n_ibuf_RNIDONL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIDONL/O
    net        count_1[6]
    input  pin clk_100k_ibuf_RNI79L31/I3
    instance   clk_100k_ibuf_RNI79L31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI79L31/O
    net        count[6]
    input  pin un2_count_1_cry_6_c/I0
    instance   un2_count_1_cry_6_c (cell SB_CARRY)
    output pin un2_count_1_cry_6_c/CO
    net        un2_count_1_cry_6
    input  pin un2_count_1_cry_6_c_RNIHDKC/I3
    instance   un2_count_1_cry_6_c_RNIHDKC (cell SB_LUT4)
    output pin un2_count_1_cry_6_c_RNIHDKC/O
    net        un2_count_1_cry_6_c_RNIHDKC
    input  pin rsmrst_n_ibuf_RNIEQOL/I0
    instance   rsmrst_n_ibuf_RNIEQOL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIEQOL/O
    net        count_1[7]
    input  pin clk_100k_ibuf_RNI8BM31/I3
    instance   clk_100k_ibuf_RNI8BM31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI8BM31/O
    net        count[7]
    input  pin un2_count_1_cry_7_c/I0
    instance   un2_count_1_cry_7_c (cell SB_CARRY)
    output pin un2_count_1_cry_7_c/CO
    net        un2_count_1_cry_7
    input  pin un2_count_1_cry_7_c_RNIIFLC/I3
    instance   un2_count_1_cry_7_c_RNIIFLC (cell SB_LUT4)
    output pin un2_count_1_cry_7_c_RNIIFLC/O
    net        un2_count_1_cry_7_c_RNIIFLC
    input  pin rsmrst_n_ibuf_RNIFSPL/I0
    instance   rsmrst_n_ibuf_RNIFSPL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIFSPL/O
    net        count_1[8]
    input  pin clk_100k_ibuf_RNI9DN31/I3
    instance   clk_100k_ibuf_RNI9DN31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI9DN31/O
    net        count[8]
    input  pin un2_count_1_cry_8_c/I0
    instance   un2_count_1_cry_8_c (cell SB_CARRY)
    output pin un2_count_1_cry_8_c/CO
    net        un2_count_1_cry_8
    input  pin un2_count_1_cry_8_c_RNIJHMC/I3
    instance   un2_count_1_cry_8_c_RNIJHMC (cell SB_LUT4)
    output pin un2_count_1_cry_8_c_RNIJHMC/O
    net        un2_count_1_cry_8_c_RNIJHMC
    input  pin rsmrst_n_ibuf_RNIGUQL/I0
    instance   rsmrst_n_ibuf_RNIGUQL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIGUQL/O
    net        count_1[9]
    input  pin clk_100k_ibuf_RNIAFO31/I3
    instance   clk_100k_ibuf_RNIAFO31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIAFO31/O
    net        count[9]
    input  pin un2_count_1_cry_9_c/I0
    instance   un2_count_1_cry_9_c (cell SB_CARRY)
    output pin un2_count_1_cry_9_c/CO
    net        un2_count_1_cry_9
    input  pin un2_count_1_cry_9_c_RNIKJNC/I3
    instance   un2_count_1_cry_9_c_RNIKJNC (cell SB_LUT4)
    output pin un2_count_1_cry_9_c_RNIKJNC/O
    net        un2_count_1_cry_9_c_RNIKJNC
    input  pin rsmrst_n_ibuf_RNIH0SL/I0
    instance   rsmrst_n_ibuf_RNIH0SL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIH0SL/O
    net        count_1[10]
    input  pin clk_100k_ibuf_RNIBHP31/I3
    instance   clk_100k_ibuf_RNIBHP31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIBHP31/O
    net        count[10]
    input  pin un2_count_1_cry_10_c/I0
    instance   un2_count_1_cry_10_c (cell SB_CARRY)
    output pin un2_count_1_cry_10_c/CO
    net        un2_count_1_cry_10
    input  pin un2_count_1_cry_10_c_RNISE0A/I3
    instance   un2_count_1_cry_10_c_RNISE0A (cell SB_LUT4)
    output pin un2_count_1_cry_10_c_RNISE0A/O
    net        un2_count_1_cry_10_c_RNISE0A
    input  pin rsmrst_n_ibuf_RNIPR4J/I0
    instance   rsmrst_n_ibuf_RNIPR4J (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIPR4J/O
    net        count_1[11]
    input  pin clk_100k_ibuf_RNIJC211/I3
    instance   clk_100k_ibuf_RNIJC211 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIJC211/O
    net        count[11]
    input  pin un2_count_1_cry_11_c/I0
    instance   un2_count_1_cry_11_c (cell SB_CARRY)
    output pin un2_count_1_cry_11_c/CO
    net        un2_count_1_cry_11
    input  pin un2_count_1_cry_11_c_RNITG1A/I3
    instance   un2_count_1_cry_11_c_RNITG1A (cell SB_LUT4)
    output pin un2_count_1_cry_11_c_RNITG1A/O
    net        un2_count_1_cry_11_c_RNITG1A
    input  pin rsmrst_n_ibuf_RNIQT5J/I0
    instance   rsmrst_n_ibuf_RNIQT5J (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIQT5J/O
    net        count_1[12]
    input  pin clk_100k_ibuf_RNIKE311/I3
    instance   clk_100k_ibuf_RNIKE311 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIKE311/O
    net        count[12]
    input  pin clk_100k_ibuf_RNI/I0
    instance   clk_100k_ibuf_RNI (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI/O
    net        un8_clk_100k_8
    input  pin clk_100k_ibuf_RNI_5/I0
    instance   clk_100k_ibuf_RNI_5 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI_5/O
    net        un8_clk_100k
@W: BN137 :|Found combinational loop during mapping at net count[13]
18) instance clk_100k_ibuf_RNILG411 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[13] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[13]
    input  pin clk_100k_ibuf_RNILG411/I2
    instance   clk_100k_ibuf_RNILG411 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNILG411/O
    net        count[13]
@W: BN137 :|Found combinational loop during mapping at net count[14]
19) instance clk_100k_ibuf_RNIMI511 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[14] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[14]
    input  pin clk_100k_ibuf_RNIMI511/I2
    instance   clk_100k_ibuf_RNIMI511 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIMI511/O
    net        count[14]
@W: BN137 :|Found combinational loop during mapping at net count[15]
20) instance clk_100k_ibuf_RNINK611 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[15] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[15]
    input  pin clk_100k_ibuf_RNINK611/I2
    instance   clk_100k_ibuf_RNINK611 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINK611/O
    net        count[15]
@W: BN137 :|Found combinational loop during mapping at net pwrbtn_c
21) instance clk_100k_ibuf_RNIQGTD_1 (in view: work.pwrbtn_block(pwrbtn_arch)), output net pwrbtn_c (in view: work.pwrbtn_block(pwrbtn_arch))
    net        pwrbtn_c
    input  pin clk_100k_ibuf_RNIQGTD_1/I2
    instance   clk_100k_ibuf_RNIQGTD_1 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD_1/O
    net        pwrbtn_c
End of loops
@W: MT420 |Found inferred clock pwrbtn_block|clk_100k with period 6.96ns. Please declare a user-defined clock on object "p:clk_100k"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 09 14:29:42 2022
#


Top view:               pwrbtn_block
Requested Frequency:    143.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                          Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------------
pwrbtn_block|clk_100k     143.7 MHz     NA            6.958         NA            NA        inferred     Autoconstr_clkgroup_0
==============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for pwrbtn_block 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_CARRY        14 uses
SB_LUT4         57 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:
   pwrbtn_block|clk_100k: 1

@S |Mapping Summary:
Total  LUTs: 57 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 09 14:29:42 2022

###########################################################]


Synthesis exit by 0.
Current Implementation TENS_I30_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/TENS_I30.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist" "-pQN84" -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/TENS_I30.edf...
start to read sdc/scf file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/TENS_I30.scf
sdc_reader OK C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/TENS_I30.scf
Stored edif netlist at C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block...

write Timing Constraint to C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: pwrbtn_block

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer\pwrbtn_block_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer\pwrbtn_block_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	1
        LUT with CARRY   	:	13
    LogicCells                  :	58/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clk_100k_ibuf_RNI31H31_LC_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_18", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1/in2" to pin "clk_100k_ibuf_RNI31H31_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_0_LC_18/in0" to pin "clk_100k_ibuf_RNIQGTD_0_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_1_LC_19/in2" to pin "clk_100k_ibuf_RNIQGTD_1_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1/in1" to pin "clk_100k_ibuf_RNI31H31_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI43I31_LC_2/in2" to pin "clk_100k_ibuf_RNI43I31_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_25/in3" to pin "clk_100k_ibuf_RNI_5_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI43I31_LC_2/in3" to pin "clk_100k_ibuf_RNI43I31_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI55J31_LC_3/in2" to pin "clk_100k_ibuf_RNI55J31_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_3_c_RNIE7HC_LC_50/in1" to pin "un2_count_1_cry_3_c_RNIE7HC_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI67K31_LC_4/in2" to pin "clk_100k_ibuf_RNI67K31_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_4_c_RNIF9IC_LC_51/in1" to pin "un2_count_1_cry_4_c_RNIF9IC_LC_51/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI79L31_LC_5/in2" to pin "clk_100k_ibuf_RNI79L31_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_22/in2" to pin "clk_100k_ibuf_RNI_2_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_5_c_RNIGBJC_LC_52/in1" to pin "un2_count_1_cry_5_c_RNIGBJC_LC_52/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI8BM31_LC_6/in2" to pin "clk_100k_ibuf_RNI8BM31_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_25/in2" to pin "clk_100k_ibuf_RNI_5_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_6_c_RNIHDKC_LC_53/in1" to pin "un2_count_1_cry_6_c_RNIHDKC_LC_53/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI9DN31_LC_7/in2" to pin "clk_100k_ibuf_RNI9DN31_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_7_c_RNIIFLC_LC_54/in1" to pin "un2_count_1_cry_7_c_RNIIFLC_LC_54/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIAFO31_LC_8/in2" to pin "clk_100k_ibuf_RNIAFO31_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_8_c_RNIJHMC_LC_55/in1" to pin "un2_count_1_cry_8_c_RNIJHMC_LC_55/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIBHP31_LC_9/in2" to pin "clk_100k_ibuf_RNIBHP31_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_22/in3" to pin "clk_100k_ibuf_RNI_2_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_9_c_RNIKJNC_LC_56/in1" to pin "un2_count_1_cry_9_c_RNIKJNC_LC_56/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIJC211_LC_10/in2" to pin "clk_100k_ibuf_RNIJC211_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_10_c_RNISE0A_LC_43/in1" to pin "un2_count_1_cry_10_c_RNISE0A_LC_43/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_25/in0" to pin "clk_100k_ibuf_RNI_5_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIKE311_LC_11/in2" to pin "clk_100k_ibuf_RNIKE311_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_11_c_RNITG1A_LC_44/in1" to pin "un2_count_1_cry_11_c_RNITG1A_LC_44/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNILG411_LC_12/in2" to pin "clk_100k_ibuf_RNILG411_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_12_c_RNIUI2A_LC_45/in1" to pin "un2_count_1_cry_12_c_RNIUI2A_LC_45/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIMI511_LC_13/in2" to pin "clk_100k_ibuf_RNIMI511_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_13_c_RNIVK3A_LC_46/in1" to pin "un2_count_1_cry_13_c_RNIVK3A_LC_46/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINK611_LC_14/in2" to pin "clk_100k_ibuf_RNINK611_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_14_c_RNI0N4A_LC_47/in0" to pin "un2_count_1_cry_14_c_RNI0N4A_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_LC_15/in2" to pin "clk_100k_ibuf_RNINT1N_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_0_LC_16/in2" to pin "clk_100k_ibuf_RNINT1N_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_1_LC_21/in1" to pin "clk_100k_ibuf_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_22/in0" to pin "clk_100k_ibuf_RNI_2_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1/in3" to pin "clk_100k_ibuf_RNI31H31_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_LC_15/in3" to pin "clk_100k_ibuf_RNINT1N_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_LC_17/in1" to pin "clk_100k_ibuf_RNIQGTD_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_0_LC_18/in1" to pin "clk_100k_ibuf_RNIQGTD_0_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "curr_state_8_1_0_.m4_0_LC_26/in1" to pin "curr_state_8_1_0_.m4_0_LC_26/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.3 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	58/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 2.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer\pwrbtn_block_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\packer\pwrbtn_block_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 58
Warning: LUT cascading ignored at 2,5,4
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer\pwrbtn_block_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\packer\pwrbtn_block_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 58
Warning: LUT cascading ignored at 2,5,4
Translating sdc file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\placer\pwrbtn_block_pl.sdc...
Translated sdc file is C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\packer\pwrbtn_block_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\outputs\packer\pwrbtn_block_pk.sdc" --outdir "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\simulation_netlist\pwrbtn_block_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\outputs\packer\pwrbtn_block_pk.sdc --outdir C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\outputs\router --sdf_file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\simulation_netlist\pwrbtn_block_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design pwrbtn_block
Read design time: 1
I1202: Reading Architecture of device iCE40LP1K
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clk_100k_ibuf_RNI79L31_LC_2_8_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "un2_count_1_cry_14_c_RNI0N4A_LC_2_7_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "ltout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/in2" to pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in1" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/in3" to pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI55J31_LC_2_8_5/in2" to pin "clk_100k_ibuf_RNI55J31_LC_2_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_5_c_RNIGBJC_LC_2_6_5/carryin" to pin "un2_count_1_cry_5_c_RNIGBJC_LC_2_6_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_4_c_RNIF9IC_LC_2_6_4/in1" to pin "un2_count_1_cry_4_c_RNIF9IC_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/in2" to pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in3" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in3" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIBKLL_LC_2_8_4/in0" to pin "rsmrst_n_ibuf_RNIBKLL_LC_2_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNILG411_LC_2_8_3/in2" to pin "clk_100k_ibuf_RNILG411_LC_2_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_LC_2_7_7/in1" to pin "clk_100k_ibuf_RNI_LC_2_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_12_c_RNIUI2A_LC_2_7_4/in1" to pin "un2_count_1_cry_12_c_RNIUI2A_LC_2_7_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIRV6J_LC_2_8_2/in0" to pin "rsmrst_n_ibuf_RNIRV6J_LC_2_8_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIBHP31_LC_2_8_0/in2" to pin "clk_100k_ibuf_RNIBHP31_LC_2_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_9_c_RNIKJNC_LC_2_7_1/in1" to pin "un2_count_1_cry_9_c_RNIKJNC_LC_2_7_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIH0SL_LC_2_8_1/in0" to pin "rsmrst_n_ibuf_RNIH0SL_LC_2_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_1_7_4/in3" to pin "clk_100k_ibuf_RNI_2_LC_1_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_6_c_RNIHDKC_LC_2_6_6/in1" to pin "un2_count_1_cry_6_c_RNIHDKC_LC_2_6_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIEQOL_LC_2_5_5/in0" to pin "rsmrst_n_ibuf_RNIEQOL_LC_2_5_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI8BM31_LC_2_5_6/in2" to pin "clk_100k_ibuf_RNI8BM31_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in2" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in2" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIAIKL_LC_2_5_2/in0" to pin "rsmrst_n_ibuf_RNIAIKL_LC_2_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI43I31_LC_2_5_4/in2" to pin "clk_100k_ibuf_RNI43I31_LC_2_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_LC_2_7_7/in2" to pin "clk_100k_ibuf_RNI_LC_2_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_13_c_RNIVK3A_LC_2_7_5/in1" to pin "un2_count_1_cry_13_c_RNIVK3A_LC_2_7_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIS18J_LC_2_5_0/in0" to pin "rsmrst_n_ibuf_RNIS18J_LC_2_5_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIMI511_LC_2_5_1/in2" to pin "clk_100k_ibuf_RNIMI511_LC_2_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_10_c_RNISE0A_LC_2_7_2/in1" to pin "un2_count_1_cry_10_c_RNISE0A_LC_2_7_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIPR4J_LC_1_8_6/in0" to pin "rsmrst_n_ibuf_RNIPR4J_LC_1_8_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIJC211_LC_1_8_7/in2" to pin "clk_100k_ibuf_RNIJC211_LC_1_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_8_c_RNIJHMC_LC_2_7_0/in1" to pin "un2_count_1_cry_8_c_RNIJHMC_LC_2_7_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIGUQL_LC_1_8_4/in0" to pin "rsmrst_n_ibuf_RNIGUQL_LC_1_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIAFO31_LC_1_8_5/in2" to pin "clk_100k_ibuf_RNIAFO31_LC_1_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_LC_2_7_7/in0" to pin "clk_100k_ibuf_RNI_LC_2_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_11_c_RNITG1A_LC_2_7_3/in1" to pin "un2_count_1_cry_11_c_RNITG1A_LC_2_7_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIQT5J_LC_1_7_5/in0" to pin "rsmrst_n_ibuf_RNIQT5J_LC_1_7_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIKE311_LC_1_7_6/in2" to pin "clk_100k_ibuf_RNIKE311_LC_1_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_7_c_RNIIFLC_LC_2_6_7/in1" to pin "un2_count_1_cry_7_c_RNIIFLC_LC_2_6_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIFSPL_LC_1_6_6/in0" to pin "rsmrst_n_ibuf_RNIFSPL_LC_1_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI9DN31_LC_1_6_7/in2" to pin "clk_100k_ibuf_RNI9DN31_LC_1_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIT39J_LC_1_6_3/in3" to pin "rsmrst_n_ibuf_RNIT39J_LC_1_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/in0" to pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_1_7_4/in0" to pin "clk_100k_ibuf_RNI_2_LC_1_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_1_LC_1_6_2/in1" to pin "clk_100k_ibuf_RNI_1_LC_1_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_0_LC_1_5_5/in2" to pin "clk_100k_ibuf_RNINT1N_0_LC_1_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_LC_1_6_1/in2" to pin "clk_100k_ibuf_RNINT1N_LC_1_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNITC49_0_LC_1_6_0/in0" to pin "rsmrst_n_ibuf_RNITC49_0_LC_1_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_1_LC_1_5_2/in2" to pin "clk_100k_ibuf_RNIQGTD_1_LC_1_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/in1" to pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIT39J_LC_1_6_3/in1" to pin "rsmrst_n_ibuf_RNIT39J_LC_1_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "curr_state_8_1_0__m4_0_LC_1_5_7/in0" to pin "curr_state_8_1_0__m4_0_LC_1_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/in1" to pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/in1" to pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/in2" to pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/in2" to pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINK611_LC_1_6_4/in1" to pin "clk_100k_ibuf_RNINK611_LC_1_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1/in0" to pin "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "curr_state_8_1_0__m4_0_LC_1_5_7/in1" to pin "curr_state_8_1_0__m4_0_LC_1_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_LC_1_5_0/in1" to pin "clk_100k_ibuf_RNIQGTD_LC_1_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_14_c_RNI0N4A_LC_2_7_6/in0" to pin "un2_count_1_cry_14_c_RNI0N4A_LC_2_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINK611_LC_1_6_4/in2" to pin "clk_100k_ibuf_RNINK611_LC_1_6_4/lcout" to break the combinatorial loop
Read device time: 1
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design pwrbtn_block
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\simulation_netlist\pwrbtn_block_sbt.v" --vhdl "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/sbt/outputs/simulation_netlist\pwrbtn_block_sbt.vhd" --lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\packer\pwrbtn_block_pk.sdc" --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\netlister\pwrbtn_block_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\simulation_netlist\pwrbtn_block_sbt.v
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt/sbt/outputs/simulation_netlist\pwrbtn_block_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\netlister\pwrbtn_block_sbt.sdc" --sdf-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\simulation_netlist\pwrbtn_block_sbt.sdf" --report-file "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\outputs\timer\pwrbtn_block_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\netlister\pwrbtn_block_sbt.sdc --sdf-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\simulation_netlist\pwrbtn_block_sbt.sdf --report-file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\sbt\outputs\timer\pwrbtn_block_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "clk_100k_ibuf_RNI67K31_LC_1_8_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "ltout" of instance "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "pwrbtn_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_100k_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/in0" to pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in1" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIKE311_LC_1_7_6/in1" to pin "clk_100k_ibuf_RNIKE311_LC_1_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in3" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in3" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINK611_LC_1_6_4/in3" to pin "clk_100k_ibuf_RNINK611_LC_1_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_14_c_RNI0N4A_LC_2_7_6/in1" to pin "un2_count_1_cry_14_c_RNI0N4A_LC_2_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIMI511_LC_2_5_1/in3" to pin "clk_100k_ibuf_RNIMI511_LC_2_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_13_c_RNIVK3A_LC_2_7_5/in1" to pin "un2_count_1_cry_13_c_RNIVK3A_LC_2_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNILG411_LC_2_8_3/in0" to pin "clk_100k_ibuf_RNILG411_LC_2_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_12_c_RNIUI2A_LC_2_7_4/in1" to pin "un2_count_1_cry_12_c_RNIUI2A_LC_2_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIQT5J_LC_1_7_5/in2" to pin "rsmrst_n_ibuf_RNIQT5J_LC_1_7_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/in2" to pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIAFO31_LC_1_8_5/in0" to pin "clk_100k_ibuf_RNIAFO31_LC_1_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in2" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_5_LC_1_7_1/in2" to pin "clk_100k_ibuf_RNI_5_LC_1_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIJC211_LC_1_8_7/in0" to pin "clk_100k_ibuf_RNIJC211_LC_1_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_10_c_RNISE0A_LC_2_7_2/in1" to pin "un2_count_1_cry_10_c_RNISE0A_LC_2_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIBHP31_LC_2_8_0/in3" to pin "clk_100k_ibuf_RNIBHP31_LC_2_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_9_c_RNIKJNC_LC_2_7_1/in1" to pin "un2_count_1_cry_9_c_RNIKJNC_LC_2_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_1_7_4/in3" to pin "clk_100k_ibuf_RNI_2_LC_1_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIGUQL_LC_1_8_4/in2" to pin "rsmrst_n_ibuf_RNIGUQL_LC_1_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI9DN31_LC_1_6_7/in3" to pin "clk_100k_ibuf_RNI9DN31_LC_1_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNIFSPL_LC_1_6_6/in3" to pin "rsmrst_n_ibuf_RNIFSPL_LC_1_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_0_LC_1_5_5/in0" to pin "clk_100k_ibuf_RNINT1N_0_LC_1_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_1_LC_1_6_2/in0" to pin "clk_100k_ibuf_RNI_1_LC_1_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_1_7_4/in0" to pin "clk_100k_ibuf_RNI_2_LC_1_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI8BM31_LC_2_5_6/in3" to pin "clk_100k_ibuf_RNI8BM31_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_6_c_RNIHDKC_LC_2_6_6/in1" to pin "un2_count_1_cry_6_c_RNIHDKC_LC_2_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/in0" to pin "clk_100k_ibuf_RNI79L31_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_5_c_RNIGBJC_LC_2_6_5/in1" to pin "un2_count_1_cry_5_c_RNIGBJC_LC_2_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_2_LC_1_7_4/in1" to pin "clk_100k_ibuf_RNI_2_LC_1_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI55J31_LC_2_8_5/in0" to pin "clk_100k_ibuf_RNI55J31_LC_2_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_3_c_RNIE7HC_LC_2_6_3/in1" to pin "un2_count_1_cry_3_c_RNIE7HC_LC_2_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_4_LC_1_6_5/in3" to pin "clk_100k_ibuf_RNI_4_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI43I31_LC_2_5_4/in1" to pin "clk_100k_ibuf_RNI43I31_LC_2_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un2_count_1_cry_2_c_RNID5GC_LC_2_6_2/in1" to pin "un2_count_1_cry_2_c_RNID5GC_LC_2_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_4_LC_1_6_5/in1" to pin "clk_100k_ibuf_RNI_4_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/in1" to pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNINT1N_LC_1_6_1/in0" to pin "clk_100k_ibuf_RNINT1N_LC_1_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI_4_LC_1_6_5/in2" to pin "clk_100k_ibuf_RNI_4_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNITC49_0_LC_1_6_0/in3" to pin "rsmrst_n_ibuf_RNITC49_0_LC_1_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_1_LC_1_5_2/in3" to pin "clk_100k_ibuf_RNIQGTD_1_LC_1_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1/in0" to pin "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/in1" to pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/in3" to pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/in3" to pin "clk_100k_ibuf_RNI31H31_LC_1_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/in1" to pin "clk_100k_ibuf_RNI67K31_LC_1_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1/in2" to pin "clk_100k_ibuf_RNIQGTD_0_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clk_100k_ibuf_RNIQGTD_LC_1_5_0/in3" to pin "clk_100k_ibuf_RNIQGTD_LC_1_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "curr_state_8_1_0__m4_0_LC_1_5_7/in0" to pin "curr_state_8_1_0__m4_0_LC_1_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/in3" to pin "rsmrst_n_ibuf_RNI9GJL_LC_1_7_2/ltout" to break the combinatorial loop
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\netlist\oadb-pwrbtn_block" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TENS_I30_syn.prj" -log "TENS_I30_Implmnt/TENS_I30.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TENS_I30_Implmnt/TENS_I30.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Wed Mar 09 14:43:00 2022

#Implementation: TENS_I30_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Top entity is set to pwrbtn_block.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\dsw_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\hda_strap_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pch_pwrok_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\powerled_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\rsmrst_pwrgd_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\vccio_en_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\vccsa_vr_en_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\vpp_vddq_vh.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\Top.vhd changed - recompiling
@W: CD266 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\Counter.vhd":32:22:32:31|clk_100khz is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Synthesizing work.pwrbtn_block.pwrbtn_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":17:17:17:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":24:1:24:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":27:8:27:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":33:10:33:17|Referenced variable rsmrst_n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":29:9:29:13|Referenced variable count is not in sensitivity list.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":21:8:21:14|Signal trigger is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pwrbtn_block.pwrbtn_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":26:2:26:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":26:2:26:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":26:2:26:3|Latch generated from process for signal pwrbtn; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:43:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:43:00 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:43:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\FPGA\Lattice\Projects\Tensor_I22\Source\pwrbtn.vhd":9:7:9:18|Selected library: work cell: pwrbtn_block view pwrbtn_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 09 14:43:01 2022

###########################################################]
Pre-mapping Report

# Wed Mar 09 14:43:01 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist pwrbtn_block

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                     Requested     Requested     Clock        Clock                     Clock
Clock                     Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------
pwrbtn_block|clk_100k     4.1 MHz       244.993       inferred     Autoconstr_clkgroup_0     19   
==================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\pwrbtn.vhd":26:2:26:3|Found inferred clock pwrbtn_block|clk_100k which controls 19 sequential elements including count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 09 14:43:01 2022

###########################################################]
Map & Optimize Report

# Wed Mar 09 14:43:02 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\pwrbtn.vhd":26:2:26:3|User-specified initial value defined for instance count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\fpga\lattice\projects\tensor_i22\source\pwrbtn.vhd":26:2:26:3|User-specified initial value defined for instance curr_state[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.04ns		  40 /         0
   2		0h:00m:00s		    -4.04ns		  40 /         0

   3		0h:00m:00s		    -4.04ns		  40 /         0


   4		0h:00m:00s		    -4.04ns		  40 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 21 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net curr_state[0]
1) instance curr_state_latch[0] (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[0]
    input  pin curr_state_latch[0]/I0
    instance   curr_state_latch[0] (cell SB_LUT4)
    output pin curr_state_latch[0]/O
    net        curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net curr_state[1]
2) instance curr_state_latch[1] (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[1]
    input  pin curr_state_latch[1]/I1
    instance   curr_state_latch[1] (cell SB_LUT4)
    output pin curr_state_latch[1]/O
    net        curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net curr_state_8[1]
3) instance curr_state_8_1_0_.m4_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state_8[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state_8[1]
    input  pin curr_state_latch[1]/I2
    instance   curr_state_latch[1] (cell SB_LUT4)
    output pin curr_state_latch[1]/O
    net        curr_state[1]
    input  pin curr_state_latch[0]/I1
    instance   curr_state_latch[0] (cell SB_LUT4)
    output pin curr_state_latch[0]/O
    net        curr_state[0]
    input  pin curr_state_8_1_0_.m4_0/I0
    instance   curr_state_8_1_0_.m4_0 (cell SB_LUT4)
    output pin curr_state_8_1_0_.m4_0/O
    net        curr_state_8[1]
@W: BN137 :|Found combinational loop during mapping at net count[12]
4) instance count_latch[12] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[12] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[12]
    input  pin count_latch[12]/I2
    instance   count_latch[12] (cell SB_LUT4)
    output pin count_latch[12]/O
    net        count[12]
@W: BN137 :|Found combinational loop during mapping at net count[11]
5) instance count_latch[11] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[11] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[11]
    input  pin count_latch[11]/I2
    instance   count_latch[11] (cell SB_LUT4)
    output pin count_latch[11]/O
    net        count[11]
@W: BN137 :|Found combinational loop during mapping at net count[10]
6) instance count_latch[10] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[10] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[10]
    input  pin count_latch[10]/I2
    instance   count_latch[10] (cell SB_LUT4)
    output pin count_latch[10]/O
    net        count[10]
@W: BN137 :|Found combinational loop during mapping at net count[9]
7) instance count_latch[9] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[9] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[9]
    input  pin count_latch[9]/I2
    instance   count_latch[9] (cell SB_LUT4)
    output pin count_latch[9]/O
    net        count[9]
@W: BN137 :|Found combinational loop during mapping at net count[8]
8) instance count_latch[8] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[8] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[8]
    input  pin count_latch[8]/I2
    instance   count_latch[8] (cell SB_LUT4)
    output pin count_latch[8]/O
    net        count[8]
@W: BN137 :|Found combinational loop during mapping at net count[7]
9) instance count_latch[7] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[7] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[7]
    input  pin count_latch[7]/I2
    instance   count_latch[7] (cell SB_LUT4)
    output pin count_latch[7]/O
    net        count[7]
@W: BN137 :|Found combinational loop during mapping at net count[6]
10) instance count_latch[6] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[6] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[6]
    input  pin count_latch[6]/I2
    instance   count_latch[6] (cell SB_LUT4)
    output pin count_latch[6]/O
    net        count[6]
@W: BN137 :|Found combinational loop during mapping at net count[5]
11) instance count_latch[5] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[5] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[5]
    input  pin count_latch[5]/I2
    instance   count_latch[5] (cell SB_LUT4)
    output pin count_latch[5]/O
    net        count[5]
@W: BN137 :|Found combinational loop during mapping at net count[4]
12) instance count_latch[4] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[4] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[4]
    input  pin count_latch[4]/I2
    instance   count_latch[4] (cell SB_LUT4)
    output pin count_latch[4]/O
    net        count[4]
@W: BN137 :|Found combinational loop during mapping at net count[3]
13) instance count_latch[3] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[3] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[3]
    input  pin count_latch[3]/I2
    instance   count_latch[3] (cell SB_LUT4)
    output pin count_latch[3]/O
    net        count[3]
@W: BN137 :|Found combinational loop during mapping at net count[2]
14) instance count_latch[2] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[2] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[2]
    input  pin count_latch[2]/I2
    instance   count_latch[2] (cell SB_LUT4)
    output pin count_latch[2]/O
    net        count[2]
@W: BN137 :|Found combinational loop during mapping at net count[1]
15) instance count_latch[1] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[1]
    input  pin count_latch[1]/I2
    instance   count_latch[1] (cell SB_LUT4)
    output pin count_latch[1]/O
    net        count[1]
@W: BN137 :|Found combinational loop during mapping at net count[0]
16) instance count_latch[0] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[0]
    input  pin count_latch[0]/I2
    instance   count_latch[0] (cell SB_LUT4)
    output pin count_latch[0]/O
    net        count[0]
@W: BN137 :|Found combinational loop during mapping at net un8_clk_100k
17) instance un8_clk_100k (in view: work.pwrbtn_block(pwrbtn_arch)), output net un8_clk_100k (in view: work.pwrbtn_block(pwrbtn_arch))
    net        un8_clk_100k
    input  pin count_1_0_m1_e/I3
    instance   count_1_0_m1_e (cell SB_LUT4)
    output pin count_1_0_m1_e/O
    net        count_1[0]
    input  pin count_latch[0]/I3
    instance   count_latch[0] (cell SB_LUT4)
    output pin count_latch[0]/O
    net        count[0]
    input  pin un2_count_1_cry_1_s/I3
    instance   un2_count_1_cry_1_s (cell SB_LUT4)
    output pin un2_count_1_cry_1_s/O
    net        N_112
    input  pin count_1_1_m1_e/I0
    instance   count_1_1_m1_e (cell SB_LUT4)
    output pin count_1_1_m1_e/O
    net        count_1[1]
    input  pin count_latch[1]/I3
    instance   count_latch[1] (cell SB_LUT4)
    output pin count_latch[1]/O
    net        count[1]
    input  pin un2_count_1_cry_1_c/I0
    instance   un2_count_1_cry_1_c (cell SB_CARRY)
    output pin un2_count_1_cry_1_c/CO
    net        un2_count_1_cry_1
    input  pin un2_count_1_cry_2_s/I3
    instance   un2_count_1_cry_2_s (cell SB_LUT4)
    output pin un2_count_1_cry_2_s/O
    net        N_113
    input  pin count_1_2_m1_e/I0
    instance   count_1_2_m1_e (cell SB_LUT4)
    output pin count_1_2_m1_e/O
    net        count_1[2]
    input  pin count_latch[2]/I3
    instance   count_latch[2] (cell SB_LUT4)
    output pin count_latch[2]/O
    net        count[2]
    input  pin un2_count_1_cry_2_c/I0
    instance   un2_count_1_cry_2_c (cell SB_CARRY)
    output pin un2_count_1_cry_2_c/CO
    net        un2_count_1_cry_2
    input  pin un2_count_1_cry_3_s/I3
    instance   un2_count_1_cry_3_s (cell SB_LUT4)
    output pin un2_count_1_cry_3_s/O
    net        N_114
    input  pin count_1_3_m1_e/I0
    instance   count_1_3_m1_e (cell SB_LUT4)
    output pin count_1_3_m1_e/O
    net        count_1[3]
    input  pin count_latch[3]/I3
    instance   count_latch[3] (cell SB_LUT4)
    output pin count_latch[3]/O
    net        count[3]
    input  pin un2_count_1_cry_3_c/I0
    instance   un2_count_1_cry_3_c (cell SB_CARRY)
    output pin un2_count_1_cry_3_c/CO
    net        un2_count_1_cry_3
    input  pin un2_count_1_cry_4_s/I3
    instance   un2_count_1_cry_4_s (cell SB_LUT4)
    output pin un2_count_1_cry_4_s/O
    net        N_115
    input  pin count_1_4_m1_e/I0
    instance   count_1_4_m1_e (cell SB_LUT4)
    output pin count_1_4_m1_e/O
    net        count_1[4]
    input  pin count_latch[4]/I3
    instance   count_latch[4] (cell SB_LUT4)
    output pin count_latch[4]/O
    net        count[4]
    input  pin un2_count_1_cry_4_c/I0
    instance   un2_count_1_cry_4_c (cell SB_CARRY)
    output pin un2_count_1_cry_4_c/CO
    net        un2_count_1_cry_4
    input  pin un2_count_1_cry_5_s/I3
    instance   un2_count_1_cry_5_s (cell SB_LUT4)
    output pin un2_count_1_cry_5_s/O
    net        N_116
    input  pin count_1_5_m1_e/I0
    instance   count_1_5_m1_e (cell SB_LUT4)
    output pin count_1_5_m1_e/O
    net        count_1[5]
    input  pin count_latch[5]/I3
    instance   count_latch[5] (cell SB_LUT4)
    output pin count_latch[5]/O
    net        count[5]
    input  pin un2_count_1_cry_5_c/I0
    instance   un2_count_1_cry_5_c (cell SB_CARRY)
    output pin un2_count_1_cry_5_c/CO
    net        un2_count_1_cry_5
    input  pin un2_count_1_cry_6_s/I3
    instance   un2_count_1_cry_6_s (cell SB_LUT4)
    output pin un2_count_1_cry_6_s/O
    net        N_117
    input  pin count_1_6_m1_e/I0
    instance   count_1_6_m1_e (cell SB_LUT4)
    output pin count_1_6_m1_e/O
    net        count_1[6]
    input  pin count_latch[6]/I3
    instance   count_latch[6] (cell SB_LUT4)
    output pin count_latch[6]/O
    net        count[6]
    input  pin un2_count_1_cry_6_c/I0
    instance   un2_count_1_cry_6_c (cell SB_CARRY)
    output pin un2_count_1_cry_6_c/CO
    net        un2_count_1_cry_6
    input  pin un2_count_1_cry_7_s/I3
    instance   un2_count_1_cry_7_s (cell SB_LUT4)
    output pin un2_count_1_cry_7_s/O
    net        N_118
    input  pin count_1_7_m1_e/I0
    instance   count_1_7_m1_e (cell SB_LUT4)
    output pin count_1_7_m1_e/O
    net        count_1[7]
    input  pin count_latch[7]/I3
    instance   count_latch[7] (cell SB_LUT4)
    output pin count_latch[7]/O
    net        count[7]
    input  pin un2_count_1_cry_7_c/I0
    instance   un2_count_1_cry_7_c (cell SB_CARRY)
    output pin un2_count_1_cry_7_c/CO
    net        un2_count_1_cry_7
    input  pin un2_count_1_cry_8_s/I3
    instance   un2_count_1_cry_8_s (cell SB_LUT4)
    output pin un2_count_1_cry_8_s/O
    net        N_119
    input  pin count_1_8_m1_e/I0
    instance   count_1_8_m1_e (cell SB_LUT4)
    output pin count_1_8_m1_e/O
    net        count_1[8]
    input  pin count_latch[8]/I3
    instance   count_latch[8] (cell SB_LUT4)
    output pin count_latch[8]/O
    net        count[8]
    input  pin un2_count_1_cry_8_c/I0
    instance   un2_count_1_cry_8_c (cell SB_CARRY)
    output pin un2_count_1_cry_8_c/CO
    net        un2_count_1_cry_8
    input  pin un2_count_1_cry_9_s/I3
    instance   un2_count_1_cry_9_s (cell SB_LUT4)
    output pin un2_count_1_cry_9_s/O
    net        N_120
    input  pin count_1_9_m1_e/I0
    instance   count_1_9_m1_e (cell SB_LUT4)
    output pin count_1_9_m1_e/O
    net        count_1[9]
    input  pin count_latch[9]/I3
    instance   count_latch[9] (cell SB_LUT4)
    output pin count_latch[9]/O
    net        count[9]
    input  pin un2_count_1_cry_9_c/I0
    instance   un2_count_1_cry_9_c (cell SB_CARRY)
    output pin un2_count_1_cry_9_c/CO
    net        un2_count_1_cry_9
    input  pin un2_count_1_cry_10_s/I3
    instance   un2_count_1_cry_10_s (cell SB_LUT4)
    output pin un2_count_1_cry_10_s/O
    net        N_121
    input  pin count_1_10_m1_e/I0
    instance   count_1_10_m1_e (cell SB_LUT4)
    output pin count_1_10_m1_e/O
    net        count_1[10]
    input  pin count_latch[10]/I3
    instance   count_latch[10] (cell SB_LUT4)
    output pin count_latch[10]/O
    net        count[10]
    input  pin un2_count_1_cry_10_c/I0
    instance   un2_count_1_cry_10_c (cell SB_CARRY)
    output pin un2_count_1_cry_10_c/CO
    net        un2_count_1_cry_10
    input  pin un2_count_1_cry_11_s/I3
    instance   un2_count_1_cry_11_s (cell SB_LUT4)
    output pin un2_count_1_cry_11_s/O
    net        N_122
    input  pin count_1_11_m1_e/I0
    instance   count_1_11_m1_e (cell SB_LUT4)
    output pin count_1_11_m1_e/O
    net        count_1[11]
    input  pin count_latch[11]/I3
    instance   count_latch[11] (cell SB_LUT4)
    output pin count_latch[11]/O
    net        count[11]
    input  pin un2_count_1_cry_11_c/I0
    instance   un2_count_1_cry_11_c (cell SB_CARRY)
    output pin un2_count_1_cry_11_c/CO
    net        un2_count_1_cry_11
    input  pin un2_count_1_cry_12_s/I3
    instance   un2_count_1_cry_12_s (cell SB_LUT4)
    output pin un2_count_1_cry_12_s/O
    net        N_123
    input  pin count_1_12_m1_e/I0
    instance   count_1_12_m1_e (cell SB_LUT4)
    output pin count_1_12_m1_e/O
    net        count_1[12]
    input  pin count_latch[12]/I3
    instance   count_latch[12] (cell SB_LUT4)
    output pin count_latch[12]/O
    net        count[12]
    input  pin un8_clk_100k_8/I0
    instance   un8_clk_100k_8 (cell SB_LUT4)
    output pin un8_clk_100k_8/O
    net        un8_clk_100k_8
    input  pin un8_clk_100k/I0
    instance   un8_clk_100k (cell SB_LUT4)
    output pin un8_clk_100k/O
    net        un8_clk_100k
@W: BN137 :|Found combinational loop during mapping at net count[13]
18) instance count_latch[13] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[13] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[13]
    input  pin count_latch[13]/I2
    instance   count_latch[13] (cell SB_LUT4)
    output pin count_latch[13]/O
    net        count[13]
@W: BN137 :|Found combinational loop during mapping at net count[14]
19) instance count_latch[14] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[14] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[14]
    input  pin count_latch[14]/I2
    instance   count_latch[14] (cell SB_LUT4)
    output pin count_latch[14]/O
    net        count[14]
@W: BN137 :|Found combinational loop during mapping at net count[15]
20) instance count_latch[15] (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[15] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[15]
    input  pin count_latch[15]/I2
    instance   count_latch[15] (cell SB_LUT4)
    output pin count_latch[15]/O
    net        count[15]
@W: BN137 :|Found combinational loop during mapping at net pwrbtn_c
21) instance pwrbtn_latch (in view: work.pwrbtn_block(pwrbtn_arch)), output net pwrbtn_c (in view: work.pwrbtn_block(pwrbtn_arch))
    net        pwrbtn_c
    input  pin pwrbtn_latch/I2
    instance   pwrbtn_latch (cell SB_LUT4)
    output pin pwrbtn_latch/O
    net        pwrbtn_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\synwork\TENS_I30_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\TENS_I30\TENS_I30_Implmnt\TENS_I30.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

Warning: Found 21 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net curr_state[0]
1) instance clk_100k_ibuf_RNIQGTD_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[0]
    input  pin clk_100k_ibuf_RNIQGTD_0/I0
    instance   clk_100k_ibuf_RNIQGTD_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD_0/O
    net        curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net curr_state[1]
2) instance clk_100k_ibuf_RNIQGTD (in view: work.pwrbtn_block(pwrbtn_arch)), output net curr_state[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        curr_state[1]
    input  pin clk_100k_ibuf_RNIQGTD/I1
    instance   clk_100k_ibuf_RNIQGTD (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD/O
    net        curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net G_23
3) instance curr_state_8_1_0_.m4_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net G_23 (in view: work.pwrbtn_block(pwrbtn_arch))
    net        G_23
    input  pin clk_100k_ibuf_RNIQGTD/I2
    instance   clk_100k_ibuf_RNIQGTD (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD/O
    net        curr_state[1]
    input  pin clk_100k_ibuf_RNIQGTD_0/I1
    instance   clk_100k_ibuf_RNIQGTD_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD_0/O
    net        curr_state[0]
    input  pin curr_state_8_1_0_.m4_0/I0
    instance   curr_state_8_1_0_.m4_0 (cell SB_LUT4)
    output pin curr_state_8_1_0_.m4_0/O
    net        G_23
@W: BN137 :|Found combinational loop during mapping at net count[12]
4) instance clk_100k_ibuf_RNIKE311 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[12] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[12]
    input  pin clk_100k_ibuf_RNIKE311/I2
    instance   clk_100k_ibuf_RNIKE311 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIKE311/O
    net        count[12]
@W: BN137 :|Found combinational loop during mapping at net count[11]
5) instance clk_100k_ibuf_RNIJC211 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[11] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[11]
    input  pin clk_100k_ibuf_RNIJC211/I2
    instance   clk_100k_ibuf_RNIJC211 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIJC211/O
    net        count[11]
@W: BN137 :|Found combinational loop during mapping at net count[10]
6) instance clk_100k_ibuf_RNIBHP31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[10] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[10]
    input  pin clk_100k_ibuf_RNIBHP31/I2
    instance   clk_100k_ibuf_RNIBHP31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIBHP31/O
    net        count[10]
@W: BN137 :|Found combinational loop during mapping at net count[9]
7) instance clk_100k_ibuf_RNIAFO31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[9] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[9]
    input  pin clk_100k_ibuf_RNIAFO31/I2
    instance   clk_100k_ibuf_RNIAFO31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIAFO31/O
    net        count[9]
@W: BN137 :|Found combinational loop during mapping at net count[8]
8) instance clk_100k_ibuf_RNI9DN31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[8] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[8]
    input  pin clk_100k_ibuf_RNI9DN31/I2
    instance   clk_100k_ibuf_RNI9DN31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI9DN31/O
    net        count[8]
@W: BN137 :|Found combinational loop during mapping at net count[7]
9) instance clk_100k_ibuf_RNI8BM31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[7] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[7]
    input  pin clk_100k_ibuf_RNI8BM31/I2
    instance   clk_100k_ibuf_RNI8BM31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI8BM31/O
    net        count[7]
@W: BN137 :|Found combinational loop during mapping at net count[6]
10) instance clk_100k_ibuf_RNI79L31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[6] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[6]
    input  pin clk_100k_ibuf_RNI79L31/I2
    instance   clk_100k_ibuf_RNI79L31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI79L31/O
    net        count[6]
@W: BN137 :|Found combinational loop during mapping at net count[5]
11) instance clk_100k_ibuf_RNI67K31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[5] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[5]
    input  pin clk_100k_ibuf_RNI67K31/I2
    instance   clk_100k_ibuf_RNI67K31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI67K31/O
    net        count[5]
@W: BN137 :|Found combinational loop during mapping at net count[4]
12) instance clk_100k_ibuf_RNI55J31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[4] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[4]
    input  pin clk_100k_ibuf_RNI55J31/I2
    instance   clk_100k_ibuf_RNI55J31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI55J31/O
    net        count[4]
@W: BN137 :|Found combinational loop during mapping at net count[3]
13) instance clk_100k_ibuf_RNI43I31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[3] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[3]
    input  pin clk_100k_ibuf_RNI43I31/I2
    instance   clk_100k_ibuf_RNI43I31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI43I31/O
    net        count[3]
@W: BN137 :|Found combinational loop during mapping at net count[2]
14) instance clk_100k_ibuf_RNI31H31 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[2] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[2]
    input  pin clk_100k_ibuf_RNI31H31/I2
    instance   clk_100k_ibuf_RNI31H31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI31H31/O
    net        count[2]
@W: BN137 :|Found combinational loop during mapping at net count[1]
15) instance clk_100k_ibuf_RNINT1N_0 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[1] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[1]
    input  pin clk_100k_ibuf_RNINT1N_0/I2
    instance   clk_100k_ibuf_RNINT1N_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N_0/O
    net        count[1]
@W: BN137 :|Found combinational loop during mapping at net count[0]
16) instance clk_100k_ibuf_RNINT1N (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[0] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[0]
    input  pin clk_100k_ibuf_RNINT1N/I2
    instance   clk_100k_ibuf_RNINT1N (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N/O
    net        count[0]
@W: BN137 :|Found combinational loop during mapping at net un8_clk_100k
17) instance clk_100k_ibuf_RNI_5 (in view: work.pwrbtn_block(pwrbtn_arch)), output net un8_clk_100k (in view: work.pwrbtn_block(pwrbtn_arch))
    net        un8_clk_100k
    input  pin rsmrst_n_ibuf_RNITC49_0/I3
    instance   rsmrst_n_ibuf_RNITC49_0 (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNITC49_0/O
    net        count_1[0]
    input  pin clk_100k_ibuf_RNINT1N/I3
    instance   clk_100k_ibuf_RNINT1N (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N/O
    net        count[0]
    input  pin clk_100k_ibuf_RNI_1/I3
    instance   clk_100k_ibuf_RNI_1 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI_1/O
    net        clk_100k_ibuf_RNI_1
    input  pin rsmrst_n_ibuf_RNITC49/I0
    instance   rsmrst_n_ibuf_RNITC49 (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNITC49/O
    net        count_1[1]
    input  pin clk_100k_ibuf_RNINT1N_0/I3
    instance   clk_100k_ibuf_RNINT1N_0 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINT1N_0/O
    net        count[1]
    input  pin un2_count_1_cry_1_c/I0
    instance   un2_count_1_cry_1_c (cell SB_CARRY)
    output pin un2_count_1_cry_1_c/CO
    net        un2_count_1_cry_1
    input  pin un2_count_1_cry_1_c_RNIC3FC/I3
    instance   un2_count_1_cry_1_c_RNIC3FC (cell SB_LUT4)
    output pin un2_count_1_cry_1_c_RNIC3FC/O
    net        un2_count_1_cry_1_c_RNIC3FC
    input  pin rsmrst_n_ibuf_RNI9GJL/I0
    instance   rsmrst_n_ibuf_RNI9GJL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNI9GJL/O
    net        count_1[2]
    input  pin clk_100k_ibuf_RNI31H31/I3
    instance   clk_100k_ibuf_RNI31H31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI31H31/O
    net        count[2]
    input  pin un2_count_1_cry_2_c/I0
    instance   un2_count_1_cry_2_c (cell SB_CARRY)
    output pin un2_count_1_cry_2_c/CO
    net        un2_count_1_cry_2
    input  pin un2_count_1_cry_2_c_RNID5GC/I3
    instance   un2_count_1_cry_2_c_RNID5GC (cell SB_LUT4)
    output pin un2_count_1_cry_2_c_RNID5GC/O
    net        un2_count_1_cry_2_c_RNID5GC
    input  pin rsmrst_n_ibuf_RNIAIKL/I0
    instance   rsmrst_n_ibuf_RNIAIKL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIAIKL/O
    net        count_1[3]
    input  pin clk_100k_ibuf_RNI43I31/I3
    instance   clk_100k_ibuf_RNI43I31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI43I31/O
    net        count[3]
    input  pin un2_count_1_cry_3_c/I0
    instance   un2_count_1_cry_3_c (cell SB_CARRY)
    output pin un2_count_1_cry_3_c/CO
    net        un2_count_1_cry_3
    input  pin un2_count_1_cry_3_c_RNIE7HC/I3
    instance   un2_count_1_cry_3_c_RNIE7HC (cell SB_LUT4)
    output pin un2_count_1_cry_3_c_RNIE7HC/O
    net        un2_count_1_cry_3_c_RNIE7HC
    input  pin rsmrst_n_ibuf_RNIBKLL/I0
    instance   rsmrst_n_ibuf_RNIBKLL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIBKLL/O
    net        count_1[4]
    input  pin clk_100k_ibuf_RNI55J31/I3
    instance   clk_100k_ibuf_RNI55J31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI55J31/O
    net        count[4]
    input  pin un2_count_1_cry_4_c/I0
    instance   un2_count_1_cry_4_c (cell SB_CARRY)
    output pin un2_count_1_cry_4_c/CO
    net        un2_count_1_cry_4
    input  pin un2_count_1_cry_4_c_RNIF9IC/I3
    instance   un2_count_1_cry_4_c_RNIF9IC (cell SB_LUT4)
    output pin un2_count_1_cry_4_c_RNIF9IC/O
    net        un2_count_1_cry_4_c_RNIF9IC
    input  pin rsmrst_n_ibuf_RNICMML/I0
    instance   rsmrst_n_ibuf_RNICMML (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNICMML/O
    net        count_1[5]
    input  pin clk_100k_ibuf_RNI67K31/I3
    instance   clk_100k_ibuf_RNI67K31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI67K31/O
    net        count[5]
    input  pin un2_count_1_cry_5_c/I0
    instance   un2_count_1_cry_5_c (cell SB_CARRY)
    output pin un2_count_1_cry_5_c/CO
    net        un2_count_1_cry_5
    input  pin un2_count_1_cry_5_c_RNIGBJC/I3
    instance   un2_count_1_cry_5_c_RNIGBJC (cell SB_LUT4)
    output pin un2_count_1_cry_5_c_RNIGBJC/O
    net        un2_count_1_cry_5_c_RNIGBJC
    input  pin rsmrst_n_ibuf_RNIDONL/I0
    instance   rsmrst_n_ibuf_RNIDONL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIDONL/O
    net        count_1[6]
    input  pin clk_100k_ibuf_RNI79L31/I3
    instance   clk_100k_ibuf_RNI79L31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI79L31/O
    net        count[6]
    input  pin un2_count_1_cry_6_c/I0
    instance   un2_count_1_cry_6_c (cell SB_CARRY)
    output pin un2_count_1_cry_6_c/CO
    net        un2_count_1_cry_6
    input  pin un2_count_1_cry_6_c_RNIHDKC/I3
    instance   un2_count_1_cry_6_c_RNIHDKC (cell SB_LUT4)
    output pin un2_count_1_cry_6_c_RNIHDKC/O
    net        un2_count_1_cry_6_c_RNIHDKC
    input  pin rsmrst_n_ibuf_RNIEQOL/I0
    instance   rsmrst_n_ibuf_RNIEQOL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIEQOL/O
    net        count_1[7]
    input  pin clk_100k_ibuf_RNI8BM31/I3
    instance   clk_100k_ibuf_RNI8BM31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI8BM31/O
    net        count[7]
    input  pin un2_count_1_cry_7_c/I0
    instance   un2_count_1_cry_7_c (cell SB_CARRY)
    output pin un2_count_1_cry_7_c/CO
    net        un2_count_1_cry_7
    input  pin un2_count_1_cry_7_c_RNIIFLC/I3
    instance   un2_count_1_cry_7_c_RNIIFLC (cell SB_LUT4)
    output pin un2_count_1_cry_7_c_RNIIFLC/O
    net        un2_count_1_cry_7_c_RNIIFLC
    input  pin rsmrst_n_ibuf_RNIFSPL/I0
    instance   rsmrst_n_ibuf_RNIFSPL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIFSPL/O
    net        count_1[8]
    input  pin clk_100k_ibuf_RNI9DN31/I3
    instance   clk_100k_ibuf_RNI9DN31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI9DN31/O
    net        count[8]
    input  pin un2_count_1_cry_8_c/I0
    instance   un2_count_1_cry_8_c (cell SB_CARRY)
    output pin un2_count_1_cry_8_c/CO
    net        un2_count_1_cry_8
    input  pin un2_count_1_cry_8_c_RNIJHMC/I3
    instance   un2_count_1_cry_8_c_RNIJHMC (cell SB_LUT4)
    output pin un2_count_1_cry_8_c_RNIJHMC/O
    net        un2_count_1_cry_8_c_RNIJHMC
    input  pin rsmrst_n_ibuf_RNIGUQL/I0
    instance   rsmrst_n_ibuf_RNIGUQL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIGUQL/O
    net        count_1[9]
    input  pin clk_100k_ibuf_RNIAFO31/I3
    instance   clk_100k_ibuf_RNIAFO31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIAFO31/O
    net        count[9]
    input  pin un2_count_1_cry_9_c/I0
    instance   un2_count_1_cry_9_c (cell SB_CARRY)
    output pin un2_count_1_cry_9_c/CO
    net        un2_count_1_cry_9
    input  pin un2_count_1_cry_9_c_RNIKJNC/I3
    instance   un2_count_1_cry_9_c_RNIKJNC (cell SB_LUT4)
    output pin un2_count_1_cry_9_c_RNIKJNC/O
    net        un2_count_1_cry_9_c_RNIKJNC
    input  pin rsmrst_n_ibuf_RNIH0SL/I0
    instance   rsmrst_n_ibuf_RNIH0SL (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIH0SL/O
    net        count_1[10]
    input  pin clk_100k_ibuf_RNIBHP31/I3
    instance   clk_100k_ibuf_RNIBHP31 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIBHP31/O
    net        count[10]
    input  pin un2_count_1_cry_10_c/I0
    instance   un2_count_1_cry_10_c (cell SB_CARRY)
    output pin un2_count_1_cry_10_c/CO
    net        un2_count_1_cry_10
    input  pin un2_count_1_cry_10_c_RNISE0A/I3
    instance   un2_count_1_cry_10_c_RNISE0A (cell SB_LUT4)
    output pin un2_count_1_cry_10_c_RNISE0A/O
    net        un2_count_1_cry_10_c_RNISE0A
    input  pin rsmrst_n_ibuf_RNIPR4J/I0
    instance   rsmrst_n_ibuf_RNIPR4J (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIPR4J/O
    net        count_1[11]
    input  pin clk_100k_ibuf_RNIJC211/I3
    instance   clk_100k_ibuf_RNIJC211 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIJC211/O
    net        count[11]
    input  pin un2_count_1_cry_11_c/I0
    instance   un2_count_1_cry_11_c (cell SB_CARRY)
    output pin un2_count_1_cry_11_c/CO
    net        un2_count_1_cry_11
    input  pin un2_count_1_cry_11_c_RNITG1A/I3
    instance   un2_count_1_cry_11_c_RNITG1A (cell SB_LUT4)
    output pin un2_count_1_cry_11_c_RNITG1A/O
    net        un2_count_1_cry_11_c_RNITG1A
    input  pin rsmrst_n_ibuf_RNIQT5J/I0
    instance   rsmrst_n_ibuf_RNIQT5J (cell SB_LUT4)
    output pin rsmrst_n_ibuf_RNIQT5J/O
    net        count_1[12]
    input  pin clk_100k_ibuf_RNIKE311/I3
    instance   clk_100k_ibuf_RNIKE311 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIKE311/O
    net        count[12]
    input  pin clk_100k_ibuf_RNI/I0
    instance   clk_100k_ibuf_RNI (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI/O
    net        un8_clk_100k_8
    input  pin clk_100k_ibuf_RNI_5/I0
    instance   clk_100k_ibuf_RNI_5 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNI_5/O
    net        un8_clk_100k
@W: BN137 :|Found combinational loop during mapping at net count[13]
18) instance clk_100k_ibuf_RNILG411 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[13] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[13]
    input  pin clk_100k_ibuf_RNILG411/I2
    instance   clk_100k_ibuf_RNILG411 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNILG411/O
    net        count[13]
@W: BN137 :|Found combinational loop during mapping at net count[14]
19) instance clk_100k_ibuf_RNIMI511 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[14] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[14]
    input  pin clk_100k_ibuf_RNIMI511/I2
    instance   clk_100k_ibuf_RNIMI511 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIMI511/O
    net        count[14]
@W: BN137 :|Found combinational loop during mapping at net count[15]
20) instance clk_100k_ibuf_RNINK611 (in view: work.pwrbtn_block(pwrbtn_arch)), output net count[15] (in view: work.pwrbtn_block(pwrbtn_arch))
    net        count[15]
    input  pin clk_100k_ibuf_RNINK611/I2
    instance   clk_100k_ibuf_RNINK611 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNINK611/O
    net        count[15]
@W: BN137 :|Found combinational loop during mapping at net pwrbtn_c
21) instance clk_100k_ibuf_RNIQGTD_1 (in view: work.pwrbtn_block(pwrbtn_arch)), output net pwrbtn_c (in view: work.pwrbtn_block(pwrbtn_arch))
    net        pwrbtn_c
    input  pin clk_100k_ibuf_RNIQGTD_1/I2
    instance   clk_100k_ibuf_RNIQGTD_1 (cell SB_LUT4)
    output pin clk_100k_ibuf_RNIQGTD_1/O
    net        pwrbtn_c
End of loops
@W: MT420 |Found inferred clock pwrbtn_block|clk_100k with period 6.96ns. Please declare a user-defined clock on object "p:clk_100k"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 09 14:43:03 2022
#


Top view:               pwrbtn_block
Requested Frequency:    143.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                          Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------------
pwrbtn_block|clk_100k     143.7 MHz     NA            6.958         NA            NA        inferred     Autoconstr_clkgroup_0
==============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for pwrbtn_block 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_CARRY        14 uses
SB_LUT4         57 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:
   pwrbtn_block|clk_100k: 1

@S |Mapping Summary:
Total  LUTs: 57 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 09 14:43:03 2022

###########################################################]


Synthesis exit by 0.
Current Implementation TENS_I30_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "TENS_I30_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 14 seconds
Current Implementation TENS_I30_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "TENS_I30_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 508 seconds
Current Implementation TENS_I30_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "TENS_I30_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 546 seconds
Current Implementation TENS_I30_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/TENS_I30/TENS_I30_Implmnt\sbt
13:07:38
