// Seed: 3419030547
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5(
      .id_0(id_3), .id_1(1 != 1), .id_2(1), .id_3(id_1 & id_2)
  );
endmodule
macromodule module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    output supply1 id_9,
    input tri0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
