<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p94" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_94{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_94{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_94{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_94{left:81px;bottom:959px;letter-spacing:-0.16px;}
#t5_94{left:142px;bottom:959px;letter-spacing:-0.17px;}
#t6_94{left:189px;bottom:959px;letter-spacing:-0.14px;}
#t7_94{left:419px;bottom:959px;letter-spacing:-0.15px;}
#t8_94{left:512px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_94{left:512px;bottom:943px;letter-spacing:-0.1px;}
#ta_94{left:81px;bottom:918px;letter-spacing:-0.16px;}
#tb_94{left:142px;bottom:918px;letter-spacing:-0.16px;}
#tc_94{left:189px;bottom:918px;letter-spacing:-0.16px;}
#td_94{left:418px;bottom:918px;letter-spacing:-0.14px;}
#te_94{left:512px;bottom:918px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_94{left:81px;bottom:894px;letter-spacing:-0.16px;}
#tg_94{left:138px;bottom:894px;letter-spacing:-0.16px;}
#th_94{left:189px;bottom:894px;letter-spacing:-0.14px;}
#ti_94{left:189px;bottom:872px;letter-spacing:-0.14px;}
#tj_94{left:418px;bottom:894px;letter-spacing:-0.15px;}
#tk_94{left:512px;bottom:894px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_94{left:512px;bottom:877px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_94{left:189px;bottom:848px;}
#tn_94{left:512px;bottom:848px;letter-spacing:-0.12px;}
#to_94{left:81px;bottom:823px;letter-spacing:-0.17px;}
#tp_94{left:138px;bottom:823px;letter-spacing:-0.16px;}
#tq_94{left:189px;bottom:823px;letter-spacing:-0.14px;}
#tr_94{left:418px;bottom:823px;letter-spacing:-0.15px;}
#ts_94{left:512px;bottom:823px;letter-spacing:-0.11px;}
#tt_94{left:694px;bottom:823px;}
#tu_94{left:698px;bottom:823px;letter-spacing:-0.13px;}
#tv_94{left:81px;bottom:799px;letter-spacing:-0.16px;}
#tw_94{left:138px;bottom:799px;letter-spacing:-0.16px;}
#tx_94{left:189px;bottom:799px;letter-spacing:-0.14px;}
#ty_94{left:419px;bottom:799px;letter-spacing:-0.15px;}
#tz_94{left:512px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_94{left:81px;bottom:774px;letter-spacing:-0.17px;}
#t11_94{left:138px;bottom:774px;letter-spacing:-0.16px;}
#t12_94{left:189px;bottom:774px;letter-spacing:-0.14px;}
#t13_94{left:419px;bottom:774px;letter-spacing:-0.15px;}
#t14_94{left:512px;bottom:774px;letter-spacing:-0.12px;}
#t15_94{left:512px;bottom:753px;letter-spacing:-0.12px;}
#t16_94{left:512px;bottom:736px;letter-spacing:-0.11px;}
#t17_94{left:512px;bottom:719px;letter-spacing:-0.12px;}
#t18_94{left:512px;bottom:698px;letter-spacing:-0.12px;}
#t19_94{left:512px;bottom:681px;letter-spacing:-0.11px;}
#t1a_94{left:512px;bottom:664px;letter-spacing:-0.12px;}
#t1b_94{left:81px;bottom:640px;letter-spacing:-0.17px;}
#t1c_94{left:138px;bottom:640px;letter-spacing:-0.16px;}
#t1d_94{left:189px;bottom:640px;letter-spacing:-0.14px;}
#t1e_94{left:418px;bottom:640px;letter-spacing:-0.15px;}
#t1f_94{left:512px;bottom:640px;letter-spacing:-0.11px;}
#t1g_94{left:694px;bottom:639px;}
#t1h_94{left:698px;bottom:640px;letter-spacing:-0.13px;}
#t1i_94{left:81px;bottom:616px;letter-spacing:-0.16px;}
#t1j_94{left:138px;bottom:616px;letter-spacing:-0.16px;}
#t1k_94{left:189px;bottom:616px;letter-spacing:-0.14px;}
#t1l_94{left:419px;bottom:616px;letter-spacing:-0.15px;}
#t1m_94{left:512px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_94{left:81px;bottom:591px;letter-spacing:-0.17px;}
#t1o_94{left:138px;bottom:591px;letter-spacing:-0.16px;}
#t1p_94{left:189px;bottom:591px;letter-spacing:-0.14px;}
#t1q_94{left:419px;bottom:591px;letter-spacing:-0.15px;}
#t1r_94{left:512px;bottom:591px;letter-spacing:-0.12px;}
#t1s_94{left:512px;bottom:570px;letter-spacing:-0.12px;}
#t1t_94{left:512px;bottom:553px;letter-spacing:-0.11px;}
#t1u_94{left:512px;bottom:536px;letter-spacing:-0.12px;}
#t1v_94{left:512px;bottom:515px;letter-spacing:-0.12px;}
#t1w_94{left:512px;bottom:498px;letter-spacing:-0.11px;}
#t1x_94{left:512px;bottom:481px;letter-spacing:-0.12px;}
#t1y_94{left:81px;bottom:457px;letter-spacing:-0.17px;}
#t1z_94{left:138px;bottom:457px;letter-spacing:-0.16px;}
#t20_94{left:189px;bottom:457px;letter-spacing:-0.14px;}
#t21_94{left:418px;bottom:457px;letter-spacing:-0.15px;}
#t22_94{left:512px;bottom:457px;letter-spacing:-0.11px;}
#t23_94{left:694px;bottom:456px;}
#t24_94{left:698px;bottom:457px;letter-spacing:-0.13px;}
#t25_94{left:81px;bottom:432px;letter-spacing:-0.16px;}
#t26_94{left:138px;bottom:432px;letter-spacing:-0.16px;}
#t27_94{left:189px;bottom:432px;letter-spacing:-0.14px;}
#t28_94{left:419px;bottom:432px;letter-spacing:-0.15px;}
#t29_94{left:512px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_94{left:81px;bottom:408px;letter-spacing:-0.15px;}
#t2b_94{left:138px;bottom:408px;letter-spacing:-0.16px;}
#t2c_94{left:189px;bottom:408px;letter-spacing:-0.15px;}
#t2d_94{left:419px;bottom:408px;letter-spacing:-0.15px;}
#t2e_94{left:512px;bottom:408px;letter-spacing:-0.12px;}
#t2f_94{left:512px;bottom:386px;letter-spacing:-0.12px;}
#t2g_94{left:512px;bottom:370px;letter-spacing:-0.11px;}
#t2h_94{left:512px;bottom:353px;letter-spacing:-0.12px;}
#t2i_94{left:512px;bottom:331px;letter-spacing:-0.12px;}
#t2j_94{left:512px;bottom:315px;letter-spacing:-0.11px;}
#t2k_94{left:512px;bottom:298px;letter-spacing:-0.12px;}
#t2l_94{left:81px;bottom:273px;letter-spacing:-0.16px;}
#t2m_94{left:138px;bottom:273px;letter-spacing:-0.16px;}
#t2n_94{left:189px;bottom:273px;letter-spacing:-0.14px;}
#t2o_94{left:418px;bottom:273px;letter-spacing:-0.15px;}
#t2p_94{left:512px;bottom:273px;letter-spacing:-0.11px;}
#t2q_94{left:694px;bottom:273px;}
#t2r_94{left:698px;bottom:273px;letter-spacing:-0.13px;}
#t2s_94{left:81px;bottom:249px;letter-spacing:-0.17px;}
#t2t_94{left:138px;bottom:249px;letter-spacing:-0.16px;}
#t2u_94{left:189px;bottom:249px;letter-spacing:-0.14px;}
#t2v_94{left:419px;bottom:249px;letter-spacing:-0.15px;}
#t2w_94{left:512px;bottom:249px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_94{left:81px;bottom:224px;letter-spacing:-0.16px;}
#t2y_94{left:138px;bottom:224px;letter-spacing:-0.16px;}
#t2z_94{left:189px;bottom:224px;letter-spacing:-0.14px;}
#t30_94{left:419px;bottom:224px;letter-spacing:-0.15px;}
#t31_94{left:512px;bottom:224px;letter-spacing:-0.12px;}
#t32_94{left:512px;bottom:203px;letter-spacing:-0.12px;}
#t33_94{left:512px;bottom:186px;letter-spacing:-0.11px;}
#t34_94{left:512px;bottom:169px;letter-spacing:-0.12px;}
#t35_94{left:512px;bottom:148px;letter-spacing:-0.12px;}
#t36_94{left:512px;bottom:131px;letter-spacing:-0.11px;}
#t37_94{left:512px;bottom:114px;letter-spacing:-0.12px;}
#t38_94{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t39_94{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t3a_94{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t3b_94{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t3c_94{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3d_94{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t3e_94{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t3f_94{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3g_94{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t3h_94{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_94{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_94{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_94{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_94{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_94{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_94{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts94" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg94Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg94" style="-webkit-user-select: none;"><object width="935" height="1210" data="94/94.svg" type="image/svg+xml" id="pdf94" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_94" class="t s1_94">2-78 </span><span id="t2_94" class="t s1_94">Vol. 4 </span>
<span id="t3_94" class="t s2_94">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_94" class="t s3_94">390H </span><span id="t5_94" class="t s3_94">912 </span><span id="t6_94" class="t s3_94">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t7_94" class="t s3_94">Unique </span><span id="t8_94" class="t s3_94">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t9_94" class="t s3_94">Control Facilities.” </span>
<span id="ta_94" class="t s3_94">390H </span><span id="tb_94" class="t s3_94">912 </span><span id="tc_94" class="t s3_94">MSR_PERF_GLOBAL_OVF_CTRL </span><span id="td_94" class="t s3_94">Unique </span><span id="te_94" class="t s3_94">See Section 20.6.2.2, “Global Counter Control Facilities.” </span>
<span id="tf_94" class="t s3_94">3F1H </span><span id="tg_94" class="t s3_94">1009 </span><span id="th_94" class="t s3_94">IA32_PEBS_ENABLE </span>
<span id="ti_94" class="t s3_94">(MSR_PEBS_ENABLE) </span>
<span id="tj_94" class="t s3_94">Unique </span><span id="tk_94" class="t s3_94">See Table 2-2. See Section 20.6.2.4, “Processor Event </span>
<span id="tl_94" class="t s3_94">Based Sampling (PEBS).” </span>
<span id="tm_94" class="t s3_94">0 </span><span id="tn_94" class="t s3_94">Enable PEBS on IA32_PMC0. (R/W) </span>
<span id="to_94" class="t s3_94">400H </span><span id="tp_94" class="t s3_94">1024 </span><span id="tq_94" class="t s3_94">IA32_MC0_CTL </span><span id="tr_94" class="t s3_94">Unique </span><span id="ts_94" class="t s3_94">See Section 16.3.2.1, “IA32_MC</span><span id="tt_94" class="t s4_94">i</span><span id="tu_94" class="t s3_94">_CTL MSRs.” </span>
<span id="tv_94" class="t s3_94">401H </span><span id="tw_94" class="t s3_94">1025 </span><span id="tx_94" class="t s3_94">IA32_MC0_STATUS </span><span id="ty_94" class="t s3_94">Unique </span><span id="tz_94" class="t s3_94">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t10_94" class="t s3_94">402H </span><span id="t11_94" class="t s3_94">1026 </span><span id="t12_94" class="t s3_94">IA32_MC0_ADDR </span><span id="t13_94" class="t s3_94">Unique </span><span id="t14_94" class="t s3_94">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t15_94" class="t s3_94">The IA32_MC0_ADDR register is either not implemented </span>
<span id="t16_94" class="t s3_94">or contains no address if the ADDRV flag in the </span>
<span id="t17_94" class="t s3_94">IA32_MC0_STATUS register is clear. </span>
<span id="t18_94" class="t s3_94">When not implemented in the processor, all reads and </span>
<span id="t19_94" class="t s3_94">writes to this MSR will cause a general-protection </span>
<span id="t1a_94" class="t s3_94">exception. </span>
<span id="t1b_94" class="t s3_94">404H </span><span id="t1c_94" class="t s3_94">1028 </span><span id="t1d_94" class="t s3_94">IA32_MC1_CTL </span><span id="t1e_94" class="t s3_94">Unique </span><span id="t1f_94" class="t s3_94">See Section 16.3.2.1, “IA32_MC</span><span id="t1g_94" class="t s4_94">i</span><span id="t1h_94" class="t s3_94">_CTL MSRs.” </span>
<span id="t1i_94" class="t s3_94">405H </span><span id="t1j_94" class="t s3_94">1029 </span><span id="t1k_94" class="t s3_94">IA32_MC1_STATUS </span><span id="t1l_94" class="t s3_94">Unique </span><span id="t1m_94" class="t s3_94">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1n_94" class="t s3_94">406H </span><span id="t1o_94" class="t s3_94">1030 </span><span id="t1p_94" class="t s3_94">IA32_MC1_ADDR </span><span id="t1q_94" class="t s3_94">Unique </span><span id="t1r_94" class="t s3_94">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1s_94" class="t s3_94">The IA32_MC1_ADDR register is either not implemented </span>
<span id="t1t_94" class="t s3_94">or contains no address if the ADDRV flag in the </span>
<span id="t1u_94" class="t s3_94">IA32_MC1_STATUS register is clear. </span>
<span id="t1v_94" class="t s3_94">When not implemented in the processor, all reads and </span>
<span id="t1w_94" class="t s3_94">writes to this MSR will cause a general-protection </span>
<span id="t1x_94" class="t s3_94">exception. </span>
<span id="t1y_94" class="t s3_94">408H </span><span id="t1z_94" class="t s3_94">1032 </span><span id="t20_94" class="t s3_94">IA32_MC2_CTL </span><span id="t21_94" class="t s3_94">Unique </span><span id="t22_94" class="t s3_94">See Section 16.3.2.1, “IA32_MC</span><span id="t23_94" class="t s4_94">i</span><span id="t24_94" class="t s3_94">_CTL MSRs.” </span>
<span id="t25_94" class="t s3_94">409H </span><span id="t26_94" class="t s3_94">1033 </span><span id="t27_94" class="t s3_94">IA32_MC2_STATUS </span><span id="t28_94" class="t s3_94">Unique </span><span id="t29_94" class="t s3_94">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2a_94" class="t s3_94">40AH </span><span id="t2b_94" class="t s3_94">1034 </span><span id="t2c_94" class="t s3_94">IA32_MC2_ADDR </span><span id="t2d_94" class="t s3_94">Unique </span><span id="t2e_94" class="t s3_94">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2f_94" class="t s3_94">The IA32_MC2_ADDR register is either not implemented </span>
<span id="t2g_94" class="t s3_94">or contains no address if the ADDRV flag in the </span>
<span id="t2h_94" class="t s3_94">IA32_MC2_STATUS register is clear. </span>
<span id="t2i_94" class="t s3_94">When not implemented in the processor, all reads and </span>
<span id="t2j_94" class="t s3_94">writes to this MSR will cause a general-protection </span>
<span id="t2k_94" class="t s3_94">exception. </span>
<span id="t2l_94" class="t s3_94">40CH </span><span id="t2m_94" class="t s3_94">1036 </span><span id="t2n_94" class="t s3_94">IA32_MC4_CTL </span><span id="t2o_94" class="t s3_94">Unique </span><span id="t2p_94" class="t s3_94">See Section 16.3.2.1, “IA32_MC</span><span id="t2q_94" class="t s4_94">i</span><span id="t2r_94" class="t s3_94">_CTL MSRs.” </span>
<span id="t2s_94" class="t s3_94">40DH </span><span id="t2t_94" class="t s3_94">1037 </span><span id="t2u_94" class="t s3_94">IA32_MC4_STATUS </span><span id="t2v_94" class="t s3_94">Unique </span><span id="t2w_94" class="t s3_94">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2x_94" class="t s3_94">40EH </span><span id="t2y_94" class="t s3_94">1038 </span><span id="t2z_94" class="t s3_94">IA32_MC4_ADDR </span><span id="t30_94" class="t s3_94">Unique </span><span id="t31_94" class="t s3_94">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t32_94" class="t s3_94">The MSR_MC4_ADDR register is either not implemented </span>
<span id="t33_94" class="t s3_94">or contains no address if the ADDRV flag in the </span>
<span id="t34_94" class="t s3_94">MSR_MC4_STATUS register is clear. </span>
<span id="t35_94" class="t s3_94">When not implemented in the processor, all reads and </span>
<span id="t36_94" class="t s3_94">writes to this MSR will cause a general-protection </span>
<span id="t37_94" class="t s3_94">exception. </span>
<span id="t38_94" class="t s5_94">Table 2-3. </span><span id="t39_94" class="t s5_94">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t3a_94" class="t s6_94">Register </span>
<span id="t3b_94" class="t s6_94">Address </span><span id="t3c_94" class="t s6_94">Register Name / Bit Fields </span>
<span id="t3d_94" class="t s6_94">Shared/ </span>
<span id="t3e_94" class="t s6_94">Unique </span><span id="t3f_94" class="t s6_94">Bit Description </span>
<span id="t3g_94" class="t s6_94">Hex </span><span id="t3h_94" class="t s6_94">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
