#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b57b9c44820 .scope module, "tb_reg" "tb_reg" 2 4;
 .timescale -9 -12;
v0x5b57b9c76830_0 .var "clk", 0 0;
v0x5b57b9c768f0_0 .var "rd_addr", 4 0;
v0x5b57b9c76990_0 .var "rd_wdata", 31 0;
v0x5b57b9c76a30_0 .var "rd_we", 0 0;
v0x5b57b9c76b00_0 .var "rs1_addr", 4 0;
v0x5b57b9c76ba0_0 .net "rs1_data", 31 0, v0x5b57b9c763b0_0;  1 drivers
v0x5b57b9c76c70_0 .var "rs2_addr", 4 0;
v0x5b57b9c76d40_0 .net "rs2_data", 31 0, v0x5b57b9c76570_0;  1 drivers
v0x5b57b9c76e10_0 .var "rst", 0 0;
S_0x5b57b9c57c60 .scope module, "uut" "Reg32x32" 2 15, 3 1 0, S_0x5b57b9c44820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rd_we";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 32 "rd_wdata";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x5b57b9c58040_0 .net "clk", 0 0, v0x5b57b9c76830_0;  1 drivers
v0x5b57b9c75a80_0 .var/i "i", 31 0;
v0x5b57b9c75b60 .array "mem", 31 0, 31 0;
v0x5b57b9c76000_0 .net "rd_addr", 4 0, v0x5b57b9c768f0_0;  1 drivers
v0x5b57b9c760e0_0 .net "rd_wdata", 31 0, v0x5b57b9c76990_0;  1 drivers
v0x5b57b9c76210_0 .net "rd_we", 0 0, v0x5b57b9c76a30_0;  1 drivers
v0x5b57b9c762d0_0 .net "rs1_addr", 4 0, v0x5b57b9c76b00_0;  1 drivers
v0x5b57b9c763b0_0 .var "rs1_data", 31 0;
v0x5b57b9c76490_0 .net "rs2_addr", 4 0, v0x5b57b9c76c70_0;  1 drivers
v0x5b57b9c76570_0 .var "rs2_data", 31 0;
v0x5b57b9c76650_0 .net "rst", 0 0, v0x5b57b9c76e10_0;  1 drivers
v0x5b57b9c75b60_0 .array/port v0x5b57b9c75b60, 0;
v0x5b57b9c75b60_1 .array/port v0x5b57b9c75b60, 1;
v0x5b57b9c75b60_2 .array/port v0x5b57b9c75b60, 2;
E_0x5b57b9c54340/0 .event anyedge, v0x5b57b9c762d0_0, v0x5b57b9c75b60_0, v0x5b57b9c75b60_1, v0x5b57b9c75b60_2;
v0x5b57b9c75b60_3 .array/port v0x5b57b9c75b60, 3;
v0x5b57b9c75b60_4 .array/port v0x5b57b9c75b60, 4;
v0x5b57b9c75b60_5 .array/port v0x5b57b9c75b60, 5;
v0x5b57b9c75b60_6 .array/port v0x5b57b9c75b60, 6;
E_0x5b57b9c54340/1 .event anyedge, v0x5b57b9c75b60_3, v0x5b57b9c75b60_4, v0x5b57b9c75b60_5, v0x5b57b9c75b60_6;
v0x5b57b9c75b60_7 .array/port v0x5b57b9c75b60, 7;
v0x5b57b9c75b60_8 .array/port v0x5b57b9c75b60, 8;
v0x5b57b9c75b60_9 .array/port v0x5b57b9c75b60, 9;
v0x5b57b9c75b60_10 .array/port v0x5b57b9c75b60, 10;
E_0x5b57b9c54340/2 .event anyedge, v0x5b57b9c75b60_7, v0x5b57b9c75b60_8, v0x5b57b9c75b60_9, v0x5b57b9c75b60_10;
v0x5b57b9c75b60_11 .array/port v0x5b57b9c75b60, 11;
v0x5b57b9c75b60_12 .array/port v0x5b57b9c75b60, 12;
v0x5b57b9c75b60_13 .array/port v0x5b57b9c75b60, 13;
v0x5b57b9c75b60_14 .array/port v0x5b57b9c75b60, 14;
E_0x5b57b9c54340/3 .event anyedge, v0x5b57b9c75b60_11, v0x5b57b9c75b60_12, v0x5b57b9c75b60_13, v0x5b57b9c75b60_14;
v0x5b57b9c75b60_15 .array/port v0x5b57b9c75b60, 15;
v0x5b57b9c75b60_16 .array/port v0x5b57b9c75b60, 16;
v0x5b57b9c75b60_17 .array/port v0x5b57b9c75b60, 17;
v0x5b57b9c75b60_18 .array/port v0x5b57b9c75b60, 18;
E_0x5b57b9c54340/4 .event anyedge, v0x5b57b9c75b60_15, v0x5b57b9c75b60_16, v0x5b57b9c75b60_17, v0x5b57b9c75b60_18;
v0x5b57b9c75b60_19 .array/port v0x5b57b9c75b60, 19;
v0x5b57b9c75b60_20 .array/port v0x5b57b9c75b60, 20;
v0x5b57b9c75b60_21 .array/port v0x5b57b9c75b60, 21;
v0x5b57b9c75b60_22 .array/port v0x5b57b9c75b60, 22;
E_0x5b57b9c54340/5 .event anyedge, v0x5b57b9c75b60_19, v0x5b57b9c75b60_20, v0x5b57b9c75b60_21, v0x5b57b9c75b60_22;
v0x5b57b9c75b60_23 .array/port v0x5b57b9c75b60, 23;
v0x5b57b9c75b60_24 .array/port v0x5b57b9c75b60, 24;
v0x5b57b9c75b60_25 .array/port v0x5b57b9c75b60, 25;
v0x5b57b9c75b60_26 .array/port v0x5b57b9c75b60, 26;
E_0x5b57b9c54340/6 .event anyedge, v0x5b57b9c75b60_23, v0x5b57b9c75b60_24, v0x5b57b9c75b60_25, v0x5b57b9c75b60_26;
v0x5b57b9c75b60_27 .array/port v0x5b57b9c75b60, 27;
v0x5b57b9c75b60_28 .array/port v0x5b57b9c75b60, 28;
v0x5b57b9c75b60_29 .array/port v0x5b57b9c75b60, 29;
v0x5b57b9c75b60_30 .array/port v0x5b57b9c75b60, 30;
E_0x5b57b9c54340/7 .event anyedge, v0x5b57b9c75b60_27, v0x5b57b9c75b60_28, v0x5b57b9c75b60_29, v0x5b57b9c75b60_30;
v0x5b57b9c75b60_31 .array/port v0x5b57b9c75b60, 31;
E_0x5b57b9c54340/8 .event anyedge, v0x5b57b9c75b60_31, v0x5b57b9c76490_0;
E_0x5b57b9c54340 .event/or E_0x5b57b9c54340/0, E_0x5b57b9c54340/1, E_0x5b57b9c54340/2, E_0x5b57b9c54340/3, E_0x5b57b9c54340/4, E_0x5b57b9c54340/5, E_0x5b57b9c54340/6, E_0x5b57b9c54340/7, E_0x5b57b9c54340/8;
E_0x5b57b9c53620 .event posedge, v0x5b57b9c76650_0, v0x5b57b9c58040_0;
    .scope S_0x5b57b9c57c60;
T_0 ;
    %wait E_0x5b57b9c53620;
    %load/vec4 v0x5b57b9c76650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b57b9c75a80_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5b57b9c75a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b57b9c75a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b57b9c75b60, 0, 4;
    %load/vec4 v0x5b57b9c75a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b57b9c75a80_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b57b9c76210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x5b57b9c76000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5b57b9c760e0_0;
    %load/vec4 v0x5b57b9c76000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b57b9c75b60, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b57b9c57c60;
T_1 ;
    %wait E_0x5b57b9c54340;
    %load/vec4 v0x5b57b9c762d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5b57b9c762d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5b57b9c75b60, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5b57b9c763b0_0, 0, 32;
    %load/vec4 v0x5b57b9c76490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5b57b9c76490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5b57b9c75b60, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x5b57b9c76570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b57b9c75b60, 4, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5b57b9c44820;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b57b9c76830_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5b57b9c44820;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x5b57b9c76830_0;
    %inv;
    %store/vec4 v0x5b57b9c76830_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b57b9c44820;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "reg_waveform.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b57b9c44820 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b57b9c76e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b57b9c76a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b57b9c76c70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b57b9c768f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b57b9c76990_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b57b9c76e10_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 2880154539, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b57b9c75b60, 4, 0;
    %pushi/vec4 3132799674, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b57b9c75b60, 4, 0;
    %pushi/vec4 286331153, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b57b9c75b60, 4, 0;
    %pushi/vec4 572662306, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b57b9c75b60, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5b57b9c76c70_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b57b9c76a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b57b9c768f0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5b57b9c76990_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b57b9c76a30_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5b57b9c768f0_0, 0, 5;
    %pushi/vec4 2882382797, 0, 32;
    %store/vec4 v0x5b57b9c76990_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b57b9c76a30_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5b57b9c768f0_0, 0, 5;
    %pushi/vec4 2882186186, 0, 32;
    %store/vec4 v0x5b57b9c76990_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5b57b9c76c70_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5b57b9c768f0_0, 0, 5;
    %pushi/vec4 16843009, 0, 32;
    %store/vec4 v0x5b57b9c76990_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5b57b9c76b00_0, 0, 5;
    %delay 20000, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_reg.v";
    "./rtl/Reg32x32.v";
