# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_time_impl.v"
verilog xil_defaultlib  "../../../../Timing_analyzation.srcs/sim_1/new/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
