// Seed: 1558746499
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  assign id_5 = id_2 ~^ 1;
  assign id_1 = 1;
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
  wire id_13;
  assign id_1 = 1;
  wire id_14;
  wire id_15;
  assign id_10 = 1;
endmodule
