multiline_comment|/*&n; *  ATI Mach64 CT/VT/GT/LT Support&n; */
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;video/mach64.h&gt;
macro_line|#include &quot;atyfb.h&quot;
multiline_comment|/* FIXME: remove the FAIL definition */
DECL|macro|FAIL
mdefine_line|#define FAIL(x) do { printk(x &quot;&bslash;n&quot;); return -EINVAL; } while (0)
r_static
r_void
id|aty_st_pll
c_func
(paren
r_int
id|offset
comma
id|u8
id|val
comma
r_const
r_struct
id|atyfb_par
op_star
id|par
)paren
suffix:semicolon
r_static
r_int
id|aty_valid_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
suffix:semicolon
r_static
r_int
id|aty_dsp_gt
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|bpp
comma
id|u32
id|stretch
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
suffix:semicolon
r_static
r_int
id|aty_var_to_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
id|u32
id|bpp
comma
id|u32
id|stretch
comma
r_union
id|aty_pll
op_star
id|pll
)paren
suffix:semicolon
r_static
id|u32
id|aty_pll_ct_to_var
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_union
id|aty_pll
op_star
id|pll
)paren
suffix:semicolon
DECL|variable|postdividers
r_static
id|u8
id|postdividers
(braket
)braket
op_assign
(brace
l_int|1
comma
l_int|2
comma
l_int|4
comma
l_int|8
comma
l_int|3
)brace
suffix:semicolon
DECL|function|aty_st_pll
r_static
r_void
id|aty_st_pll
c_func
(paren
r_int
id|offset
comma
id|u8
id|val
comma
r_const
r_struct
id|atyfb_par
op_star
id|par
)paren
(brace
multiline_comment|/* write addr byte */
id|aty_st_8
c_func
(paren
id|CLOCK_CNTL
op_plus
l_int|1
comma
(paren
id|offset
op_lshift
l_int|2
)paren
op_or
id|PLL_WR_EN
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* write the register value */
id|aty_st_8
c_func
(paren
id|CLOCK_CNTL
op_plus
l_int|2
comma
id|val
comma
id|par
)paren
suffix:semicolon
id|aty_st_8
c_func
(paren
id|CLOCK_CNTL
op_plus
l_int|1
comma
(paren
id|offset
op_lshift
l_int|2
)paren
comma
id|par
)paren
suffix:semicolon
)brace
multiline_comment|/* ------------------------------------------------------------------------- */
multiline_comment|/*&n;     *  PLL programming (Mach64 CT family)&n;     */
DECL|function|aty_dsp_gt
r_static
r_int
id|aty_dsp_gt
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|bpp
comma
id|u32
id|width
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|dsp_xclks_per_row
comma
id|dsp_precision
comma
id|dsp_off
comma
id|dsp_on
suffix:semicolon
id|u32
id|xclks_per_row
comma
id|fifo_off
comma
id|fifo_on
comma
id|y
comma
id|page_size
suffix:semicolon
multiline_comment|/* xclocks_per_row&lt;&lt;11 */
id|xclks_per_row
op_assign
(paren
id|pll-&gt;mclk_fb_div
op_star
id|pll-&gt;vclk_post_div_real
op_star
l_int|64
op_lshift
l_int|11
)paren
op_div
(paren
id|pll-&gt;vclk_fb_div
op_star
id|pll-&gt;xclk_post_div_real
op_star
id|bpp
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_FB_ATY_GENERIC_LCD
r_if
c_cond
(paren
id|width
op_ne
l_int|0
)paren
id|xclks_per_row
op_assign
(paren
id|xclks_per_row
op_star
id|par-&gt;lcd_width
)paren
op_div
id|width
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|xclks_per_row
OL
(paren
l_int|1
op_lshift
l_int|11
)paren
)paren
id|FAIL
c_func
(paren
l_string|&quot;Dotclock to high&quot;
)paren
suffix:semicolon
id|dsp_precision
op_assign
l_int|0
suffix:semicolon
id|y
op_assign
(paren
id|xclks_per_row
op_star
id|par-&gt;fifo_size
)paren
op_rshift
l_int|11
suffix:semicolon
r_while
c_loop
(paren
id|y
)paren
(brace
id|y
op_rshift_assign
l_int|1
suffix:semicolon
id|dsp_precision
op_increment
suffix:semicolon
)brace
id|dsp_precision
op_sub_assign
l_int|5
suffix:semicolon
multiline_comment|/* fifo_off&lt;&lt;6 */
id|fifo_off
op_assign
(paren
(paren
id|xclks_per_row
op_star
(paren
id|par-&gt;fifo_size
op_minus
l_int|1
)paren
)paren
op_rshift
l_int|5
)paren
op_plus
(paren
l_int|3
op_lshift
l_int|6
)paren
suffix:semicolon
id|page_size
op_assign
id|par-&gt;page_size
suffix:semicolon
macro_line|#ifdef CONFIG_FB_ATY_GENERIC_LCD
r_if
c_cond
(paren
id|width
op_ne
l_int|0
)paren
id|page_size
op_assign
(paren
id|page_size
op_star
id|par-&gt;lcd_width
)paren
op_div
id|width
suffix:semicolon
macro_line|#endif
multiline_comment|/* fifo_on&lt;&lt;6 */
r_if
c_cond
(paren
id|xclks_per_row
op_ge
(paren
id|page_size
op_lshift
l_int|11
)paren
)paren
id|fifo_on
op_assign
(paren
(paren
l_int|2
op_star
id|page_size
op_plus
l_int|1
)paren
op_lshift
l_int|6
)paren
op_plus
(paren
id|xclks_per_row
op_rshift
l_int|5
)paren
suffix:semicolon
r_else
id|fifo_on
op_assign
(paren
l_int|3
op_star
id|page_size
op_plus
l_int|2
)paren
op_lshift
l_int|6
suffix:semicolon
id|dsp_xclks_per_row
op_assign
id|xclks_per_row
op_rshift
id|dsp_precision
suffix:semicolon
id|dsp_on
op_assign
id|fifo_on
op_rshift
id|dsp_precision
suffix:semicolon
id|dsp_off
op_assign
id|fifo_off
op_rshift
id|dsp_precision
suffix:semicolon
id|pll-&gt;dsp_config
op_assign
(paren
id|dsp_xclks_per_row
op_amp
l_int|0x3fff
)paren
op_or
(paren
(paren
id|par-&gt;dsp_loop_latency
op_amp
l_int|0xf
)paren
op_lshift
l_int|16
)paren
op_or
(paren
(paren
id|dsp_precision
op_amp
l_int|7
)paren
op_lshift
l_int|20
)paren
suffix:semicolon
id|pll-&gt;dsp_on_off
op_assign
(paren
id|dsp_on
op_amp
l_int|0x7ff
)paren
op_or
(paren
(paren
id|dsp_off
op_amp
l_int|0x7ff
)paren
op_lshift
l_int|16
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|aty_valid_pll_ct
r_static
r_int
id|aty_valid_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|q
comma
id|x
suffix:semicolon
multiline_comment|/* x is a workaround for sparc64-linux-gcc */
id|x
op_assign
id|x
suffix:semicolon
multiline_comment|/* x is a workaround for sparc64-linux-gcc */
id|pll-&gt;pll_ref_div
op_assign
id|par-&gt;pll_per
op_star
l_int|2
op_star
l_int|255
op_div
id|par-&gt;ref_clk_per
suffix:semicolon
multiline_comment|/* FIXME: use the VTB/GTB /{3,6,12} post dividers if they&squot;re better suited */
id|q
op_assign
id|par-&gt;ref_clk_per
op_star
id|pll-&gt;pll_ref_div
op_star
l_int|4
op_div
id|vclk_per
suffix:semicolon
multiline_comment|/* actually 8*q */
r_if
c_cond
(paren
id|q
template_param
l_int|255
op_star
l_int|8
)paren
id|FAIL
c_func
(paren
l_string|&quot;vclk out of range&quot;
)paren
suffix:semicolon
r_else
(brace
id|pll-&gt;vclk_post_div
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|128
op_star
l_int|8
)paren
id|pll-&gt;vclk_post_div
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|64
op_star
l_int|8
)paren
id|pll-&gt;vclk_post_div
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|32
op_star
l_int|8
)paren
id|pll-&gt;vclk_post_div
op_increment
suffix:semicolon
)brace
id|pll-&gt;vclk_post_div_real
op_assign
id|postdividers
(braket
id|pll-&gt;vclk_post_div
)braket
suffix:semicolon
id|pll-&gt;vclk_fb_div
op_assign
id|q
op_star
id|pll-&gt;vclk_post_div_real
op_div
l_int|8
suffix:semicolon
id|pll-&gt;pll_vclk_cntl
op_assign
l_int|0x03
suffix:semicolon
multiline_comment|/* VCLK = PLL_VCLK/VCLKx_POST */
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|aty_var_to_pll_ct
r_static
r_int
id|aty_var_to_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
id|u32
id|bpp
comma
id|u32
id|width
comma
r_union
id|aty_pll
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|aty_valid_pll_ct
c_func
(paren
id|info
comma
id|vclk_per
comma
op_amp
id|pll-&gt;ct
)paren
)paren
)paren
r_return
id|err
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|GTB_DSP
)paren
op_logical_and
(paren
id|err
op_assign
id|aty_dsp_gt
c_func
(paren
id|info
comma
id|bpp
comma
id|width
comma
op_amp
id|pll-&gt;ct
)paren
)paren
)paren
r_return
id|err
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|aty_pll_ct_to_var
r_static
id|u32
id|aty_pll_ct_to_var
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_union
id|aty_pll
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|ref_clk_per
op_assign
id|par-&gt;ref_clk_per
suffix:semicolon
id|u8
id|pll_ref_div
op_assign
id|pll-&gt;ct.pll_ref_div
suffix:semicolon
id|u8
id|vclk_fb_div
op_assign
id|pll-&gt;ct.vclk_fb_div
suffix:semicolon
id|u8
id|vclk_post_div
op_assign
id|pll-&gt;ct.vclk_post_div_real
suffix:semicolon
r_return
id|ref_clk_per
op_star
id|pll_ref_div
op_star
id|vclk_post_div
op_div
id|vclk_fb_div
op_div
l_int|2
suffix:semicolon
)brace
DECL|function|aty_set_pll_ct
r_void
id|aty_set_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_union
id|aty_pll
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u8
id|tmp
comma
id|tmp2
suffix:semicolon
id|u32
id|crtc_gen_cntl
suffix:semicolon
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
l_string|&quot;aty_set_pll_ct: setting clock %i for FeedBackDivider %i, ReferenceDivider %i, PostDivider %i&bslash;n&quot;
comma
id|par-&gt;clock
comma
id|pll-&gt;ct.vclk_fb_div
comma
id|par-&gt;pll_ref_div
comma
id|pll-&gt;ct.vclk_post_div
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Temporarily switch to accelerator mode */
id|crtc_gen_cntl
op_assign
id|aty_ld_le32
c_func
(paren
id|CRTC_GEN_CNTL
comma
id|par
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|crtc_gen_cntl
op_amp
id|CRTC_EXT_DISP_EN
)paren
)paren
id|aty_st_le32
c_func
(paren
id|CRTC_GEN_CNTL
comma
id|crtc_gen_cntl
op_or
id|CRTC_EXT_DISP_EN
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* Reset VCLK generator */
id|aty_st_pll
c_func
(paren
id|PLL_VCLK_CNTL
comma
id|pll-&gt;ct.pll_vclk_cntl
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* Set post-divider */
id|tmp2
op_assign
id|par-&gt;clock
op_lshift
l_int|1
suffix:semicolon
id|tmp
op_assign
id|aty_ld_pll
c_func
(paren
id|VCLK_POST_DIV
comma
id|par
)paren
suffix:semicolon
id|tmp
op_and_assign
op_complement
(paren
l_int|0x03U
op_lshift
id|tmp2
)paren
suffix:semicolon
id|tmp
op_or_assign
(paren
(paren
id|pll-&gt;ct.vclk_post_div
op_amp
l_int|0x03U
)paren
op_lshift
id|tmp2
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|VCLK_POST_DIV
comma
id|tmp
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* Set extended post-divider */
id|tmp
op_assign
id|aty_ld_pll
c_func
(paren
id|PLL_EXT_CNTL
comma
id|par
)paren
suffix:semicolon
id|tmp
op_and_assign
op_complement
(paren
l_int|0x10U
op_lshift
id|par-&gt;clock
)paren
suffix:semicolon
id|tmp
op_or_assign
(paren
(paren
(paren
id|pll-&gt;ct.vclk_post_div
op_rshift
l_int|2
)paren
op_amp
l_int|0x10U
)paren
op_lshift
id|par-&gt;clock
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|PLL_EXT_CNTL
comma
id|tmp
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* Set feedback divider */
id|tmp
op_assign
id|VCLK0_FB_DIV
op_plus
id|par-&gt;clock
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|tmp
comma
(paren
id|pll-&gt;ct.vclk_fb_div
op_amp
l_int|0xFFU
)paren
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* End VCLK generator reset */
id|aty_st_pll
c_func
(paren
id|PLL_VCLK_CNTL
comma
id|pll-&gt;ct.pll_vclk_cntl
op_amp
op_complement
(paren
l_int|0x04U
)paren
comma
id|par
)paren
suffix:semicolon
multiline_comment|/* Reset write bit */
multiline_comment|/* ATIAccessMach64PLLReg(pATI, 0, FALSE); */
multiline_comment|/* Restore register */
r_if
c_cond
(paren
op_logical_neg
(paren
id|crtc_gen_cntl
op_amp
id|CRTC_EXT_DISP_EN
)paren
)paren
id|aty_st_le32
c_func
(paren
id|CRTC_GEN_CNTL
comma
id|crtc_gen_cntl
comma
id|par
)paren
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|GTB_DSP
)paren
)paren
(brace
id|aty_st_le32
c_func
(paren
id|DSP_CONFIG
comma
id|pll-&gt;ct.dsp_config
comma
id|par
)paren
suffix:semicolon
id|aty_st_le32
c_func
(paren
id|DSP_ON_OFF
comma
id|pll-&gt;ct.dsp_on_off
comma
id|par
)paren
suffix:semicolon
)brace
)brace
DECL|function|aty_init_pll_ct
r_static
r_void
id|__init
id|aty_init_pll_ct
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_struct
id|pll_ct
op_star
id|pll
op_assign
op_amp
id|par-&gt;pll.ct
suffix:semicolon
id|u8
id|pll_ref_div
comma
id|pll_gen_cntl
comma
id|pll_ext_cntl
suffix:semicolon
id|u8
id|mpost_div
comma
id|xpost_div
suffix:semicolon
id|u8
id|sclk_post_div_real
comma
id|sclk_fb_div
comma
id|spll_cntl2
suffix:semicolon
id|u32
id|q
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|FIFO_24
)paren
)paren
(brace
id|par-&gt;fifo_size
op_assign
l_int|24
suffix:semicolon
id|par-&gt;dsp_loop_latency
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
id|par-&gt;fifo_size
op_assign
l_int|32
suffix:semicolon
id|par-&gt;dsp_loop_latency
op_assign
l_int|2
suffix:semicolon
)brace
r_if
c_cond
(paren
id|info-&gt;fix.smem_len
OG
l_int|1
op_star
l_int|1024
op_star
l_int|1024
)paren
(brace
r_if
c_cond
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
(brace
multiline_comment|/* &gt;1 MB SDRAM */
id|par-&gt;dsp_loop_latency
op_add_assign
l_int|8
suffix:semicolon
id|par-&gt;page_size
op_assign
l_int|8
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* &gt;1 MB DRAM */
id|par-&gt;dsp_loop_latency
op_add_assign
l_int|6
suffix:semicolon
id|par-&gt;page_size
op_assign
l_int|9
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
(brace
multiline_comment|/* &lt;2 MB SDRAM */
id|par-&gt;dsp_loop_latency
op_add_assign
l_int|9
suffix:semicolon
id|par-&gt;page_size
op_assign
l_int|10
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* &lt;2 MB DRAM */
id|par-&gt;dsp_loop_latency
op_add_assign
l_int|8
suffix:semicolon
id|par-&gt;page_size
op_assign
l_int|10
suffix:semicolon
)brace
)brace
multiline_comment|/* Exit if the user does not want us to play with the clock&n;&t;   rates of her chip. */
r_if
c_cond
(paren
id|par-&gt;mclk_per
op_eq
l_int|0
)paren
(brace
id|u16
id|mclk_fb_div
suffix:semicolon
id|u8
id|pll_ext_cntl
suffix:semicolon
id|pll-&gt;pll_ref_div
op_assign
id|aty_ld_pll
c_func
(paren
id|PLL_REF_DIV
comma
id|par
)paren
suffix:semicolon
id|pll_ext_cntl
op_assign
id|aty_ld_pll
c_func
(paren
id|PLL_EXT_CNTL
comma
id|par
)paren
suffix:semicolon
id|pll-&gt;xclk_post_div_real
op_assign
id|postdividers
(braket
id|pll_ext_cntl
op_amp
l_int|7
)braket
suffix:semicolon
id|mclk_fb_div
op_assign
id|aty_ld_pll
c_func
(paren
id|MCLK_FB_DIV
comma
id|par
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pll_ext_cntl
op_amp
l_int|8
)paren
id|mclk_fb_div
op_lshift_assign
l_int|1
suffix:semicolon
id|pll-&gt;mclk_fb_div
op_assign
id|mclk_fb_div
suffix:semicolon
r_return
suffix:semicolon
)brace
id|pll_ref_div
op_assign
id|par-&gt;pll_per
op_star
l_int|2
op_star
l_int|255
op_div
id|par-&gt;ref_clk_per
suffix:semicolon
id|pll-&gt;pll_ref_div
op_assign
id|pll_ref_div
suffix:semicolon
multiline_comment|/* FIXME: use the VTB/GTB /3 post divider if it&squot;s better suited */
id|q
op_assign
id|par-&gt;ref_clk_per
op_star
id|pll_ref_div
op_star
l_int|4
op_div
id|par-&gt;xclk_per
suffix:semicolon
multiline_comment|/* actually 8*q */
r_if
c_cond
(paren
id|q
template_param
l_int|255
op_star
l_int|8
)paren
(brace
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;xclk out of range&bslash;n&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_else
(brace
id|xpost_div
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|128
op_star
l_int|8
)paren
id|xpost_div
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|64
op_star
l_int|8
)paren
id|xpost_div
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|32
op_star
l_int|8
)paren
id|xpost_div
op_increment
suffix:semicolon
)brace
id|pll-&gt;xclk_post_div_real
op_assign
id|postdividers
(braket
id|xpost_div
)braket
suffix:semicolon
id|pll-&gt;mclk_fb_div
op_assign
id|q
op_star
id|pll-&gt;xclk_post_div_real
op_div
l_int|8
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|SDRAM_MAGIC_PLL
)paren
op_logical_and
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
)paren
id|pll_gen_cntl
op_assign
l_int|0x04
suffix:semicolon
r_else
id|pll_gen_cntl
op_assign
l_int|0x84
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|MAGIC_POSTDIV
)paren
)paren
id|pll_ext_cntl
op_assign
l_int|0
suffix:semicolon
r_else
id|pll_ext_cntl
op_assign
id|xpost_div
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mclk_per
op_eq
id|par-&gt;xclk_per
)paren
id|pll_gen_cntl
op_or_assign
id|xpost_div
op_lshift
l_int|4
suffix:semicolon
multiline_comment|/* mclk == xclk */
r_else
(brace
id|pll_gen_cntl
op_or_assign
l_int|6
op_lshift
l_int|4
suffix:semicolon
multiline_comment|/* mclk == sclk*/
id|q
op_assign
id|par-&gt;ref_clk_per
op_star
id|pll_ref_div
op_star
l_int|4
op_div
id|par-&gt;mclk_per
suffix:semicolon
multiline_comment|/* actually 8*q */
r_if
c_cond
(paren
id|q
template_param
l_int|255
op_star
l_int|8
)paren
(brace
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;mclk out of range&bslash;n&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_else
(brace
id|mpost_div
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|128
op_star
l_int|8
)paren
id|mpost_div
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|64
op_star
l_int|8
)paren
id|mpost_div
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|q
OL
l_int|32
op_star
l_int|8
)paren
id|mpost_div
op_increment
suffix:semicolon
)brace
id|sclk_post_div_real
op_assign
id|postdividers
(braket
id|mpost_div
)braket
suffix:semicolon
id|sclk_fb_div
op_assign
id|q
op_star
id|sclk_post_div_real
op_div
l_int|8
suffix:semicolon
id|spll_cntl2
op_assign
id|mpost_div
op_lshift
l_int|4
suffix:semicolon
multiline_comment|/*&n;&t;&t;This disables the sclk, crashes the computer as reported:&n;&t;&t;aty_st_pll(SPLL_CNTL2, 3, info);&n;&n;&t;&t;So it seems the sclk must be enabled before it is used;&n;&t;&t;so PLL_GEN_CNTL must be programmed *after* the sclk.&n;*/
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;sclk_fb_div: %x spll_cntl2:%x&bslash;n&quot;
comma
id|sclk_fb_div
comma
id|spll_cntl2
)paren
suffix:semicolon
macro_line|#endif
id|aty_st_pll
c_func
(paren
id|SPLL_CNTL2
comma
id|spll_cntl2
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|SCLK_FB_DIV
comma
id|sclk_fb_div
comma
id|par
)paren
suffix:semicolon
)brace
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;pll_ref_div: %x pll_gencntl: %x mclk_fb_div: %x pll_ext_cntl: %x&bslash;n&quot;
comma
id|pll_ref_div
comma
id|pll_gen_cntl
comma
id|par-&gt;mclk_fb_div
comma
id|pll_ext_cntl
)paren
suffix:semicolon
macro_line|#endif
id|aty_st_pll
c_func
(paren
id|PLL_REF_DIV
comma
id|pll_ref_div
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|PLL_GEN_CNTL
comma
id|pll_gen_cntl
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|MCLK_FB_DIV
comma
id|pll-&gt;mclk_fb_div
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|PLL_EXT_CNTL
comma
id|pll_ext_cntl
comma
id|par
)paren
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|GTB_DSP
)paren
)paren
(brace
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|XL_DLL
)paren
)paren
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
l_int|0x80
comma
id|par
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
l_int|0xa6
comma
id|par
)paren
suffix:semicolon
r_else
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
l_int|0xa0
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|VFC_CNTL
comma
l_int|0x1b
comma
id|par
)paren
suffix:semicolon
)brace
)brace
DECL|function|dummy
r_static
r_int
id|dummy
c_func
(paren
r_void
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|aty_dac_ct
r_const
r_struct
id|aty_dac_ops
id|aty_dac_ct
op_assign
(brace
dot
id|set_dac
op_assign
(paren
r_void
op_star
)paren
id|dummy
comma
)brace
suffix:semicolon
DECL|variable|aty_pll_ct
r_const
r_struct
id|aty_pll_ops
id|aty_pll_ct
op_assign
(brace
dot
id|var_to_pll
op_assign
id|aty_var_to_pll_ct
comma
dot
id|pll_to_var
op_assign
id|aty_pll_ct_to_var
comma
dot
id|set_pll
op_assign
id|aty_set_pll_ct
comma
dot
id|init_pll
op_assign
id|aty_init_pll_ct
)brace
suffix:semicolon
eof
