
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kenter' on host 'fe-1.cc.pc2.uni-paderborn.de' (Linux_x86_64 version 3.10.0-693.17.1.el7.x86_64) on Sun Mar 24 18:35:25 CET 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.3.1611 (Core) "
INFO: [HLS 200-10] In directory '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/matrix_mult/matrixMult'
INFO: [HLS 200-10] Creating and opening project '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/matrix_mult/matrixMult/matrixMult'.
INFO: [HLS 200-10] Adding design file '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/_x/matrix_mult/matrixMult/matrixMult/solution'.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -profile' configuration: config_rtl -stall_sig_gen=1
INFO: [HLS 200-435] Setting 'config_sdx -profile' configuration: config_rtl -profile=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=256
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -enable_maxiConservative=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Starting synthesis with clang3.9 flow ...
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl' ... 
WARNING: [HLS 200-40] clang: warning: argument unused during compilation: '--gcc-toolchain=/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc' [-Wunused-command-line-argument]
WARNING: [HLS 200-40] /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:107:14: warning: unknown attribute 'num_simd_work_items' ignored [-Wunknown-attributes]
WARNING: [HLS 200-40] __attribute((num_simd_work_items(SIMD_WORK_ITEMS)))
             ^
WARNING: [HLS 200-40] 1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 531.305 ; gain = 4.254 ; free physical = 220822 ; free virtual = 250350
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 531.305 ; gain = 4.254 ; free physical = 220822 ; free virtual = 250349
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 531.305 ; gain = 4.254 ; free physical = 220768 ; free virtual = 250295
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 531.305 ; gain = 4.254 ; free physical = 220756 ; free virtual = 250283
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_Y' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136) in function 'matrixMult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_Y' in function 'matrixMult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_X' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:124) in function 'matrixMult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_Y' in function 'matrixMult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_Y' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136) in function 'matrixMult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_Y' in function 'matrixMult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_Y' in function 'matrixMult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_X' in function 'matrixMult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_X' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:124) in function 'matrixMult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_X' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169) in function 'matrixMult' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 659.176 ; gain = 132.125 ; free physical = 220648 ; free virtual = 250176
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Y' in function 'matrixMult'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136:5) in function 'matrixMult' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 731.180 ; gain = 204.129 ; free physical = 220434 ; free virtual = 249963
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixMult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixMult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Y'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136) of constant 0 on array 'running_sum_0_lcssa_expand' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'running_sum_0_lcssa_expand'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Y'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixMult': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_79', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local' and 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_55', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixMult': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_495', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local' and 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_55', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixMult': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_519', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local' and 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_55', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local'.
WARNING: [SCHED 204-68] The II Violation in module 'matrixMult': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_521', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local' and 'store' operation (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) of variable 'tmp_55', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145 on array 'B_local'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 202.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Y_XCL_WG_DIM_X'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_local_load_2', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:165) on array 'A_local' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_local'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 715.
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Y'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('running_sum_0_lcssa_expand_load_2', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169) on array 'running_sum_0_lcssa_expand' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'running_sum_0_lcssa_expand'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 141.
WARNING: [SCHED 204-21] Estimated clock period (2.727ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.9ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'matrixMult' consists of the following:
	'add' operation ('tmp2', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:129) [325]  (0 ns)
	'add' operation ('sub', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:129) [326]  (1.08 ns)
	'icmp' operation ('cmp7', /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136) [327]  (1.14 ns)
	blocking operation 0.507 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.75 seconds; current allocated memory: 186.159 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.81 seconds; current allocated memory: 237.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixMult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/global_size_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/global_size_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/global_size_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/A_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixMult/B_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixMult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_size_x', 'global_size_y', 'global_size_z', 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'C', 'A', 'B', 'A_width' and 'B_width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'matrixMult_fadd_32ns_32ns_32_11_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixMult_fmul_32ns_32ns_32_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixMult_mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixMult_mul_32s_62s_62_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixMult_mul_33ns_32ns_62_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixMult'.
INFO: [HLS 200-111]  Elapsed time: 11.56 seconds; current allocated memory: 273.926 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matrixMult_matrixMult_mul_32s_32s_32_5_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'matrixMult_matrixMult_mul_32s_62s_62_6_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'matrixMult_matrixMult_mul_33ns_32ns_62_5_1_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'matrixMult_matrixMult_A_local_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'matrixMult_matrixMult_running_sum_0_lcssa_expand_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:01:45 . Memory (MB): peak = 939.191 ; gain = 412.141 ; free physical = 218985 ; free virtual = 248790
INFO: [SYSC 207-301] Generating SystemC RTL for matrixMult with prefix matrixMult_.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixMult with prefix matrixMult_.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixMult with prefix matrixMult_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /upb/departments/pc2/users/k/kenter/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/upb/departments/pc2/users/k/kenter/.Xilinx/Vivado/init.tcl'
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matrixMult_matrixMult_ap_fadd_9_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrixMult_matrixMult_ap_fadd_9_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrixMult_matrixMult_ap_fadd_9_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'matrixMult_matrixMult_ap_fmul_5_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrixMult_matrixMult_ap_fmul_5_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrixMult_matrixMult_ap_fmul_5_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:37:42 2019...
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 136.93 seconds; peak allocated memory: 273.926 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 24 18:37:42 2019...
