#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Sun Oct 22 19:37:57 2017
# Process ID: 14648
# Current directory: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3568 C:\Users\Juan Carlos\Xilinx\project 34 segment\project_34_segment\project_34_segment.xpr
# Log file: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/vivado.log
# Journal file: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 19:51:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 768.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 19:55:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /test_imp_sim/test/mostrar/diag_segments
  File: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd

HDL Line: C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:03:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {921000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:06:07 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 921000ns
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:39 . Memory (MB): peak = 861.883 ; gain = 5.906
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:01:41 . Memory (MB): peak = 861.883 ; gain = 6.324
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 921000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 861.883 ; gain = 6.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1472] type error near color1 ; expected type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:114]
ERROR: [VRFC 10-29] write expects 2 arguments [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:114]
ERROR: [VRFC 10-927] indexed name prefix type  void is not an array type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:114]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:111]
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:112]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1074] near conv_integer ; 3 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-1074] near conv_integer ; 3 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:111]
ERROR: [VRFC 10-1074] near conv_integer ; 3 visible identifiers match here [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:112]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_imp_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-91] rgb is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-1472] type error near rgb_out ; expected type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-29] write expects 2 arguments [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-927] indexed name prefix type  void is not an array type [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type bit [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:103]
ERROR: [VRFC 10-91] rgb_ext is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:110]
ERROR: [VRFC 10-91] rgb_ext is not declared [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:111]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:28:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 921000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:42 ; elapsed = 00:06:46 . Memory (MB): peak = 874.324 ; gain = 0.953
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:42 ; elapsed = 00:06:47 . Memory (MB): peak = 874.324 ; gain = 0.953
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:06:50 . Memory (MB): peak = 874.324 ; gain = 0.953
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_imp_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_imp_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto eee66d790eb740e9be0fe0ff951268f2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_imp_sim_behav xil_defaultlib.test_imp_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.nombres [nombres_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_decoder_34 [segment_decoder_34_default]
Compiling architecture behavioral of entity xil_defaultlib.display_34 [display_34_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp [test_imp_default]
Compiling architecture behavioral of entity xil_defaultlib.test_imp_sim
Built simulation snapshot test_imp_sim_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Juan -notrace
couldn't read file "C:/Users/Juan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 22 20:41:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_imp_sim_behav -key {Behavioral:sim_1:Functional:test_imp_sim} -tclbatch {test_imp_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_imp_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 921000ns
run: Time (s): cpu = 00:00:50 ; elapsed = 00:08:26 . Memory (MB): peak = 874.324 ; gain = 0.000
xsim: Time (s): cpu = 00:00:52 ; elapsed = 00:08:28 . Memory (MB): peak = 874.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_imp_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 921000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:08:31 . Memory (MB): peak = 874.324 ; gain = 0.000
