#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Feb 13 21:51:12 2016
# Process ID: 8644
# Current directory: C:/Users/Peachy/Desktop/pyr_test_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9512 C:\Users\Peachy\Desktop\pyr_test_2\pyr_test_2.xpr
# Log file: C:/Users/Peachy/Desktop/pyr_test_2/vivado.log
# Journal file: C:/Users/Peachy/Desktop/pyr_test_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 830.961 ; gain = 268.609
open_bd_design {C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- pitchaya:hls:pyrconstuct_top:1.0 - pyrconstuct_top_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pyr_test2> from BD file <C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 976.930 ; gain = 129.566
launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.M_HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.M_HAS_TKEEP {1} CONFIG.DEFAULT_TLAST {1} CONFIG.TKEEP_REMAP {4'b1111} CONFIG.TLAST_REMAP {tlast[0]}] [get_bd_cells axis_subset_converter_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.996 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.281 ; gain = 0.000
open_bd_design {C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
reset_target all [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -sync -no_script -force -quiet
save_bd_design
Wrote  : <C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'pyr_test2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2.v
Verilog Output written to : C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] pyr_test2_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_pyrconstuct_top_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_pyrconstuct_top_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_pyrconstuct_top_0_1'...
WARNING: [IP_Flow 19-519] IP 'pyr_test2_pyrconstuct_top_0_1' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pyr_test2_pyrconstuct_top_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pyrconstuct_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
Exporting to file C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hw_handoff/pyr_test2.hwh
Generated Block Design Tcl file C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hw_handoff/pyr_test2_bd.tcl
Generated Hardware Definition File C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2.hwdef
[Sat Feb 13 22:33:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/synth_1/runme.log
[Sat Feb 13 22:33:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1166.621 ; gain = 118.340
open_run impl_1
INFO: [Netlist 29-17] Analyzing 858 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-8644-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-8644-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_early.xdc]
Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-8644-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/Peachy/Desktop/pyr_test_2/.Xil/Vivado-8644-DESKTOP-6GLAFKI/dcp/pyr_test2_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.227 ; gain = 32.684
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.227 ; gain = 32.684
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1488.555 ; gain = 282.297
open_bd_design {C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
file copy -force C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property location {3 685 867} [get_bd_cells pyrconstuct_top_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.M_TID_WIDTH.VALUE_SRC PROPAGATED CONFIG.M_HAS_TKEEP.VALUE_SRC PROPAGATED] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.TDATA_REMAP {tdata[23:0],8'b00000000} CONFIG.TKEEP_REMAP {1'b0}] [get_bd_cells axis_subset_converter_0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'TKEEP Remap String(TKEEP_REMAP)' with value '1'b0' for BD Cell '/axis_subset_converter_0'. Error: undersized remap specification: 1 bits specified, 4 bits required !
INFO: [IP_Flow 19-3438] Customization errors found on '/axis_subset_converter_0'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.TDATA_REMAP {tdata[23:0],8'b00000000} CONFIG.TKEEP_REMAP {1'b0}] [get_bd_cells axis_subset_converter_0]'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_0
endgroup
set_property location {3 1098 647} [get_bd_cells axis_register_slice_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_register_slice_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {3}] [get_bd_cells axis_register_slice_0]
delete_bd_objs [get_bd_cells axis_register_slice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 981 552} [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {17} CONFIG.DIN_FROM {17} CONFIG.DOUT_WIDTH {17}] [get_bd_cells xlslice_0]
endgroup
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins pyrconstuct_top_0/pyrFilOut_V_M_real_V_TDATA]
WARNING: [BD 41-1306] The connection to interface pin /pyrconstuct_top_0/pyrFilOut_V_M_real_V_TDATA is being overridden by the user. This pin will not be connected as a part of interface connection pyrFilOut_V_M_real_V
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {24} CONFIG.DIN_TO {1} CONFIG.DIN_FROM {17}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {16} CONFIG.DOUT_WIDTH {16}] [get_bd_cells xlslice_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins axis_subset_converter_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {2} CONFIG.TDATA_REMAP {16'b0000000000000000,tdata[15:0]}] [get_bd_cells axis_subset_converter_0]
endgroup
startgroup
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_subset_converter_0/S_AXIS(2) and /pyrconstuct_top_0/pyrFilOut_V_M_real_V(3)
WARNING: [BD 41-1271] The connection to the pin: /pyrconstuct_top_0/pyrFilOut_V_M_real_V_TDATA has been overridden by the user. This pin will not be connected as a part of the interface connection: pyrconstuct_top_0_pyrFilOut_V_M_real_V 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1915.922 ; gain = 0.000
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_subset_converter_0/S_AXIS(2) and /pyrconstuct_top_0/pyrFilOut_V_M_real_V(3)
WARNING: [BD 41-1271] The connection to the pin: /pyrconstuct_top_0/pyrFilOut_V_M_real_V_TDATA has been overridden by the user. This pin will not be connected as a part of the interface connection: pyrconstuct_top_0_pyrFilOut_V_M_real_V 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.164 ; gain = 13.242
delete_bd_objs [get_bd_intf_nets pyrconstuct_top_0_pyrFilOut_V_M_real_V]
connect_bd_net [get_bd_pins pyrconstuct_top_0/pyrFilOut_V_M_real_V_TVALID] [get_bd_pins axis_subset_converter_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /pyrconstuct_top_0/pyrFilOut_V_M_real_V_TVALID is being overridden by the user. This pin will not be connected as a part of interface connection pyrFilOut_V_M_real_V
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
connect_bd_net [get_bd_pins pyrconstuct_top_0/pyrFilOut_V_M_real_V_TREADY] [get_bd_pins axis_subset_converter_0/s_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin /pyrconstuct_top_0/pyrFilOut_V_M_real_V_TREADY is being overridden by the user. This pin will not be connected as a part of interface connection pyrFilOut_V_M_real_V
WARNING: [BD 41-1306] The connection to interface pin /axis_subset_converter_0/s_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.164 ; gain = 0.000
reset_target all [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -sync -no_script -force -quiet
