
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401760 <.init>:
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	bl	401c80 <setlocale@plt+0x60>
  40176c:	ldp	x29, x30, [sp], #16
  401770:	ret

Disassembly of section .plt:

0000000000401780 <memcpy@plt-0x20>:
  401780:	stp	x16, x30, [sp, #-16]!
  401784:	adrp	x16, 43c000 <winch@@Base+0x1c630>
  401788:	ldr	x17, [x16, #4088]
  40178c:	add	x16, x16, #0xff8
  401790:	br	x17
  401794:	nop
  401798:	nop
  40179c:	nop

00000000004017a0 <memcpy@plt>:
  4017a0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16]
  4017a8:	add	x16, x16, #0x0
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #8]
  4017b8:	add	x16, x16, #0x8
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #16]
  4017c8:	add	x16, x16, #0x10
  4017cc:	br	x17

00000000004017d0 <_setjmp@plt>:
  4017d0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #24]
  4017d8:	add	x16, x16, #0x18
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #32]
  4017e8:	add	x16, x16, #0x20
  4017ec:	br	x17

00000000004017f0 <sigprocmask@plt>:
  4017f0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #40]
  4017f8:	add	x16, x16, #0x28
  4017fc:	br	x17

0000000000401800 <cfgetospeed@plt>:
  401800:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #48]
  401808:	add	x16, x16, #0x30
  40180c:	br	x17

0000000000401810 <tputs@plt>:
  401810:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #56]
  401818:	add	x16, x16, #0x38
  40181c:	br	x17

0000000000401820 <sprintf@plt>:
  401820:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #64]
  401828:	add	x16, x16, #0x40
  40182c:	br	x17

0000000000401830 <putc@plt>:
  401830:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #72]
  401838:	add	x16, x16, #0x48
  40183c:	br	x17

0000000000401840 <kill@plt>:
  401840:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #80]
  401848:	add	x16, x16, #0x50
  40184c:	br	x17

0000000000401850 <lseek@plt>:
  401850:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #88]
  401858:	add	x16, x16, #0x58
  40185c:	br	x17

0000000000401860 <tgoto@plt>:
  401860:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #96]
  401868:	add	x16, x16, #0x60
  40186c:	br	x17

0000000000401870 <snprintf@plt>:
  401870:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #104]
  401878:	add	x16, x16, #0x68
  40187c:	br	x17

0000000000401880 <tcgetattr@plt>:
  401880:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #112]
  401888:	add	x16, x16, #0x70
  40188c:	br	x17

0000000000401890 <fileno@plt>:
  401890:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #120]
  401898:	add	x16, x16, #0x78
  40189c:	br	x17

00000000004018a0 <_longjmp@plt>:
  4018a0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #128]
  4018a8:	add	x16, x16, #0x80
  4018ac:	br	x17

00000000004018b0 <signal@plt>:
  4018b0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #136]
  4018b8:	add	x16, x16, #0x88
  4018bc:	br	x17

00000000004018c0 <fclose@plt>:
  4018c0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #144]
  4018c8:	add	x16, x16, #0x90
  4018cc:	br	x17

00000000004018d0 <fsync@plt>:
  4018d0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #152]
  4018d8:	add	x16, x16, #0x98
  4018dc:	br	x17

00000000004018e0 <atoi@plt>:
  4018e0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #160]
  4018e8:	add	x16, x16, #0xa0
  4018ec:	br	x17

00000000004018f0 <getpid@plt>:
  4018f0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #168]
  4018f8:	add	x16, x16, #0xa8
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #176]
  401908:	add	x16, x16, #0xb0
  40190c:	br	x17

0000000000401910 <fopen@plt>:
  401910:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #184]
  401918:	add	x16, x16, #0xb8
  40191c:	br	x17

0000000000401920 <time@plt>:
  401920:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #192]
  401928:	add	x16, x16, #0xc0
  40192c:	br	x17

0000000000401930 <open@plt>:
  401930:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #200]
  401938:	add	x16, x16, #0xc8
  40193c:	br	x17

0000000000401940 <popen@plt>:
  401940:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #208]
  401948:	add	x16, x16, #0xd0
  40194c:	br	x17

0000000000401950 <sigemptyset@plt>:
  401950:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #216]
  401958:	add	x16, x16, #0xd8
  40195c:	br	x17

0000000000401960 <strncmp@plt>:
  401960:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #224]
  401968:	add	x16, x16, #0xe0
  40196c:	br	x17

0000000000401970 <__libc_start_main@plt>:
  401970:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #232]
  401978:	add	x16, x16, #0xe8
  40197c:	br	x17

0000000000401980 <strcat@plt>:
  401980:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #240]
  401988:	add	x16, x16, #0xf0
  40198c:	br	x17

0000000000401990 <fgetc@plt>:
  401990:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #248]
  401998:	add	x16, x16, #0xf8
  40199c:	br	x17

00000000004019a0 <tgetflag@plt>:
  4019a0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #256]
  4019a8:	add	x16, x16, #0x100
  4019ac:	br	x17

00000000004019b0 <sleep@plt>:
  4019b0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #264]
  4019b8:	add	x16, x16, #0x108
  4019bc:	br	x17

00000000004019c0 <fchmod@plt>:
  4019c0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #272]
  4019c8:	add	x16, x16, #0x110
  4019cc:	br	x17

00000000004019d0 <tgetent@plt>:
  4019d0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #280]
  4019d8:	add	x16, x16, #0x118
  4019dc:	br	x17

00000000004019e0 <calloc@plt>:
  4019e0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #288]
  4019e8:	add	x16, x16, #0x120
  4019ec:	br	x17

00000000004019f0 <tgetnum@plt>:
  4019f0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #296]
  4019f8:	add	x16, x16, #0x128
  4019fc:	br	x17

0000000000401a00 <getc@plt>:
  401a00:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #304]
  401a08:	add	x16, x16, #0x130
  401a0c:	br	x17

0000000000401a10 <system@plt>:
  401a10:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #312]
  401a18:	add	x16, x16, #0x138
  401a1c:	br	x17

0000000000401a20 <strerror@plt>:
  401a20:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #320]
  401a28:	add	x16, x16, #0x140
  401a2c:	br	x17

0000000000401a30 <close@plt>:
  401a30:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #328]
  401a38:	add	x16, x16, #0x148
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #336]
  401a48:	add	x16, x16, #0x150
  401a4c:	br	x17

0000000000401a50 <write@plt>:
  401a50:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #344]
  401a58:	add	x16, x16, #0x158
  401a5c:	br	x17

0000000000401a60 <abort@plt>:
  401a60:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #352]
  401a68:	add	x16, x16, #0x160
  401a6c:	br	x17

0000000000401a70 <strcmp@plt>:
  401a70:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #360]
  401a78:	add	x16, x16, #0x168
  401a7c:	br	x17

0000000000401a80 <__ctype_b_loc@plt>:
  401a80:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #368]
  401a88:	add	x16, x16, #0x170
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #376]
  401a98:	add	x16, x16, #0x178
  401a9c:	br	x17

0000000000401aa0 <strchr@plt>:
  401aa0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #384]
  401aa8:	add	x16, x16, #0x180
  401aac:	br	x17

0000000000401ab0 <rename@plt>:
  401ab0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #392]
  401ab8:	add	x16, x16, #0x188
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #400]
  401ac8:	add	x16, x16, #0x190
  401acc:	br	x17

0000000000401ad0 <read@plt>:
  401ad0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #408]
  401ad8:	add	x16, x16, #0x198
  401adc:	br	x17

0000000000401ae0 <tcsetattr@plt>:
  401ae0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #416]
  401ae8:	add	x16, x16, #0x1a0
  401aec:	br	x17

0000000000401af0 <isatty@plt>:
  401af0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #424]
  401af8:	add	x16, x16, #0x1a8
  401afc:	br	x17

0000000000401b00 <iswupper@plt>:
  401b00:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #432]
  401b08:	add	x16, x16, #0x1b0
  401b0c:	br	x17

0000000000401b10 <tgetstr@plt>:
  401b10:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #440]
  401b18:	add	x16, x16, #0x1b8
  401b1c:	br	x17

0000000000401b20 <__fxstat@plt>:
  401b20:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #448]
  401b28:	add	x16, x16, #0x1c0
  401b2c:	br	x17

0000000000401b30 <strstr@plt>:
  401b30:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #456]
  401b38:	add	x16, x16, #0x1c8
  401b3c:	br	x17

0000000000401b40 <realpath@plt>:
  401b40:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #464]
  401b48:	add	x16, x16, #0x1d0
  401b4c:	br	x17

0000000000401b50 <regexec@plt>:
  401b50:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #472]
  401b58:	add	x16, x16, #0x1d8
  401b5c:	br	x17

0000000000401b60 <regfree@plt>:
  401b60:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #480]
  401b68:	add	x16, x16, #0x1e0
  401b6c:	br	x17

0000000000401b70 <regcomp@plt>:
  401b70:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #488]
  401b78:	add	x16, x16, #0x1e8
  401b7c:	br	x17

0000000000401b80 <strncpy@plt>:
  401b80:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #496]
  401b88:	add	x16, x16, #0x1f0
  401b8c:	br	x17

0000000000401b90 <pclose@plt>:
  401b90:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #504]
  401b98:	add	x16, x16, #0x1f8
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #512]
  401ba8:	add	x16, x16, #0x200
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #520]
  401bb8:	add	x16, x16, #0x208
  401bbc:	br	x17

0000000000401bc0 <__xstat@plt>:
  401bc0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #528]
  401bc8:	add	x16, x16, #0x210
  401bcc:	br	x17

0000000000401bd0 <towlower@plt>:
  401bd0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #536]
  401bd8:	add	x16, x16, #0x218
  401bdc:	br	x17

0000000000401be0 <fprintf@plt>:
  401be0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #544]
  401be8:	add	x16, x16, #0x220
  401bec:	br	x17

0000000000401bf0 <fgets@plt>:
  401bf0:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #552]
  401bf8:	add	x16, x16, #0x228
  401bfc:	br	x17

0000000000401c00 <creat@plt>:
  401c00:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #560]
  401c08:	add	x16, x16, #0x230
  401c0c:	br	x17

0000000000401c10 <ioctl@plt>:
  401c10:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #568]
  401c18:	add	x16, x16, #0x238
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 43d000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #576]
  401c28:	add	x16, x16, #0x240
  401c2c:	br	x17

Disassembly of section .text:

0000000000401c30 <clear@@Base-0x261c>:
  401c30:	mov	x29, #0x0                   	// #0
  401c34:	mov	x30, #0x0                   	// #0
  401c38:	mov	x5, x0
  401c3c:	ldr	x1, [sp]
  401c40:	add	x2, sp, #0x8
  401c44:	mov	x6, sp
  401c48:	movz	x0, #0x0, lsl #48
  401c4c:	movk	x0, #0x0, lsl #32
  401c50:	movk	x0, #0x40, lsl #16
  401c54:	movk	x0, #0x1df8
  401c58:	movz	x3, #0x0, lsl #48
  401c5c:	movk	x3, #0x0, lsl #32
  401c60:	movk	x3, #0x42, lsl #16
  401c64:	movk	x3, #0x11f8
  401c68:	movz	x4, #0x0, lsl #48
  401c6c:	movk	x4, #0x0, lsl #32
  401c70:	movk	x4, #0x42, lsl #16
  401c74:	movk	x4, #0x1278
  401c78:	bl	401970 <__libc_start_main@plt>
  401c7c:	bl	401a60 <abort@plt>
  401c80:	adrp	x0, 43c000 <winch@@Base+0x1c630>
  401c84:	ldr	x0, [x0, #4064]
  401c88:	cbz	x0, 401c90 <setlocale@plt+0x70>
  401c8c:	b	401a40 <__gmon_start__@plt>
  401c90:	ret
  401c94:	stp	x29, x30, [sp, #-32]!
  401c98:	mov	x29, sp
  401c9c:	adrp	x0, 440000 <winch@@Base+0x20630>
  401ca0:	add	x0, x0, #0x868
  401ca4:	str	x0, [sp, #24]
  401ca8:	ldr	x0, [sp, #24]
  401cac:	str	x0, [sp, #24]
  401cb0:	ldr	x1, [sp, #24]
  401cb4:	adrp	x0, 440000 <winch@@Base+0x20630>
  401cb8:	add	x0, x0, #0x868
  401cbc:	cmp	x1, x0
  401cc0:	b.eq	401cfc <setlocale@plt+0xdc>  // b.none
  401cc4:	adrp	x0, 421000 <winch@@Base+0x1630>
  401cc8:	add	x0, x0, #0x2b8
  401ccc:	ldr	x0, [x0]
  401cd0:	str	x0, [sp, #16]
  401cd4:	ldr	x0, [sp, #16]
  401cd8:	str	x0, [sp, #16]
  401cdc:	ldr	x0, [sp, #16]
  401ce0:	cmp	x0, #0x0
  401ce4:	b.eq	401d00 <setlocale@plt+0xe0>  // b.none
  401ce8:	ldr	x1, [sp, #16]
  401cec:	adrp	x0, 440000 <winch@@Base+0x20630>
  401cf0:	add	x0, x0, #0x868
  401cf4:	blr	x1
  401cf8:	b	401d00 <setlocale@plt+0xe0>
  401cfc:	nop
  401d00:	ldp	x29, x30, [sp], #32
  401d04:	ret
  401d08:	stp	x29, x30, [sp, #-48]!
  401d0c:	mov	x29, sp
  401d10:	adrp	x0, 440000 <winch@@Base+0x20630>
  401d14:	add	x0, x0, #0x868
  401d18:	str	x0, [sp, #40]
  401d1c:	ldr	x0, [sp, #40]
  401d20:	str	x0, [sp, #40]
  401d24:	ldr	x1, [sp, #40]
  401d28:	adrp	x0, 440000 <winch@@Base+0x20630>
  401d2c:	add	x0, x0, #0x868
  401d30:	sub	x0, x1, x0
  401d34:	asr	x0, x0, #3
  401d38:	lsr	x1, x0, #63
  401d3c:	add	x0, x1, x0
  401d40:	asr	x0, x0, #1
  401d44:	str	x0, [sp, #32]
  401d48:	ldr	x0, [sp, #32]
  401d4c:	cmp	x0, #0x0
  401d50:	b.eq	401d90 <setlocale@plt+0x170>  // b.none
  401d54:	adrp	x0, 421000 <winch@@Base+0x1630>
  401d58:	add	x0, x0, #0x2c0
  401d5c:	ldr	x0, [x0]
  401d60:	str	x0, [sp, #24]
  401d64:	ldr	x0, [sp, #24]
  401d68:	str	x0, [sp, #24]
  401d6c:	ldr	x0, [sp, #24]
  401d70:	cmp	x0, #0x0
  401d74:	b.eq	401d94 <setlocale@plt+0x174>  // b.none
  401d78:	ldr	x2, [sp, #24]
  401d7c:	ldr	x1, [sp, #32]
  401d80:	adrp	x0, 440000 <winch@@Base+0x20630>
  401d84:	add	x0, x0, #0x868
  401d88:	blr	x2
  401d8c:	b	401d94 <setlocale@plt+0x174>
  401d90:	nop
  401d94:	ldp	x29, x30, [sp], #48
  401d98:	ret
  401d9c:	stp	x29, x30, [sp, #-16]!
  401da0:	mov	x29, sp
  401da4:	adrp	x0, 440000 <winch@@Base+0x20630>
  401da8:	add	x0, x0, #0x879
  401dac:	ldrb	w0, [x0]
  401db0:	and	x0, x0, #0xff
  401db4:	cmp	x0, #0x0
  401db8:	b.ne	401dd4 <setlocale@plt+0x1b4>  // b.any
  401dbc:	bl	401c94 <setlocale@plt+0x74>
  401dc0:	adrp	x0, 440000 <winch@@Base+0x20630>
  401dc4:	add	x0, x0, #0x879
  401dc8:	mov	w1, #0x1                   	// #1
  401dcc:	strb	w1, [x0]
  401dd0:	b	401dd8 <setlocale@plt+0x1b8>
  401dd4:	nop
  401dd8:	ldp	x29, x30, [sp], #16
  401ddc:	ret
  401de0:	stp	x29, x30, [sp, #-16]!
  401de4:	mov	x29, sp
  401de8:	bl	401d08 <setlocale@plt+0xe8>
  401dec:	nop
  401df0:	ldp	x29, x30, [sp], #16
  401df4:	ret
  401df8:	stp	x29, x30, [sp, #-48]!
  401dfc:	mov	x29, sp
  401e00:	str	w0, [sp, #28]
  401e04:	str	x1, [sp, #16]
  401e08:	ldr	x0, [sp, #16]
  401e0c:	add	x1, x0, #0x8
  401e10:	str	x1, [sp, #16]
  401e14:	ldr	x1, [x0]
  401e18:	adrp	x0, 445000 <PC+0x4788>
  401e1c:	add	x0, x0, #0x170
  401e20:	str	x1, [x0]
  401e24:	ldr	w0, [sp, #28]
  401e28:	sub	w0, w0, #0x1
  401e2c:	str	w0, [sp, #28]
  401e30:	adrp	x0, 445000 <PC+0x4788>
  401e34:	add	x0, x0, #0x19c
  401e38:	str	wzr, [x0]
  401e3c:	adrp	x0, 421000 <winch@@Base+0x1630>
  401e40:	add	x0, x0, #0x2c8
  401e44:	bl	40e4d8 <clear@@Base+0xa28c>
  401e48:	str	x0, [sp, #32]
  401e4c:	ldr	x0, [sp, #32]
  401e50:	bl	40e588 <clear@@Base+0xa33c>
  401e54:	cmp	w0, #0x0
  401e58:	b.ne	401e6c <setlocale@plt+0x24c>  // b.any
  401e5c:	adrp	x0, 445000 <PC+0x4788>
  401e60:	add	x0, x0, #0x19c
  401e64:	mov	w1, #0x1                   	// #1
  401e68:	str	w1, [x0]
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	bl	401af0 <isatty@plt>
  401e74:	mov	w1, w0
  401e78:	adrp	x0, 445000 <PC+0x4788>
  401e7c:	add	x0, x0, #0x18c
  401e80:	str	w1, [x0]
  401e84:	bl	4172b8 <clear@@Base+0x1306c>
  401e88:	bl	40dd48 <clear@@Base+0x9afc>
  401e8c:	bl	403054 <setlocale@plt+0x1434>
  401e90:	bl	40dcf4 <clear@@Base+0x9aa8>
  401e94:	bl	406bc8 <clear@@Base+0x297c>
  401e98:	bl	413510 <clear@@Base+0xf2c4>
  401e9c:	bl	40a204 <clear@@Base+0x5fb8>
  401ea0:	bl	41a3fc <clear@@Base+0x161b0>
  401ea4:	bl	41d37c <error@@Base+0x2020>
  401ea8:	adrp	x0, 445000 <PC+0x4788>
  401eac:	add	x0, x0, #0x170
  401eb0:	ldr	x0, [x0]
  401eb4:	bl	411364 <clear@@Base+0xd118>
  401eb8:	str	x0, [sp, #32]
  401ebc:	adrp	x0, 421000 <winch@@Base+0x1630>
  401ec0:	add	x1, x0, #0x2d8
  401ec4:	ldr	x0, [sp, #32]
  401ec8:	bl	401a70 <strcmp@plt>
  401ecc:	cmp	w0, #0x0
  401ed0:	b.ne	401ee4 <setlocale@plt+0x2c4>  // b.any
  401ed4:	adrp	x0, 444000 <PC+0x3788>
  401ed8:	add	x0, x0, #0x368
  401edc:	mov	w1, #0x1                   	// #1
  401ee0:	str	w1, [x0]
  401ee4:	bl	41c130 <error@@Base+0xdd4>
  401ee8:	adrp	x0, 444000 <PC+0x3788>
  401eec:	add	x0, x0, #0x368
  401ef0:	ldr	w0, [x0]
  401ef4:	cmp	w0, #0x0
  401ef8:	b.eq	401f08 <setlocale@plt+0x2e8>  // b.none
  401efc:	adrp	x0, 421000 <winch@@Base+0x1630>
  401f00:	add	x0, x0, #0x2e0
  401f04:	b	401f10 <setlocale@plt+0x2f0>
  401f08:	adrp	x0, 421000 <winch@@Base+0x1630>
  401f0c:	add	x0, x0, #0x2e8
  401f10:	bl	40e4d8 <clear@@Base+0xa28c>
  401f14:	str	x0, [sp, #32]
  401f18:	ldr	x0, [sp, #32]
  401f1c:	cmp	x0, #0x0
  401f20:	b.eq	401f74 <setlocale@plt+0x354>  // b.none
  401f24:	ldr	x0, [sp, #32]
  401f28:	bl	402308 <setlocale@plt+0x6e8>
  401f2c:	bl	4192fc <clear@@Base+0x150b0>
  401f30:	b	401f74 <setlocale@plt+0x354>
  401f34:	ldr	x0, [sp, #16]
  401f38:	add	x1, x0, #0x8
  401f3c:	str	x1, [sp, #16]
  401f40:	ldr	x0, [x0]
  401f44:	str	x0, [sp, #32]
  401f48:	ldr	w0, [sp, #28]
  401f4c:	sub	w0, w0, #0x1
  401f50:	str	w0, [sp, #28]
  401f54:	adrp	x0, 421000 <winch@@Base+0x1630>
  401f58:	add	x1, x0, #0x2f0
  401f5c:	ldr	x0, [sp, #32]
  401f60:	bl	401a70 <strcmp@plt>
  401f64:	cmp	w0, #0x0
  401f68:	b.eq	401fd0 <setlocale@plt+0x3b0>  // b.none
  401f6c:	ldr	x0, [sp, #32]
  401f70:	bl	4192fc <clear@@Base+0x150b0>
  401f74:	ldr	w0, [sp, #28]
  401f78:	cmp	w0, #0x0
  401f7c:	b.le	401fd4 <setlocale@plt+0x3b4>
  401f80:	ldr	x0, [sp, #16]
  401f84:	ldr	x0, [x0]
  401f88:	ldrb	w0, [x0]
  401f8c:	cmp	w0, #0x2d
  401f90:	b.eq	401fa8 <setlocale@plt+0x388>  // b.none
  401f94:	ldr	x0, [sp, #16]
  401f98:	ldr	x0, [x0]
  401f9c:	ldrb	w0, [x0]
  401fa0:	cmp	w0, #0x2b
  401fa4:	b.ne	401fc0 <setlocale@plt+0x3a0>  // b.any
  401fa8:	ldr	x0, [sp, #16]
  401fac:	ldr	x0, [x0]
  401fb0:	add	x0, x0, #0x1
  401fb4:	ldrb	w0, [x0]
  401fb8:	cmp	w0, #0x0
  401fbc:	b.ne	401f34 <setlocale@plt+0x314>  // b.any
  401fc0:	bl	419f1c <clear@@Base+0x15cd0>
  401fc4:	cmp	w0, #0x0
  401fc8:	b.ne	401f34 <setlocale@plt+0x314>  // b.any
  401fcc:	b	401fd4 <setlocale@plt+0x3b4>
  401fd0:	nop
  401fd4:	bl	419f1c <clear@@Base+0x15cd0>
  401fd8:	cmp	w0, #0x0
  401fdc:	b.eq	401fec <setlocale@plt+0x3cc>  // b.none
  401fe0:	bl	419f6c <clear@@Base+0x15d20>
  401fe4:	mov	w0, #0x0                   	// #0
  401fe8:	bl	4024f4 <setlocale@plt+0x8d4>
  401fec:	adrp	x0, 421000 <winch@@Base+0x1630>
  401ff0:	add	x0, x0, #0x2f8
  401ff4:	bl	40e4d8 <clear@@Base+0xa28c>
  401ff8:	mov	x1, x0
  401ffc:	adrp	x0, 445000 <PC+0x4788>
  402000:	add	x0, x0, #0x1a8
  402004:	str	x1, [x0]
  402008:	adrp	x0, 445000 <PC+0x4788>
  40200c:	add	x0, x0, #0x1a8
  402010:	ldr	x0, [x0]
  402014:	cmp	x0, #0x0
  402018:	b.eq	402034 <setlocale@plt+0x414>  // b.none
  40201c:	adrp	x0, 445000 <PC+0x4788>
  402020:	add	x0, x0, #0x1a8
  402024:	ldr	x0, [x0]
  402028:	ldrb	w0, [x0]
  40202c:	cmp	w0, #0x0
  402030:	b.ne	40207c <setlocale@plt+0x45c>  // b.any
  402034:	adrp	x0, 421000 <winch@@Base+0x1630>
  402038:	add	x0, x0, #0x300
  40203c:	bl	40e4d8 <clear@@Base+0xa28c>
  402040:	mov	x1, x0
  402044:	adrp	x0, 445000 <PC+0x4788>
  402048:	add	x0, x0, #0x1a8
  40204c:	str	x1, [x0]
  402050:	adrp	x0, 445000 <PC+0x4788>
  402054:	add	x0, x0, #0x1a8
  402058:	ldr	x0, [x0]
  40205c:	bl	40e588 <clear@@Base+0xa33c>
  402060:	cmp	w0, #0x0
  402064:	b.eq	40207c <setlocale@plt+0x45c>  // b.none
  402068:	adrp	x0, 445000 <PC+0x4788>
  40206c:	add	x0, x0, #0x1a8
  402070:	adrp	x1, 421000 <winch@@Base+0x1630>
  402074:	add	x1, x1, #0x308
  402078:	str	x1, [x0]
  40207c:	adrp	x0, 421000 <winch@@Base+0x1630>
  402080:	add	x0, x0, #0x310
  402084:	bl	40e4d8 <clear@@Base+0xa28c>
  402088:	mov	x1, x0
  40208c:	adrp	x0, 445000 <PC+0x4788>
  402090:	add	x0, x0, #0x190
  402094:	str	x1, [x0]
  402098:	adrp	x0, 445000 <PC+0x4788>
  40209c:	add	x0, x0, #0x190
  4020a0:	ldr	x0, [x0]
  4020a4:	bl	40e588 <clear@@Base+0xa33c>
  4020a8:	cmp	w0, #0x0
  4020ac:	b.eq	4020c4 <setlocale@plt+0x4a4>  // b.none
  4020b0:	adrp	x0, 445000 <PC+0x4788>
  4020b4:	add	x0, x0, #0x190
  4020b8:	adrp	x1, 421000 <winch@@Base+0x1630>
  4020bc:	add	x1, x1, #0x320
  4020c0:	str	x1, [x0]
  4020c4:	str	xzr, [sp, #40]
  4020c8:	adrp	x0, 445000 <PC+0x4788>
  4020cc:	add	x0, x0, #0x188
  4020d0:	ldr	w0, [x0]
  4020d4:	cmp	w0, #0x0
  4020d8:	b.eq	402118 <setlocale@plt+0x4f8>  // b.none
  4020dc:	ldr	x1, [sp, #40]
  4020e0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4020e4:	add	x0, x0, #0x330
  4020e8:	bl	412210 <clear@@Base+0xdfc4>
  4020ec:	str	x0, [sp, #40]
  4020f0:	b	402118 <setlocale@plt+0x4f8>
  4020f4:	ldr	x0, [sp, #16]
  4020f8:	add	x1, x0, #0x8
  4020fc:	str	x1, [sp, #16]
  402100:	ldr	x0, [x0]
  402104:	ldr	x1, [sp, #40]
  402108:	bl	412210 <clear@@Base+0xdfc4>
  40210c:	mov	x0, #0x0                   	// #0
  402110:	bl	41205c <clear@@Base+0xde10>
  402114:	str	x0, [sp, #40]
  402118:	ldr	w0, [sp, #28]
  40211c:	sub	w1, w0, #0x1
  402120:	str	w1, [sp, #28]
  402124:	cmp	w0, #0x0
  402128:	b.gt	4020f4 <setlocale@plt+0x4d4>
  40212c:	adrp	x0, 445000 <PC+0x4788>
  402130:	add	x0, x0, #0x18c
  402134:	ldr	w0, [x0]
  402138:	cmp	w0, #0x0
  40213c:	b.ne	402168 <setlocale@plt+0x548>  // b.any
  402140:	bl	40f87c <clear@@Base+0xb630>
  402144:	cmp	w0, #0x0
  402148:	b.ne	402160 <setlocale@plt+0x540>  // b.any
  40214c:	bl	40fc14 <clear@@Base+0xb9c8>
  402150:	mov	w0, #0x1                   	// #1
  402154:	bl	40f9b0 <clear@@Base+0xb764>
  402158:	cmp	w0, #0x0
  40215c:	b.eq	40214c <setlocale@plt+0x52c>  // b.none
  402160:	mov	w0, #0x0                   	// #0
  402164:	bl	4024f4 <setlocale@plt+0x8d4>
  402168:	adrp	x0, 440000 <winch@@Base+0x20630>
  40216c:	add	x0, x0, #0x8b0
  402170:	ldr	w0, [x0]
  402174:	cmp	w0, #0x0
  402178:	b.eq	4021a0 <setlocale@plt+0x580>  // b.none
  40217c:	adrp	x0, 445000 <PC+0x4788>
  402180:	add	x0, x0, #0x250
  402184:	ldr	w0, [x0]
  402188:	cmp	w0, #0x0
  40218c:	b.ne	4021a0 <setlocale@plt+0x580>  // b.any
  402190:	mov	x1, #0x0                   	// #0
  402194:	adrp	x0, 421000 <winch@@Base+0x1630>
  402198:	add	x0, x0, #0x348
  40219c:	bl	41b35c <error@@Base>
  4021a0:	bl	4210fc <winch@@Base+0x172c>
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	bl	402594 <setlocale@plt+0x974>
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	bl	41fa4c <winch@@Base+0x7c>
  4021b4:	adrp	x0, 444000 <PC+0x3788>
  4021b8:	add	x0, x0, #0x318
  4021bc:	ldr	x0, [x0]
  4021c0:	cmp	x0, #0x0
  4021c4:	b.ne	4021ec <setlocale@plt+0x5cc>  // b.any
  4021c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4021cc:	add	x0, x0, #0x848
  4021d0:	ldr	x2, [x0]
  4021d4:	adrp	x0, 421000 <winch@@Base+0x1630>
  4021d8:	add	x1, x0, #0x378
  4021dc:	mov	x0, x2
  4021e0:	bl	401a70 <strcmp@plt>
  4021e4:	cmp	w0, #0x0
  4021e8:	b.ne	402280 <setlocale@plt+0x660>  // b.any
  4021ec:	bl	41210c <clear@@Base+0xdec0>
  4021f0:	cmp	w0, #0x0
  4021f4:	b.le	402210 <setlocale@plt+0x5f0>
  4021f8:	mov	x1, #0x0                   	// #0
  4021fc:	adrp	x0, 421000 <winch@@Base+0x1630>
  402200:	add	x0, x0, #0x380
  402204:	bl	41b35c <error@@Base>
  402208:	mov	w0, #0x1                   	// #1
  40220c:	bl	4024f4 <setlocale@plt+0x8d4>
  402210:	adrp	x0, 444000 <PC+0x3788>
  402214:	add	x0, x0, #0x318
  402218:	ldr	x0, [x0]
  40221c:	bl	41ff40 <winch@@Base+0x570>
  402220:	bl	42047c <winch@@Base+0xaac>
  402224:	cmp	w0, #0x0
  402228:	b.eq	402234 <setlocale@plt+0x614>  // b.none
  40222c:	mov	w0, #0x1                   	// #1
  402230:	bl	4024f4 <setlocale@plt+0x8d4>
  402234:	bl	420030 <winch@@Base+0x660>
  402238:	mov	x1, x0
  40223c:	adrp	x0, 445000 <PC+0x4788>
  402240:	add	x0, x0, #0x178
  402244:	str	x1, [x0]
  402248:	adrp	x0, 445000 <PC+0x4788>
  40224c:	add	x0, x0, #0x178
  402250:	ldr	x0, [x0]
  402254:	cmn	x0, #0x1
  402258:	b.ne	402264 <setlocale@plt+0x644>  // b.any
  40225c:	mov	w0, #0x1                   	// #1
  402260:	bl	4024f4 <setlocale@plt+0x8d4>
  402264:	adrp	x0, 445000 <PC+0x4788>
  402268:	add	x0, x0, #0x27c
  40226c:	ldr	w1, [x0]
  402270:	adrp	x0, 445000 <PC+0x4788>
  402274:	add	x0, x0, #0x178
  402278:	str	w1, [x0, #8]
  40227c:	b	4022ec <setlocale@plt+0x6cc>
  402280:	bl	40f87c <clear@@Base+0xb630>
  402284:	cmp	w0, #0x0
  402288:	b.eq	402294 <setlocale@plt+0x674>  // b.none
  40228c:	mov	w0, #0x1                   	// #1
  402290:	bl	4024f4 <setlocale@plt+0x8d4>
  402294:	adrp	x0, 445000 <PC+0x4788>
  402298:	add	x0, x0, #0x25c
  40229c:	ldr	w0, [x0]
  4022a0:	cmp	w0, #0x0
  4022a4:	b.eq	4022ec <setlocale@plt+0x6cc>  // b.none
  4022a8:	bl	41210c <clear@@Base+0xdec0>
  4022ac:	cmp	w0, #0x1
  4022b0:	b.le	4022c4 <setlocale@plt+0x6a4>
  4022b4:	adrp	x0, 445000 <PC+0x4788>
  4022b8:	add	x0, x0, #0x25c
  4022bc:	str	wzr, [x0]
  4022c0:	b	4022ec <setlocale@plt+0x6cc>
  4022c4:	adrp	x0, 445000 <PC+0x4788>
  4022c8:	add	x0, x0, #0x294
  4022cc:	ldr	w0, [x0]
  4022d0:	cmp	w0, #0x0
  4022d4:	b.ne	4022ec <setlocale@plt+0x6cc>  // b.any
  4022d8:	bl	411d14 <clear@@Base+0xdac8>
  4022dc:	mov	w1, w0
  4022e0:	adrp	x0, 445000 <PC+0x4788>
  4022e4:	add	x0, x0, #0x1a4
  4022e8:	str	w1, [x0]
  4022ec:	bl	403e6c <setlocale@plt+0x224c>
  4022f0:	bl	40c090 <clear@@Base+0x7e44>
  4022f4:	mov	w0, #0x0                   	// #0
  4022f8:	bl	4024f4 <setlocale@plt+0x8d4>
  4022fc:	mov	w0, #0x0                   	// #0
  402300:	ldp	x29, x30, [sp], #48
  402304:	ret
  402308:	stp	x29, x30, [sp, #-48]!
  40230c:	mov	x29, sp
  402310:	str	x0, [sp, #24]
  402314:	ldr	x0, [sp, #24]
  402318:	bl	4017b0 <strlen@plt>
  40231c:	add	w0, w0, #0x1
  402320:	mov	w1, #0x1                   	// #1
  402324:	bl	402344 <setlocale@plt+0x724>
  402328:	str	x0, [sp, #40]
  40232c:	ldr	x1, [sp, #24]
  402330:	ldr	x0, [sp, #40]
  402334:	bl	401ac0 <strcpy@plt>
  402338:	ldr	x0, [sp, #40]
  40233c:	ldp	x29, x30, [sp], #48
  402340:	ret
  402344:	stp	x29, x30, [sp, #-48]!
  402348:	mov	x29, sp
  40234c:	str	w0, [sp, #28]
  402350:	str	w1, [sp, #24]
  402354:	ldrsw	x0, [sp, #28]
  402358:	ldr	w1, [sp, #24]
  40235c:	bl	4019e0 <calloc@plt>
  402360:	str	x0, [sp, #40]
  402364:	ldr	x0, [sp, #40]
  402368:	cmp	x0, #0x0
  40236c:	b.eq	402378 <setlocale@plt+0x758>  // b.none
  402370:	ldr	x0, [sp, #40]
  402374:	b	402394 <setlocale@plt+0x774>
  402378:	mov	x1, #0x0                   	// #0
  40237c:	adrp	x0, 421000 <winch@@Base+0x1630>
  402380:	add	x0, x0, #0x3a8
  402384:	bl	41b35c <error@@Base>
  402388:	mov	w0, #0x1                   	// #1
  40238c:	bl	4024f4 <setlocale@plt+0x8d4>
  402390:	mov	x0, #0x0                   	// #0
  402394:	ldp	x29, x30, [sp], #48
  402398:	ret
  40239c:	sub	sp, sp, #0x10
  4023a0:	str	x0, [sp, #8]
  4023a4:	b	4023b4 <setlocale@plt+0x794>
  4023a8:	ldr	x0, [sp, #8]
  4023ac:	add	x0, x0, #0x1
  4023b0:	str	x0, [sp, #8]
  4023b4:	ldr	x0, [sp, #8]
  4023b8:	ldrb	w0, [x0]
  4023bc:	cmp	w0, #0x20
  4023c0:	b.eq	4023a8 <setlocale@plt+0x788>  // b.none
  4023c4:	ldr	x0, [sp, #8]
  4023c8:	ldrb	w0, [x0]
  4023cc:	cmp	w0, #0x9
  4023d0:	b.eq	4023a8 <setlocale@plt+0x788>  // b.none
  4023d4:	ldr	x0, [sp, #8]
  4023d8:	add	sp, sp, #0x10
  4023dc:	ret
  4023e0:	sub	sp, sp, #0x30
  4023e4:	str	x0, [sp, #24]
  4023e8:	str	x1, [sp, #16]
  4023ec:	str	w2, [sp, #12]
  4023f0:	str	wzr, [sp, #36]
  4023f4:	b	4024d0 <setlocale@plt+0x8b0>
  4023f8:	ldr	x0, [sp, #24]
  4023fc:	ldrb	w0, [x0]
  402400:	str	w0, [sp, #44]
  402404:	ldr	w0, [sp, #12]
  402408:	cmp	w0, #0x0
  40240c:	b.eq	402460 <setlocale@plt+0x840>  // b.none
  402410:	ldr	w0, [sp, #36]
  402414:	cmp	w0, #0x0
  402418:	b.ne	40243c <setlocale@plt+0x81c>  // b.any
  40241c:	ldr	w0, [sp, #44]
  402420:	cmp	w0, #0x60
  402424:	b.le	40243c <setlocale@plt+0x81c>
  402428:	ldr	w0, [sp, #44]
  40242c:	cmp	w0, #0x7a
  402430:	b.gt	40243c <setlocale@plt+0x81c>
  402434:	mov	w0, #0xffffffff            	// #-1
  402438:	b	4024ec <setlocale@plt+0x8cc>
  40243c:	ldr	w0, [sp, #44]
  402440:	cmp	w0, #0x40
  402444:	b.le	402460 <setlocale@plt+0x840>
  402448:	ldr	w0, [sp, #44]
  40244c:	cmp	w0, #0x5a
  402450:	b.gt	402460 <setlocale@plt+0x840>
  402454:	ldr	w0, [sp, #44]
  402458:	add	w0, w0, #0x20
  40245c:	str	w0, [sp, #44]
  402460:	ldr	x0, [sp, #16]
  402464:	ldrb	w0, [x0]
  402468:	str	w0, [sp, #40]
  40246c:	ldr	w0, [sp, #36]
  402470:	cmp	w0, #0x0
  402474:	b.le	40249c <setlocale@plt+0x87c>
  402478:	ldr	w0, [sp, #40]
  40247c:	cmp	w0, #0x40
  402480:	b.le	40249c <setlocale@plt+0x87c>
  402484:	ldr	w0, [sp, #40]
  402488:	cmp	w0, #0x5a
  40248c:	b.gt	40249c <setlocale@plt+0x87c>
  402490:	ldr	w0, [sp, #40]
  402494:	add	w0, w0, #0x20
  402498:	str	w0, [sp, #40]
  40249c:	ldr	w1, [sp, #44]
  4024a0:	ldr	w0, [sp, #40]
  4024a4:	cmp	w1, w0
  4024a8:	b.ne	4024e4 <setlocale@plt+0x8c4>  // b.any
  4024ac:	ldr	w0, [sp, #36]
  4024b0:	add	w0, w0, #0x1
  4024b4:	str	w0, [sp, #36]
  4024b8:	ldr	x0, [sp, #16]
  4024bc:	add	x0, x0, #0x1
  4024c0:	str	x0, [sp, #16]
  4024c4:	ldr	x0, [sp, #24]
  4024c8:	add	x0, x0, #0x1
  4024cc:	str	x0, [sp, #24]
  4024d0:	ldr	x0, [sp, #16]
  4024d4:	ldrb	w0, [x0]
  4024d8:	cmp	w0, #0x0
  4024dc:	b.ne	4023f8 <setlocale@plt+0x7d8>  // b.any
  4024e0:	b	4024e8 <setlocale@plt+0x8c8>
  4024e4:	nop
  4024e8:	ldr	w0, [sp, #36]
  4024ec:	add	sp, sp, #0x30
  4024f0:	ret
  4024f4:	stp	x29, x30, [sp, #-32]!
  4024f8:	mov	x29, sp
  4024fc:	str	w0, [sp, #28]
  402500:	ldr	w0, [sp, #28]
  402504:	cmp	w0, #0x0
  402508:	b.ge	402520 <setlocale@plt+0x900>  // b.tcont
  40250c:	adrp	x0, 440000 <winch@@Base+0x20630>
  402510:	add	x0, x0, #0x8a8
  402514:	ldr	w0, [x0]
  402518:	str	w0, [sp, #28]
  40251c:	b	402530 <setlocale@plt+0x910>
  402520:	adrp	x0, 440000 <winch@@Base+0x20630>
  402524:	add	x0, x0, #0x8a8
  402528:	ldr	w1, [sp, #28]
  40252c:	str	w1, [x0]
  402530:	adrp	x0, 445000 <PC+0x4788>
  402534:	add	x0, x0, #0x198
  402538:	mov	w1, #0x1                   	// #1
  40253c:	str	w1, [x0]
  402540:	mov	x0, #0x0                   	// #0
  402544:	bl	40f0cc <clear@@Base+0xae80>
  402548:	bl	40a600 <clear@@Base+0x63b4>
  40254c:	adrp	x0, 440000 <winch@@Base+0x20630>
  402550:	add	x0, x0, #0x898
  402554:	ldr	w0, [x0]
  402558:	cmp	w0, #0x0
  40255c:	b.eq	402578 <setlocale@plt+0x958>  // b.none
  402560:	adrp	x0, 445000 <PC+0x4788>
  402564:	add	x0, x0, #0x18c
  402568:	ldr	w0, [x0]
  40256c:	cmp	w0, #0x0
  402570:	b.eq	402578 <setlocale@plt+0x958>  // b.none
  402574:	bl	404328 <clear@@Base+0xdc>
  402578:	bl	403f88 <setlocale@plt+0x2368>
  40257c:	bl	41ab60 <clear@@Base+0x16914>
  402580:	mov	w0, #0x0                   	// #0
  402584:	bl	402594 <setlocale@plt+0x974>
  402588:	bl	421154 <winch@@Base+0x1784>
  40258c:	ldr	w0, [sp, #28]
  402590:	bl	4017c0 <exit@plt>
  402594:	stp	x29, x30, [sp, #-96]!
  402598:	mov	x29, sp
  40259c:	str	w0, [sp, #28]
  4025a0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4025a4:	add	x0, x0, #0x998
  4025a8:	ldr	w0, [x0]
  4025ac:	ldr	w1, [sp, #28]
  4025b0:	cmp	w1, w0
  4025b4:	b.eq	4029c4 <setlocale@plt+0xda4>  // b.none
  4025b8:	adrp	x0, 445000 <PC+0x4788>
  4025bc:	add	x0, x0, #0x1dc
  4025c0:	mov	w1, #0x8                   	// #8
  4025c4:	str	w1, [x0]
  4025c8:	ldr	w0, [sp, #28]
  4025cc:	cmp	w0, #0x0
  4025d0:	b.eq	402950 <setlocale@plt+0xd30>  // b.none
  4025d4:	adrp	x0, 445000 <PC+0x4788>
  4025d8:	add	x0, x0, #0x304
  4025dc:	ldr	w0, [x0]
  4025e0:	add	x1, sp, #0x20
  4025e4:	bl	401880 <tcgetattr@plt>
  4025e8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4025ec:	add	x0, x0, #0x99c
  4025f0:	ldr	w0, [x0]
  4025f4:	cmp	w0, #0x0
  4025f8:	b.ne	402644 <setlocale@plt+0xa24>  // b.any
  4025fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  402600:	add	x0, x0, #0x9a0
  402604:	mov	x1, x0
  402608:	add	x0, sp, #0x20
  40260c:	ldp	x2, x3, [x0]
  402610:	stp	x2, x3, [x1]
  402614:	ldp	x2, x3, [x0, #16]
  402618:	stp	x2, x3, [x1, #16]
  40261c:	ldp	x2, x3, [x0, #32]
  402620:	stp	x2, x3, [x1, #32]
  402624:	ldr	x2, [x0, #48]
  402628:	str	x2, [x1, #48]
  40262c:	ldr	w0, [x0, #56]
  402630:	str	w0, [x1, #56]
  402634:	adrp	x0, 440000 <winch@@Base+0x20630>
  402638:	add	x0, x0, #0x99c
  40263c:	mov	w1, #0x1                   	// #1
  402640:	str	w1, [x0]
  402644:	add	x0, sp, #0x20
  402648:	bl	401800 <cfgetospeed@plt>
  40264c:	mov	w1, #0x1002                	// #4098
  402650:	cmp	w0, w1
  402654:	b.eq	4028c0 <setlocale@plt+0xca0>  // b.none
  402658:	mov	w1, #0x1002                	// #4098
  40265c:	cmp	w0, w1
  402660:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  402664:	mov	w1, #0x1001                	// #4097
  402668:	cmp	w0, w1
  40266c:	b.eq	4028ac <setlocale@plt+0xc8c>  // b.none
  402670:	mov	w1, #0x1001                	// #4097
  402674:	cmp	w0, w1
  402678:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40267c:	cmp	w0, #0xf
  402680:	b.eq	402898 <setlocale@plt+0xc78>  // b.none
  402684:	cmp	w0, #0xf
  402688:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40268c:	cmp	w0, #0xe
  402690:	b.eq	402884 <setlocale@plt+0xc64>  // b.none
  402694:	cmp	w0, #0xe
  402698:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40269c:	cmp	w0, #0xd
  4026a0:	b.eq	402870 <setlocale@plt+0xc50>  // b.none
  4026a4:	cmp	w0, #0xd
  4026a8:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  4026ac:	cmp	w0, #0xc
  4026b0:	b.eq	40285c <setlocale@plt+0xc3c>  // b.none
  4026b4:	cmp	w0, #0xc
  4026b8:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  4026bc:	cmp	w0, #0xb
  4026c0:	b.eq	402848 <setlocale@plt+0xc28>  // b.none
  4026c4:	cmp	w0, #0xb
  4026c8:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  4026cc:	cmp	w0, #0xa
  4026d0:	b.eq	402834 <setlocale@plt+0xc14>  // b.none
  4026d4:	cmp	w0, #0xa
  4026d8:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  4026dc:	cmp	w0, #0x9
  4026e0:	b.eq	402820 <setlocale@plt+0xc00>  // b.none
  4026e4:	cmp	w0, #0x9
  4026e8:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  4026ec:	cmp	w0, #0x8
  4026f0:	b.eq	40280c <setlocale@plt+0xbec>  // b.none
  4026f4:	cmp	w0, #0x8
  4026f8:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  4026fc:	cmp	w0, #0x7
  402700:	b.eq	4027f8 <setlocale@plt+0xbd8>  // b.none
  402704:	cmp	w0, #0x7
  402708:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40270c:	cmp	w0, #0x6
  402710:	b.eq	4027e4 <setlocale@plt+0xbc4>  // b.none
  402714:	cmp	w0, #0x6
  402718:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40271c:	cmp	w0, #0x5
  402720:	b.eq	4027d0 <setlocale@plt+0xbb0>  // b.none
  402724:	cmp	w0, #0x5
  402728:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40272c:	cmp	w0, #0x4
  402730:	b.eq	4027bc <setlocale@plt+0xb9c>  // b.none
  402734:	cmp	w0, #0x4
  402738:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40273c:	cmp	w0, #0x3
  402740:	b.eq	4027a8 <setlocale@plt+0xb88>  // b.none
  402744:	cmp	w0, #0x3
  402748:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40274c:	cmp	w0, #0x2
  402750:	b.eq	402794 <setlocale@plt+0xb74>  // b.none
  402754:	cmp	w0, #0x2
  402758:	b.hi	4028d4 <setlocale@plt+0xcb4>  // b.pmore
  40275c:	cmp	w0, #0x0
  402760:	b.eq	402770 <setlocale@plt+0xb50>  // b.none
  402764:	cmp	w0, #0x1
  402768:	b.eq	402780 <setlocale@plt+0xb60>  // b.none
  40276c:	b	4028d4 <setlocale@plt+0xcb4>
  402770:	adrp	x0, 440000 <winch@@Base+0x20630>
  402774:	add	x0, x0, #0x868
  402778:	strh	wzr, [x0]
  40277c:	b	4028d4 <setlocale@plt+0xcb4>
  402780:	adrp	x0, 440000 <winch@@Base+0x20630>
  402784:	add	x0, x0, #0x868
  402788:	mov	w1, #0x1                   	// #1
  40278c:	strh	w1, [x0]
  402790:	b	4028d4 <setlocale@plt+0xcb4>
  402794:	adrp	x0, 440000 <winch@@Base+0x20630>
  402798:	add	x0, x0, #0x868
  40279c:	mov	w1, #0x2                   	// #2
  4027a0:	strh	w1, [x0]
  4027a4:	b	4028d4 <setlocale@plt+0xcb4>
  4027a8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4027ac:	add	x0, x0, #0x868
  4027b0:	mov	w1, #0x3                   	// #3
  4027b4:	strh	w1, [x0]
  4027b8:	b	4028d4 <setlocale@plt+0xcb4>
  4027bc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4027c0:	add	x0, x0, #0x868
  4027c4:	mov	w1, #0x4                   	// #4
  4027c8:	strh	w1, [x0]
  4027cc:	b	4028d4 <setlocale@plt+0xcb4>
  4027d0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4027d4:	add	x0, x0, #0x868
  4027d8:	mov	w1, #0x5                   	// #5
  4027dc:	strh	w1, [x0]
  4027e0:	b	4028d4 <setlocale@plt+0xcb4>
  4027e4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4027e8:	add	x0, x0, #0x868
  4027ec:	mov	w1, #0x6                   	// #6
  4027f0:	strh	w1, [x0]
  4027f4:	b	4028d4 <setlocale@plt+0xcb4>
  4027f8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4027fc:	add	x0, x0, #0x868
  402800:	mov	w1, #0x7                   	// #7
  402804:	strh	w1, [x0]
  402808:	b	4028d4 <setlocale@plt+0xcb4>
  40280c:	adrp	x0, 440000 <winch@@Base+0x20630>
  402810:	add	x0, x0, #0x868
  402814:	mov	w1, #0x8                   	// #8
  402818:	strh	w1, [x0]
  40281c:	b	4028d4 <setlocale@plt+0xcb4>
  402820:	adrp	x0, 440000 <winch@@Base+0x20630>
  402824:	add	x0, x0, #0x868
  402828:	mov	w1, #0x9                   	// #9
  40282c:	strh	w1, [x0]
  402830:	b	4028d4 <setlocale@plt+0xcb4>
  402834:	adrp	x0, 440000 <winch@@Base+0x20630>
  402838:	add	x0, x0, #0x868
  40283c:	mov	w1, #0xa                   	// #10
  402840:	strh	w1, [x0]
  402844:	b	4028d4 <setlocale@plt+0xcb4>
  402848:	adrp	x0, 440000 <winch@@Base+0x20630>
  40284c:	add	x0, x0, #0x868
  402850:	mov	w1, #0xb                   	// #11
  402854:	strh	w1, [x0]
  402858:	b	4028d4 <setlocale@plt+0xcb4>
  40285c:	adrp	x0, 440000 <winch@@Base+0x20630>
  402860:	add	x0, x0, #0x868
  402864:	mov	w1, #0xc                   	// #12
  402868:	strh	w1, [x0]
  40286c:	b	4028d4 <setlocale@plt+0xcb4>
  402870:	adrp	x0, 440000 <winch@@Base+0x20630>
  402874:	add	x0, x0, #0x868
  402878:	mov	w1, #0xd                   	// #13
  40287c:	strh	w1, [x0]
  402880:	b	4028d4 <setlocale@plt+0xcb4>
  402884:	adrp	x0, 440000 <winch@@Base+0x20630>
  402888:	add	x0, x0, #0x868
  40288c:	mov	w1, #0xe                   	// #14
  402890:	strh	w1, [x0]
  402894:	b	4028d4 <setlocale@plt+0xcb4>
  402898:	adrp	x0, 440000 <winch@@Base+0x20630>
  40289c:	add	x0, x0, #0x868
  4028a0:	mov	w1, #0xf                   	// #15
  4028a4:	strh	w1, [x0]
  4028a8:	b	4028d4 <setlocale@plt+0xcb4>
  4028ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4028b0:	add	x0, x0, #0x868
  4028b4:	mov	w1, #0x10                  	// #16
  4028b8:	strh	w1, [x0]
  4028bc:	b	4028d4 <setlocale@plt+0xcb4>
  4028c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4028c4:	add	x0, x0, #0x868
  4028c8:	mov	w1, #0x11                  	// #17
  4028cc:	strh	w1, [x0]
  4028d0:	nop
  4028d4:	ldrb	w0, [sp, #51]
  4028d8:	mov	w1, w0
  4028dc:	adrp	x0, 445000 <PC+0x4788>
  4028e0:	add	x0, x0, #0x1c4
  4028e4:	str	w1, [x0]
  4028e8:	ldrb	w0, [sp, #52]
  4028ec:	mov	w1, w0
  4028f0:	adrp	x0, 445000 <PC+0x4788>
  4028f4:	add	x0, x0, #0x1c0
  4028f8:	str	w1, [x0]
  4028fc:	ldrb	w0, [sp, #63]
  402900:	mov	w1, w0
  402904:	adrp	x0, 445000 <PC+0x4788>
  402908:	add	x0, x0, #0x200
  40290c:	str	w1, [x0]
  402910:	ldr	w1, [sp, #44]
  402914:	mov	w0, #0xffffff85            	// #-123
  402918:	and	w0, w1, w0
  40291c:	str	w0, [sp, #44]
  402920:	ldr	w1, [sp, #36]
  402924:	mov	w0, #0x1805                	// #6149
  402928:	orr	w0, w1, w0
  40292c:	str	w0, [sp, #36]
  402930:	ldr	w0, [sp, #36]
  402934:	and	w0, w0, #0xffffffc7
  402938:	str	w0, [sp, #36]
  40293c:	mov	w0, #0x1                   	// #1
  402940:	strb	w0, [sp, #55]
  402944:	strb	wzr, [sp, #54]
  402948:	strb	wzr, [sp, #64]
  40294c:	b	402984 <setlocale@plt+0xd64>
  402950:	adrp	x0, 440000 <winch@@Base+0x20630>
  402954:	add	x1, x0, #0x9a0
  402958:	add	x0, sp, #0x20
  40295c:	ldp	x2, x3, [x1]
  402960:	stp	x2, x3, [x0]
  402964:	ldp	x2, x3, [x1, #16]
  402968:	stp	x2, x3, [x0, #16]
  40296c:	ldp	x2, x3, [x1, #32]
  402970:	stp	x2, x3, [x0, #32]
  402974:	ldr	x2, [x1, #48]
  402978:	str	x2, [x0, #48]
  40297c:	ldr	w1, [x1, #56]
  402980:	str	w1, [x0, #56]
  402984:	adrp	x0, 445000 <PC+0x4788>
  402988:	add	x0, x0, #0x304
  40298c:	ldr	w0, [x0]
  402990:	bl	4018d0 <fsync@plt>
  402994:	adrp	x0, 445000 <PC+0x4788>
  402998:	add	x0, x0, #0x304
  40299c:	ldr	w0, [x0]
  4029a0:	add	x1, sp, #0x20
  4029a4:	mov	x2, x1
  4029a8:	mov	w1, #0x1                   	// #1
  4029ac:	bl	401ae0 <tcsetattr@plt>
  4029b0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4029b4:	add	x0, x0, #0x998
  4029b8:	ldr	w1, [sp, #28]
  4029bc:	str	w1, [x0]
  4029c0:	b	4029c8 <setlocale@plt+0xda8>
  4029c4:	nop
  4029c8:	ldp	x29, x30, [sp], #96
  4029cc:	ret
  4029d0:	stp	x29, x30, [sp, #-112]!
  4029d4:	mov	x29, sp
  4029d8:	str	x0, [sp, #24]
  4029dc:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  4029e0:	add	x0, x0, #0x26c
  4029e4:	ldr	w0, [x0]
  4029e8:	cmp	w0, #0x0
  4029ec:	b.eq	402ad0 <setlocale@plt+0xeb0>  // b.none
  4029f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4029f4:	add	x0, x0, #0x9e0
  4029f8:	ldr	x0, [x0]
  4029fc:	str	x0, [sp, #104]
  402a00:	b	402a34 <setlocale@plt+0xe14>
  402a04:	ldr	x0, [sp, #104]
  402a08:	ldr	x0, [x0, #8]
  402a0c:	ldr	x1, [sp, #24]
  402a10:	bl	401a70 <strcmp@plt>
  402a14:	cmp	w0, #0x0
  402a18:	b.ne	402a28 <setlocale@plt+0xe08>  // b.any
  402a1c:	ldr	x0, [sp, #104]
  402a20:	ldr	x0, [x0, #16]
  402a24:	b	402af4 <setlocale@plt+0xed4>
  402a28:	ldr	x0, [sp, #104]
  402a2c:	ldr	x0, [x0]
  402a30:	str	x0, [sp, #104]
  402a34:	ldr	x0, [sp, #104]
  402a38:	cmp	x0, #0x0
  402a3c:	b.ne	402a04 <setlocale@plt+0xde4>  // b.any
  402a40:	mov	w1, #0x18                  	// #24
  402a44:	mov	w0, #0x1                   	// #1
  402a48:	bl	402344 <setlocale@plt+0x724>
  402a4c:	str	x0, [sp, #104]
  402a50:	ldr	x0, [sp, #24]
  402a54:	bl	402308 <setlocale@plt+0x6e8>
  402a58:	mov	x1, x0
  402a5c:	ldr	x0, [sp, #104]
  402a60:	str	x1, [x0, #8]
  402a64:	ldr	x0, [sp, #24]
  402a68:	bl	4017b0 <strlen@plt>
  402a6c:	add	w0, w0, #0x3
  402a70:	mov	w1, #0x1                   	// #1
  402a74:	bl	402344 <setlocale@plt+0x724>
  402a78:	mov	x1, x0
  402a7c:	ldr	x0, [sp, #104]
  402a80:	str	x1, [x0, #16]
  402a84:	ldr	x0, [sp, #104]
  402a88:	ldr	x3, [x0, #16]
  402a8c:	ldr	x2, [sp, #24]
  402a90:	adrp	x0, 421000 <winch@@Base+0x1630>
  402a94:	add	x1, x0, #0x3c0
  402a98:	mov	x0, x3
  402a9c:	bl	401820 <sprintf@plt>
  402aa0:	adrp	x0, 440000 <winch@@Base+0x20630>
  402aa4:	add	x0, x0, #0x9e0
  402aa8:	ldr	x1, [x0]
  402aac:	ldr	x0, [sp, #104]
  402ab0:	str	x1, [x0]
  402ab4:	adrp	x0, 440000 <winch@@Base+0x20630>
  402ab8:	add	x0, x0, #0x9e0
  402abc:	ldr	x1, [sp, #104]
  402ac0:	str	x1, [x0]
  402ac4:	ldr	x0, [sp, #104]
  402ac8:	ldr	x0, [x0, #16]
  402acc:	b	402af4 <setlocale@plt+0xed4>
  402ad0:	add	x4, sp, #0x28
  402ad4:	ldr	x3, [sp, #24]
  402ad8:	adrp	x0, 421000 <winch@@Base+0x1630>
  402adc:	add	x2, x0, #0x3c8
  402ae0:	mov	x1, #0x40                  	// #64
  402ae4:	mov	x0, x4
  402ae8:	bl	401870 <snprintf@plt>
  402aec:	add	x0, sp, #0x28
  402af0:	bl	40e4d8 <clear@@Base+0xa28c>
  402af4:	ldp	x29, x30, [sp], #112
  402af8:	ret
  402afc:	stp	x29, x30, [sp, #-48]!
  402b00:	mov	x29, sp
  402b04:	str	x0, [sp, #24]
  402b08:	ldr	x0, [sp, #24]
  402b0c:	bl	4029d0 <setlocale@plt+0xdb0>
  402b10:	str	x0, [sp, #40]
  402b14:	ldr	x0, [sp, #40]
  402b18:	cmp	x0, #0x0
  402b1c:	b.eq	402b50 <setlocale@plt+0xf30>  // b.none
  402b20:	ldr	x0, [sp, #40]
  402b24:	ldrb	w0, [x0]
  402b28:	cmp	w0, #0x0
  402b2c:	b.eq	402b48 <setlocale@plt+0xf28>  // b.none
  402b30:	ldr	x0, [sp, #40]
  402b34:	ldrb	w0, [x0]
  402b38:	cmp	w0, #0x30
  402b3c:	b.eq	402b48 <setlocale@plt+0xf28>  // b.none
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	b	402b74 <setlocale@plt+0xf54>
  402b48:	mov	w0, #0x0                   	// #0
  402b4c:	b	402b74 <setlocale@plt+0xf54>
  402b50:	adrp	x0, 440000 <winch@@Base+0x20630>
  402b54:	add	x0, x0, #0x990
  402b58:	ldr	w0, [x0]
  402b5c:	cmp	w0, #0x0
  402b60:	b.eq	402b6c <setlocale@plt+0xf4c>  // b.none
  402b64:	mov	w0, #0x0                   	// #0
  402b68:	b	402b74 <setlocale@plt+0xf54>
  402b6c:	ldr	x0, [sp, #24]
  402b70:	bl	4019a0 <tgetflag@plt>
  402b74:	ldp	x29, x30, [sp], #48
  402b78:	ret
  402b7c:	stp	x29, x30, [sp, #-48]!
  402b80:	mov	x29, sp
  402b84:	str	x0, [sp, #24]
  402b88:	ldr	x0, [sp, #24]
  402b8c:	bl	4029d0 <setlocale@plt+0xdb0>
  402b90:	str	x0, [sp, #40]
  402b94:	ldr	x0, [sp, #40]
  402b98:	cmp	x0, #0x0
  402b9c:	b.eq	402bac <setlocale@plt+0xf8c>  // b.none
  402ba0:	ldr	x0, [sp, #40]
  402ba4:	bl	4018e0 <atoi@plt>
  402ba8:	b	402bd0 <setlocale@plt+0xfb0>
  402bac:	adrp	x0, 440000 <winch@@Base+0x20630>
  402bb0:	add	x0, x0, #0x990
  402bb4:	ldr	w0, [x0]
  402bb8:	cmp	w0, #0x0
  402bbc:	b.eq	402bc8 <setlocale@plt+0xfa8>  // b.none
  402bc0:	mov	w0, #0xffffffff            	// #-1
  402bc4:	b	402bd0 <setlocale@plt+0xfb0>
  402bc8:	ldr	x0, [sp, #24]
  402bcc:	bl	4019f0 <tgetnum@plt>
  402bd0:	ldp	x29, x30, [sp], #48
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-48]!
  402bdc:	mov	x29, sp
  402be0:	str	x0, [sp, #24]
  402be4:	str	x1, [sp, #16]
  402be8:	ldr	x0, [sp, #24]
  402bec:	bl	4029d0 <setlocale@plt+0xdb0>
  402bf0:	str	x0, [sp, #40]
  402bf4:	ldr	x0, [sp, #40]
  402bf8:	cmp	x0, #0x0
  402bfc:	b.eq	402c08 <setlocale@plt+0xfe8>  // b.none
  402c00:	ldr	x0, [sp, #40]
  402c04:	b	402c30 <setlocale@plt+0x1010>
  402c08:	adrp	x0, 440000 <winch@@Base+0x20630>
  402c0c:	add	x0, x0, #0x990
  402c10:	ldr	w0, [x0]
  402c14:	cmp	w0, #0x0
  402c18:	b.eq	402c24 <setlocale@plt+0x1004>  // b.none
  402c1c:	mov	x0, #0x0                   	// #0
  402c20:	b	402c30 <setlocale@plt+0x1010>
  402c24:	ldr	x1, [sp, #16]
  402c28:	ldr	x0, [sp, #24]
  402c2c:	bl	401b10 <tgetstr@plt>
  402c30:	ldp	x29, x30, [sp], #48
  402c34:	ret
  402c38:	stp	x29, x30, [sp, #-48]!
  402c3c:	mov	x29, sp
  402c40:	str	wzr, [sp, #44]
  402c44:	ldr	w0, [sp, #44]
  402c48:	str	w0, [sp, #40]
  402c4c:	add	x0, sp, #0x10
  402c50:	mov	x2, x0
  402c54:	mov	x1, #0x5413                	// #21523
  402c58:	mov	w0, #0x2                   	// #2
  402c5c:	bl	401c10 <ioctl@plt>
  402c60:	cmp	w0, #0x0
  402c64:	b.ne	402c90 <setlocale@plt+0x1070>  // b.any
  402c68:	ldrh	w0, [sp, #16]
  402c6c:	cmp	w0, #0x0
  402c70:	b.eq	402c7c <setlocale@plt+0x105c>  // b.none
  402c74:	ldrh	w0, [sp, #16]
  402c78:	str	w0, [sp, #44]
  402c7c:	ldrh	w0, [sp, #18]
  402c80:	cmp	w0, #0x0
  402c84:	b.eq	402c90 <setlocale@plt+0x1070>  // b.none
  402c88:	ldrh	w0, [sp, #18]
  402c8c:	str	w0, [sp, #40]
  402c90:	ldr	w0, [sp, #44]
  402c94:	cmp	w0, #0x0
  402c98:	b.le	402cb0 <setlocale@plt+0x1090>
  402c9c:	adrp	x0, 445000 <PC+0x4788>
  402ca0:	add	x0, x0, #0x1c8
  402ca4:	ldr	w1, [sp, #44]
  402ca8:	str	w1, [x0]
  402cac:	b	402d14 <setlocale@plt+0x10f4>
  402cb0:	adrp	x0, 421000 <winch@@Base+0x1630>
  402cb4:	add	x0, x0, #0x3d8
  402cb8:	bl	40e4d8 <clear@@Base+0xa28c>
  402cbc:	str	x0, [sp, #32]
  402cc0:	ldr	x0, [sp, #32]
  402cc4:	cmp	x0, #0x0
  402cc8:	b.eq	402ce8 <setlocale@plt+0x10c8>  // b.none
  402ccc:	ldr	x0, [sp, #32]
  402cd0:	bl	4018e0 <atoi@plt>
  402cd4:	mov	w1, w0
  402cd8:	adrp	x0, 445000 <PC+0x4788>
  402cdc:	add	x0, x0, #0x1c8
  402ce0:	str	w1, [x0]
  402ce4:	b	402d14 <setlocale@plt+0x10f4>
  402ce8:	adrp	x0, 421000 <winch@@Base+0x1630>
  402cec:	add	x0, x0, #0x3e0
  402cf0:	bl	402b7c <setlocale@plt+0xf5c>
  402cf4:	str	w0, [sp, #28]
  402cf8:	ldr	w0, [sp, #28]
  402cfc:	cmp	w0, #0x0
  402d00:	b.le	402d14 <setlocale@plt+0x10f4>
  402d04:	adrp	x0, 445000 <PC+0x4788>
  402d08:	add	x0, x0, #0x1c8
  402d0c:	ldr	w1, [sp, #28]
  402d10:	str	w1, [x0]
  402d14:	adrp	x0, 445000 <PC+0x4788>
  402d18:	add	x0, x0, #0x1c8
  402d1c:	ldr	w0, [x0]
  402d20:	cmp	w0, #0x0
  402d24:	b.gt	402d38 <setlocale@plt+0x1118>
  402d28:	adrp	x0, 445000 <PC+0x4788>
  402d2c:	add	x0, x0, #0x1c8
  402d30:	mov	w1, #0x18                  	// #24
  402d34:	str	w1, [x0]
  402d38:	ldr	w0, [sp, #40]
  402d3c:	cmp	w0, #0x0
  402d40:	b.le	402d58 <setlocale@plt+0x1138>
  402d44:	adrp	x0, 445000 <PC+0x4788>
  402d48:	add	x0, x0, #0x1d4
  402d4c:	ldr	w1, [sp, #40]
  402d50:	str	w1, [x0]
  402d54:	b	402dbc <setlocale@plt+0x119c>
  402d58:	adrp	x0, 421000 <winch@@Base+0x1630>
  402d5c:	add	x0, x0, #0x3e8
  402d60:	bl	40e4d8 <clear@@Base+0xa28c>
  402d64:	str	x0, [sp, #32]
  402d68:	ldr	x0, [sp, #32]
  402d6c:	cmp	x0, #0x0
  402d70:	b.eq	402d90 <setlocale@plt+0x1170>  // b.none
  402d74:	ldr	x0, [sp, #32]
  402d78:	bl	4018e0 <atoi@plt>
  402d7c:	mov	w1, w0
  402d80:	adrp	x0, 445000 <PC+0x4788>
  402d84:	add	x0, x0, #0x1d4
  402d88:	str	w1, [x0]
  402d8c:	b	402dbc <setlocale@plt+0x119c>
  402d90:	adrp	x0, 421000 <winch@@Base+0x1630>
  402d94:	add	x0, x0, #0x3f0
  402d98:	bl	402b7c <setlocale@plt+0xf5c>
  402d9c:	str	w0, [sp, #28]
  402da0:	ldr	w0, [sp, #28]
  402da4:	cmp	w0, #0x0
  402da8:	b.le	402dbc <setlocale@plt+0x119c>
  402dac:	adrp	x0, 445000 <PC+0x4788>
  402db0:	add	x0, x0, #0x1d4
  402db4:	ldr	w1, [sp, #28]
  402db8:	str	w1, [x0]
  402dbc:	adrp	x0, 445000 <PC+0x4788>
  402dc0:	add	x0, x0, #0x1d4
  402dc4:	ldr	w0, [x0]
  402dc8:	cmp	w0, #0x0
  402dcc:	b.gt	402de0 <setlocale@plt+0x11c0>
  402dd0:	adrp	x0, 445000 <PC+0x4788>
  402dd4:	add	x0, x0, #0x1d4
  402dd8:	mov	w1, #0x50                  	// #80
  402ddc:	str	w1, [x0]
  402de0:	nop
  402de4:	ldp	x29, x30, [sp], #48
  402de8:	ret
  402dec:	stp	x29, x30, [sp, #-48]!
  402df0:	mov	x29, sp
  402df4:	str	w0, [sp, #28]
  402df8:	adrp	x0, 440000 <winch@@Base+0x20630>
  402dfc:	add	x0, x0, #0x9e8
  402e00:	str	x0, [sp, #32]
  402e04:	ldr	w0, [sp, #28]
  402e08:	cmp	w0, #0x28
  402e0c:	b.eq	403010 <setlocale@plt+0x13f0>  // b.none
  402e10:	ldr	w0, [sp, #28]
  402e14:	cmp	w0, #0x28
  402e18:	b.gt	40303c <setlocale@plt+0x141c>
  402e1c:	ldr	w0, [sp, #28]
  402e20:	cmp	w0, #0x9
  402e24:	b.eq	402fc0 <setlocale@plt+0x13a0>  // b.none
  402e28:	ldr	w0, [sp, #28]
  402e2c:	cmp	w0, #0x9
  402e30:	b.gt	40303c <setlocale@plt+0x141c>
  402e34:	ldr	w0, [sp, #28]
  402e38:	cmp	w0, #0x8
  402e3c:	b.eq	402fa4 <setlocale@plt+0x1384>  // b.none
  402e40:	ldr	w0, [sp, #28]
  402e44:	cmp	w0, #0x8
  402e48:	b.gt	40303c <setlocale@plt+0x141c>
  402e4c:	ldr	w0, [sp, #28]
  402e50:	cmp	w0, #0x7
  402e54:	b.eq	402f88 <setlocale@plt+0x1368>  // b.none
  402e58:	ldr	w0, [sp, #28]
  402e5c:	cmp	w0, #0x7
  402e60:	b.gt	40303c <setlocale@plt+0x141c>
  402e64:	ldr	w0, [sp, #28]
  402e68:	cmp	w0, #0x6
  402e6c:	b.eq	402f6c <setlocale@plt+0x134c>  // b.none
  402e70:	ldr	w0, [sp, #28]
  402e74:	cmp	w0, #0x6
  402e78:	b.gt	40303c <setlocale@plt+0x141c>
  402e7c:	ldr	w0, [sp, #28]
  402e80:	cmp	w0, #0x5
  402e84:	b.eq	402f50 <setlocale@plt+0x1330>  // b.none
  402e88:	ldr	w0, [sp, #28]
  402e8c:	cmp	w0, #0x5
  402e90:	b.gt	40303c <setlocale@plt+0x141c>
  402e94:	ldr	w0, [sp, #28]
  402e98:	cmp	w0, #0x4
  402e9c:	b.eq	402f34 <setlocale@plt+0x1314>  // b.none
  402ea0:	ldr	w0, [sp, #28]
  402ea4:	cmp	w0, #0x4
  402ea8:	b.gt	40303c <setlocale@plt+0x141c>
  402eac:	ldr	w0, [sp, #28]
  402eb0:	cmp	w0, #0x3
  402eb4:	b.eq	402f18 <setlocale@plt+0x12f8>  // b.none
  402eb8:	ldr	w0, [sp, #28]
  402ebc:	cmp	w0, #0x3
  402ec0:	b.gt	40303c <setlocale@plt+0x141c>
  402ec4:	ldr	w0, [sp, #28]
  402ec8:	cmp	w0, #0x1
  402ecc:	b.eq	402ee0 <setlocale@plt+0x12c0>  // b.none
  402ed0:	ldr	w0, [sp, #28]
  402ed4:	cmp	w0, #0x2
  402ed8:	b.eq	402efc <setlocale@plt+0x12dc>  // b.none
  402edc:	b	40303c <setlocale@plt+0x141c>
  402ee0:	add	x0, sp, #0x20
  402ee4:	mov	x1, x0
  402ee8:	adrp	x0, 421000 <winch@@Base+0x1630>
  402eec:	add	x0, x0, #0x3f8
  402ef0:	bl	402bd8 <setlocale@plt+0xfb8>
  402ef4:	str	x0, [sp, #40]
  402ef8:	b	403048 <setlocale@plt+0x1428>
  402efc:	add	x0, sp, #0x20
  402f00:	mov	x1, x0
  402f04:	adrp	x0, 421000 <winch@@Base+0x1630>
  402f08:	add	x0, x0, #0x400
  402f0c:	bl	402bd8 <setlocale@plt+0xfb8>
  402f10:	str	x0, [sp, #40]
  402f14:	b	403048 <setlocale@plt+0x1428>
  402f18:	add	x0, sp, #0x20
  402f1c:	mov	x1, x0
  402f20:	adrp	x0, 421000 <winch@@Base+0x1630>
  402f24:	add	x0, x0, #0x408
  402f28:	bl	402bd8 <setlocale@plt+0xfb8>
  402f2c:	str	x0, [sp, #40]
  402f30:	b	403048 <setlocale@plt+0x1428>
  402f34:	add	x0, sp, #0x20
  402f38:	mov	x1, x0
  402f3c:	adrp	x0, 421000 <winch@@Base+0x1630>
  402f40:	add	x0, x0, #0x410
  402f44:	bl	402bd8 <setlocale@plt+0xfb8>
  402f48:	str	x0, [sp, #40]
  402f4c:	b	403048 <setlocale@plt+0x1428>
  402f50:	add	x0, sp, #0x20
  402f54:	mov	x1, x0
  402f58:	adrp	x0, 421000 <winch@@Base+0x1630>
  402f5c:	add	x0, x0, #0x418
  402f60:	bl	402bd8 <setlocale@plt+0xfb8>
  402f64:	str	x0, [sp, #40]
  402f68:	b	403048 <setlocale@plt+0x1428>
  402f6c:	add	x0, sp, #0x20
  402f70:	mov	x1, x0
  402f74:	adrp	x0, 421000 <winch@@Base+0x1630>
  402f78:	add	x0, x0, #0x420
  402f7c:	bl	402bd8 <setlocale@plt+0xfb8>
  402f80:	str	x0, [sp, #40]
  402f84:	b	403048 <setlocale@plt+0x1428>
  402f88:	add	x0, sp, #0x20
  402f8c:	mov	x1, x0
  402f90:	adrp	x0, 421000 <winch@@Base+0x1630>
  402f94:	add	x0, x0, #0x428
  402f98:	bl	402bd8 <setlocale@plt+0xfb8>
  402f9c:	str	x0, [sp, #40]
  402fa0:	b	403048 <setlocale@plt+0x1428>
  402fa4:	add	x0, sp, #0x20
  402fa8:	mov	x1, x0
  402fac:	adrp	x0, 421000 <winch@@Base+0x1630>
  402fb0:	add	x0, x0, #0x430
  402fb4:	bl	402bd8 <setlocale@plt+0xfb8>
  402fb8:	str	x0, [sp, #40]
  402fbc:	b	403048 <setlocale@plt+0x1428>
  402fc0:	add	x0, sp, #0x20
  402fc4:	mov	x1, x0
  402fc8:	adrp	x0, 421000 <winch@@Base+0x1630>
  402fcc:	add	x0, x0, #0x438
  402fd0:	bl	402bd8 <setlocale@plt+0xfb8>
  402fd4:	str	x0, [sp, #40]
  402fd8:	ldr	x0, [sp, #40]
  402fdc:	cmp	x0, #0x0
  402fe0:	b.ne	403044 <setlocale@plt+0x1424>  // b.any
  402fe4:	adrp	x0, 440000 <winch@@Base+0x20630>
  402fe8:	add	x0, x0, #0x9e8
  402fec:	mov	w1, #0x7f                  	// #127
  402ff0:	strb	w1, [x0]
  402ff4:	adrp	x0, 440000 <winch@@Base+0x20630>
  402ff8:	add	x0, x0, #0x9e8
  402ffc:	strb	wzr, [x0, #1]
  403000:	adrp	x0, 440000 <winch@@Base+0x20630>
  403004:	add	x0, x0, #0x9e8
  403008:	str	x0, [sp, #40]
  40300c:	b	403044 <setlocale@plt+0x1424>
  403010:	adrp	x0, 440000 <winch@@Base+0x20630>
  403014:	add	x0, x0, #0x9e8
  403018:	mov	w1, #0xb                   	// #11
  40301c:	strb	w1, [x0]
  403020:	adrp	x0, 440000 <winch@@Base+0x20630>
  403024:	add	x0, x0, #0x9e8
  403028:	strb	wzr, [x0, #1]
  40302c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403030:	add	x0, x0, #0x9e8
  403034:	str	x0, [sp, #40]
  403038:	b	403048 <setlocale@plt+0x1428>
  40303c:	mov	x0, #0x0                   	// #0
  403040:	b	40304c <setlocale@plt+0x142c>
  403044:	nop
  403048:	ldr	x0, [sp, #40]
  40304c:	ldp	x29, x30, [sp], #48
  403050:	ret
  403054:	sub	sp, sp, #0x840
  403058:	stp	x29, x30, [sp]
  40305c:	mov	x29, sp
  403060:	str	x19, [sp, #16]
  403064:	adrp	x0, 421000 <winch@@Base+0x1630>
  403068:	add	x0, x0, #0x440
  40306c:	bl	40e4d8 <clear@@Base+0xa28c>
  403070:	bl	40e588 <clear@@Base+0xa33c>
  403074:	cmp	w0, #0x0
  403078:	cset	w0, eq  // eq = none
  40307c:	and	w0, w0, #0xff
  403080:	mov	w1, w0
  403084:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  403088:	add	x0, x0, #0x26c
  40308c:	str	w1, [x0]
  403090:	adrp	x0, 421000 <winch@@Base+0x1630>
  403094:	add	x0, x0, #0x458
  403098:	bl	40e4d8 <clear@@Base+0xa28c>
  40309c:	str	x0, [sp, #2088]
  4030a0:	ldr	x0, [sp, #2088]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.ne	4030b8 <setlocale@plt+0x1498>  // b.any
  4030ac:	adrp	x0, 421000 <winch@@Base+0x1630>
  4030b0:	add	x0, x0, #0x460
  4030b4:	str	x0, [sp, #2088]
  4030b8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4030bc:	add	x0, x0, #0x990
  4030c0:	str	wzr, [x0]
  4030c4:	add	x0, sp, #0x20
  4030c8:	ldr	x1, [sp, #2088]
  4030cc:	bl	4019d0 <tgetent@plt>
  4030d0:	cmp	w0, #0x1
  4030d4:	b.eq	4030e8 <setlocale@plt+0x14c8>  // b.none
  4030d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4030dc:	add	x0, x0, #0x990
  4030e0:	mov	w1, #0x1                   	// #1
  4030e4:	str	w1, [x0]
  4030e8:	adrp	x0, 421000 <winch@@Base+0x1630>
  4030ec:	add	x0, x0, #0x468
  4030f0:	bl	402afc <setlocale@plt+0xedc>
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	40310c <setlocale@plt+0x14ec>  // b.none
  4030fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  403100:	add	x0, x0, #0x990
  403104:	mov	w1, #0x1                   	// #1
  403108:	str	w1, [x0]
  40310c:	bl	402c38 <setlocale@plt+0x1018>
  403110:	bl	41bd24 <error@@Base+0x9c8>
  403114:	adrp	x0, 421000 <winch@@Base+0x1630>
  403118:	add	x0, x0, #0x470
  40311c:	bl	402afc <setlocale@plt+0xedc>
  403120:	mov	w1, w0
  403124:	adrp	x0, 445000 <PC+0x4788>
  403128:	add	x0, x0, #0x1e4
  40312c:	str	w1, [x0]
  403130:	adrp	x0, 421000 <winch@@Base+0x1630>
  403134:	add	x0, x0, #0x478
  403138:	bl	402afc <setlocale@plt+0xedc>
  40313c:	mov	w1, w0
  403140:	adrp	x0, 445000 <PC+0x4788>
  403144:	add	x0, x0, #0x1b4
  403148:	str	w1, [x0]
  40314c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403150:	add	x0, x0, #0x480
  403154:	bl	402afc <setlocale@plt+0xedc>
  403158:	mov	w1, w0
  40315c:	adrp	x0, 445000 <PC+0x4788>
  403160:	add	x0, x0, #0x1b8
  403164:	str	w1, [x0]
  403168:	adrp	x0, 421000 <winch@@Base+0x1630>
  40316c:	add	x0, x0, #0x488
  403170:	bl	402afc <setlocale@plt+0xedc>
  403174:	mov	w1, w0
  403178:	adrp	x0, 445000 <PC+0x4788>
  40317c:	add	x0, x0, #0x1e0
  403180:	str	w1, [x0]
  403184:	adrp	x0, 421000 <winch@@Base+0x1630>
  403188:	add	x0, x0, #0x490
  40318c:	bl	402afc <setlocale@plt+0xedc>
  403190:	mov	w1, w0
  403194:	adrp	x0, 445000 <PC+0x4788>
  403198:	add	x0, x0, #0x1f4
  40319c:	str	w1, [x0]
  4031a0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4031a4:	add	x0, x0, #0x498
  4031a8:	bl	402b7c <setlocale@plt+0xf5c>
  4031ac:	mov	w1, w0
  4031b0:	adrp	x0, 445000 <PC+0x4788>
  4031b4:	add	x0, x0, #0x1bc
  4031b8:	str	w1, [x0]
  4031bc:	adrp	x0, 445000 <PC+0x4788>
  4031c0:	add	x0, x0, #0x1bc
  4031c4:	ldr	w0, [x0]
  4031c8:	cmp	w0, #0x0
  4031cc:	b.ge	4031dc <setlocale@plt+0x15bc>  // b.tcont
  4031d0:	adrp	x0, 445000 <PC+0x4788>
  4031d4:	add	x0, x0, #0x1bc
  4031d8:	str	wzr, [x0]
  4031dc:	adrp	x0, 445000 <PC+0x4788>
  4031e0:	add	x0, x0, #0x1bc
  4031e4:	ldr	w1, [x0]
  4031e8:	adrp	x0, 445000 <PC+0x4788>
  4031ec:	add	x0, x0, #0x1d8
  4031f0:	str	w1, [x0]
  4031f4:	adrp	x0, 445000 <PC+0x4788>
  4031f8:	add	x0, x0, #0x1bc
  4031fc:	ldr	w1, [x0]
  403200:	adrp	x0, 445000 <PC+0x4788>
  403204:	add	x0, x0, #0x1cc
  403208:	str	w1, [x0]
  40320c:	adrp	x0, 445000 <PC+0x4788>
  403210:	add	x0, x0, #0x1cc
  403214:	ldr	w1, [x0]
  403218:	adrp	x0, 445000 <PC+0x4788>
  40321c:	add	x0, x0, #0x1f8
  403220:	str	w1, [x0]
  403224:	adrp	x0, 445000 <PC+0x4788>
  403228:	add	x0, x0, #0x1bc
  40322c:	ldr	w1, [x0]
  403230:	adrp	x0, 445000 <PC+0x4788>
  403234:	add	x0, x0, #0x1f0
  403238:	str	w1, [x0]
  40323c:	adrp	x0, 445000 <PC+0x4788>
  403240:	add	x0, x0, #0x1f0
  403244:	ldr	w1, [x0]
  403248:	adrp	x0, 445000 <PC+0x4788>
  40324c:	add	x0, x0, #0x1fc
  403250:	str	w1, [x0]
  403254:	adrp	x0, 445000 <PC+0x4788>
  403258:	add	x0, x0, #0x1bc
  40325c:	ldr	w1, [x0]
  403260:	adrp	x0, 445000 <PC+0x4788>
  403264:	add	x0, x0, #0x1d0
  403268:	str	w1, [x0]
  40326c:	adrp	x0, 445000 <PC+0x4788>
  403270:	add	x0, x0, #0x1d0
  403274:	ldr	w1, [x0]
  403278:	adrp	x0, 445000 <PC+0x4788>
  40327c:	add	x0, x0, #0x1ec
  403280:	str	w1, [x0]
  403284:	adrp	x0, 445000 <PC+0x4788>
  403288:	add	x0, x0, #0x1bc
  40328c:	ldr	w0, [x0]
  403290:	cmp	w0, #0x0
  403294:	b.gt	4032ac <setlocale@plt+0x168c>
  403298:	adrp	x0, 445000 <PC+0x4788>
  40329c:	add	x0, x0, #0x1d8
  4032a0:	ldr	w0, [x0]
  4032a4:	cmp	w0, #0x0
  4032a8:	b.le	4032b8 <setlocale@plt+0x1698>
  4032ac:	adrp	x0, 445000 <PC+0x4788>
  4032b0:	add	x0, x0, #0x2c4
  4032b4:	str	wzr, [x0]
  4032b8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4032bc:	add	x0, x0, #0xa10
  4032c0:	str	x0, [sp, #2080]
  4032c4:	add	x0, sp, #0x820
  4032c8:	mov	x1, x0
  4032cc:	adrp	x0, 421000 <winch@@Base+0x1630>
  4032d0:	add	x0, x0, #0x4a0
  4032d4:	bl	402bd8 <setlocale@plt+0xfb8>
  4032d8:	mov	x1, x0
  4032dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4032e0:	add	x0, x0, #0x8c0
  4032e4:	str	x1, [x0]
  4032e8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4032ec:	add	x0, x0, #0x8c0
  4032f0:	ldr	x0, [x0]
  4032f4:	cmp	x0, #0x0
  4032f8:	b.eq	403318 <setlocale@plt+0x16f8>  // b.none
  4032fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  403300:	add	x0, x0, #0x8c0
  403304:	ldr	x0, [x0]
  403308:	ldrb	w1, [x0]
  40330c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403310:	add	x0, x0, #0x878
  403314:	strb	w1, [x0]
  403318:	add	x0, sp, #0x820
  40331c:	mov	x1, x0
  403320:	adrp	x0, 421000 <winch@@Base+0x1630>
  403324:	add	x0, x0, #0x4a8
  403328:	bl	402bd8 <setlocale@plt+0xfb8>
  40332c:	mov	x1, x0
  403330:	adrp	x0, 440000 <winch@@Base+0x20630>
  403334:	add	x0, x0, #0x958
  403338:	str	x1, [x0]
  40333c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403340:	add	x0, x0, #0x958
  403344:	ldr	x0, [x0]
  403348:	cmp	x0, #0x0
  40334c:	b.ne	403364 <setlocale@plt+0x1744>  // b.any
  403350:	adrp	x0, 440000 <winch@@Base+0x20630>
  403354:	add	x0, x0, #0x958
  403358:	adrp	x1, 421000 <winch@@Base+0x1630>
  40335c:	add	x1, x1, #0x4b0
  403360:	str	x1, [x0]
  403364:	add	x0, sp, #0x820
  403368:	mov	x1, x0
  40336c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403370:	add	x0, x0, #0x4b8
  403374:	bl	402bd8 <setlocale@plt+0xfb8>
  403378:	mov	x1, x0
  40337c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403380:	add	x0, x0, #0x960
  403384:	str	x1, [x0]
  403388:	adrp	x0, 440000 <winch@@Base+0x20630>
  40338c:	add	x0, x0, #0x960
  403390:	ldr	x0, [x0]
  403394:	cmp	x0, #0x0
  403398:	b.ne	4033b0 <setlocale@plt+0x1790>  // b.any
  40339c:	adrp	x0, 440000 <winch@@Base+0x20630>
  4033a0:	add	x0, x0, #0x960
  4033a4:	adrp	x1, 421000 <winch@@Base+0x1630>
  4033a8:	add	x1, x1, #0x4b0
  4033ac:	str	x1, [x0]
  4033b0:	add	x0, sp, #0x820
  4033b4:	mov	x1, x0
  4033b8:	adrp	x0, 421000 <winch@@Base+0x1630>
  4033bc:	add	x0, x0, #0x4c0
  4033c0:	bl	402bd8 <setlocale@plt+0xfb8>
  4033c4:	mov	x1, x0
  4033c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4033cc:	add	x0, x0, #0x8b8
  4033d0:	str	x1, [x0]
  4033d4:	add	x0, sp, #0x820
  4033d8:	mov	x1, x0
  4033dc:	adrp	x0, 421000 <winch@@Base+0x1630>
  4033e0:	add	x0, x0, #0x4c8
  4033e4:	bl	402bd8 <setlocale@plt+0xfb8>
  4033e8:	mov	x1, x0
  4033ec:	adrp	x0, 440000 <winch@@Base+0x20630>
  4033f0:	add	x0, x0, #0x968
  4033f4:	str	x1, [x0]
  4033f8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4033fc:	add	x0, x0, #0x968
  403400:	ldr	x0, [x0]
  403404:	cmp	x0, #0x0
  403408:	b.ne	403420 <setlocale@plt+0x1800>  // b.any
  40340c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403410:	add	x0, x0, #0x968
  403414:	adrp	x1, 421000 <winch@@Base+0x1630>
  403418:	add	x1, x1, #0x4d8
  40341c:	str	x1, [x0]
  403420:	add	x0, sp, #0x820
  403424:	mov	x1, x0
  403428:	adrp	x0, 421000 <winch@@Base+0x1630>
  40342c:	add	x0, x0, #0x4f0
  403430:	bl	402bd8 <setlocale@plt+0xfb8>
  403434:	mov	x1, x0
  403438:	adrp	x0, 440000 <winch@@Base+0x20630>
  40343c:	add	x0, x0, #0x970
  403440:	str	x1, [x0]
  403444:	adrp	x0, 440000 <winch@@Base+0x20630>
  403448:	add	x0, x0, #0x970
  40344c:	ldr	x0, [x0]
  403450:	cmp	x0, #0x0
  403454:	b.ne	40346c <setlocale@plt+0x184c>  // b.any
  403458:	adrp	x0, 440000 <winch@@Base+0x20630>
  40345c:	add	x0, x0, #0x970
  403460:	adrp	x1, 421000 <winch@@Base+0x1630>
  403464:	add	x1, x1, #0x500
  403468:	str	x1, [x0]
  40346c:	add	x0, sp, #0x820
  403470:	mov	x1, x0
  403474:	adrp	x0, 421000 <winch@@Base+0x1630>
  403478:	add	x0, x0, #0x518
  40347c:	bl	402bd8 <setlocale@plt+0xfb8>
  403480:	mov	x1, x0
  403484:	adrp	x0, 440000 <winch@@Base+0x20630>
  403488:	add	x0, x0, #0x978
  40348c:	str	x1, [x0]
  403490:	adrp	x0, 440000 <winch@@Base+0x20630>
  403494:	add	x0, x0, #0x978
  403498:	ldr	x0, [x0]
  40349c:	cmp	x0, #0x0
  4034a0:	b.ne	4034b8 <setlocale@plt+0x1898>  // b.any
  4034a4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4034a8:	add	x0, x0, #0x978
  4034ac:	adrp	x1, 421000 <winch@@Base+0x1630>
  4034b0:	add	x1, x1, #0x4b0
  4034b4:	str	x1, [x0]
  4034b8:	add	x0, sp, #0x820
  4034bc:	mov	x1, x0
  4034c0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4034c4:	add	x0, x0, #0x520
  4034c8:	bl	402bd8 <setlocale@plt+0xfb8>
  4034cc:	mov	x1, x0
  4034d0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4034d4:	add	x0, x0, #0x980
  4034d8:	str	x1, [x0]
  4034dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4034e0:	add	x0, x0, #0x980
  4034e4:	ldr	x0, [x0]
  4034e8:	cmp	x0, #0x0
  4034ec:	b.ne	403504 <setlocale@plt+0x18e4>  // b.any
  4034f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4034f4:	add	x0, x0, #0x980
  4034f8:	adrp	x1, 421000 <winch@@Base+0x1630>
  4034fc:	add	x1, x1, #0x4b0
  403500:	str	x1, [x0]
  403504:	add	x0, sp, #0x820
  403508:	mov	x1, x0
  40350c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403510:	add	x0, x0, #0x528
  403514:	bl	402bd8 <setlocale@plt+0xfb8>
  403518:	mov	x1, x0
  40351c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403520:	add	x0, x0, #0x8f8
  403524:	str	x1, [x0]
  403528:	adrp	x0, 440000 <winch@@Base+0x20630>
  40352c:	add	x0, x0, #0x8f8
  403530:	ldr	x0, [x0]
  403534:	cmp	x0, #0x0
  403538:	b.eq	403554 <setlocale@plt+0x1934>  // b.none
  40353c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403540:	add	x0, x0, #0x8f8
  403544:	ldr	x0, [x0]
  403548:	ldrb	w0, [x0]
  40354c:	cmp	w0, #0x0
  403550:	b.ne	403578 <setlocale@plt+0x1958>  // b.any
  403554:	adrp	x0, 440000 <winch@@Base+0x20630>
  403558:	add	x0, x0, #0x8b0
  40355c:	mov	w1, #0x1                   	// #1
  403560:	str	w1, [x0]
  403564:	adrp	x0, 440000 <winch@@Base+0x20630>
  403568:	add	x0, x0, #0x8f8
  40356c:	adrp	x1, 421000 <winch@@Base+0x1630>
  403570:	add	x1, x1, #0x4b0
  403574:	str	x1, [x0]
  403578:	add	x0, sp, #0x820
  40357c:	mov	x1, x0
  403580:	adrp	x0, 421000 <winch@@Base+0x1630>
  403584:	add	x0, x0, #0x530
  403588:	bl	402bd8 <setlocale@plt+0xfb8>
  40358c:	mov	x1, x0
  403590:	adrp	x0, 440000 <winch@@Base+0x20630>
  403594:	add	x0, x0, #0x900
  403598:	str	x1, [x0]
  40359c:	adrp	x0, 445000 <PC+0x4788>
  4035a0:	add	x0, x0, #0x1e0
  4035a4:	ldr	w0, [x0]
  4035a8:	cmp	w0, #0x0
  4035ac:	b.eq	403600 <setlocale@plt+0x19e0>  // b.none
  4035b0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4035b4:	add	x0, x0, #0x900
  4035b8:	ldr	x0, [x0]
  4035bc:	cmp	x0, #0x0
  4035c0:	b.eq	4035dc <setlocale@plt+0x19bc>  // b.none
  4035c4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4035c8:	add	x0, x0, #0x900
  4035cc:	ldr	x0, [x0]
  4035d0:	ldrb	w0, [x0]
  4035d4:	cmp	w0, #0x0
  4035d8:	b.ne	403600 <setlocale@plt+0x19e0>  // b.any
  4035dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4035e0:	add	x0, x0, #0x8b0
  4035e4:	mov	w1, #0x1                   	// #1
  4035e8:	str	w1, [x0]
  4035ec:	adrp	x0, 440000 <winch@@Base+0x20630>
  4035f0:	add	x0, x0, #0x900
  4035f4:	adrp	x1, 421000 <winch@@Base+0x1630>
  4035f8:	add	x1, x1, #0x4b0
  4035fc:	str	x1, [x0]
  403600:	add	x0, sp, #0x820
  403604:	mov	x1, x0
  403608:	adrp	x0, 421000 <winch@@Base+0x1630>
  40360c:	add	x0, x0, #0x538
  403610:	bl	402bd8 <setlocale@plt+0xfb8>
  403614:	mov	x1, x0
  403618:	adrp	x0, 440000 <winch@@Base+0x20630>
  40361c:	add	x0, x0, #0x8f0
  403620:	str	x1, [x0]
  403624:	adrp	x0, 440000 <winch@@Base+0x20630>
  403628:	add	x0, x0, #0x8f0
  40362c:	ldr	x0, [x0]
  403630:	cmp	x0, #0x0
  403634:	b.eq	403650 <setlocale@plt+0x1a30>  // b.none
  403638:	adrp	x0, 440000 <winch@@Base+0x20630>
  40363c:	add	x0, x0, #0x8f0
  403640:	ldr	x0, [x0]
  403644:	ldrb	w0, [x0]
  403648:	cmp	w0, #0x0
  40364c:	b.ne	403674 <setlocale@plt+0x1a54>  // b.any
  403650:	adrp	x0, 440000 <winch@@Base+0x20630>
  403654:	add	x0, x0, #0x8b0
  403658:	mov	w1, #0x1                   	// #1
  40365c:	str	w1, [x0]
  403660:	adrp	x0, 440000 <winch@@Base+0x20630>
  403664:	add	x0, x0, #0x8f0
  403668:	adrp	x1, 421000 <winch@@Base+0x1630>
  40366c:	add	x1, x1, #0x540
  403670:	str	x1, [x0]
  403674:	add	x0, sp, #0x820
  403678:	mov	x1, x0
  40367c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403680:	add	x0, x0, #0x548
  403684:	bl	402bd8 <setlocale@plt+0xfb8>
  403688:	mov	x1, x0
  40368c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403690:	add	x0, x0, #0x8e8
  403694:	str	x1, [x0]
  403698:	adrp	x0, 440000 <winch@@Base+0x20630>
  40369c:	add	x0, x0, #0x8e8
  4036a0:	ldr	x0, [x0]
  4036a4:	cmp	x0, #0x0
  4036a8:	b.eq	4036c4 <setlocale@plt+0x1aa4>  // b.none
  4036ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4036b0:	add	x0, x0, #0x8e8
  4036b4:	ldr	x0, [x0]
  4036b8:	ldrb	w0, [x0]
  4036bc:	cmp	w0, #0x0
  4036c0:	b.ne	4036e8 <setlocale@plt+0x1ac8>  // b.any
  4036c4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4036c8:	add	x0, x0, #0x8e8
  4036cc:	adrp	x1, 421000 <winch@@Base+0x1630>
  4036d0:	add	x1, x1, #0x4b0
  4036d4:	str	x1, [x0]
  4036d8:	adrp	x0, 445000 <PC+0x4788>
  4036dc:	add	x0, x0, #0x1e8
  4036e0:	str	wzr, [x0]
  4036e4:	b	4036f8 <setlocale@plt+0x1ad8>
  4036e8:	adrp	x0, 445000 <PC+0x4788>
  4036ec:	add	x0, x0, #0x1e8
  4036f0:	mov	w1, #0x1                   	// #1
  4036f4:	str	w1, [x0]
  4036f8:	add	x0, sp, #0x820
  4036fc:	mov	x6, x0
  403700:	adrp	x0, 421000 <winch@@Base+0x1630>
  403704:	add	x5, x0, #0x4b0
  403708:	adrp	x0, 421000 <winch@@Base+0x1630>
  40370c:	add	x4, x0, #0x4b0
  403710:	adrp	x0, 440000 <winch@@Base+0x20630>
  403714:	add	x3, x0, #0x910
  403718:	adrp	x0, 440000 <winch@@Base+0x20630>
  40371c:	add	x2, x0, #0x908
  403720:	adrp	x0, 421000 <winch@@Base+0x1630>
  403724:	add	x1, x0, #0x550
  403728:	adrp	x0, 421000 <winch@@Base+0x1630>
  40372c:	add	x0, x0, #0x558
  403730:	bl	403cf0 <setlocale@plt+0x20d0>
  403734:	adrp	x0, 440000 <winch@@Base+0x20630>
  403738:	add	x0, x0, #0x908
  40373c:	ldr	x1, [x0]
  403740:	adrp	x0, 440000 <winch@@Base+0x20630>
  403744:	add	x0, x0, #0x910
  403748:	ldr	x0, [x0]
  40374c:	add	x2, sp, #0x820
  403750:	mov	x6, x2
  403754:	mov	x5, x0
  403758:	mov	x4, x1
  40375c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403760:	add	x3, x0, #0x920
  403764:	adrp	x0, 440000 <winch@@Base+0x20630>
  403768:	add	x2, x0, #0x918
  40376c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403770:	add	x1, x0, #0x560
  403774:	adrp	x0, 421000 <winch@@Base+0x1630>
  403778:	add	x0, x0, #0x568
  40377c:	bl	403cf0 <setlocale@plt+0x20d0>
  403780:	adrp	x0, 440000 <winch@@Base+0x20630>
  403784:	add	x0, x0, #0x908
  403788:	ldr	x1, [x0]
  40378c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403790:	add	x0, x0, #0x910
  403794:	ldr	x0, [x0]
  403798:	add	x2, sp, #0x820
  40379c:	mov	x6, x2
  4037a0:	mov	x5, x0
  4037a4:	mov	x4, x1
  4037a8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4037ac:	add	x3, x0, #0x930
  4037b0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4037b4:	add	x2, x0, #0x928
  4037b8:	adrp	x0, 421000 <winch@@Base+0x1630>
  4037bc:	add	x1, x0, #0x570
  4037c0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4037c4:	add	x0, x0, #0x578
  4037c8:	bl	403cf0 <setlocale@plt+0x20d0>
  4037cc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4037d0:	add	x0, x0, #0x908
  4037d4:	ldr	x1, [x0]
  4037d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4037dc:	add	x0, x0, #0x910
  4037e0:	ldr	x0, [x0]
  4037e4:	add	x2, sp, #0x820
  4037e8:	mov	x6, x2
  4037ec:	mov	x5, x0
  4037f0:	mov	x4, x1
  4037f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4037f8:	add	x3, x0, #0x940
  4037fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  403800:	add	x2, x0, #0x938
  403804:	adrp	x0, 421000 <winch@@Base+0x1630>
  403808:	add	x1, x0, #0x570
  40380c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403810:	add	x0, x0, #0x580
  403814:	bl	403cf0 <setlocale@plt+0x20d0>
  403818:	add	x0, sp, #0x820
  40381c:	mov	x1, x0
  403820:	adrp	x0, 421000 <winch@@Base+0x1630>
  403824:	add	x0, x0, #0x588
  403828:	bl	402bd8 <setlocale@plt+0xfb8>
  40382c:	mov	x1, x0
  403830:	adrp	x0, 440000 <winch@@Base+0x20630>
  403834:	add	x0, x0, #0x948
  403838:	str	x1, [x0]
  40383c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403840:	add	x0, x0, #0x948
  403844:	ldr	x0, [x0]
  403848:	cmp	x0, #0x0
  40384c:	b.ne	403864 <setlocale@plt+0x1c44>  // b.any
  403850:	adrp	x0, 440000 <winch@@Base+0x20630>
  403854:	add	x0, x0, #0x948
  403858:	adrp	x1, 421000 <winch@@Base+0x1630>
  40385c:	add	x1, x1, #0x4b0
  403860:	str	x1, [x0]
  403864:	adrp	x0, 421000 <winch@@Base+0x1630>
  403868:	add	x0, x0, #0x590
  40386c:	bl	402afc <setlocale@plt+0xedc>
  403870:	cmp	w0, #0x0
  403874:	b.eq	403890 <setlocale@plt+0x1c70>  // b.none
  403878:	adrp	x0, 440000 <winch@@Base+0x20630>
  40387c:	add	x0, x0, #0x950
  403880:	adrp	x1, 421000 <winch@@Base+0x1630>
  403884:	add	x1, x1, #0x598
  403888:	str	x1, [x0]
  40388c:	b	4038f4 <setlocale@plt+0x1cd4>
  403890:	add	x0, sp, #0x820
  403894:	mov	x1, x0
  403898:	adrp	x0, 421000 <winch@@Base+0x1630>
  40389c:	add	x0, x0, #0x5a0
  4038a0:	bl	402bd8 <setlocale@plt+0xfb8>
  4038a4:	mov	x1, x0
  4038a8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4038ac:	add	x0, x0, #0x950
  4038b0:	str	x1, [x0]
  4038b4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4038b8:	add	x0, x0, #0x950
  4038bc:	ldr	x0, [x0]
  4038c0:	cmp	x0, #0x0
  4038c4:	b.eq	4038e0 <setlocale@plt+0x1cc0>  // b.none
  4038c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4038cc:	add	x0, x0, #0x950
  4038d0:	ldr	x0, [x0]
  4038d4:	ldrb	w0, [x0]
  4038d8:	cmp	w0, #0x0
  4038dc:	b.ne	4038f4 <setlocale@plt+0x1cd4>  // b.any
  4038e0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4038e4:	add	x0, x0, #0x950
  4038e8:	adrp	x1, 421000 <winch@@Base+0x1630>
  4038ec:	add	x1, x1, #0x598
  4038f0:	str	x1, [x0]
  4038f4:	add	x0, sp, #0x820
  4038f8:	mov	x1, x0
  4038fc:	adrp	x0, 421000 <winch@@Base+0x1630>
  403900:	add	x0, x0, #0x5a8
  403904:	bl	402bd8 <setlocale@plt+0xfb8>
  403908:	str	x0, [sp, #2104]
  40390c:	ldr	x0, [sp, #2104]
  403910:	cmp	x0, #0x0
  403914:	b.ne	403924 <setlocale@plt+0x1d04>  // b.any
  403918:	adrp	x0, 421000 <winch@@Base+0x1630>
  40391c:	add	x0, x0, #0x4b0
  403920:	str	x0, [sp, #2104]
  403924:	adrp	x0, 440000 <winch@@Base+0x20630>
  403928:	add	x0, x0, #0x8e8
  40392c:	ldr	x0, [x0]
  403930:	ldrb	w0, [x0]
  403934:	cmp	w0, #0x0
  403938:	b.ne	40394c <setlocale@plt+0x1d2c>  // b.any
  40393c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403940:	add	x0, x0, #0x4b0
  403944:	str	x0, [sp, #2096]
  403948:	b	403994 <setlocale@plt+0x1d74>
  40394c:	ldr	x19, [sp, #2080]
  403950:	adrp	x0, 440000 <winch@@Base+0x20630>
  403954:	add	x0, x0, #0x8e8
  403958:	ldr	x0, [x0]
  40395c:	mov	w2, #0x0                   	// #0
  403960:	mov	w1, #0x0                   	// #0
  403964:	bl	401860 <tgoto@plt>
  403968:	mov	x1, x0
  40396c:	mov	x0, x19
  403970:	bl	401ac0 <strcpy@plt>
  403974:	ldr	x0, [sp, #2080]
  403978:	str	x0, [sp, #2096]
  40397c:	ldr	x19, [sp, #2080]
  403980:	ldr	x0, [sp, #2080]
  403984:	bl	4017b0 <strlen@plt>
  403988:	add	x0, x0, #0x1
  40398c:	add	x0, x19, x0
  403990:	str	x0, [sp, #2080]
  403994:	adrp	x0, 421000 <winch@@Base+0x1630>
  403998:	add	x2, x0, #0x5b0
  40399c:	ldr	x1, [sp, #2096]
  4039a0:	ldr	x0, [sp, #2104]
  4039a4:	bl	403c3c <setlocale@plt+0x201c>
  4039a8:	mov	x1, x0
  4039ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4039b0:	add	x0, x0, #0x8c8
  4039b4:	str	x1, [x0]
  4039b8:	add	x0, sp, #0x820
  4039bc:	mov	x1, x0
  4039c0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4039c4:	add	x0, x0, #0x5b8
  4039c8:	bl	402bd8 <setlocale@plt+0xfb8>
  4039cc:	str	x0, [sp, #2104]
  4039d0:	ldr	x0, [sp, #2104]
  4039d4:	cmp	x0, #0x0
  4039d8:	b.ne	4039e8 <setlocale@plt+0x1dc8>  // b.any
  4039dc:	adrp	x0, 421000 <winch@@Base+0x1630>
  4039e0:	add	x0, x0, #0x4b0
  4039e4:	str	x0, [sp, #2104]
  4039e8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4039ec:	add	x0, x0, #0x8e8
  4039f0:	ldr	x0, [x0]
  4039f4:	ldrb	w0, [x0]
  4039f8:	cmp	w0, #0x0
  4039fc:	b.ne	403a10 <setlocale@plt+0x1df0>  // b.any
  403a00:	adrp	x0, 421000 <winch@@Base+0x1630>
  403a04:	add	x0, x0, #0x4b0
  403a08:	str	x0, [sp, #2096]
  403a0c:	b	403a6c <setlocale@plt+0x1e4c>
  403a10:	ldr	x19, [sp, #2080]
  403a14:	adrp	x0, 440000 <winch@@Base+0x20630>
  403a18:	add	x0, x0, #0x8e8
  403a1c:	ldr	x3, [x0]
  403a20:	adrp	x0, 445000 <PC+0x4788>
  403a24:	add	x0, x0, #0x1c8
  403a28:	ldr	w0, [x0]
  403a2c:	sub	w0, w0, #0x1
  403a30:	mov	w2, w0
  403a34:	mov	w1, #0x0                   	// #0
  403a38:	mov	x0, x3
  403a3c:	bl	401860 <tgoto@plt>
  403a40:	mov	x1, x0
  403a44:	mov	x0, x19
  403a48:	bl	401ac0 <strcpy@plt>
  403a4c:	ldr	x0, [sp, #2080]
  403a50:	str	x0, [sp, #2096]
  403a54:	ldr	x19, [sp, #2080]
  403a58:	ldr	x0, [sp, #2080]
  403a5c:	bl	4017b0 <strlen@plt>
  403a60:	add	x0, x0, #0x1
  403a64:	add	x0, x19, x0
  403a68:	str	x0, [sp, #2080]
  403a6c:	adrp	x0, 421000 <winch@@Base+0x1630>
  403a70:	add	x2, x0, #0x5c0
  403a74:	ldr	x1, [sp, #2096]
  403a78:	ldr	x0, [sp, #2104]
  403a7c:	bl	403c3c <setlocale@plt+0x201c>
  403a80:	mov	x1, x0
  403a84:	adrp	x0, 440000 <winch@@Base+0x20630>
  403a88:	add	x0, x0, #0x8d8
  403a8c:	str	x1, [x0]
  403a90:	add	x0, sp, #0x820
  403a94:	mov	x1, x0
  403a98:	adrp	x0, 421000 <winch@@Base+0x1630>
  403a9c:	add	x0, x0, #0x5c8
  403aa0:	bl	402bd8 <setlocale@plt+0xfb8>
  403aa4:	mov	x1, x0
  403aa8:	adrp	x0, 440000 <winch@@Base+0x20630>
  403aac:	add	x0, x0, #0x8e0
  403ab0:	str	x1, [x0]
  403ab4:	adrp	x0, 440000 <winch@@Base+0x20630>
  403ab8:	add	x0, x0, #0x8e0
  403abc:	ldr	x0, [x0]
  403ac0:	cmp	x0, #0x0
  403ac4:	b.ne	403adc <setlocale@plt+0x1ebc>  // b.any
  403ac8:	adrp	x0, 440000 <winch@@Base+0x20630>
  403acc:	add	x0, x0, #0x8e0
  403ad0:	adrp	x1, 421000 <winch@@Base+0x1630>
  403ad4:	add	x1, x1, #0x5c0
  403ad8:	str	x1, [x0]
  403adc:	add	x0, sp, #0x820
  403ae0:	mov	x1, x0
  403ae4:	adrp	x0, 421000 <winch@@Base+0x1630>
  403ae8:	add	x0, x0, #0x5d0
  403aec:	bl	402bd8 <setlocale@plt+0xfb8>
  403af0:	str	x0, [sp, #2104]
  403af4:	ldr	x0, [sp, #2104]
  403af8:	cmp	x0, #0x0
  403afc:	b.ne	403b0c <setlocale@plt+0x1eec>  // b.any
  403b00:	adrp	x0, 421000 <winch@@Base+0x1630>
  403b04:	add	x0, x0, #0x4b0
  403b08:	str	x0, [sp, #2104]
  403b0c:	add	x0, sp, #0x820
  403b10:	mov	x1, x0
  403b14:	adrp	x0, 421000 <winch@@Base+0x1630>
  403b18:	add	x0, x0, #0x5d8
  403b1c:	bl	402bd8 <setlocale@plt+0xfb8>
  403b20:	str	x0, [sp, #2096]
  403b24:	ldr	x0, [sp, #2096]
  403b28:	cmp	x0, #0x0
  403b2c:	b.ne	403b3c <setlocale@plt+0x1f1c>  // b.any
  403b30:	adrp	x0, 421000 <winch@@Base+0x1630>
  403b34:	add	x0, x0, #0x4b0
  403b38:	str	x0, [sp, #2096]
  403b3c:	adrp	x0, 445000 <PC+0x4788>
  403b40:	add	x0, x0, #0x1b8
  403b44:	ldr	w0, [x0]
  403b48:	cmp	w0, #0x0
  403b4c:	b.eq	403b64 <setlocale@plt+0x1f44>  // b.none
  403b50:	adrp	x0, 440000 <winch@@Base+0x20630>
  403b54:	add	x0, x0, #0x8d0
  403b58:	ldr	x1, [sp, #2104]
  403b5c:	str	x1, [x0]
  403b60:	b	403b88 <setlocale@plt+0x1f68>
  403b64:	adrp	x0, 421000 <winch@@Base+0x1630>
  403b68:	add	x2, x0, #0x4b0
  403b6c:	ldr	x1, [sp, #2096]
  403b70:	ldr	x0, [sp, #2104]
  403b74:	bl	403c3c <setlocale@plt+0x201c>
  403b78:	mov	x1, x0
  403b7c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403b80:	add	x0, x0, #0x8d0
  403b84:	str	x1, [x0]
  403b88:	adrp	x0, 440000 <winch@@Base+0x20630>
  403b8c:	add	x0, x0, #0x8d0
  403b90:	ldr	x0, [x0]
  403b94:	ldrb	w0, [x0]
  403b98:	cmp	w0, #0x0
  403b9c:	b.ne	403bb0 <setlocale@plt+0x1f90>  // b.any
  403ba0:	adrp	x0, 441000 <PC+0x788>
  403ba4:	add	x0, x0, #0x870
  403ba8:	mov	w1, #0x1                   	// #1
  403bac:	str	w1, [x0]
  403bb0:	nop
  403bb4:	ldr	x19, [sp, #16]
  403bb8:	ldp	x29, x30, [sp]
  403bbc:	add	sp, sp, #0x840
  403bc0:	ret
  403bc4:	sub	sp, sp, #0x10
  403bc8:	str	w0, [sp, #12]
  403bcc:	adrp	x0, 440000 <winch@@Base+0x20630>
  403bd0:	add	x0, x0, #0x994
  403bd4:	ldr	w0, [x0]
  403bd8:	add	w1, w0, #0x1
  403bdc:	adrp	x0, 440000 <winch@@Base+0x20630>
  403be0:	add	x0, x0, #0x994
  403be4:	str	w1, [x0]
  403be8:	ldr	w0, [sp, #12]
  403bec:	add	sp, sp, #0x10
  403bf0:	ret
  403bf4:	stp	x29, x30, [sp, #-32]!
  403bf8:	mov	x29, sp
  403bfc:	str	x0, [sp, #24]
  403c00:	adrp	x0, 440000 <winch@@Base+0x20630>
  403c04:	add	x0, x0, #0x994
  403c08:	str	wzr, [x0]
  403c0c:	adrp	x0, 445000 <PC+0x4788>
  403c10:	add	x0, x0, #0x1c8
  403c14:	ldr	w1, [x0]
  403c18:	adrp	x0, 403000 <setlocale@plt+0x13e0>
  403c1c:	add	x2, x0, #0xbc4
  403c20:	ldr	x0, [sp, #24]
  403c24:	bl	401810 <tputs@plt>
  403c28:	adrp	x0, 440000 <winch@@Base+0x20630>
  403c2c:	add	x0, x0, #0x994
  403c30:	ldr	w0, [x0]
  403c34:	ldp	x29, x30, [sp], #32
  403c38:	ret
  403c3c:	stp	x29, x30, [sp, #-64]!
  403c40:	mov	x29, sp
  403c44:	str	x19, [sp, #16]
  403c48:	str	x0, [sp, #56]
  403c4c:	str	x1, [sp, #48]
  403c50:	str	x2, [sp, #40]
  403c54:	ldr	x0, [sp, #56]
  403c58:	ldrb	w0, [x0]
  403c5c:	cmp	w0, #0x0
  403c60:	b.ne	403c8c <setlocale@plt+0x206c>  // b.any
  403c64:	ldr	x0, [sp, #48]
  403c68:	ldrb	w0, [x0]
  403c6c:	cmp	w0, #0x0
  403c70:	b.ne	403c8c <setlocale@plt+0x206c>  // b.any
  403c74:	adrp	x0, 440000 <winch@@Base+0x20630>
  403c78:	add	x0, x0, #0x8b0
  403c7c:	mov	w1, #0x1                   	// #1
  403c80:	str	w1, [x0]
  403c84:	ldr	x0, [sp, #40]
  403c88:	b	403ce4 <setlocale@plt+0x20c4>
  403c8c:	ldr	x0, [sp, #56]
  403c90:	ldrb	w0, [x0]
  403c94:	cmp	w0, #0x0
  403c98:	b.ne	403ca4 <setlocale@plt+0x2084>  // b.any
  403c9c:	ldr	x0, [sp, #48]
  403ca0:	b	403ce4 <setlocale@plt+0x20c4>
  403ca4:	ldr	x0, [sp, #48]
  403ca8:	ldrb	w0, [x0]
  403cac:	cmp	w0, #0x0
  403cb0:	b.ne	403cbc <setlocale@plt+0x209c>  // b.any
  403cb4:	ldr	x0, [sp, #56]
  403cb8:	b	403ce4 <setlocale@plt+0x20c4>
  403cbc:	ldr	x0, [sp, #56]
  403cc0:	bl	403bf4 <setlocale@plt+0x1fd4>
  403cc4:	mov	w19, w0
  403cc8:	ldr	x0, [sp, #48]
  403ccc:	bl	403bf4 <setlocale@plt+0x1fd4>
  403cd0:	cmp	w19, w0
  403cd4:	b.ge	403ce0 <setlocale@plt+0x20c0>  // b.tcont
  403cd8:	ldr	x0, [sp, #56]
  403cdc:	b	403ce4 <setlocale@plt+0x20c4>
  403ce0:	ldr	x0, [sp, #48]
  403ce4:	ldr	x19, [sp, #16]
  403ce8:	ldp	x29, x30, [sp], #64
  403cec:	ret
  403cf0:	stp	x29, x30, [sp, #-80]!
  403cf4:	mov	x29, sp
  403cf8:	str	x0, [sp, #72]
  403cfc:	str	x1, [sp, #64]
  403d00:	str	x2, [sp, #56]
  403d04:	str	x3, [sp, #48]
  403d08:	str	x4, [sp, #40]
  403d0c:	str	x5, [sp, #32]
  403d10:	str	x6, [sp, #24]
  403d14:	ldr	x1, [sp, #24]
  403d18:	ldr	x0, [sp, #72]
  403d1c:	bl	402bd8 <setlocale@plt+0xfb8>
  403d20:	mov	x1, x0
  403d24:	ldr	x0, [sp, #56]
  403d28:	str	x1, [x0]
  403d2c:	ldr	x0, [sp, #56]
  403d30:	ldr	x0, [x0]
  403d34:	cmp	x0, #0x0
  403d38:	b.ne	403d58 <setlocale@plt+0x2138>  // b.any
  403d3c:	ldr	x0, [sp, #56]
  403d40:	ldr	x1, [sp, #40]
  403d44:	str	x1, [x0]
  403d48:	ldr	x0, [sp, #48]
  403d4c:	ldr	x1, [sp, #32]
  403d50:	str	x1, [x0]
  403d54:	b	403dbc <setlocale@plt+0x219c>
  403d58:	ldr	x1, [sp, #24]
  403d5c:	ldr	x0, [sp, #64]
  403d60:	bl	402bd8 <setlocale@plt+0xfb8>
  403d64:	mov	x1, x0
  403d68:	ldr	x0, [sp, #48]
  403d6c:	str	x1, [x0]
  403d70:	ldr	x0, [sp, #48]
  403d74:	ldr	x0, [x0]
  403d78:	cmp	x0, #0x0
  403d7c:	b.ne	403d9c <setlocale@plt+0x217c>  // b.any
  403d80:	ldr	x1, [sp, #24]
  403d84:	adrp	x0, 421000 <winch@@Base+0x1630>
  403d88:	add	x0, x0, #0x570
  403d8c:	bl	402bd8 <setlocale@plt+0xfb8>
  403d90:	mov	x1, x0
  403d94:	ldr	x0, [sp, #48]
  403d98:	str	x1, [x0]
  403d9c:	ldr	x0, [sp, #48]
  403da0:	ldr	x0, [x0]
  403da4:	cmp	x0, #0x0
  403da8:	b.ne	403dbc <setlocale@plt+0x219c>  // b.any
  403dac:	ldr	x0, [sp, #48]
  403db0:	adrp	x1, 421000 <winch@@Base+0x1630>
  403db4:	add	x1, x1, #0x4b0
  403db8:	str	x1, [x0]
  403dbc:	ldp	x29, x30, [sp], #80
  403dc0:	ret
  403dc4:	stp	x29, x30, [sp, #-16]!
  403dc8:	mov	x29, sp
  403dcc:	adrp	x0, 445000 <PC+0x4788>
  403dd0:	add	x0, x0, #0x248
  403dd4:	ldr	w0, [x0]
  403dd8:	cmp	w0, #0x0
  403ddc:	b.eq	403e0c <setlocale@plt+0x21ec>  // b.none
  403de0:	adrp	x0, 440000 <winch@@Base+0x20630>
  403de4:	add	x0, x0, #0x968
  403de8:	ldr	x3, [x0]
  403dec:	adrp	x0, 445000 <PC+0x4788>
  403df0:	add	x0, x0, #0x1c8
  403df4:	ldr	w1, [x0]
  403df8:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  403dfc:	add	x2, x0, #0xc10
  403e00:	mov	x0, x3
  403e04:	bl	401810 <tputs@plt>
  403e08:	b	403e10 <setlocale@plt+0x21f0>
  403e0c:	nop
  403e10:	ldp	x29, x30, [sp], #16
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-16]!
  403e1c:	mov	x29, sp
  403e20:	adrp	x0, 445000 <PC+0x4788>
  403e24:	add	x0, x0, #0x248
  403e28:	ldr	w0, [x0]
  403e2c:	cmp	w0, #0x0
  403e30:	b.eq	403e60 <setlocale@plt+0x2240>  // b.none
  403e34:	adrp	x0, 440000 <winch@@Base+0x20630>
  403e38:	add	x0, x0, #0x970
  403e3c:	ldr	x3, [x0]
  403e40:	adrp	x0, 445000 <PC+0x4788>
  403e44:	add	x0, x0, #0x1c8
  403e48:	ldr	w1, [x0]
  403e4c:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  403e50:	add	x2, x0, #0xc10
  403e54:	mov	x0, x3
  403e58:	bl	401810 <tputs@plt>
  403e5c:	b	403e64 <setlocale@plt+0x2244>
  403e60:	nop
  403e64:	ldp	x29, x30, [sp], #16
  403e68:	ret
  403e6c:	stp	x29, x30, [sp, #-32]!
  403e70:	mov	x29, sp
  403e74:	adrp	x0, 445000 <PC+0x4788>
  403e78:	add	x0, x0, #0x25c
  403e7c:	ldr	w0, [x0]
  403e80:	cmp	w0, #0x0
  403e84:	b.eq	403e9c <setlocale@plt+0x227c>  // b.none
  403e88:	adrp	x0, 445000 <PC+0x4788>
  403e8c:	add	x0, x0, #0x1a4
  403e90:	ldr	w0, [x0]
  403e94:	cmp	w0, #0x0
  403e98:	b.ne	403f18 <setlocale@plt+0x22f8>  // b.any
  403e9c:	adrp	x0, 445000 <PC+0x4788>
  403ea0:	add	x0, x0, #0x294
  403ea4:	ldr	w0, [x0]
  403ea8:	cmp	w0, #0x0
  403eac:	b.ne	403ed8 <setlocale@plt+0x22b8>  // b.any
  403eb0:	adrp	x0, 440000 <winch@@Base+0x20630>
  403eb4:	add	x0, x0, #0x978
  403eb8:	ldr	x3, [x0]
  403ebc:	adrp	x0, 445000 <PC+0x4788>
  403ec0:	add	x0, x0, #0x1c8
  403ec4:	ldr	w1, [x0]
  403ec8:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  403ecc:	add	x2, x0, #0xc10
  403ed0:	mov	x0, x3
  403ed4:	bl	401810 <tputs@plt>
  403ed8:	adrp	x0, 445000 <PC+0x4788>
  403edc:	add	x0, x0, #0x260
  403ee0:	ldr	w0, [x0]
  403ee4:	cmp	w0, #0x0
  403ee8:	b.ne	403f14 <setlocale@plt+0x22f4>  // b.any
  403eec:	adrp	x0, 440000 <winch@@Base+0x20630>
  403ef0:	add	x0, x0, #0x958
  403ef4:	ldr	x3, [x0]
  403ef8:	adrp	x0, 445000 <PC+0x4788>
  403efc:	add	x0, x0, #0x1c8
  403f00:	ldr	w1, [x0]
  403f04:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  403f08:	add	x2, x0, #0xc10
  403f0c:	mov	x0, x3
  403f10:	bl	401810 <tputs@plt>
  403f14:	bl	403dc4 <setlocale@plt+0x21a4>
  403f18:	adrp	x0, 445000 <PC+0x4788>
  403f1c:	add	x0, x0, #0x254
  403f20:	ldr	w0, [x0]
  403f24:	cmp	w0, #0x0
  403f28:	b.eq	403f68 <setlocale@plt+0x2348>  // b.none
  403f2c:	mov	w0, #0x1                   	// #1
  403f30:	str	w0, [sp, #28]
  403f34:	b	403f4c <setlocale@plt+0x232c>
  403f38:	mov	w0, #0xa                   	// #10
  403f3c:	bl	41ac10 <clear@@Base+0x169c4>
  403f40:	ldr	w0, [sp, #28]
  403f44:	add	w0, w0, #0x1
  403f48:	str	w0, [sp, #28]
  403f4c:	adrp	x0, 445000 <PC+0x4788>
  403f50:	add	x0, x0, #0x1c8
  403f54:	ldr	w0, [x0]
  403f58:	ldr	w1, [sp, #28]
  403f5c:	cmp	w1, w0
  403f60:	b.lt	403f38 <setlocale@plt+0x2318>  // b.tstop
  403f64:	b	403f6c <setlocale@plt+0x234c>
  403f68:	bl	404120 <setlocale@plt+0x2500>
  403f6c:	adrp	x0, 440000 <winch@@Base+0x20630>
  403f70:	add	x0, x0, #0x988
  403f74:	mov	w1, #0x1                   	// #1
  403f78:	str	w1, [x0]
  403f7c:	nop
  403f80:	ldp	x29, x30, [sp], #32
  403f84:	ret
  403f88:	stp	x29, x30, [sp, #-16]!
  403f8c:	mov	x29, sp
  403f90:	adrp	x0, 440000 <winch@@Base+0x20630>
  403f94:	add	x0, x0, #0x988
  403f98:	ldr	w0, [x0]
  403f9c:	cmp	w0, #0x0
  403fa0:	b.eq	404058 <setlocale@plt+0x2438>  // b.none
  403fa4:	adrp	x0, 445000 <PC+0x4788>
  403fa8:	add	x0, x0, #0x25c
  403fac:	ldr	w0, [x0]
  403fb0:	cmp	w0, #0x0
  403fb4:	b.eq	403fcc <setlocale@plt+0x23ac>  // b.none
  403fb8:	adrp	x0, 445000 <PC+0x4788>
  403fbc:	add	x0, x0, #0x1a4
  403fc0:	ldr	w0, [x0]
  403fc4:	cmp	w0, #0x0
  403fc8:	b.ne	404048 <setlocale@plt+0x2428>  // b.any
  403fcc:	bl	403e18 <setlocale@plt+0x21f8>
  403fd0:	adrp	x0, 445000 <PC+0x4788>
  403fd4:	add	x0, x0, #0x260
  403fd8:	ldr	w0, [x0]
  403fdc:	cmp	w0, #0x0
  403fe0:	b.ne	40400c <setlocale@plt+0x23ec>  // b.any
  403fe4:	adrp	x0, 440000 <winch@@Base+0x20630>
  403fe8:	add	x0, x0, #0x960
  403fec:	ldr	x3, [x0]
  403ff0:	adrp	x0, 445000 <PC+0x4788>
  403ff4:	add	x0, x0, #0x1c8
  403ff8:	ldr	w1, [x0]
  403ffc:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404000:	add	x2, x0, #0xc10
  404004:	mov	x0, x3
  404008:	bl	401810 <tputs@plt>
  40400c:	adrp	x0, 445000 <PC+0x4788>
  404010:	add	x0, x0, #0x294
  404014:	ldr	w0, [x0]
  404018:	cmp	w0, #0x0
  40401c:	b.ne	404048 <setlocale@plt+0x2428>  // b.any
  404020:	adrp	x0, 440000 <winch@@Base+0x20630>
  404024:	add	x0, x0, #0x980
  404028:	ldr	x3, [x0]
  40402c:	adrp	x0, 445000 <PC+0x4788>
  404030:	add	x0, x0, #0x1c8
  404034:	ldr	w1, [x0]
  404038:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  40403c:	add	x2, x0, #0xc10
  404040:	mov	x0, x3
  404044:	bl	401810 <tputs@plt>
  404048:	adrp	x0, 440000 <winch@@Base+0x20630>
  40404c:	add	x0, x0, #0x988
  404050:	str	wzr, [x0]
  404054:	b	40405c <setlocale@plt+0x243c>
  404058:	nop
  40405c:	ldp	x29, x30, [sp], #16
  404060:	ret
  404064:	stp	x29, x30, [sp, #-16]!
  404068:	mov	x29, sp
  40406c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404070:	add	x0, x0, #0x8c8
  404074:	ldr	x3, [x0]
  404078:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  40407c:	add	x2, x0, #0xc10
  404080:	mov	w1, #0x1                   	// #1
  404084:	mov	x0, x3
  404088:	bl	401810 <tputs@plt>
  40408c:	nop
  404090:	ldp	x29, x30, [sp], #16
  404094:	ret
  404098:	stp	x29, x30, [sp, #-16]!
  40409c:	mov	x29, sp
  4040a0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4040a4:	add	x0, x0, #0x8d0
  4040a8:	ldr	x3, [x0]
  4040ac:	adrp	x0, 445000 <PC+0x4788>
  4040b0:	add	x0, x0, #0x1c8
  4040b4:	ldr	w1, [x0]
  4040b8:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4040bc:	add	x2, x0, #0xc10
  4040c0:	mov	x0, x3
  4040c4:	bl	401810 <tputs@plt>
  4040c8:	nop
  4040cc:	ldp	x29, x30, [sp], #16
  4040d0:	ret
  4040d4:	stp	x29, x30, [sp, #-16]!
  4040d8:	mov	x29, sp
  4040dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4040e0:	add	x0, x0, #0x988
  4040e4:	ldr	w0, [x0]
  4040e8:	cmp	w0, #0x0
  4040ec:	b.eq	404114 <setlocale@plt+0x24f4>  // b.none
  4040f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4040f4:	add	x0, x0, #0x8d8
  4040f8:	ldr	x3, [x0]
  4040fc:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404100:	add	x2, x0, #0xc10
  404104:	mov	w1, #0x1                   	// #1
  404108:	mov	x0, x3
  40410c:	bl	401810 <tputs@plt>
  404110:	b	404118 <setlocale@plt+0x24f8>
  404114:	nop
  404118:	ldp	x29, x30, [sp], #16
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-16]!
  404124:	mov	x29, sp
  404128:	adrp	x0, 440000 <winch@@Base+0x20630>
  40412c:	add	x0, x0, #0x8e0
  404130:	ldr	x3, [x0]
  404134:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404138:	add	x2, x0, #0xc10
  40413c:	mov	w1, #0x1                   	// #1
  404140:	mov	x0, x3
  404144:	bl	401810 <tputs@plt>
  404148:	nop
  40414c:	ldp	x29, x30, [sp], #16
  404150:	ret
  404154:	nop
  404158:	ret
  40415c:	stp	x29, x30, [sp, #-32]!
  404160:	mov	x29, sp
  404164:	str	w0, [sp, #28]
  404168:	adrp	x0, 440000 <winch@@Base+0x20630>
  40416c:	add	x0, x0, #0x8e8
  404170:	ldr	x0, [x0]
  404174:	ldr	w2, [sp, #28]
  404178:	mov	w1, #0x0                   	// #0
  40417c:	bl	401860 <tgoto@plt>
  404180:	mov	x3, x0
  404184:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404188:	add	x2, x0, #0xc10
  40418c:	mov	w1, #0x1                   	// #1
  404190:	mov	x0, x3
  404194:	bl	401810 <tputs@plt>
  404198:	nop
  40419c:	ldp	x29, x30, [sp], #32
  4041a0:	ret
  4041a4:	stp	x29, x30, [sp, #-16]!
  4041a8:	mov	x29, sp
  4041ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4041b0:	add	x0, x0, #0x948
  4041b4:	ldr	x0, [x0]
  4041b8:	ldrb	w0, [x0]
  4041bc:	cmp	w0, #0x0
  4041c0:	b.eq	4041f0 <setlocale@plt+0x25d0>  // b.none
  4041c4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4041c8:	add	x0, x0, #0x948
  4041cc:	ldr	x3, [x0]
  4041d0:	adrp	x0, 445000 <PC+0x4788>
  4041d4:	add	x0, x0, #0x1c8
  4041d8:	ldr	w1, [x0]
  4041dc:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4041e0:	add	x2, x0, #0xc10
  4041e4:	mov	x0, x3
  4041e8:	bl	401810 <tputs@plt>
  4041ec:	b	4041f4 <setlocale@plt+0x25d4>
  4041f0:	nop
  4041f4:	ldp	x29, x30, [sp], #16
  4041f8:	ret
  4041fc:	stp	x29, x30, [sp, #-16]!
  404200:	mov	x29, sp
  404204:	mov	w0, #0x7                   	// #7
  404208:	bl	41ac10 <clear@@Base+0x169c4>
  40420c:	nop
  404210:	ldp	x29, x30, [sp], #16
  404214:	ret
  404218:	stp	x29, x30, [sp, #-16]!
  40421c:	mov	x29, sp
  404220:	adrp	x0, 445000 <PC+0x4788>
  404224:	add	x0, x0, #0x274
  404228:	ldr	w0, [x0]
  40422c:	cmp	w0, #0x2
  404230:	b.ne	40423c <setlocale@plt+0x261c>  // b.any
  404234:	bl	4041a4 <setlocale@plt+0x2584>
  404238:	b	404240 <setlocale@plt+0x2620>
  40423c:	bl	4041fc <setlocale@plt+0x25dc>
  404240:	nop
  404244:	ldp	x29, x30, [sp], #16
  404248:	ret

000000000040424c <clear@@Base>:
  40424c:	stp	x29, x30, [sp, #-16]!
  404250:	mov	x29, sp
  404254:	adrp	x0, 440000 <winch@@Base+0x20630>
  404258:	add	x0, x0, #0x8f0
  40425c:	ldr	x3, [x0]
  404260:	adrp	x0, 445000 <PC+0x4788>
  404264:	add	x0, x0, #0x1c8
  404268:	ldr	w1, [x0]
  40426c:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404270:	add	x2, x0, #0xc10
  404274:	mov	x0, x3
  404278:	bl	401810 <tputs@plt>
  40427c:	nop
  404280:	ldp	x29, x30, [sp], #16
  404284:	ret
  404288:	stp	x29, x30, [sp, #-16]!
  40428c:	mov	x29, sp
  404290:	adrp	x0, 440000 <winch@@Base+0x20630>
  404294:	add	x0, x0, #0x8f8
  404298:	ldr	x3, [x0]
  40429c:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4042a0:	add	x2, x0, #0xc10
  4042a4:	mov	w1, #0x1                   	// #1
  4042a8:	mov	x0, x3
  4042ac:	bl	401810 <tputs@plt>
  4042b0:	nop
  4042b4:	ldp	x29, x30, [sp], #16
  4042b8:	ret
  4042bc:	stp	x29, x30, [sp, #-16]!
  4042c0:	mov	x29, sp
  4042c4:	adrp	x0, 445000 <PC+0x4788>
  4042c8:	add	x0, x0, #0x1e0
  4042cc:	ldr	w0, [x0]
  4042d0:	cmp	w0, #0x0
  4042d4:	b.eq	4042fc <clear@@Base+0xb0>  // b.none
  4042d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4042dc:	add	x0, x0, #0x900
  4042e0:	ldr	x3, [x0]
  4042e4:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4042e8:	add	x2, x0, #0xc10
  4042ec:	mov	w1, #0x1                   	// #1
  4042f0:	mov	x0, x3
  4042f4:	bl	401810 <tputs@plt>
  4042f8:	b	40431c <clear@@Base+0xd0>
  4042fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  404300:	add	x0, x0, #0x8f8
  404304:	ldr	x3, [x0]
  404308:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  40430c:	add	x2, x0, #0xc10
  404310:	mov	w1, #0x1                   	// #1
  404314:	mov	x0, x3
  404318:	bl	401810 <tputs@plt>
  40431c:	nop
  404320:	ldp	x29, x30, [sp], #16
  404324:	ret
  404328:	stp	x29, x30, [sp, #-32]!
  40432c:	mov	x29, sp
  404330:	adrp	x0, 445000 <PC+0x4788>
  404334:	add	x0, x0, #0x2b8
  404338:	ldr	w0, [x0]
  40433c:	cmp	w0, #0x0
  404340:	b.eq	40434c <clear@@Base+0x100>  // b.none
  404344:	bl	4040d4 <setlocale@plt+0x24b4>
  404348:	b	404350 <clear@@Base+0x104>
  40434c:	bl	404120 <setlocale@plt+0x2500>
  404350:	adrp	x0, 440000 <winch@@Base+0x20630>
  404354:	add	x0, x0, #0x98c
  404358:	ldr	w0, [x0]
  40435c:	cmp	w0, #0x0
  404360:	b.ne	40436c <clear@@Base+0x120>  // b.any
  404364:	bl	4042bc <clear@@Base+0x70>
  404368:	b	40438c <clear@@Base+0x140>
  40436c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404370:	add	x0, x0, #0x98c
  404374:	ldr	w0, [x0]
  404378:	str	w0, [sp, #28]
  40437c:	bl	40448c <clear@@Base+0x240>
  404380:	bl	4042bc <clear@@Base+0x70>
  404384:	ldr	w0, [sp, #28]
  404388:	bl	404398 <clear@@Base+0x14c>
  40438c:	nop
  404390:	ldp	x29, x30, [sp], #32
  404394:	ret
  404398:	stp	x29, x30, [sp, #-32]!
  40439c:	mov	x29, sp
  4043a0:	str	w0, [sp, #28]
  4043a4:	ldr	w0, [sp, #28]
  4043a8:	bl	404630 <clear@@Base+0x3e4>
  4043ac:	str	w0, [sp, #28]
  4043b0:	ldr	w0, [sp, #28]
  4043b4:	and	w0, w0, #0x1
  4043b8:	cmp	w0, #0x0
  4043bc:	b.eq	4043e0 <clear@@Base+0x194>  // b.none
  4043c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4043c4:	add	x0, x0, #0x918
  4043c8:	ldr	x3, [x0]
  4043cc:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4043d0:	add	x2, x0, #0xc10
  4043d4:	mov	w1, #0x1                   	// #1
  4043d8:	mov	x0, x3
  4043dc:	bl	401810 <tputs@plt>
  4043e0:	ldr	w0, [sp, #28]
  4043e4:	and	w0, w0, #0x2
  4043e8:	cmp	w0, #0x0
  4043ec:	b.eq	404410 <clear@@Base+0x1c4>  // b.none
  4043f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4043f4:	add	x0, x0, #0x928
  4043f8:	ldr	x3, [x0]
  4043fc:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404400:	add	x2, x0, #0xc10
  404404:	mov	w1, #0x1                   	// #1
  404408:	mov	x0, x3
  40440c:	bl	401810 <tputs@plt>
  404410:	ldr	w0, [sp, #28]
  404414:	and	w0, w0, #0x4
  404418:	cmp	w0, #0x0
  40441c:	b.eq	404440 <clear@@Base+0x1f4>  // b.none
  404420:	adrp	x0, 440000 <winch@@Base+0x20630>
  404424:	add	x0, x0, #0x938
  404428:	ldr	x3, [x0]
  40442c:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404430:	add	x2, x0, #0xc10
  404434:	mov	w1, #0x1                   	// #1
  404438:	mov	x0, x3
  40443c:	bl	401810 <tputs@plt>
  404440:	ldr	w0, [sp, #28]
  404444:	and	w0, w0, #0x8
  404448:	cmp	w0, #0x0
  40444c:	b.eq	404470 <clear@@Base+0x224>  // b.none
  404450:	adrp	x0, 440000 <winch@@Base+0x20630>
  404454:	add	x0, x0, #0x908
  404458:	ldr	x3, [x0]
  40445c:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404460:	add	x2, x0, #0xc10
  404464:	mov	w1, #0x1                   	// #1
  404468:	mov	x0, x3
  40446c:	bl	401810 <tputs@plt>
  404470:	adrp	x0, 440000 <winch@@Base+0x20630>
  404474:	add	x0, x0, #0x98c
  404478:	ldr	w1, [sp, #28]
  40447c:	str	w1, [x0]
  404480:	nop
  404484:	ldp	x29, x30, [sp], #32
  404488:	ret
  40448c:	stp	x29, x30, [sp, #-16]!
  404490:	mov	x29, sp
  404494:	adrp	x0, 440000 <winch@@Base+0x20630>
  404498:	add	x0, x0, #0x98c
  40449c:	ldr	w0, [x0]
  4044a0:	and	w0, w0, #0x8
  4044a4:	cmp	w0, #0x0
  4044a8:	b.eq	4044cc <clear@@Base+0x280>  // b.none
  4044ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4044b0:	add	x0, x0, #0x910
  4044b4:	ldr	x3, [x0]
  4044b8:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4044bc:	add	x2, x0, #0xc10
  4044c0:	mov	w1, #0x1                   	// #1
  4044c4:	mov	x0, x3
  4044c8:	bl	401810 <tputs@plt>
  4044cc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4044d0:	add	x0, x0, #0x98c
  4044d4:	ldr	w0, [x0]
  4044d8:	and	w0, w0, #0x4
  4044dc:	cmp	w0, #0x0
  4044e0:	b.eq	404504 <clear@@Base+0x2b8>  // b.none
  4044e4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4044e8:	add	x0, x0, #0x940
  4044ec:	ldr	x3, [x0]
  4044f0:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4044f4:	add	x2, x0, #0xc10
  4044f8:	mov	w1, #0x1                   	// #1
  4044fc:	mov	x0, x3
  404500:	bl	401810 <tputs@plt>
  404504:	adrp	x0, 440000 <winch@@Base+0x20630>
  404508:	add	x0, x0, #0x98c
  40450c:	ldr	w0, [x0]
  404510:	and	w0, w0, #0x2
  404514:	cmp	w0, #0x0
  404518:	b.eq	40453c <clear@@Base+0x2f0>  // b.none
  40451c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404520:	add	x0, x0, #0x930
  404524:	ldr	x3, [x0]
  404528:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  40452c:	add	x2, x0, #0xc10
  404530:	mov	w1, #0x1                   	// #1
  404534:	mov	x0, x3
  404538:	bl	401810 <tputs@plt>
  40453c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404540:	add	x0, x0, #0x98c
  404544:	ldr	w0, [x0]
  404548:	and	w0, w0, #0x1
  40454c:	cmp	w0, #0x0
  404550:	b.eq	404574 <clear@@Base+0x328>  // b.none
  404554:	adrp	x0, 440000 <winch@@Base+0x20630>
  404558:	add	x0, x0, #0x920
  40455c:	ldr	x3, [x0]
  404560:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  404564:	add	x2, x0, #0xc10
  404568:	mov	w1, #0x1                   	// #1
  40456c:	mov	x0, x3
  404570:	bl	401810 <tputs@plt>
  404574:	adrp	x0, 440000 <winch@@Base+0x20630>
  404578:	add	x0, x0, #0x98c
  40457c:	str	wzr, [x0]
  404580:	nop
  404584:	ldp	x29, x30, [sp], #16
  404588:	ret
  40458c:	stp	x29, x30, [sp, #-48]!
  404590:	mov	x29, sp
  404594:	str	w0, [sp, #28]
  404598:	ldr	w0, [sp, #28]
  40459c:	bl	404630 <clear@@Base+0x3e4>
  4045a0:	str	w0, [sp, #44]
  4045a4:	mov	w0, #0x10                  	// #16
  4045a8:	str	w0, [sp, #40]
  4045ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4045b0:	add	x0, x0, #0x98c
  4045b4:	ldr	w1, [x0]
  4045b8:	ldr	w0, [sp, #44]
  4045bc:	eor	w1, w1, w0
  4045c0:	ldr	w0, [sp, #40]
  4045c4:	mvn	w0, w0
  4045c8:	and	w0, w1, w0
  4045cc:	cmp	w0, #0x0
  4045d0:	b.eq	4045e0 <clear@@Base+0x394>  // b.none
  4045d4:	bl	40448c <clear@@Base+0x240>
  4045d8:	ldr	w0, [sp, #28]
  4045dc:	bl	404398 <clear@@Base+0x14c>
  4045e0:	nop
  4045e4:	ldp	x29, x30, [sp], #48
  4045e8:	ret
  4045ec:	stp	x29, x30, [sp, #-32]!
  4045f0:	mov	x29, sp
  4045f4:	str	w0, [sp, #28]
  4045f8:	str	w1, [sp, #24]
  4045fc:	ldr	w0, [sp, #28]
  404600:	bl	404630 <clear@@Base+0x3e4>
  404604:	str	w0, [sp, #28]
  404608:	ldr	w0, [sp, #24]
  40460c:	bl	404630 <clear@@Base+0x3e4>
  404610:	str	w0, [sp, #24]
  404614:	ldr	w1, [sp, #28]
  404618:	ldr	w0, [sp, #24]
  40461c:	cmp	w1, w0
  404620:	cset	w0, eq  // eq = none
  404624:	and	w0, w0, #0xff
  404628:	ldp	x29, x30, [sp], #32
  40462c:	ret
  404630:	sub	sp, sp, #0x10
  404634:	str	w0, [sp, #12]
  404638:	ldr	w0, [sp, #12]
  40463c:	and	w0, w0, #0x20
  404640:	cmp	w0, #0x0
  404644:	b.eq	404660 <clear@@Base+0x414>  // b.none
  404648:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40464c:	add	x0, x0, #0x720
  404650:	ldr	w0, [x0]
  404654:	ldr	w1, [sp, #12]
  404658:	orr	w0, w1, w0
  40465c:	str	w0, [sp, #12]
  404660:	ldr	w0, [sp, #12]
  404664:	and	w0, w0, #0x40
  404668:	cmp	w0, #0x0
  40466c:	b.eq	40467c <clear@@Base+0x430>  // b.none
  404670:	ldr	w0, [sp, #12]
  404674:	orr	w0, w0, #0x8
  404678:	str	w0, [sp, #12]
  40467c:	ldr	w0, [sp, #12]
  404680:	and	w0, w0, #0xffffff9f
  404684:	str	w0, [sp, #12]
  404688:	ldr	w0, [sp, #12]
  40468c:	add	sp, sp, #0x10
  404690:	ret
  404694:	stp	x29, x30, [sp, #-16]!
  404698:	mov	x29, sp
  40469c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  4046a0:	add	x0, x0, #0x26c
  4046a4:	ldr	w0, [x0]
  4046a8:	cmp	w0, #0x0
  4046ac:	b.eq	4046c0 <clear@@Base+0x474>  // b.none
  4046b0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4046b4:	add	x0, x0, #0x5e0
  4046b8:	bl	41aca0 <clear@@Base+0x16a54>
  4046bc:	b	4046e0 <clear@@Base+0x494>
  4046c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4046c4:	add	x0, x0, #0x950
  4046c8:	ldr	x3, [x0]
  4046cc:	adrp	x0, 41a000 <clear@@Base+0x15db4>
  4046d0:	add	x2, x0, #0xc10
  4046d4:	mov	w1, #0x1                   	// #1
  4046d8:	mov	x0, x3
  4046dc:	bl	401810 <tputs@plt>
  4046e0:	nop
  4046e4:	ldp	x29, x30, [sp], #16
  4046e8:	ret
  4046ec:	stp	x29, x30, [sp, #-64]!
  4046f0:	mov	x29, sp
  4046f4:	str	w0, [sp, #28]
  4046f8:	str	w1, [sp, #24]
  4046fc:	str	w2, [sp, #20]
  404700:	str	w3, [sp, #16]
  404704:	ldr	w0, [sp, #20]
  404708:	cmp	w0, #0x0
  40470c:	b.eq	404718 <clear@@Base+0x4cc>  // b.none
  404710:	mov	w0, #0x0                   	// #0
  404714:	b	40471c <clear@@Base+0x4d0>
  404718:	mov	w0, #0xffffffff            	// #-1
  40471c:	bl	41bacc <error@@Base+0x770>
  404720:	str	x0, [sp, #48]
  404724:	ldr	x0, [sp, #48]
  404728:	cmn	x0, #0x1
  40472c:	b.eq	404740 <clear@@Base+0x4f4>  // b.none
  404730:	ldr	x0, [sp, #48]
  404734:	bl	40555c <clear@@Base+0x1310>
  404738:	cmp	w0, #0x0
  40473c:	b.eq	404774 <clear@@Base+0x528>  // b.none
  404740:	ldr	w0, [sp, #20]
  404744:	cmp	w0, #0x0
  404748:	b.eq	404760 <clear@@Base+0x514>  // b.none
  40474c:	mov	x1, #0x0                   	// #0
  404750:	adrp	x0, 421000 <winch@@Base+0x1630>
  404754:	add	x0, x0, #0x5e8
  404758:	bl	41b35c <error@@Base>
  40475c:	b	4048cc <clear@@Base+0x680>
  404760:	mov	x1, #0x0                   	// #0
  404764:	adrp	x0, 421000 <winch@@Base+0x1630>
  404768:	add	x0, x0, #0x600
  40476c:	bl	41b35c <error@@Base>
  404770:	b	4048cc <clear@@Base+0x680>
  404774:	bl	405a9c <clear@@Base+0x1850>
  404778:	str	w0, [sp, #44]
  40477c:	ldr	w0, [sp, #44]
  404780:	cmp	w0, #0xa
  404784:	b.eq	404794 <clear@@Base+0x548>  // b.none
  404788:	ldr	w0, [sp, #44]
  40478c:	cmn	w0, #0x1
  404790:	b.ne	4047c8 <clear@@Base+0x57c>  // b.any
  404794:	ldr	w0, [sp, #20]
  404798:	cmp	w0, #0x0
  40479c:	b.eq	4047b4 <clear@@Base+0x568>  // b.none
  4047a0:	mov	x1, #0x0                   	// #0
  4047a4:	adrp	x0, 421000 <winch@@Base+0x1630>
  4047a8:	add	x0, x0, #0x618
  4047ac:	bl	41b35c <error@@Base>
  4047b0:	b	4048cc <clear@@Base+0x680>
  4047b4:	mov	x1, #0x0                   	// #0
  4047b8:	adrp	x0, 421000 <winch@@Base+0x1630>
  4047bc:	add	x0, x0, #0x630
  4047c0:	bl	41b35c <error@@Base>
  4047c4:	b	4048cc <clear@@Base+0x680>
  4047c8:	ldr	w1, [sp, #44]
  4047cc:	ldr	w0, [sp, #28]
  4047d0:	cmp	w1, w0
  4047d4:	b.ne	404774 <clear@@Base+0x528>  // b.any
  4047d8:	ldr	w0, [sp, #16]
  4047dc:	sub	w0, w0, #0x1
  4047e0:	str	w0, [sp, #16]
  4047e4:	ldr	w0, [sp, #16]
  4047e8:	cmp	w0, #0x0
  4047ec:	b.gt	404774 <clear@@Base+0x528>
  4047f0:	ldr	w0, [sp, #20]
  4047f4:	cmp	w0, #0x0
  4047f8:	b.ne	404800 <clear@@Base+0x5b4>  // b.any
  4047fc:	bl	405b60 <clear@@Base+0x1914>
  404800:	ldr	w0, [sp, #20]
  404804:	cmp	w0, #0x0
  404808:	b.eq	404818 <clear@@Base+0x5cc>  // b.none
  40480c:	adrp	x0, 405000 <clear@@Base+0xdb4>
  404810:	add	x0, x0, #0xa9c
  404814:	b	404820 <clear@@Base+0x5d4>
  404818:	adrp	x0, 405000 <clear@@Base+0xdb4>
  40481c:	add	x0, x0, #0xb60
  404820:	str	x0, [sp, #32]
  404824:	str	wzr, [sp, #60]
  404828:	b	4048a4 <clear@@Base+0x658>
  40482c:	ldr	w1, [sp, #44]
  404830:	ldr	w0, [sp, #28]
  404834:	cmp	w1, w0
  404838:	b.ne	40484c <clear@@Base+0x600>  // b.any
  40483c:	ldr	w0, [sp, #60]
  404840:	add	w0, w0, #0x1
  404844:	str	w0, [sp, #60]
  404848:	b	4048a4 <clear@@Base+0x658>
  40484c:	ldr	w1, [sp, #44]
  404850:	ldr	w0, [sp, #24]
  404854:	cmp	w1, w0
  404858:	b.ne	4048a4 <clear@@Base+0x658>  // b.any
  40485c:	ldr	w0, [sp, #60]
  404860:	sub	w0, w0, #0x1
  404864:	str	w0, [sp, #60]
  404868:	ldr	w0, [sp, #60]
  40486c:	cmp	w0, #0x0
  404870:	b.ge	4048a4 <clear@@Base+0x658>  // b.tcont
  404874:	bl	405a48 <clear@@Base+0x17fc>
  404878:	mov	x2, x0
  40487c:	ldr	w0, [sp, #20]
  404880:	cmp	w0, #0x0
  404884:	b.eq	404890 <clear@@Base+0x644>  // b.none
  404888:	mov	w0, #0xffffffff            	// #-1
  40488c:	b	404894 <clear@@Base+0x648>
  404890:	mov	w0, #0x1                   	// #1
  404894:	mov	w1, w0
  404898:	mov	x0, x2
  40489c:	bl	413134 <clear@@Base+0xeee8>
  4048a0:	b	4048cc <clear@@Base+0x680>
  4048a4:	ldr	x0, [sp, #32]
  4048a8:	blr	x0
  4048ac:	str	w0, [sp, #44]
  4048b0:	ldr	w0, [sp, #44]
  4048b4:	cmn	w0, #0x1
  4048b8:	b.ne	40482c <clear@@Base+0x5e0>  // b.any
  4048bc:	mov	x1, #0x0                   	// #0
  4048c0:	adrp	x0, 421000 <winch@@Base+0x1630>
  4048c4:	add	x0, x0, #0x650
  4048c8:	bl	41b35c <error@@Base>
  4048cc:	ldp	x29, x30, [sp], #64
  4048d0:	ret
  4048d4:	stp	x29, x30, [sp, #-224]!
  4048d8:	mov	x29, sp
  4048dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4048e0:	add	x0, x0, #0xe10
  4048e4:	ldr	x0, [x0]
  4048e8:	cmp	x0, #0x0
  4048ec:	b.ne	4048f8 <clear@@Base+0x6ac>  // b.any
  4048f0:	mov	w0, #0xffffffff            	// #-1
  4048f4:	b	40524c <clear@@Base+0x1000>
  4048f8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4048fc:	add	x0, x0, #0xe10
  404900:	ldr	x0, [x0]
  404904:	ldr	x0, [x0]
  404908:	adrp	x1, 440000 <winch@@Base+0x20630>
  40490c:	add	x1, x1, #0xe10
  404910:	ldr	x1, [x1]
  404914:	cmp	x0, x1
  404918:	b.eq	4049a0 <clear@@Base+0x754>  // b.none
  40491c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404920:	add	x0, x0, #0xe10
  404924:	ldr	x0, [x0]
  404928:	ldr	x0, [x0]
  40492c:	str	x0, [sp, #216]
  404930:	adrp	x0, 440000 <winch@@Base+0x20630>
  404934:	add	x0, x0, #0xe10
  404938:	ldr	x0, [x0]
  40493c:	add	x0, x0, #0x8, lsl #12
  404940:	ldr	x1, [x0, #56]
  404944:	ldr	x0, [sp, #216]
  404948:	ldr	x0, [x0, #32]
  40494c:	cmp	x1, x0
  404950:	b.ne	4049a0 <clear@@Base+0x754>  // b.any
  404954:	adrp	x0, 440000 <winch@@Base+0x20630>
  404958:	add	x0, x0, #0xe10
  40495c:	ldr	x0, [x0]
  404960:	add	x0, x0, #0x8, lsl #12
  404964:	ldr	w1, [x0, #64]
  404968:	ldr	x0, [sp, #216]
  40496c:	ldr	w0, [x0, #40]
  404970:	cmp	w1, w0
  404974:	b.cs	4049a0 <clear@@Base+0x754>  // b.hs, b.nlast
  404978:	adrp	x0, 440000 <winch@@Base+0x20630>
  40497c:	add	x0, x0, #0xe10
  404980:	ldr	x0, [x0]
  404984:	add	x0, x0, #0x8, lsl #12
  404988:	ldr	w0, [x0, #64]
  40498c:	ldr	x1, [sp, #216]
  404990:	mov	w0, w0
  404994:	add	x0, x1, x0
  404998:	ldrb	w0, [x0, #44]
  40499c:	b	40524c <clear@@Base+0x1000>
  4049a0:	str	wzr, [sp, #200]
  4049a4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4049a8:	add	x0, x0, #0xe10
  4049ac:	ldr	x0, [x0]
  4049b0:	add	x0, x0, #0x8, lsl #12
  4049b4:	ldr	x0, [x0, #56]
  4049b8:	and	w0, w0, #0x3ff
  4049bc:	str	w0, [sp, #196]
  4049c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4049c4:	add	x0, x0, #0xe10
  4049c8:	ldr	x1, [x0]
  4049cc:	ldrsw	x0, [sp, #196]
  4049d0:	lsl	x0, x0, #5
  4049d4:	add	x0, x1, x0
  4049d8:	ldr	x0, [x0, #48]
  4049dc:	str	x0, [sp, #208]
  4049e0:	b	404a44 <clear@@Base+0x7f8>
  4049e4:	ldr	x0, [sp, #208]
  4049e8:	str	x0, [sp, #216]
  4049ec:	ldr	x0, [sp, #216]
  4049f0:	ldr	x1, [x0, #32]
  4049f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4049f8:	add	x0, x0, #0xe10
  4049fc:	ldr	x0, [x0]
  404a00:	add	x0, x0, #0x8, lsl #12
  404a04:	ldr	x0, [x0, #56]
  404a08:	cmp	x1, x0
  404a0c:	b.ne	404a38 <clear@@Base+0x7ec>  // b.any
  404a10:	adrp	x0, 440000 <winch@@Base+0x20630>
  404a14:	add	x0, x0, #0xe10
  404a18:	ldr	x0, [x0]
  404a1c:	add	x0, x0, #0x8, lsl #12
  404a20:	ldr	w1, [x0, #64]
  404a24:	ldr	x0, [sp, #216]
  404a28:	ldr	w0, [x0, #40]
  404a2c:	cmp	w1, w0
  404a30:	b.cc	4050a4 <clear@@Base+0xe58>  // b.lo, b.ul, b.last
  404a34:	b	404a6c <clear@@Base+0x820>
  404a38:	ldr	x0, [sp, #208]
  404a3c:	ldr	x0, [x0, #16]
  404a40:	str	x0, [sp, #208]
  404a44:	adrp	x0, 440000 <winch@@Base+0x20630>
  404a48:	add	x0, x0, #0xe10
  404a4c:	ldr	x1, [x0]
  404a50:	ldrsw	x0, [sp, #196]
  404a54:	add	x0, x0, #0x1
  404a58:	lsl	x0, x0, #5
  404a5c:	add	x0, x1, x0
  404a60:	ldr	x1, [sp, #208]
  404a64:	cmp	x1, x0
  404a68:	b.ne	4049e4 <clear@@Base+0x798>  // b.any
  404a6c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404a70:	add	x0, x0, #0xe10
  404a74:	ldr	x1, [x0]
  404a78:	ldrsw	x0, [sp, #196]
  404a7c:	add	x0, x0, #0x1
  404a80:	lsl	x0, x0, #5
  404a84:	add	x0, x1, x0
  404a88:	ldr	x1, [sp, #208]
  404a8c:	cmp	x1, x0
  404a90:	b.ne	404c54 <clear@@Base+0xa08>  // b.any
  404a94:	adrp	x0, 440000 <winch@@Base+0x20630>
  404a98:	add	x0, x0, #0xe10
  404a9c:	ldr	x0, [x0]
  404aa0:	ldr	x0, [x0, #8]
  404aa4:	adrp	x1, 440000 <winch@@Base+0x20630>
  404aa8:	add	x1, x1, #0xe10
  404aac:	ldr	x1, [x1]
  404ab0:	cmp	x0, x1
  404ab4:	b.eq	404ad4 <clear@@Base+0x888>  // b.none
  404ab8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404abc:	add	x0, x0, #0xe10
  404ac0:	ldr	x0, [x0]
  404ac4:	ldr	x0, [x0, #8]
  404ac8:	ldr	x0, [x0, #32]
  404acc:	cmn	x0, #0x1
  404ad0:	b.eq	404b5c <clear@@Base+0x910>  // b.none
  404ad4:	adrp	x0, 445000 <PC+0x4788>
  404ad8:	add	x0, x0, #0x298
  404adc:	ldr	w0, [x0]
  404ae0:	cmp	w0, #0x0
  404ae4:	b.eq	404b08 <clear@@Base+0x8bc>  // b.none
  404ae8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404aec:	add	x0, x0, #0xe10
  404af0:	ldr	x0, [x0]
  404af4:	add	x0, x0, #0x8, lsl #12
  404af8:	ldr	w0, [x0, #36]
  404afc:	and	w0, w0, #0x1
  404b00:	cmp	w0, #0x0
  404b04:	b.eq	404b44 <clear@@Base+0x8f8>  // b.none
  404b08:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404b0c:	add	x0, x0, #0x274
  404b10:	ldr	w0, [x0]
  404b14:	cmp	w0, #0x0
  404b18:	b.lt	404b44 <clear@@Base+0x8f8>  // b.tstop
  404b1c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404b20:	add	x0, x0, #0xe10
  404b24:	ldr	x0, [x0]
  404b28:	add	x0, x0, #0x8, lsl #12
  404b2c:	ldr	w1, [x0, #48]
  404b30:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404b34:	add	x0, x0, #0x274
  404b38:	ldr	w0, [x0]
  404b3c:	cmp	w1, w0
  404b40:	b.ge	404b5c <clear@@Base+0x910>  // b.tcont
  404b44:	bl	405ec8 <clear@@Base+0x1c7c>
  404b48:	cmp	w0, #0x0
  404b4c:	b.eq	404b5c <clear@@Base+0x910>  // b.none
  404b50:	adrp	x0, 445000 <PC+0x4788>
  404b54:	add	x0, x0, #0x298
  404b58:	str	wzr, [x0]
  404b5c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404b60:	add	x0, x0, #0xe10
  404b64:	ldr	x0, [x0]
  404b68:	ldr	x0, [x0, #8]
  404b6c:	str	x0, [sp, #208]
  404b70:	ldr	x0, [sp, #208]
  404b74:	str	x0, [sp, #216]
  404b78:	ldr	x0, [sp, #208]
  404b7c:	ldr	x0, [x0, #16]
  404b80:	ldr	x1, [sp, #208]
  404b84:	ldr	x1, [x1, #24]
  404b88:	str	x1, [x0, #24]
  404b8c:	ldr	x0, [sp, #208]
  404b90:	ldr	x0, [x0, #24]
  404b94:	ldr	x1, [sp, #208]
  404b98:	ldr	x1, [x1, #16]
  404b9c:	str	x1, [x0, #16]
  404ba0:	adrp	x0, 440000 <winch@@Base+0x20630>
  404ba4:	add	x0, x0, #0xe10
  404ba8:	ldr	x0, [x0]
  404bac:	add	x0, x0, #0x8, lsl #12
  404bb0:	ldr	x1, [x0, #56]
  404bb4:	ldr	x0, [sp, #216]
  404bb8:	str	x1, [x0, #32]
  404bbc:	ldr	x0, [sp, #216]
  404bc0:	str	wzr, [x0, #40]
  404bc4:	adrp	x0, 440000 <winch@@Base+0x20630>
  404bc8:	add	x0, x0, #0xe10
  404bcc:	ldr	x1, [x0]
  404bd0:	ldrsw	x0, [sp, #196]
  404bd4:	lsl	x0, x0, #5
  404bd8:	add	x0, x1, x0
  404bdc:	ldr	x1, [x0, #48]
  404be0:	ldr	x0, [sp, #208]
  404be4:	str	x1, [x0, #16]
  404be8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404bec:	add	x0, x0, #0xe10
  404bf0:	ldr	x1, [x0]
  404bf4:	ldrsw	x0, [sp, #196]
  404bf8:	add	x0, x0, #0x1
  404bfc:	lsl	x0, x0, #5
  404c00:	add	x1, x1, x0
  404c04:	ldr	x0, [sp, #208]
  404c08:	str	x1, [x0, #24]
  404c0c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404c10:	add	x0, x0, #0xe10
  404c14:	ldr	x1, [x0]
  404c18:	ldrsw	x0, [sp, #196]
  404c1c:	lsl	x0, x0, #5
  404c20:	add	x0, x1, x0
  404c24:	ldr	x0, [x0, #48]
  404c28:	ldr	x1, [sp, #208]
  404c2c:	str	x1, [x0, #24]
  404c30:	adrp	x0, 440000 <winch@@Base+0x20630>
  404c34:	add	x0, x0, #0xe10
  404c38:	ldr	x1, [x0]
  404c3c:	ldrsw	x0, [sp, #196]
  404c40:	lsl	x0, x0, #5
  404c44:	add	x0, x1, x0
  404c48:	ldr	x1, [sp, #208]
  404c4c:	str	x1, [x0, #48]
  404c50:	b	404c60 <clear@@Base+0xa14>
  404c54:	nop
  404c58:	b	404c60 <clear@@Base+0xa14>
  404c5c:	nop
  404c60:	adrp	x0, 440000 <winch@@Base+0x20630>
  404c64:	add	x0, x0, #0xe10
  404c68:	ldr	x0, [x0]
  404c6c:	add	x0, x0, #0x8, lsl #12
  404c70:	ldr	x0, [x0, #56]
  404c74:	lsl	x1, x0, #13
  404c78:	ldr	x0, [sp, #216]
  404c7c:	ldr	w0, [x0, #40]
  404c80:	mov	w0, w0
  404c84:	add	x0, x1, x0
  404c88:	str	x0, [sp, #184]
  404c8c:	bl	40599c <clear@@Base+0x1750>
  404c90:	str	x0, [sp, #176]
  404c94:	ldr	x0, [sp, #176]
  404c98:	cmn	x0, #0x1
  404c9c:	b.eq	404cb8 <clear@@Base+0xa6c>  // b.none
  404ca0:	ldr	x1, [sp, #184]
  404ca4:	ldr	x0, [sp, #176]
  404ca8:	cmp	x1, x0
  404cac:	b.lt	404cb8 <clear@@Base+0xa6c>  // b.tstop
  404cb0:	mov	w0, #0xffffffff            	// #-1
  404cb4:	b	40524c <clear@@Base+0x1000>
  404cb8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404cbc:	add	x0, x0, #0xe10
  404cc0:	ldr	x0, [x0]
  404cc4:	add	x0, x0, #0x8, lsl #12
  404cc8:	ldr	x0, [x0, #40]
  404ccc:	ldr	x1, [sp, #184]
  404cd0:	cmp	x1, x0
  404cd4:	b.eq	404d5c <clear@@Base+0xb10>  // b.none
  404cd8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404cdc:	add	x0, x0, #0xe10
  404ce0:	ldr	x0, [x0]
  404ce4:	add	x0, x0, #0x8, lsl #12
  404ce8:	ldr	w0, [x0, #36]
  404cec:	and	w0, w0, #0x1
  404cf0:	cmp	w0, #0x0
  404cf4:	b.ne	404d00 <clear@@Base+0xab4>  // b.any
  404cf8:	mov	w0, #0x3f                  	// #63
  404cfc:	b	40524c <clear@@Base+0x1000>
  404d00:	adrp	x0, 440000 <winch@@Base+0x20630>
  404d04:	add	x0, x0, #0xe10
  404d08:	ldr	x0, [x0]
  404d0c:	add	x0, x0, #0x8, lsl #12
  404d10:	ldr	w0, [x0, #32]
  404d14:	mov	w2, #0x0                   	// #0
  404d18:	ldr	x1, [sp, #184]
  404d1c:	bl	401850 <lseek@plt>
  404d20:	cmn	x0, #0x1
  404d24:	b.ne	404d44 <clear@@Base+0xaf8>  // b.any
  404d28:	mov	x1, #0x0                   	// #0
  404d2c:	adrp	x0, 421000 <winch@@Base+0x1630>
  404d30:	add	x0, x0, #0x668
  404d34:	bl	41b35c <error@@Base>
  404d38:	bl	404288 <clear@@Base+0x3c>
  404d3c:	mov	w0, #0xffffffff            	// #-1
  404d40:	b	40524c <clear@@Base+0x1000>
  404d44:	adrp	x0, 440000 <winch@@Base+0x20630>
  404d48:	add	x0, x0, #0xe10
  404d4c:	ldr	x0, [x0]
  404d50:	add	x0, x0, #0x8, lsl #12
  404d54:	ldr	x1, [sp, #184]
  404d58:	str	x1, [x0, #40]
  404d5c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404d60:	add	x0, x0, #0x270
  404d64:	ldr	w0, [x0]
  404d68:	cmn	w0, #0x1
  404d6c:	b.eq	404db8 <clear@@Base+0xb6c>  // b.none
  404d70:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404d74:	add	x0, x0, #0x270
  404d78:	ldr	w1, [x0]
  404d7c:	ldr	x0, [sp, #216]
  404d80:	ldr	w0, [x0, #40]
  404d84:	and	w2, w1, #0xff
  404d88:	ldr	x1, [sp, #216]
  404d8c:	mov	w0, w0
  404d90:	add	x0, x1, x0
  404d94:	mov	w1, w2
  404d98:	strb	w1, [x0, #44]
  404d9c:	mov	w0, #0x1                   	// #1
  404da0:	str	w0, [sp, #204]
  404da4:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404da8:	add	x0, x0, #0x270
  404dac:	mov	w1, #0xffffffff            	// #-1
  404db0:	str	w1, [x0]
  404db4:	b	404e74 <clear@@Base+0xc28>
  404db8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404dbc:	add	x0, x0, #0xe10
  404dc0:	ldr	x0, [x0]
  404dc4:	add	x0, x0, #0x8, lsl #12
  404dc8:	ldr	w0, [x0, #36]
  404dcc:	and	w0, w0, #0x8
  404dd0:	cmp	w0, #0x0
  404dd4:	b.eq	404e20 <clear@@Base+0xbd4>  // b.none
  404dd8:	adrp	x0, 440000 <winch@@Base+0x20630>
  404ddc:	add	x0, x0, #0xe10
  404de0:	ldr	x0, [x0]
  404de4:	add	x0, x0, #0x8, lsl #12
  404de8:	ldr	x0, [x0, #40]
  404dec:	ldr	x1, [sp, #216]
  404df0:	ldr	w3, [x1, #40]
  404df4:	adrp	x1, 422000 <winch@@Base+0x2630>
  404df8:	add	x1, x1, #0x798
  404dfc:	ldrb	w2, [x1, x0]
  404e00:	ldr	x1, [sp, #216]
  404e04:	mov	w0, w3
  404e08:	add	x0, x1, x0
  404e0c:	mov	w1, w2
  404e10:	strb	w1, [x0, #44]
  404e14:	mov	w0, #0x1                   	// #1
  404e18:	str	w0, [sp, #204]
  404e1c:	b	404e74 <clear@@Base+0xc28>
  404e20:	adrp	x0, 440000 <winch@@Base+0x20630>
  404e24:	add	x0, x0, #0xe10
  404e28:	ldr	x0, [x0]
  404e2c:	add	x0, x0, #0x8, lsl #12
  404e30:	ldr	w3, [x0, #32]
  404e34:	ldr	x0, [sp, #216]
  404e38:	ldr	w0, [x0, #40]
  404e3c:	mov	w0, w0
  404e40:	add	x0, x0, #0x20
  404e44:	ldr	x1, [sp, #216]
  404e48:	add	x0, x1, x0
  404e4c:	add	x4, x0, #0xc
  404e50:	ldr	x0, [sp, #216]
  404e54:	ldr	w0, [x0, #40]
  404e58:	mov	w1, #0x2000                	// #8192
  404e5c:	sub	w0, w1, w0
  404e60:	mov	w2, w0
  404e64:	mov	x1, x4
  404e68:	mov	w0, w3
  404e6c:	bl	41a7bc <clear@@Base+0x16570>
  404e70:	str	w0, [sp, #204]
  404e74:	ldr	w0, [sp, #204]
  404e78:	cmn	w0, #0x2
  404e7c:	b.ne	404e88 <clear@@Base+0xc3c>  // b.any
  404e80:	mov	w0, #0xffffffff            	// #-1
  404e84:	b	40524c <clear@@Base+0x1000>
  404e88:	ldr	w0, [sp, #204]
  404e8c:	cmp	w0, #0x0
  404e90:	b.ge	404eac <clear@@Base+0xc60>  // b.tcont
  404e94:	mov	x1, #0x0                   	// #0
  404e98:	adrp	x0, 421000 <winch@@Base+0x1630>
  404e9c:	add	x0, x0, #0x678
  404ea0:	bl	41b35c <error@@Base>
  404ea4:	bl	404288 <clear@@Base+0x3c>
  404ea8:	str	wzr, [sp, #204]
  404eac:	adrp	x0, 445000 <PC+0x4788>
  404eb0:	add	x0, x0, #0x19c
  404eb4:	ldr	w0, [x0]
  404eb8:	cmp	w0, #0x0
  404ebc:	b.ne	404f1c <clear@@Base+0xcd0>  // b.any
  404ec0:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404ec4:	add	x0, x0, #0x268
  404ec8:	ldr	w0, [x0]
  404ecc:	cmp	w0, #0x0
  404ed0:	b.lt	404f1c <clear@@Base+0xcd0>  // b.tstop
  404ed4:	ldr	w0, [sp, #204]
  404ed8:	cmp	w0, #0x0
  404edc:	b.le	404f1c <clear@@Base+0xcd0>
  404ee0:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  404ee4:	add	x0, x0, #0x268
  404ee8:	ldr	w3, [x0]
  404eec:	ldr	x0, [sp, #216]
  404ef0:	ldr	w0, [x0, #40]
  404ef4:	mov	w0, w0
  404ef8:	add	x0, x0, #0x20
  404efc:	ldr	x1, [sp, #216]
  404f00:	add	x0, x1, x0
  404f04:	add	x0, x0, #0xc
  404f08:	ldrsw	x1, [sp, #204]
  404f0c:	mov	x2, x1
  404f10:	mov	x1, x0
  404f14:	mov	w0, w3
  404f18:	bl	401a50 <write@plt>
  404f1c:	adrp	x0, 440000 <winch@@Base+0x20630>
  404f20:	add	x0, x0, #0xe10
  404f24:	ldr	x0, [x0]
  404f28:	add	x0, x0, #0x8, lsl #12
  404f2c:	ldr	x2, [x0, #40]
  404f30:	ldrsw	x1, [sp, #204]
  404f34:	adrp	x0, 440000 <winch@@Base+0x20630>
  404f38:	add	x0, x0, #0xe10
  404f3c:	ldr	x0, [x0]
  404f40:	add	x1, x2, x1
  404f44:	add	x0, x0, #0x8, lsl #12
  404f48:	str	x1, [x0, #40]
  404f4c:	ldr	x0, [sp, #216]
  404f50:	ldr	w1, [x0, #40]
  404f54:	ldr	w0, [sp, #204]
  404f58:	add	w1, w1, w0
  404f5c:	ldr	x0, [sp, #216]
  404f60:	str	w1, [x0, #40]
  404f64:	ldr	w0, [sp, #204]
  404f68:	cmp	w0, #0x0
  404f6c:	b.ne	4050ac <clear@@Base+0xe60>  // b.any
  404f70:	adrp	x0, 440000 <winch@@Base+0x20630>
  404f74:	add	x0, x0, #0xe10
  404f78:	ldr	x0, [x0]
  404f7c:	add	x0, x0, #0x8, lsl #12
  404f80:	ldr	x1, [sp, #184]
  404f84:	str	x1, [x0, #72]
  404f88:	adrp	x0, 445000 <PC+0x4788>
  404f8c:	add	x0, x0, #0x204
  404f90:	ldr	w0, [x0]
  404f94:	cmp	w0, #0x0
  404f98:	b.eq	405088 <clear@@Base+0xe3c>  // b.none
  404f9c:	ldr	w0, [sp, #200]
  404fa0:	cmp	w0, #0x0
  404fa4:	b.ne	404fc4 <clear@@Base+0xd78>  // b.any
  404fa8:	bl	41d10c <error@@Base+0x1db0>
  404fac:	str	x0, [sp, #152]
  404fb0:	add	x0, sp, #0x98
  404fb4:	mov	x1, x0
  404fb8:	adrp	x0, 421000 <winch@@Base+0x1630>
  404fbc:	add	x0, x0, #0x688
  404fc0:	bl	41b4b0 <error@@Base+0x154>
  404fc4:	mov	w0, #0x1                   	// #1
  404fc8:	bl	4019b0 <sleep@plt>
  404fcc:	mov	w0, #0x1                   	// #1
  404fd0:	str	w0, [sp, #200]
  404fd4:	adrp	x0, 445000 <PC+0x4788>
  404fd8:	add	x0, x0, #0x2cc
  404fdc:	ldr	w0, [x0]
  404fe0:	cmp	w0, #0x1
  404fe4:	b.ne	405088 <clear@@Base+0xe3c>  // b.any
  404fe8:	bl	405a48 <clear@@Base+0x17fc>
  404fec:	str	x0, [sp, #168]
  404ff0:	adrp	x0, 440000 <winch@@Base+0x20630>
  404ff4:	add	x0, x0, #0x888
  404ff8:	ldr	x0, [x0]
  404ffc:	bl	412254 <clear@@Base+0xe008>
  405000:	mov	x2, x0
  405004:	add	x0, sp, #0x18
  405008:	mov	x1, x0
  40500c:	mov	x0, x2
  405010:	bl	421280 <winch@@Base+0x18b0>
  405014:	str	w0, [sp, #164]
  405018:	ldr	w0, [sp, #164]
  40501c:	cmp	w0, #0x0
  405020:	b.ne	405088 <clear@@Base+0xe3c>  // b.any
  405024:	ldr	x1, [sp, #32]
  405028:	adrp	x0, 445000 <PC+0x4788>
  40502c:	add	x0, x0, #0x208
  405030:	ldr	x0, [x0]
  405034:	cmp	x1, x0
  405038:	b.ne	405070 <clear@@Base+0xe24>  // b.any
  40503c:	ldr	x1, [sp, #24]
  405040:	adrp	x0, 445000 <PC+0x4788>
  405044:	add	x0, x0, #0x210
  405048:	ldr	x0, [x0]
  40504c:	cmp	x1, x0
  405050:	b.ne	405070 <clear@@Base+0xe24>  // b.any
  405054:	ldr	x0, [sp, #168]
  405058:	cmn	x0, #0x1
  40505c:	b.eq	405088 <clear@@Base+0xe3c>  // b.none
  405060:	ldr	x0, [sp, #72]
  405064:	ldr	x1, [sp, #168]
  405068:	cmp	x1, x0
  40506c:	b.le	405088 <clear@@Base+0xe3c>
  405070:	adrp	x0, 445000 <PC+0x4788>
  405074:	add	x0, x0, #0x21c
  405078:	mov	w1, #0x2                   	// #2
  40507c:	str	w1, [x0]
  405080:	mov	w0, #0xffffffff            	// #-1
  405084:	b	40524c <clear@@Base+0x1000>
  405088:	adrp	x0, 445000 <PC+0x4788>
  40508c:	add	x0, x0, #0x300
  405090:	ldr	w0, [x0]
  405094:	cmp	w0, #0x0
  405098:	b.eq	4050ac <clear@@Base+0xe60>  // b.none
  40509c:	mov	w0, #0xffffffff            	// #-1
  4050a0:	b	40524c <clear@@Base+0x1000>
  4050a4:	nop
  4050a8:	b	4050b0 <clear@@Base+0xe64>
  4050ac:	nop
  4050b0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4050b4:	add	x0, x0, #0xe10
  4050b8:	ldr	x0, [x0]
  4050bc:	ldr	x0, [x0]
  4050c0:	ldr	x1, [sp, #208]
  4050c4:	cmp	x1, x0
  4050c8:	b.eq	405204 <clear@@Base+0xfb8>  // b.none
  4050cc:	ldr	x0, [sp, #208]
  4050d0:	ldr	x0, [x0]
  4050d4:	ldr	x1, [sp, #208]
  4050d8:	ldr	x1, [x1, #8]
  4050dc:	str	x1, [x0, #8]
  4050e0:	ldr	x0, [sp, #208]
  4050e4:	ldr	x0, [x0, #8]
  4050e8:	ldr	x1, [sp, #208]
  4050ec:	ldr	x1, [x1]
  4050f0:	str	x1, [x0]
  4050f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4050f8:	add	x0, x0, #0xe10
  4050fc:	ldr	x0, [x0]
  405100:	ldr	x1, [x0]
  405104:	ldr	x0, [sp, #208]
  405108:	str	x1, [x0]
  40510c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405110:	add	x0, x0, #0xe10
  405114:	ldr	x0, [x0]
  405118:	mov	x1, x0
  40511c:	ldr	x0, [sp, #208]
  405120:	str	x1, [x0, #8]
  405124:	adrp	x0, 440000 <winch@@Base+0x20630>
  405128:	add	x0, x0, #0xe10
  40512c:	ldr	x0, [x0]
  405130:	ldr	x0, [x0]
  405134:	ldr	x1, [sp, #208]
  405138:	str	x1, [x0, #8]
  40513c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405140:	add	x0, x0, #0xe10
  405144:	ldr	x0, [x0]
  405148:	ldr	x1, [sp, #208]
  40514c:	str	x1, [x0]
  405150:	ldr	x0, [sp, #208]
  405154:	ldr	x0, [x0, #16]
  405158:	ldr	x1, [sp, #208]
  40515c:	ldr	x1, [x1, #24]
  405160:	str	x1, [x0, #24]
  405164:	ldr	x0, [sp, #208]
  405168:	ldr	x0, [x0, #24]
  40516c:	ldr	x1, [sp, #208]
  405170:	ldr	x1, [x1, #16]
  405174:	str	x1, [x0, #16]
  405178:	adrp	x0, 440000 <winch@@Base+0x20630>
  40517c:	add	x0, x0, #0xe10
  405180:	ldr	x1, [x0]
  405184:	ldrsw	x0, [sp, #196]
  405188:	lsl	x0, x0, #5
  40518c:	add	x0, x1, x0
  405190:	ldr	x1, [x0, #48]
  405194:	ldr	x0, [sp, #208]
  405198:	str	x1, [x0, #16]
  40519c:	adrp	x0, 440000 <winch@@Base+0x20630>
  4051a0:	add	x0, x0, #0xe10
  4051a4:	ldr	x1, [x0]
  4051a8:	ldrsw	x0, [sp, #196]
  4051ac:	add	x0, x0, #0x1
  4051b0:	lsl	x0, x0, #5
  4051b4:	add	x1, x1, x0
  4051b8:	ldr	x0, [sp, #208]
  4051bc:	str	x1, [x0, #24]
  4051c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4051c4:	add	x0, x0, #0xe10
  4051c8:	ldr	x1, [x0]
  4051cc:	ldrsw	x0, [sp, #196]
  4051d0:	lsl	x0, x0, #5
  4051d4:	add	x0, x1, x0
  4051d8:	ldr	x0, [x0, #48]
  4051dc:	ldr	x1, [sp, #208]
  4051e0:	str	x1, [x0, #24]
  4051e4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4051e8:	add	x0, x0, #0xe10
  4051ec:	ldr	x1, [x0]
  4051f0:	ldrsw	x0, [sp, #196]
  4051f4:	lsl	x0, x0, #5
  4051f8:	add	x0, x1, x0
  4051fc:	ldr	x1, [sp, #208]
  405200:	str	x1, [x0, #48]
  405204:	adrp	x0, 440000 <winch@@Base+0x20630>
  405208:	add	x0, x0, #0xe10
  40520c:	ldr	x0, [x0]
  405210:	add	x0, x0, #0x8, lsl #12
  405214:	ldr	w1, [x0, #64]
  405218:	ldr	x0, [sp, #216]
  40521c:	ldr	w0, [x0, #40]
  405220:	cmp	w1, w0
  405224:	b.cs	404c5c <clear@@Base+0xa10>  // b.hs, b.nlast
  405228:	adrp	x0, 440000 <winch@@Base+0x20630>
  40522c:	add	x0, x0, #0xe10
  405230:	ldr	x0, [x0]
  405234:	add	x0, x0, #0x8, lsl #12
  405238:	ldr	w0, [x0, #64]
  40523c:	ldr	x1, [sp, #216]
  405240:	mov	w0, w0
  405244:	add	x0, x1, x0
  405248:	ldrb	w0, [x0, #44]
  40524c:	ldp	x29, x30, [sp], #224
  405250:	ret
  405254:	stp	x29, x30, [sp, #-32]!
  405258:	mov	x29, sp
  40525c:	str	w0, [sp, #28]
  405260:	ldr	w0, [sp, #28]
  405264:	cmn	w0, #0x1
  405268:	b.eq	405290 <clear@@Base+0x1044>  // b.none
  40526c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405270:	add	x0, x0, #0x270
  405274:	ldr	w0, [x0]
  405278:	cmn	w0, #0x1
  40527c:	b.eq	405290 <clear@@Base+0x1044>  // b.none
  405280:	mov	x1, #0x0                   	// #0
  405284:	adrp	x0, 421000 <winch@@Base+0x1630>
  405288:	add	x0, x0, #0x690
  40528c:	bl	41b35c <error@@Base>
  405290:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405294:	add	x0, x0, #0x270
  405298:	ldr	w1, [sp, #28]
  40529c:	str	w1, [x0]
  4052a0:	nop
  4052a4:	ldp	x29, x30, [sp], #32
  4052a8:	ret
  4052ac:	stp	x29, x30, [sp, #-16]!
  4052b0:	mov	x29, sp
  4052b4:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  4052b8:	add	x0, x0, #0x268
  4052bc:	ldr	w0, [x0]
  4052c0:	cmp	w0, #0x0
  4052c4:	b.lt	405378 <clear@@Base+0x112c>  // b.tstop
  4052c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4052cc:	add	x0, x0, #0xe18
  4052d0:	ldr	w0, [x0]
  4052d4:	cmp	w0, #0x0
  4052d8:	b.ne	405348 <clear@@Base+0x10fc>  // b.any
  4052dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4052e0:	add	x0, x0, #0xe10
  4052e4:	ldr	x0, [x0]
  4052e8:	add	x0, x0, #0x8, lsl #12
  4052ec:	ldr	x0, [x0, #72]
  4052f0:	cmn	x0, #0x1
  4052f4:	b.ne	405348 <clear@@Base+0x10fc>  // b.any
  4052f8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4052fc:	add	x0, x0, #0xe18
  405300:	mov	w1, #0x1                   	// #1
  405304:	str	w1, [x0]
  405308:	mov	x1, #0x0                   	// #0
  40530c:	adrp	x0, 421000 <winch@@Base+0x1630>
  405310:	add	x0, x0, #0x6a8
  405314:	bl	41b4b0 <error@@Base+0x154>
  405318:	b	405334 <clear@@Base+0x10e8>
  40531c:	adrp	x0, 445000 <PC+0x4788>
  405320:	add	x0, x0, #0x300
  405324:	ldr	w0, [x0]
  405328:	and	w0, w0, #0x3
  40532c:	cmp	w0, #0x0
  405330:	b.ne	405344 <clear@@Base+0x10f8>  // b.any
  405334:	bl	405a9c <clear@@Base+0x1850>
  405338:	cmn	w0, #0x1
  40533c:	b.ne	40531c <clear@@Base+0x10d0>  // b.any
  405340:	b	405348 <clear@@Base+0x10fc>
  405344:	nop
  405348:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40534c:	add	x0, x0, #0x268
  405350:	ldr	w0, [x0]
  405354:	bl	401a30 <close@plt>
  405358:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40535c:	add	x0, x0, #0x268
  405360:	mov	w1, #0xffffffff            	// #-1
  405364:	str	w1, [x0]
  405368:	adrp	x0, 440000 <winch@@Base+0x20630>
  40536c:	add	x0, x0, #0x8a0
  405370:	str	xzr, [x0]
  405374:	b	40537c <clear@@Base+0x1130>
  405378:	nop
  40537c:	ldp	x29, x30, [sp], #16
  405380:	ret
  405384:	stp	x29, x30, [sp, #-64]!
  405388:	mov	x29, sp
  40538c:	str	wzr, [sp, #52]
  405390:	adrp	x0, 440000 <winch@@Base+0x20630>
  405394:	add	x0, x0, #0xe10
  405398:	ldr	x0, [x0]
  40539c:	add	x0, x0, #0x8, lsl #12
  4053a0:	ldr	x1, [x0, #40]
  4053a4:	mov	x0, #0x1fff                	// #8191
  4053a8:	add	x0, x1, x0
  4053ac:	mov	x1, #0x1fff                	// #8191
  4053b0:	add	x1, x0, x1
  4053b4:	cmp	x0, #0x0
  4053b8:	csel	x0, x1, x0, lt  // lt = tstop
  4053bc:	asr	x0, x0, #13
  4053c0:	str	x0, [sp, #24]
  4053c4:	str	xzr, [sp, #40]
  4053c8:	b	4054a0 <clear@@Base+0x1254>
  4053cc:	str	wzr, [sp, #36]
  4053d0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4053d4:	add	x0, x0, #0xe10
  4053d8:	ldr	x0, [x0]
  4053dc:	ldr	x0, [x0]
  4053e0:	str	x0, [sp, #56]
  4053e4:	b	405448 <clear@@Base+0x11fc>
  4053e8:	ldr	x0, [sp, #56]
  4053ec:	str	x0, [sp, #16]
  4053f0:	ldr	x0, [sp, #16]
  4053f4:	ldr	x0, [x0, #32]
  4053f8:	ldr	x1, [sp, #40]
  4053fc:	cmp	x1, x0
  405400:	b.ne	40543c <clear@@Base+0x11f0>  // b.any
  405404:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405408:	add	x0, x0, #0x268
  40540c:	ldr	w3, [x0]
  405410:	ldr	x0, [sp, #16]
  405414:	add	x1, x0, #0x2c
  405418:	ldr	x0, [sp, #16]
  40541c:	ldr	w0, [x0, #40]
  405420:	mov	w0, w0
  405424:	mov	x2, x0
  405428:	mov	w0, w3
  40542c:	bl	401a50 <write@plt>
  405430:	mov	w0, #0x1                   	// #1
  405434:	str	w0, [sp, #36]
  405438:	b	405464 <clear@@Base+0x1218>
  40543c:	ldr	x0, [sp, #56]
  405440:	ldr	x0, [x0]
  405444:	str	x0, [sp, #56]
  405448:	adrp	x0, 440000 <winch@@Base+0x20630>
  40544c:	add	x0, x0, #0xe10
  405450:	ldr	x0, [x0]
  405454:	mov	x1, x0
  405458:	ldr	x0, [sp, #56]
  40545c:	cmp	x0, x1
  405460:	b.ne	4053e8 <clear@@Base+0x119c>  // b.any
  405464:	ldr	w0, [sp, #36]
  405468:	cmp	w0, #0x0
  40546c:	b.ne	405494 <clear@@Base+0x1248>  // b.any
  405470:	ldr	w0, [sp, #52]
  405474:	cmp	w0, #0x0
  405478:	b.ne	405494 <clear@@Base+0x1248>  // b.any
  40547c:	mov	x1, #0x0                   	// #0
  405480:	adrp	x0, 421000 <winch@@Base+0x1630>
  405484:	add	x0, x0, #0x6c0
  405488:	bl	41b35c <error@@Base>
  40548c:	mov	w0, #0x1                   	// #1
  405490:	str	w0, [sp, #52]
  405494:	ldr	x0, [sp, #40]
  405498:	add	x0, x0, #0x1
  40549c:	str	x0, [sp, #40]
  4054a0:	ldr	x1, [sp, #40]
  4054a4:	ldr	x0, [sp, #24]
  4054a8:	cmp	x1, x0
  4054ac:	b.lt	4053cc <clear@@Base+0x1180>  // b.tstop
  4054b0:	nop
  4054b4:	nop
  4054b8:	ldp	x29, x30, [sp], #64
  4054bc:	ret
  4054c0:	sub	sp, sp, #0x30
  4054c4:	str	x0, [sp, #8]
  4054c8:	ldr	x0, [sp, #8]
  4054cc:	and	w0, w0, #0x3ff
  4054d0:	str	w0, [sp, #36]
  4054d4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4054d8:	add	x0, x0, #0xe10
  4054dc:	ldr	x1, [x0]
  4054e0:	ldrsw	x0, [sp, #36]
  4054e4:	lsl	x0, x0, #5
  4054e8:	add	x0, x1, x0
  4054ec:	ldr	x0, [x0, #48]
  4054f0:	str	x0, [sp, #40]
  4054f4:	b	405528 <clear@@Base+0x12dc>
  4054f8:	ldr	x0, [sp, #40]
  4054fc:	str	x0, [sp, #24]
  405500:	ldr	x0, [sp, #24]
  405504:	ldr	x0, [x0, #32]
  405508:	ldr	x1, [sp, #8]
  40550c:	cmp	x1, x0
  405510:	b.ne	40551c <clear@@Base+0x12d0>  // b.any
  405514:	mov	w0, #0x1                   	// #1
  405518:	b	405554 <clear@@Base+0x1308>
  40551c:	ldr	x0, [sp, #40]
  405520:	ldr	x0, [x0, #16]
  405524:	str	x0, [sp, #40]
  405528:	adrp	x0, 440000 <winch@@Base+0x20630>
  40552c:	add	x0, x0, #0xe10
  405530:	ldr	x1, [x0]
  405534:	ldrsw	x0, [sp, #36]
  405538:	add	x0, x0, #0x1
  40553c:	lsl	x0, x0, #5
  405540:	add	x0, x1, x0
  405544:	ldr	x1, [sp, #40]
  405548:	cmp	x1, x0
  40554c:	b.ne	4054f8 <clear@@Base+0x12ac>  // b.any
  405550:	mov	w0, #0x0                   	// #0
  405554:	add	sp, sp, #0x30
  405558:	ret
  40555c:	stp	x29, x30, [sp, #-48]!
  405560:	mov	x29, sp
  405564:	str	x0, [sp, #24]
  405568:	adrp	x0, 440000 <winch@@Base+0x20630>
  40556c:	add	x0, x0, #0xe10
  405570:	ldr	x0, [x0]
  405574:	cmp	x0, #0x0
  405578:	b.ne	405584 <clear@@Base+0x1338>  // b.any
  40557c:	mov	w0, #0x0                   	// #0
  405580:	b	4056f0 <clear@@Base+0x14a4>
  405584:	bl	40599c <clear@@Base+0x1750>
  405588:	str	x0, [sp, #40]
  40558c:	ldr	x0, [sp, #24]
  405590:	cmp	x0, #0x0
  405594:	b.lt	4055b4 <clear@@Base+0x1368>  // b.tstop
  405598:	ldr	x0, [sp, #40]
  40559c:	cmn	x0, #0x1
  4055a0:	b.eq	4055bc <clear@@Base+0x1370>  // b.none
  4055a4:	ldr	x1, [sp, #24]
  4055a8:	ldr	x0, [sp, #40]
  4055ac:	cmp	x1, x0
  4055b0:	b.le	4055bc <clear@@Base+0x1370>
  4055b4:	mov	w0, #0x1                   	// #1
  4055b8:	b	4056f0 <clear@@Base+0x14a4>
  4055bc:	ldr	x0, [sp, #24]
  4055c0:	mov	x1, #0x1fff                	// #8191
  4055c4:	add	x1, x0, x1
  4055c8:	cmp	x0, #0x0
  4055cc:	csel	x0, x1, x0, lt  // lt = tstop
  4055d0:	asr	x0, x0, #13
  4055d4:	str	x0, [sp, #32]
  4055d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4055dc:	add	x0, x0, #0xe10
  4055e0:	ldr	x0, [x0]
  4055e4:	add	x0, x0, #0x8, lsl #12
  4055e8:	ldr	w0, [x0, #36]
  4055ec:	and	w0, w0, #0x1
  4055f0:	cmp	w0, #0x0
  4055f4:	b.ne	4056ac <clear@@Base+0x1460>  // b.any
  4055f8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4055fc:	add	x0, x0, #0xe10
  405600:	ldr	x0, [x0]
  405604:	add	x0, x0, #0x8, lsl #12
  405608:	ldr	x0, [x0, #40]
  40560c:	ldr	x1, [sp, #24]
  405610:	cmp	x1, x0
  405614:	b.eq	4056ac <clear@@Base+0x1460>  // b.none
  405618:	ldr	x0, [sp, #32]
  40561c:	bl	4054c0 <clear@@Base+0x1274>
  405620:	cmp	w0, #0x0
  405624:	b.ne	4056ac <clear@@Base+0x1460>  // b.any
  405628:	adrp	x0, 440000 <winch@@Base+0x20630>
  40562c:	add	x0, x0, #0xe10
  405630:	ldr	x0, [x0]
  405634:	add	x0, x0, #0x8, lsl #12
  405638:	ldr	x0, [x0, #40]
  40563c:	ldr	x1, [sp, #24]
  405640:	cmp	x1, x0
  405644:	b.ge	405684 <clear@@Base+0x1438>  // b.tcont
  405648:	mov	w0, #0x1                   	// #1
  40564c:	b	4056f0 <clear@@Base+0x14a4>
  405650:	bl	405a9c <clear@@Base+0x1850>
  405654:	cmn	w0, #0x1
  405658:	b.ne	405664 <clear@@Base+0x1418>  // b.any
  40565c:	mov	w0, #0x1                   	// #1
  405660:	b	4056f0 <clear@@Base+0x14a4>
  405664:	adrp	x0, 445000 <PC+0x4788>
  405668:	add	x0, x0, #0x300
  40566c:	ldr	w0, [x0]
  405670:	and	w0, w0, #0x3
  405674:	cmp	w0, #0x0
  405678:	b.eq	405684 <clear@@Base+0x1438>  // b.none
  40567c:	mov	w0, #0x1                   	// #1
  405680:	b	4056f0 <clear@@Base+0x14a4>
  405684:	adrp	x0, 440000 <winch@@Base+0x20630>
  405688:	add	x0, x0, #0xe10
  40568c:	ldr	x0, [x0]
  405690:	add	x0, x0, #0x8, lsl #12
  405694:	ldr	x0, [x0, #40]
  405698:	ldr	x1, [sp, #24]
  40569c:	cmp	x1, x0
  4056a0:	b.gt	405650 <clear@@Base+0x1404>
  4056a4:	mov	w0, #0x0                   	// #0
  4056a8:	b	4056f0 <clear@@Base+0x14a4>
  4056ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4056b0:	add	x0, x0, #0xe10
  4056b4:	ldr	x0, [x0]
  4056b8:	add	x0, x0, #0x8, lsl #12
  4056bc:	ldr	x1, [sp, #32]
  4056c0:	str	x1, [x0, #56]
  4056c4:	ldr	x0, [sp, #24]
  4056c8:	negs	x1, x0
  4056cc:	and	x0, x0, #0x1fff
  4056d0:	and	x1, x1, #0x1fff
  4056d4:	csneg	x1, x0, x1, mi  // mi = first
  4056d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4056dc:	add	x0, x0, #0xe10
  4056e0:	ldr	x0, [x0]
  4056e4:	add	x0, x0, #0x8, lsl #12
  4056e8:	str	w1, [x0, #64]
  4056ec:	mov	w0, #0x0                   	// #0
  4056f0:	ldp	x29, x30, [sp], #48
  4056f4:	ret
  4056f8:	stp	x29, x30, [sp, #-48]!
  4056fc:	mov	x29, sp
  405700:	str	x19, [sp, #16]
  405704:	adrp	x0, 440000 <winch@@Base+0x20630>
  405708:	add	x0, x0, #0xe10
  40570c:	ldr	x0, [x0]
  405710:	cmp	x0, #0x0
  405714:	b.ne	405720 <clear@@Base+0x14d4>  // b.any
  405718:	mov	w0, #0x0                   	// #0
  40571c:	b	4057c4 <clear@@Base+0x1578>
  405720:	adrp	x0, 440000 <winch@@Base+0x20630>
  405724:	add	x0, x0, #0xe10
  405728:	ldr	x0, [x0]
  40572c:	add	x0, x0, #0x8, lsl #12
  405730:	ldr	w0, [x0, #36]
  405734:	and	w0, w0, #0x1
  405738:	cmp	w0, #0x0
  40573c:	b.eq	405774 <clear@@Base+0x1528>  // b.none
  405740:	adrp	x0, 440000 <winch@@Base+0x20630>
  405744:	add	x0, x0, #0xe10
  405748:	ldr	x0, [x0]
  40574c:	add	x0, x0, #0x8, lsl #12
  405750:	ldr	w1, [x0, #32]
  405754:	adrp	x0, 440000 <winch@@Base+0x20630>
  405758:	add	x0, x0, #0xe10
  40575c:	ldr	x19, [x0]
  405760:	mov	w0, w1
  405764:	bl	41131c <clear@@Base+0xd0d0>
  405768:	mov	x1, x0
  40576c:	add	x0, x19, #0x8, lsl #12
  405770:	str	x1, [x0, #72]
  405774:	bl	40599c <clear@@Base+0x1750>
  405778:	str	x0, [sp, #40]
  40577c:	ldr	x0, [sp, #40]
  405780:	cmn	x0, #0x1
  405784:	b.eq	4057b4 <clear@@Base+0x1568>  // b.none
  405788:	ldr	x0, [sp, #40]
  40578c:	bl	40555c <clear@@Base+0x1310>
  405790:	b	4057c4 <clear@@Base+0x1578>
  405794:	adrp	x0, 445000 <PC+0x4788>
  405798:	add	x0, x0, #0x300
  40579c:	ldr	w0, [x0]
  4057a0:	and	w0, w0, #0x3
  4057a4:	cmp	w0, #0x0
  4057a8:	b.eq	4057b4 <clear@@Base+0x1568>  // b.none
  4057ac:	mov	w0, #0x1                   	// #1
  4057b0:	b	4057c4 <clear@@Base+0x1578>
  4057b4:	bl	405a9c <clear@@Base+0x1850>
  4057b8:	cmn	w0, #0x1
  4057bc:	b.ne	405794 <clear@@Base+0x1548>  // b.any
  4057c0:	mov	w0, #0x0                   	// #0
  4057c4:	ldr	x19, [sp, #16]
  4057c8:	ldp	x29, x30, [sp], #48
  4057cc:	ret
  4057d0:	stp	x29, x30, [sp, #-48]!
  4057d4:	mov	x29, sp
  4057d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4057dc:	add	x0, x0, #0xe10
  4057e0:	ldr	x0, [x0]
  4057e4:	cmp	x0, #0x0
  4057e8:	b.eq	40580c <clear@@Base+0x15c0>  // b.none
  4057ec:	adrp	x0, 440000 <winch@@Base+0x20630>
  4057f0:	add	x0, x0, #0xe10
  4057f4:	ldr	x0, [x0]
  4057f8:	add	x0, x0, #0x8, lsl #12
  4057fc:	ldr	w0, [x0, #36]
  405800:	and	w0, w0, #0x1
  405804:	cmp	w0, #0x0
  405808:	b.eq	405814 <clear@@Base+0x15c8>  // b.none
  40580c:	bl	4056f8 <clear@@Base+0x14ac>
  405810:	b	4058a0 <clear@@Base+0x1654>
  405814:	str	xzr, [sp, #32]
  405818:	adrp	x0, 440000 <winch@@Base+0x20630>
  40581c:	add	x0, x0, #0xe10
  405820:	ldr	x0, [x0]
  405824:	ldr	x0, [x0]
  405828:	str	x0, [sp, #40]
  40582c:	b	40587c <clear@@Base+0x1630>
  405830:	ldr	x0, [sp, #40]
  405834:	str	x0, [sp, #24]
  405838:	ldr	x0, [sp, #24]
  40583c:	ldr	x0, [x0, #32]
  405840:	lsl	x1, x0, #13
  405844:	ldr	x0, [sp, #24]
  405848:	ldr	w0, [x0, #40]
  40584c:	mov	w0, w0
  405850:	add	x0, x1, x0
  405854:	str	x0, [sp, #16]
  405858:	ldr	x1, [sp, #16]
  40585c:	ldr	x0, [sp, #32]
  405860:	cmp	x1, x0
  405864:	b.le	405870 <clear@@Base+0x1624>
  405868:	ldr	x0, [sp, #16]
  40586c:	str	x0, [sp, #32]
  405870:	ldr	x0, [sp, #40]
  405874:	ldr	x0, [x0]
  405878:	str	x0, [sp, #40]
  40587c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405880:	add	x0, x0, #0xe10
  405884:	ldr	x0, [x0]
  405888:	mov	x1, x0
  40588c:	ldr	x0, [sp, #40]
  405890:	cmp	x0, x1
  405894:	b.ne	405830 <clear@@Base+0x15e4>  // b.any
  405898:	ldr	x0, [sp, #32]
  40589c:	bl	40555c <clear@@Base+0x1310>
  4058a0:	ldp	x29, x30, [sp], #48
  4058a4:	ret
  4058a8:	stp	x29, x30, [sp, #-32]!
  4058ac:	mov	x29, sp
  4058b0:	mov	x0, #0x0                   	// #0
  4058b4:	bl	40555c <clear@@Base+0x1310>
  4058b8:	cmp	w0, #0x0
  4058bc:	b.ne	4058c8 <clear@@Base+0x167c>  // b.any
  4058c0:	mov	w0, #0x0                   	// #0
  4058c4:	b	405994 <clear@@Base+0x1748>
  4058c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4058cc:	add	x0, x0, #0xe10
  4058d0:	ldr	x0, [x0]
  4058d4:	ldr	x0, [x0]
  4058d8:	str	x0, [sp, #16]
  4058dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4058e0:	add	x0, x0, #0xe10
  4058e4:	ldr	x0, [x0]
  4058e8:	mov	x1, x0
  4058ec:	ldr	x0, [sp, #16]
  4058f0:	cmp	x0, x1
  4058f4:	b.ne	405900 <clear@@Base+0x16b4>  // b.any
  4058f8:	mov	w0, #0x1                   	// #1
  4058fc:	b	405994 <clear@@Base+0x1748>
  405900:	adrp	x0, 440000 <winch@@Base+0x20630>
  405904:	add	x0, x0, #0xe10
  405908:	ldr	x0, [x0]
  40590c:	ldr	x0, [x0]
  405910:	str	x0, [sp, #24]
  405914:	b	405944 <clear@@Base+0x16f8>
  405918:	ldr	x0, [sp, #24]
  40591c:	ldr	x1, [x0, #32]
  405920:	ldr	x0, [sp, #16]
  405924:	ldr	x0, [x0, #32]
  405928:	cmp	x1, x0
  40592c:	b.ge	405938 <clear@@Base+0x16ec>  // b.tcont
  405930:	ldr	x0, [sp, #24]
  405934:	str	x0, [sp, #16]
  405938:	ldr	x0, [sp, #24]
  40593c:	ldr	x0, [x0]
  405940:	str	x0, [sp, #24]
  405944:	adrp	x0, 440000 <winch@@Base+0x20630>
  405948:	add	x0, x0, #0xe10
  40594c:	ldr	x0, [x0]
  405950:	mov	x1, x0
  405954:	ldr	x0, [sp, #24]
  405958:	cmp	x0, x1
  40595c:	b.ne	405918 <clear@@Base+0x16cc>  // b.any
  405960:	adrp	x0, 440000 <winch@@Base+0x20630>
  405964:	add	x0, x0, #0xe10
  405968:	ldr	x0, [x0]
  40596c:	ldr	x1, [sp, #16]
  405970:	ldr	x1, [x1, #32]
  405974:	add	x0, x0, #0x8, lsl #12
  405978:	str	x1, [x0, #56]
  40597c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405980:	add	x0, x0, #0xe10
  405984:	ldr	x0, [x0]
  405988:	add	x0, x0, #0x8, lsl #12
  40598c:	str	wzr, [x0, #64]
  405990:	mov	w0, #0x0                   	// #0
  405994:	ldp	x29, x30, [sp], #32
  405998:	ret
  40599c:	adrp	x0, 440000 <winch@@Base+0x20630>
  4059a0:	add	x0, x0, #0xe10
  4059a4:	ldr	x0, [x0]
  4059a8:	cmp	x0, #0x0
  4059ac:	b.ne	4059b8 <clear@@Base+0x176c>  // b.any
  4059b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4059b4:	b	405a44 <clear@@Base+0x17f8>
  4059b8:	adrp	x0, 445000 <PC+0x4788>
  4059bc:	add	x0, x0, #0x204
  4059c0:	ldr	w0, [x0]
  4059c4:	cmp	w0, #0x0
  4059c8:	b.eq	4059d4 <clear@@Base+0x1788>  // b.none
  4059cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4059d0:	b	405a44 <clear@@Base+0x17f8>
  4059d4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4059d8:	add	x0, x0, #0xe10
  4059dc:	ldr	x0, [x0]
  4059e0:	add	x0, x0, #0x8, lsl #12
  4059e4:	ldr	w0, [x0, #36]
  4059e8:	and	w0, w0, #0x8
  4059ec:	cmp	w0, #0x0
  4059f0:	b.eq	405a08 <clear@@Base+0x17bc>  // b.none
  4059f4:	adrp	x0, 425000 <winch@@Base+0x5630>
  4059f8:	add	x0, x0, #0x860
  4059fc:	ldr	w0, [x0]
  405a00:	sxtw	x0, w0
  405a04:	b	405a44 <clear@@Base+0x17f8>
  405a08:	adrp	x0, 440000 <winch@@Base+0x20630>
  405a0c:	add	x0, x0, #0xe10
  405a10:	ldr	x0, [x0]
  405a14:	add	x0, x0, #0x8, lsl #12
  405a18:	ldr	w0, [x0, #36]
  405a1c:	and	w0, w0, #0x10
  405a20:	cmp	w0, #0x0
  405a24:	b.eq	405a30 <clear@@Base+0x17e4>  // b.none
  405a28:	mov	x0, #0x0                   	// #0
  405a2c:	b	405a44 <clear@@Base+0x17f8>
  405a30:	adrp	x0, 440000 <winch@@Base+0x20630>
  405a34:	add	x0, x0, #0xe10
  405a38:	ldr	x0, [x0]
  405a3c:	add	x0, x0, #0x8, lsl #12
  405a40:	ldr	x0, [x0, #72]
  405a44:	ret
  405a48:	adrp	x0, 440000 <winch@@Base+0x20630>
  405a4c:	add	x0, x0, #0xe10
  405a50:	ldr	x0, [x0]
  405a54:	cmp	x0, #0x0
  405a58:	b.ne	405a64 <clear@@Base+0x1818>  // b.any
  405a5c:	mov	x0, #0xffffffffffffffff    	// #-1
  405a60:	b	405a98 <clear@@Base+0x184c>
  405a64:	adrp	x0, 440000 <winch@@Base+0x20630>
  405a68:	add	x0, x0, #0xe10
  405a6c:	ldr	x0, [x0]
  405a70:	add	x0, x0, #0x8, lsl #12
  405a74:	ldr	x0, [x0, #56]
  405a78:	lsl	x1, x0, #13
  405a7c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405a80:	add	x0, x0, #0xe10
  405a84:	ldr	x0, [x0]
  405a88:	add	x0, x0, #0x8, lsl #12
  405a8c:	ldr	w0, [x0, #64]
  405a90:	mov	w0, w0
  405a94:	add	x0, x1, x0
  405a98:	ret
  405a9c:	stp	x29, x30, [sp, #-32]!
  405aa0:	mov	x29, sp
  405aa4:	adrp	x0, 440000 <winch@@Base+0x20630>
  405aa8:	add	x0, x0, #0xe10
  405aac:	ldr	x0, [x0]
  405ab0:	cmp	x0, #0x0
  405ab4:	b.ne	405ac0 <clear@@Base+0x1874>  // b.any
  405ab8:	mov	w0, #0xffffffff            	// #-1
  405abc:	b	405b58 <clear@@Base+0x190c>
  405ac0:	bl	4048d4 <clear@@Base+0x688>
  405ac4:	str	w0, [sp, #28]
  405ac8:	ldr	w0, [sp, #28]
  405acc:	cmn	w0, #0x1
  405ad0:	b.ne	405adc <clear@@Base+0x1890>  // b.any
  405ad4:	mov	w0, #0xffffffff            	// #-1
  405ad8:	b	405b58 <clear@@Base+0x190c>
  405adc:	adrp	x0, 440000 <winch@@Base+0x20630>
  405ae0:	add	x0, x0, #0xe10
  405ae4:	ldr	x0, [x0]
  405ae8:	add	x0, x0, #0x8, lsl #12
  405aec:	ldr	w1, [x0, #64]
  405af0:	mov	w0, #0x1ffe                	// #8190
  405af4:	cmp	w1, w0
  405af8:	b.hi	405b20 <clear@@Base+0x18d4>  // b.pmore
  405afc:	adrp	x0, 440000 <winch@@Base+0x20630>
  405b00:	add	x0, x0, #0xe10
  405b04:	ldr	x0, [x0]
  405b08:	add	x1, x0, #0x8, lsl #12
  405b0c:	ldr	w1, [x1, #64]
  405b10:	add	w1, w1, #0x1
  405b14:	add	x0, x0, #0x8, lsl #12
  405b18:	str	w1, [x0, #64]
  405b1c:	b	405b54 <clear@@Base+0x1908>
  405b20:	adrp	x0, 440000 <winch@@Base+0x20630>
  405b24:	add	x0, x0, #0xe10
  405b28:	ldr	x0, [x0]
  405b2c:	add	x1, x0, #0x8, lsl #12
  405b30:	ldr	x1, [x1, #56]
  405b34:	add	x1, x1, #0x1
  405b38:	add	x0, x0, #0x8, lsl #12
  405b3c:	str	x1, [x0, #56]
  405b40:	adrp	x0, 440000 <winch@@Base+0x20630>
  405b44:	add	x0, x0, #0xe10
  405b48:	ldr	x0, [x0]
  405b4c:	add	x0, x0, #0x8, lsl #12
  405b50:	str	wzr, [x0, #64]
  405b54:	ldr	w0, [sp, #28]
  405b58:	ldp	x29, x30, [sp], #32
  405b5c:	ret
  405b60:	stp	x29, x30, [sp, #-16]!
  405b64:	mov	x29, sp
  405b68:	adrp	x0, 440000 <winch@@Base+0x20630>
  405b6c:	add	x0, x0, #0xe10
  405b70:	ldr	x0, [x0]
  405b74:	cmp	x0, #0x0
  405b78:	b.ne	405b84 <clear@@Base+0x1938>  // b.any
  405b7c:	mov	w0, #0xffffffff            	// #-1
  405b80:	b	405c70 <clear@@Base+0x1a24>
  405b84:	adrp	x0, 440000 <winch@@Base+0x20630>
  405b88:	add	x0, x0, #0xe10
  405b8c:	ldr	x0, [x0]
  405b90:	add	x0, x0, #0x8, lsl #12
  405b94:	ldr	w0, [x0, #64]
  405b98:	cmp	w0, #0x0
  405b9c:	b.eq	405bc4 <clear@@Base+0x1978>  // b.none
  405ba0:	adrp	x0, 440000 <winch@@Base+0x20630>
  405ba4:	add	x0, x0, #0xe10
  405ba8:	ldr	x0, [x0]
  405bac:	add	x1, x0, #0x8, lsl #12
  405bb0:	ldr	w1, [x1, #64]
  405bb4:	sub	w1, w1, #0x1
  405bb8:	add	x0, x0, #0x8, lsl #12
  405bbc:	str	w1, [x0, #64]
  405bc0:	b	405c6c <clear@@Base+0x1a20>
  405bc4:	adrp	x0, 440000 <winch@@Base+0x20630>
  405bc8:	add	x0, x0, #0xe10
  405bcc:	ldr	x0, [x0]
  405bd0:	add	x0, x0, #0x8, lsl #12
  405bd4:	ldr	x0, [x0, #56]
  405bd8:	cmp	x0, #0x0
  405bdc:	b.gt	405be8 <clear@@Base+0x199c>
  405be0:	mov	w0, #0xffffffff            	// #-1
  405be4:	b	405c70 <clear@@Base+0x1a24>
  405be8:	adrp	x0, 440000 <winch@@Base+0x20630>
  405bec:	add	x0, x0, #0xe10
  405bf0:	ldr	x0, [x0]
  405bf4:	add	x0, x0, #0x8, lsl #12
  405bf8:	ldr	w0, [x0, #36]
  405bfc:	and	w0, w0, #0x1
  405c00:	cmp	w0, #0x0
  405c04:	b.ne	405c34 <clear@@Base+0x19e8>  // b.any
  405c08:	adrp	x0, 440000 <winch@@Base+0x20630>
  405c0c:	add	x0, x0, #0xe10
  405c10:	ldr	x0, [x0]
  405c14:	add	x0, x0, #0x8, lsl #12
  405c18:	ldr	x0, [x0, #56]
  405c1c:	sub	x0, x0, #0x1
  405c20:	bl	4054c0 <clear@@Base+0x1274>
  405c24:	cmp	w0, #0x0
  405c28:	b.ne	405c34 <clear@@Base+0x19e8>  // b.any
  405c2c:	mov	w0, #0xffffffff            	// #-1
  405c30:	b	405c70 <clear@@Base+0x1a24>
  405c34:	adrp	x0, 440000 <winch@@Base+0x20630>
  405c38:	add	x0, x0, #0xe10
  405c3c:	ldr	x0, [x0]
  405c40:	add	x1, x0, #0x8, lsl #12
  405c44:	ldr	x1, [x1, #56]
  405c48:	sub	x1, x1, #0x1
  405c4c:	add	x0, x0, #0x8, lsl #12
  405c50:	str	x1, [x0, #56]
  405c54:	adrp	x0, 440000 <winch@@Base+0x20630>
  405c58:	add	x0, x0, #0xe10
  405c5c:	ldr	x0, [x0]
  405c60:	add	x0, x0, #0x8, lsl #12
  405c64:	mov	w1, #0x1fff                	// #8191
  405c68:	str	w1, [x0, #64]
  405c6c:	bl	4048d4 <clear@@Base+0x688>
  405c70:	ldp	x29, x30, [sp], #16
  405c74:	ret
  405c78:	sub	sp, sp, #0x10
  405c7c:	str	w0, [sp, #12]
  405c80:	ldr	w0, [sp, #12]
  405c84:	cmp	w0, #0x0
  405c88:	b.ge	405ca0 <clear@@Base+0x1a54>  // b.tcont
  405c8c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405c90:	add	x0, x0, #0x274
  405c94:	mov	w1, #0xffffffff            	// #-1
  405c98:	str	w1, [x0]
  405c9c:	b	405cf8 <clear@@Base+0x1aac>
  405ca0:	ldr	w0, [sp, #12]
  405ca4:	add	w0, w0, #0x8
  405ca8:	lsl	w0, w0, #10
  405cac:	sub	w0, w0, #0x1
  405cb0:	mov	w1, #0x1fff                	// #8191
  405cb4:	add	w1, w0, w1
  405cb8:	cmp	w0, #0x0
  405cbc:	csel	w0, w1, w0, lt  // lt = tstop
  405cc0:	asr	w0, w0, #13
  405cc4:	mov	w1, w0
  405cc8:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405ccc:	add	x0, x0, #0x274
  405cd0:	str	w1, [x0]
  405cd4:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405cd8:	add	x0, x0, #0x274
  405cdc:	ldr	w0, [x0]
  405ce0:	cmp	w0, #0x0
  405ce4:	b.gt	405cf8 <clear@@Base+0x1aac>
  405ce8:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  405cec:	add	x0, x0, #0x274
  405cf0:	mov	w1, #0x1                   	// #1
  405cf4:	str	w1, [x0]
  405cf8:	nop
  405cfc:	add	sp, sp, #0x10
  405d00:	ret
  405d04:	stp	x29, x30, [sp, #-48]!
  405d08:	mov	x29, sp
  405d0c:	str	x19, [sp, #16]
  405d10:	adrp	x0, 440000 <winch@@Base+0x20630>
  405d14:	add	x0, x0, #0xe10
  405d18:	ldr	x0, [x0]
  405d1c:	cmp	x0, #0x0
  405d20:	b.eq	405eb8 <clear@@Base+0x1c6c>  // b.none
  405d24:	adrp	x0, 440000 <winch@@Base+0x20630>
  405d28:	add	x0, x0, #0xe10
  405d2c:	ldr	x0, [x0]
  405d30:	add	x0, x0, #0x8, lsl #12
  405d34:	ldr	w0, [x0, #36]
  405d38:	and	w0, w0, #0x1
  405d3c:	cmp	w0, #0x0
  405d40:	b.ne	405d60 <clear@@Base+0x1b14>  // b.any
  405d44:	adrp	x0, 440000 <winch@@Base+0x20630>
  405d48:	add	x0, x0, #0xe10
  405d4c:	ldr	x0, [x0]
  405d50:	add	x0, x0, #0x8, lsl #12
  405d54:	mov	x1, #0xffffffffffffffff    	// #-1
  405d58:	str	x1, [x0, #72]
  405d5c:	b	405ebc <clear@@Base+0x1c70>
  405d60:	adrp	x0, 440000 <winch@@Base+0x20630>
  405d64:	add	x0, x0, #0xe10
  405d68:	ldr	x0, [x0]
  405d6c:	ldr	x0, [x0]
  405d70:	str	x0, [sp, #40]
  405d74:	b	405d90 <clear@@Base+0x1b44>
  405d78:	ldr	x0, [sp, #40]
  405d7c:	mov	x1, #0xffffffffffffffff    	// #-1
  405d80:	str	x1, [x0, #32]
  405d84:	ldr	x0, [sp, #40]
  405d88:	ldr	x0, [x0]
  405d8c:	str	x0, [sp, #40]
  405d90:	adrp	x0, 440000 <winch@@Base+0x20630>
  405d94:	add	x0, x0, #0xe10
  405d98:	ldr	x0, [x0]
  405d9c:	mov	x1, x0
  405da0:	ldr	x0, [sp, #40]
  405da4:	cmp	x0, x1
  405da8:	b.ne	405d78 <clear@@Base+0x1b2c>  // b.any
  405dac:	adrp	x0, 440000 <winch@@Base+0x20630>
  405db0:	add	x0, x0, #0xe10
  405db4:	ldr	x0, [x0]
  405db8:	add	x0, x0, #0x8, lsl #12
  405dbc:	ldr	w1, [x0, #32]
  405dc0:	adrp	x0, 440000 <winch@@Base+0x20630>
  405dc4:	add	x0, x0, #0xe10
  405dc8:	ldr	x19, [x0]
  405dcc:	mov	w0, w1
  405dd0:	bl	41131c <clear@@Base+0xd0d0>
  405dd4:	mov	x1, x0
  405dd8:	add	x0, x19, #0x8, lsl #12
  405ddc:	str	x1, [x0, #72]
  405de0:	adrp	x0, 440000 <winch@@Base+0x20630>
  405de4:	add	x0, x0, #0xe10
  405de8:	ldr	x0, [x0]
  405dec:	add	x0, x0, #0x8, lsl #12
  405df0:	str	xzr, [x0, #40]
  405df4:	adrp	x0, 440000 <winch@@Base+0x20630>
  405df8:	add	x0, x0, #0xe10
  405dfc:	ldr	x0, [x0]
  405e00:	add	x0, x0, #0x8, lsl #12
  405e04:	str	xzr, [x0, #56]
  405e08:	adrp	x0, 440000 <winch@@Base+0x20630>
  405e0c:	add	x0, x0, #0xe10
  405e10:	ldr	x0, [x0]
  405e14:	add	x0, x0, #0x8, lsl #12
  405e18:	str	wzr, [x0, #64]
  405e1c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405e20:	add	x0, x0, #0xe10
  405e24:	ldr	x0, [x0]
  405e28:	add	x0, x0, #0x8, lsl #12
  405e2c:	ldr	x0, [x0, #72]
  405e30:	cmp	x0, #0x0
  405e34:	b.ne	405e7c <clear@@Base+0x1c30>  // b.any
  405e38:	adrp	x0, 440000 <winch@@Base+0x20630>
  405e3c:	add	x0, x0, #0xe10
  405e40:	ldr	x0, [x0]
  405e44:	add	x0, x0, #0x8, lsl #12
  405e48:	mov	x1, #0xffffffffffffffff    	// #-1
  405e4c:	str	x1, [x0, #72]
  405e50:	adrp	x0, 440000 <winch@@Base+0x20630>
  405e54:	add	x0, x0, #0xe10
  405e58:	ldr	x0, [x0]
  405e5c:	add	x0, x0, #0x8, lsl #12
  405e60:	ldr	w1, [x0, #36]
  405e64:	adrp	x0, 440000 <winch@@Base+0x20630>
  405e68:	add	x0, x0, #0xe10
  405e6c:	ldr	x0, [x0]
  405e70:	and	w1, w1, #0xfffffffe
  405e74:	add	x0, x0, #0x8, lsl #12
  405e78:	str	w1, [x0, #36]
  405e7c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405e80:	add	x0, x0, #0xe10
  405e84:	ldr	x0, [x0]
  405e88:	add	x0, x0, #0x8, lsl #12
  405e8c:	ldr	w0, [x0, #32]
  405e90:	mov	w2, #0x0                   	// #0
  405e94:	mov	x1, #0x0                   	// #0
  405e98:	bl	401850 <lseek@plt>
  405e9c:	cmn	x0, #0x1
  405ea0:	b.ne	405ebc <clear@@Base+0x1c70>  // b.any
  405ea4:	mov	x1, #0x0                   	// #0
  405ea8:	adrp	x0, 421000 <winch@@Base+0x1630>
  405eac:	add	x0, x0, #0x6e0
  405eb0:	bl	41b35c <error@@Base>
  405eb4:	b	405ebc <clear@@Base+0x1c70>
  405eb8:	nop
  405ebc:	ldr	x19, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #48
  405ec4:	ret
  405ec8:	stp	x29, x30, [sp, #-32]!
  405ecc:	mov	x29, sp
  405ed0:	mov	x1, #0x2030                	// #8240
  405ed4:	mov	x0, #0x1                   	// #1
  405ed8:	bl	4019e0 <calloc@plt>
  405edc:	str	x0, [sp, #24]
  405ee0:	ldr	x0, [sp, #24]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.ne	405ef4 <clear@@Base+0x1ca8>  // b.any
  405eec:	mov	w0, #0x1                   	// #1
  405ef0:	b	405fe4 <clear@@Base+0x1d98>
  405ef4:	adrp	x0, 440000 <winch@@Base+0x20630>
  405ef8:	add	x0, x0, #0xe10
  405efc:	ldr	x0, [x0]
  405f00:	add	x1, x0, #0x8, lsl #12
  405f04:	ldr	w1, [x1, #48]
  405f08:	add	w1, w1, #0x1
  405f0c:	add	x0, x0, #0x8, lsl #12
  405f10:	str	w1, [x0, #48]
  405f14:	ldr	x0, [sp, #24]
  405f18:	mov	x1, #0xffffffffffffffff    	// #-1
  405f1c:	str	x1, [x0, #32]
  405f20:	ldr	x0, [sp, #24]
  405f24:	str	x0, [sp, #16]
  405f28:	adrp	x0, 440000 <winch@@Base+0x20630>
  405f2c:	add	x0, x0, #0xe10
  405f30:	ldr	x0, [x0]
  405f34:	mov	x1, x0
  405f38:	ldr	x0, [sp, #16]
  405f3c:	str	x1, [x0]
  405f40:	adrp	x0, 440000 <winch@@Base+0x20630>
  405f44:	add	x0, x0, #0xe10
  405f48:	ldr	x0, [x0]
  405f4c:	ldr	x1, [x0, #8]
  405f50:	ldr	x0, [sp, #16]
  405f54:	str	x1, [x0, #8]
  405f58:	adrp	x0, 440000 <winch@@Base+0x20630>
  405f5c:	add	x0, x0, #0xe10
  405f60:	ldr	x0, [x0]
  405f64:	ldr	x0, [x0, #8]
  405f68:	ldr	x1, [sp, #16]
  405f6c:	str	x1, [x0]
  405f70:	adrp	x0, 440000 <winch@@Base+0x20630>
  405f74:	add	x0, x0, #0xe10
  405f78:	ldr	x0, [x0]
  405f7c:	ldr	x1, [sp, #16]
  405f80:	str	x1, [x0, #8]
  405f84:	adrp	x0, 440000 <winch@@Base+0x20630>
  405f88:	add	x0, x0, #0xe10
  405f8c:	ldr	x0, [x0]
  405f90:	ldr	x1, [x0, #48]
  405f94:	ldr	x0, [sp, #16]
  405f98:	str	x1, [x0, #16]
  405f9c:	adrp	x0, 440000 <winch@@Base+0x20630>
  405fa0:	add	x0, x0, #0xe10
  405fa4:	ldr	x0, [x0]
  405fa8:	add	x1, x0, #0x20
  405fac:	ldr	x0, [sp, #16]
  405fb0:	str	x1, [x0, #24]
  405fb4:	adrp	x0, 440000 <winch@@Base+0x20630>
  405fb8:	add	x0, x0, #0xe10
  405fbc:	ldr	x0, [x0]
  405fc0:	ldr	x0, [x0, #48]
  405fc4:	ldr	x1, [sp, #16]
  405fc8:	str	x1, [x0, #24]
  405fcc:	adrp	x0, 440000 <winch@@Base+0x20630>
  405fd0:	add	x0, x0, #0xe10
  405fd4:	ldr	x0, [x0]
  405fd8:	ldr	x1, [sp, #16]
  405fdc:	str	x1, [x0, #48]
  405fe0:	mov	w0, #0x0                   	// #0
  405fe4:	ldp	x29, x30, [sp], #32
  405fe8:	ret
  405fec:	sub	sp, sp, #0x10
  405ff0:	str	wzr, [sp, #12]
  405ff4:	b	406074 <clear@@Base+0x1e28>
  405ff8:	adrp	x0, 440000 <winch@@Base+0x20630>
  405ffc:	add	x0, x0, #0xe10
  406000:	ldr	x1, [x0]
  406004:	adrp	x0, 440000 <winch@@Base+0x20630>
  406008:	add	x0, x0, #0xe10
  40600c:	ldr	x2, [x0]
  406010:	ldrsw	x0, [sp, #12]
  406014:	add	x0, x0, #0x1
  406018:	lsl	x0, x0, #5
  40601c:	add	x1, x1, x0
  406020:	ldrsw	x0, [sp, #12]
  406024:	lsl	x0, x0, #5
  406028:	add	x0, x2, x0
  40602c:	str	x1, [x0, #48]
  406030:	adrp	x0, 440000 <winch@@Base+0x20630>
  406034:	add	x0, x0, #0xe10
  406038:	ldr	x1, [x0]
  40603c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406040:	add	x0, x0, #0xe10
  406044:	ldr	x2, [x0]
  406048:	ldrsw	x0, [sp, #12]
  40604c:	add	x0, x0, #0x1
  406050:	lsl	x0, x0, #5
  406054:	add	x1, x1, x0
  406058:	ldrsw	x0, [sp, #12]
  40605c:	lsl	x0, x0, #5
  406060:	add	x0, x2, x0
  406064:	str	x1, [x0, #56]
  406068:	ldr	w0, [sp, #12]
  40606c:	add	w0, w0, #0x1
  406070:	str	w0, [sp, #12]
  406074:	ldr	w0, [sp, #12]
  406078:	cmp	w0, #0x3ff
  40607c:	b.le	405ff8 <clear@@Base+0x1dac>
  406080:	nop
  406084:	nop
  406088:	add	sp, sp, #0x10
  40608c:	ret
  406090:	stp	x29, x30, [sp, #-32]!
  406094:	mov	x29, sp
  406098:	b	4060e0 <clear@@Base+0x1e94>
  40609c:	adrp	x0, 440000 <winch@@Base+0x20630>
  4060a0:	add	x0, x0, #0xe10
  4060a4:	ldr	x0, [x0]
  4060a8:	ldr	x0, [x0]
  4060ac:	str	x0, [sp, #24]
  4060b0:	ldr	x0, [sp, #24]
  4060b4:	ldr	x0, [x0]
  4060b8:	ldr	x1, [sp, #24]
  4060bc:	ldr	x1, [x1, #8]
  4060c0:	str	x1, [x0, #8]
  4060c4:	ldr	x0, [sp, #24]
  4060c8:	ldr	x0, [x0, #8]
  4060cc:	ldr	x1, [sp, #24]
  4060d0:	ldr	x1, [x1]
  4060d4:	str	x1, [x0]
  4060d8:	ldr	x0, [sp, #24]
  4060dc:	bl	401a90 <free@plt>
  4060e0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4060e4:	add	x0, x0, #0xe10
  4060e8:	ldr	x0, [x0]
  4060ec:	ldr	x0, [x0]
  4060f0:	adrp	x1, 440000 <winch@@Base+0x20630>
  4060f4:	add	x1, x1, #0xe10
  4060f8:	ldr	x1, [x1]
  4060fc:	cmp	x0, x1
  406100:	b.ne	40609c <clear@@Base+0x1e50>  // b.any
  406104:	adrp	x0, 440000 <winch@@Base+0x20630>
  406108:	add	x0, x0, #0xe10
  40610c:	ldr	x0, [x0]
  406110:	add	x0, x0, #0x8, lsl #12
  406114:	str	wzr, [x0, #48]
  406118:	bl	405fec <clear@@Base+0x1da0>
  40611c:	nop
  406120:	ldp	x29, x30, [sp], #32
  406124:	ret
  406128:	stp	x29, x30, [sp, #-32]!
  40612c:	mov	x29, sp
  406130:	str	w0, [sp, #28]
  406134:	mov	w2, #0x0                   	// #0
  406138:	mov	x1, #0x1                   	// #1
  40613c:	ldr	w0, [sp, #28]
  406140:	bl	401850 <lseek@plt>
  406144:	cmn	x0, #0x1
  406148:	cset	w0, ne  // ne = any
  40614c:	and	w0, w0, #0xff
  406150:	ldp	x29, x30, [sp], #32
  406154:	ret
  406158:	adrp	x0, 440000 <winch@@Base+0x20630>
  40615c:	add	x0, x0, #0xe10
  406160:	ldr	x1, [x0]
  406164:	adrp	x0, 440000 <winch@@Base+0x20630>
  406168:	add	x0, x0, #0xe10
  40616c:	ldr	x0, [x0]
  406170:	add	x1, x1, #0x8, lsl #12
  406174:	ldr	x1, [x1, #40]
  406178:	add	x0, x0, #0x8, lsl #12
  40617c:	str	x1, [x0, #72]
  406180:	nop
  406184:	ret
  406188:	stp	x29, x30, [sp, #-32]!
  40618c:	mov	x29, sp
  406190:	str	w0, [sp, #28]
  406194:	str	w1, [sp, #24]
  406198:	adrp	x0, 440000 <winch@@Base+0x20630>
  40619c:	add	x0, x0, #0x888
  4061a0:	ldr	x0, [x0]
  4061a4:	bl	412368 <clear@@Base+0xe11c>
  4061a8:	mov	x1, x0
  4061ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4061b0:	add	x0, x0, #0xe10
  4061b4:	str	x1, [x0]
  4061b8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4061bc:	add	x0, x0, #0xe10
  4061c0:	ldr	x0, [x0]
  4061c4:	cmp	x0, #0x0
  4061c8:	b.ne	406324 <clear@@Base+0x20d8>  // b.any
  4061cc:	mov	x1, #0x8050                	// #32848
  4061d0:	mov	x0, #0x1                   	// #1
  4061d4:	bl	4019e0 <calloc@plt>
  4061d8:	mov	x1, x0
  4061dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4061e0:	add	x0, x0, #0xe10
  4061e4:	str	x1, [x0]
  4061e8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4061ec:	add	x0, x0, #0xe10
  4061f0:	ldr	x1, [x0]
  4061f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4061f8:	add	x0, x0, #0xe10
  4061fc:	ldr	x0, [x0]
  406200:	str	x1, [x0, #8]
  406204:	adrp	x1, 440000 <winch@@Base+0x20630>
  406208:	add	x1, x1, #0xe10
  40620c:	ldr	x1, [x1]
  406210:	ldr	x0, [x0, #8]
  406214:	str	x0, [x1]
  406218:	adrp	x0, 440000 <winch@@Base+0x20630>
  40621c:	add	x0, x0, #0xe10
  406220:	ldr	x0, [x0]
  406224:	add	x0, x0, #0x8, lsl #12
  406228:	str	wzr, [x0, #48]
  40622c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406230:	add	x0, x0, #0xe10
  406234:	ldr	x0, [x0]
  406238:	add	x0, x0, #0x8, lsl #12
  40623c:	ldr	w1, [sp, #24]
  406240:	str	w1, [x0, #36]
  406244:	adrp	x0, 440000 <winch@@Base+0x20630>
  406248:	add	x0, x0, #0xe10
  40624c:	ldr	x0, [x0]
  406250:	add	x0, x0, #0x8, lsl #12
  406254:	str	xzr, [x0, #40]
  406258:	adrp	x0, 440000 <winch@@Base+0x20630>
  40625c:	add	x0, x0, #0xe10
  406260:	ldr	x0, [x0]
  406264:	add	x0, x0, #0x8, lsl #12
  406268:	str	xzr, [x0, #56]
  40626c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406270:	add	x0, x0, #0xe10
  406274:	ldr	x0, [x0]
  406278:	add	x0, x0, #0x8, lsl #12
  40627c:	str	wzr, [x0, #64]
  406280:	adrp	x0, 440000 <winch@@Base+0x20630>
  406284:	add	x0, x0, #0xe10
  406288:	ldr	x0, [x0]
  40628c:	add	x0, x0, #0x8, lsl #12
  406290:	mov	w1, #0xffffffff            	// #-1
  406294:	str	w1, [x0, #32]
  406298:	adrp	x0, 440000 <winch@@Base+0x20630>
  40629c:	add	x0, x0, #0xe10
  4062a0:	ldr	x0, [x0]
  4062a4:	add	x0, x0, #0x8, lsl #12
  4062a8:	mov	x1, #0xffffffffffffffff    	// #-1
  4062ac:	str	x1, [x0, #72]
  4062b0:	bl	405fec <clear@@Base+0x1da0>
  4062b4:	ldr	w0, [sp, #24]
  4062b8:	and	w0, w0, #0x1
  4062bc:	cmp	w0, #0x0
  4062c0:	b.eq	406300 <clear@@Base+0x20b4>  // b.none
  4062c4:	ldr	w0, [sp, #28]
  4062c8:	bl	406128 <clear@@Base+0x1edc>
  4062cc:	cmp	w0, #0x0
  4062d0:	b.ne	406300 <clear@@Base+0x20b4>  // b.any
  4062d4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4062d8:	add	x0, x0, #0xe10
  4062dc:	ldr	x0, [x0]
  4062e0:	add	x0, x0, #0x8, lsl #12
  4062e4:	ldr	w1, [x0, #36]
  4062e8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4062ec:	add	x0, x0, #0xe10
  4062f0:	ldr	x0, [x0]
  4062f4:	and	w1, w1, #0xfffffffe
  4062f8:	add	x0, x0, #0x8, lsl #12
  4062fc:	str	w1, [x0, #36]
  406300:	adrp	x0, 440000 <winch@@Base+0x20630>
  406304:	add	x0, x0, #0x888
  406308:	ldr	x2, [x0]
  40630c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406310:	add	x0, x0, #0xe10
  406314:	ldr	x0, [x0]
  406318:	mov	x1, x0
  40631c:	mov	x0, x2
  406320:	bl	412380 <clear@@Base+0xe134>
  406324:	adrp	x0, 440000 <winch@@Base+0x20630>
  406328:	add	x0, x0, #0xe10
  40632c:	ldr	x0, [x0]
  406330:	add	x0, x0, #0x8, lsl #12
  406334:	ldr	w0, [x0, #32]
  406338:	cmn	w0, #0x1
  40633c:	b.ne	406358 <clear@@Base+0x210c>  // b.any
  406340:	adrp	x0, 440000 <winch@@Base+0x20630>
  406344:	add	x0, x0, #0xe10
  406348:	ldr	x0, [x0]
  40634c:	add	x0, x0, #0x8, lsl #12
  406350:	ldr	w1, [sp, #28]
  406354:	str	w1, [x0, #32]
  406358:	bl	405d04 <clear@@Base+0x1ab8>
  40635c:	nop
  406360:	ldp	x29, x30, [sp], #32
  406364:	ret
  406368:	stp	x29, x30, [sp, #-32]!
  40636c:	mov	x29, sp
  406370:	str	wzr, [sp, #28]
  406374:	adrp	x0, 440000 <winch@@Base+0x20630>
  406378:	add	x0, x0, #0xe10
  40637c:	ldr	x0, [x0]
  406380:	cmp	x0, #0x0
  406384:	b.eq	406498 <clear@@Base+0x224c>  // b.none
  406388:	adrp	x0, 440000 <winch@@Base+0x20630>
  40638c:	add	x0, x0, #0xe10
  406390:	ldr	x0, [x0]
  406394:	add	x0, x0, #0x8, lsl #12
  406398:	ldr	w1, [x0, #36]
  40639c:	mov	w0, #0xd                   	// #13
  4063a0:	and	w0, w1, w0
  4063a4:	cmp	w0, #0x0
  4063a8:	b.eq	4063d4 <clear@@Base+0x2188>  // b.none
  4063ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4063b0:	add	x0, x0, #0xe10
  4063b4:	ldr	x0, [x0]
  4063b8:	add	x0, x0, #0x8, lsl #12
  4063bc:	ldr	w0, [x0, #36]
  4063c0:	and	w0, w0, #0x2
  4063c4:	cmp	w0, #0x0
  4063c8:	b.ne	4063d4 <clear@@Base+0x2188>  // b.any
  4063cc:	bl	406090 <clear@@Base+0x1e44>
  4063d0:	b	4063dc <clear@@Base+0x2190>
  4063d4:	mov	w0, #0x1                   	// #1
  4063d8:	str	w0, [sp, #28]
  4063dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4063e0:	add	x0, x0, #0xe10
  4063e4:	ldr	x0, [x0]
  4063e8:	add	x0, x0, #0x8, lsl #12
  4063ec:	ldr	w0, [x0, #36]
  4063f0:	and	w0, w0, #0x2
  4063f4:	cmp	w0, #0x0
  4063f8:	b.ne	406450 <clear@@Base+0x2204>  // b.any
  4063fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  406400:	add	x0, x0, #0xe10
  406404:	ldr	x0, [x0]
  406408:	add	x0, x0, #0x8, lsl #12
  40640c:	ldr	w0, [x0, #36]
  406410:	and	w0, w0, #0xc
  406414:	cmp	w0, #0x0
  406418:	b.ne	406434 <clear@@Base+0x21e8>  // b.any
  40641c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406420:	add	x0, x0, #0xe10
  406424:	ldr	x0, [x0]
  406428:	add	x0, x0, #0x8, lsl #12
  40642c:	ldr	w0, [x0, #32]
  406430:	bl	401a30 <close@plt>
  406434:	adrp	x0, 440000 <winch@@Base+0x20630>
  406438:	add	x0, x0, #0xe10
  40643c:	ldr	x0, [x0]
  406440:	add	x0, x0, #0x8, lsl #12
  406444:	mov	w1, #0xffffffff            	// #-1
  406448:	str	w1, [x0, #32]
  40644c:	b	406458 <clear@@Base+0x220c>
  406450:	mov	w0, #0x1                   	// #1
  406454:	str	w0, [sp, #28]
  406458:	ldr	w0, [sp, #28]
  40645c:	cmp	w0, #0x0
  406460:	b.ne	40649c <clear@@Base+0x2250>  // b.any
  406464:	adrp	x0, 440000 <winch@@Base+0x20630>
  406468:	add	x0, x0, #0xe10
  40646c:	ldr	x0, [x0]
  406470:	bl	401a90 <free@plt>
  406474:	adrp	x0, 440000 <winch@@Base+0x20630>
  406478:	add	x0, x0, #0xe10
  40647c:	str	xzr, [x0]
  406480:	adrp	x0, 440000 <winch@@Base+0x20630>
  406484:	add	x0, x0, #0x888
  406488:	ldr	x0, [x0]
  40648c:	mov	x1, #0x0                   	// #0
  406490:	bl	412380 <clear@@Base+0xe134>
  406494:	b	40649c <clear@@Base+0x2250>
  406498:	nop
  40649c:	ldp	x29, x30, [sp], #32
  4064a0:	ret
  4064a4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4064a8:	add	x0, x0, #0xe10
  4064ac:	ldr	x0, [x0]
  4064b0:	cmp	x0, #0x0
  4064b4:	b.ne	4064c0 <clear@@Base+0x2274>  // b.any
  4064b8:	mov	w0, #0x0                   	// #0
  4064bc:	b	4064d4 <clear@@Base+0x2288>
  4064c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4064c4:	add	x0, x0, #0xe10
  4064c8:	ldr	x0, [x0]
  4064cc:	add	x0, x0, #0x8, lsl #12
  4064d0:	ldr	w0, [x0, #36]
  4064d4:	ret
  4064d8:	stp	x29, x30, [sp, #-48]!
  4064dc:	mov	x29, sp
  4064e0:	str	x0, [sp, #24]
  4064e4:	str	wzr, [sp, #36]
  4064e8:	strb	wzr, [sp, #35]
  4064ec:	adrp	x0, 440000 <winch@@Base+0x20630>
  4064f0:	add	x0, x0, #0xe28
  4064f4:	str	x0, [sp, #40]
  4064f8:	b	40661c <clear@@Base+0x23d0>
  4064fc:	ldr	x0, [sp, #24]
  406500:	add	x1, x0, #0x1
  406504:	str	x1, [sp, #24]
  406508:	ldrb	w0, [x0]
  40650c:	cmp	w0, #0x63
  406510:	b.eq	406554 <clear@@Base+0x2308>  // b.none
  406514:	cmp	w0, #0x63
  406518:	b.gt	4065a0 <clear@@Base+0x2354>
  40651c:	cmp	w0, #0x62
  406520:	b.eq	406560 <clear@@Base+0x2314>  // b.none
  406524:	cmp	w0, #0x62
  406528:	b.gt	4065a0 <clear@@Base+0x2354>
  40652c:	cmp	w0, #0x2e
  406530:	b.eq	40654c <clear@@Base+0x2300>  // b.none
  406534:	cmp	w0, #0x2e
  406538:	b.lt	4065a0 <clear@@Base+0x2354>  // b.tstop
  40653c:	sub	w0, w0, #0x30
  406540:	cmp	w0, #0x9
  406544:	b.hi	4065a0 <clear@@Base+0x2354>  // b.pmore
  406548:	b	40656c <clear@@Base+0x2320>
  40654c:	strb	wzr, [sp, #35]
  406550:	b	4065c0 <clear@@Base+0x2374>
  406554:	mov	w0, #0x2                   	// #2
  406558:	strb	w0, [sp, #35]
  40655c:	b	4065c0 <clear@@Base+0x2374>
  406560:	mov	w0, #0x3                   	// #3
  406564:	strb	w0, [sp, #35]
  406568:	b	4065c0 <clear@@Base+0x2374>
  40656c:	ldr	w1, [sp, #36]
  406570:	mov	w0, w1
  406574:	lsl	w0, w0, #2
  406578:	add	w0, w0, w1
  40657c:	lsl	w0, w0, #1
  406580:	mov	w1, w0
  406584:	ldr	x0, [sp, #24]
  406588:	sub	x0, x0, #0x1
  40658c:	ldrb	w0, [x0]
  406590:	sub	w0, w0, #0x30
  406594:	add	w0, w1, w0
  406598:	str	w0, [sp, #36]
  40659c:	b	40661c <clear@@Base+0x23d0>
  4065a0:	mov	x1, #0x0                   	// #0
  4065a4:	adrp	x0, 421000 <winch@@Base+0x1630>
  4065a8:	add	x0, x0, #0xc90
  4065ac:	bl	41b35c <error@@Base>
  4065b0:	mov	w0, #0x1                   	// #1
  4065b4:	bl	4024f4 <setlocale@plt+0x8d4>
  4065b8:	b	4065c0 <clear@@Base+0x2374>
  4065bc:	nop
  4065c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4065c4:	add	x0, x0, #0xf28
  4065c8:	ldr	x1, [sp, #40]
  4065cc:	cmp	x1, x0
  4065d0:	b.cc	4065ec <clear@@Base+0x23a0>  // b.lo, b.ul, b.last
  4065d4:	mov	x1, #0x0                   	// #0
  4065d8:	adrp	x0, 421000 <winch@@Base+0x1630>
  4065dc:	add	x0, x0, #0xca0
  4065e0:	bl	41b35c <error@@Base>
  4065e4:	mov	w0, #0x1                   	// #1
  4065e8:	bl	4024f4 <setlocale@plt+0x8d4>
  4065ec:	ldr	x0, [sp, #40]
  4065f0:	add	x1, x0, #0x1
  4065f4:	str	x1, [sp, #40]
  4065f8:	ldrb	w1, [sp, #35]
  4065fc:	strb	w1, [x0]
  406600:	ldr	w0, [sp, #36]
  406604:	sub	w0, w0, #0x1
  406608:	str	w0, [sp, #36]
  40660c:	ldr	w0, [sp, #36]
  406610:	cmp	w0, #0x0
  406614:	b.gt	4065bc <clear@@Base+0x2370>
  406618:	str	wzr, [sp, #36]
  40661c:	ldr	x0, [sp, #24]
  406620:	ldrb	w0, [x0]
  406624:	cmp	w0, #0x0
  406628:	b.ne	4064fc <clear@@Base+0x22b0>  // b.any
  40662c:	b	406644 <clear@@Base+0x23f8>
  406630:	ldr	x0, [sp, #40]
  406634:	add	x1, x0, #0x1
  406638:	str	x1, [sp, #40]
  40663c:	ldrb	w1, [sp, #35]
  406640:	strb	w1, [x0]
  406644:	adrp	x0, 440000 <winch@@Base+0x20630>
  406648:	add	x0, x0, #0xf28
  40664c:	ldr	x1, [sp, #40]
  406650:	cmp	x1, x0
  406654:	b.cc	406630 <clear@@Base+0x23e4>  // b.lo, b.ul, b.last
  406658:	nop
  40665c:	nop
  406660:	ldp	x29, x30, [sp], #48
  406664:	ret
  406668:	stp	x29, x30, [sp, #-48]!
  40666c:	mov	x29, sp
  406670:	str	x0, [sp, #24]
  406674:	str	w1, [sp, #20]
  406678:	ldr	x0, [sp, #24]
  40667c:	cmp	x0, #0x0
  406680:	b.eq	406694 <clear@@Base+0x2448>  // b.none
  406684:	ldr	x0, [sp, #24]
  406688:	ldrb	w0, [x0]
  40668c:	cmp	w0, #0x0
  406690:	b.ne	40669c <clear@@Base+0x2450>  // b.any
  406694:	mov	w0, #0x0                   	// #0
  406698:	b	406798 <clear@@Base+0x254c>
  40669c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  4066a0:	add	x0, x0, #0x470
  4066a4:	str	x0, [sp, #32]
  4066a8:	b	4066e4 <clear@@Base+0x2498>
  4066ac:	ldr	x0, [sp, #32]
  4066b0:	ldr	x0, [x0]
  4066b4:	mov	x1, x0
  4066b8:	ldr	x0, [sp, #24]
  4066bc:	bl	401a70 <strcmp@plt>
  4066c0:	cmp	w0, #0x0
  4066c4:	b.ne	4066d8 <clear@@Base+0x248c>  // b.any
  4066c8:	ldr	x0, [sp, #32]
  4066cc:	ldr	x0, [x0, #8]
  4066d0:	str	x0, [sp, #24]
  4066d4:	b	4066f4 <clear@@Base+0x24a8>
  4066d8:	ldr	x0, [sp, #32]
  4066dc:	add	x0, x0, #0x10
  4066e0:	str	x0, [sp, #32]
  4066e4:	ldr	x0, [sp, #32]
  4066e8:	ldr	x0, [x0]
  4066ec:	cmp	x0, #0x0
  4066f0:	b.ne	4066ac <clear@@Base+0x2460>  // b.any
  4066f4:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  4066f8:	add	x0, x0, #0x278
  4066fc:	str	x0, [sp, #40]
  406700:	b	406760 <clear@@Base+0x2514>
  406704:	ldr	x0, [sp, #40]
  406708:	ldr	x0, [x0]
  40670c:	mov	x1, x0
  406710:	ldr	x0, [sp, #24]
  406714:	bl	401a70 <strcmp@plt>
  406718:	cmp	w0, #0x0
  40671c:	b.ne	406754 <clear@@Base+0x2508>  // b.any
  406720:	ldr	x0, [sp, #40]
  406724:	ldr	x0, [x0, #16]
  406728:	bl	4064d8 <clear@@Base+0x228c>
  40672c:	ldr	x0, [sp, #40]
  406730:	ldr	x0, [x0, #8]
  406734:	cmp	x0, #0x0
  406738:	b.eq	40674c <clear@@Base+0x2500>  // b.none
  40673c:	ldr	x0, [sp, #40]
  406740:	ldr	x0, [x0, #8]
  406744:	mov	w1, #0x1                   	// #1
  406748:	str	w1, [x0]
  40674c:	mov	w0, #0x1                   	// #1
  406750:	b	406798 <clear@@Base+0x254c>
  406754:	ldr	x0, [sp, #40]
  406758:	add	x0, x0, #0x18
  40675c:	str	x0, [sp, #40]
  406760:	ldr	x0, [sp, #40]
  406764:	ldr	x0, [x0]
  406768:	cmp	x0, #0x0
  40676c:	b.ne	406704 <clear@@Base+0x24b8>  // b.any
  406770:	ldr	w0, [sp, #20]
  406774:	cmp	w0, #0x0
  406778:	b.ne	406794 <clear@@Base+0x2548>  // b.any
  40677c:	mov	x1, #0x0                   	// #0
  406780:	adrp	x0, 421000 <winch@@Base+0x1630>
  406784:	add	x0, x0, #0xcb8
  406788:	bl	41b35c <error@@Base>
  40678c:	mov	w0, #0x1                   	// #1
  406790:	bl	4024f4 <setlocale@plt+0x8d4>
  406794:	mov	w0, #0x0                   	// #0
  406798:	ldp	x29, x30, [sp], #48
  40679c:	ret
  4067a0:	stp	x29, x30, [sp, #-32]!
  4067a4:	mov	x29, sp
  4067a8:	str	wzr, [sp, #28]
  4067ac:	b	406844 <clear@@Base+0x25f8>
  4067b0:	bl	401a80 <__ctype_b_loc@plt>
  4067b4:	ldr	x1, [x0]
  4067b8:	ldrsw	x0, [sp, #28]
  4067bc:	lsl	x0, x0, #1
  4067c0:	add	x0, x1, x0
  4067c4:	ldrh	w0, [x0]
  4067c8:	and	w0, w0, #0x4000
  4067cc:	cmp	w0, #0x0
  4067d0:	b.eq	4067e8 <clear@@Base+0x259c>  // b.none
  4067d4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4067d8:	add	x1, x0, #0xe28
  4067dc:	ldrsw	x0, [sp, #28]
  4067e0:	strb	wzr, [x1, x0]
  4067e4:	b	406838 <clear@@Base+0x25ec>
  4067e8:	bl	401a80 <__ctype_b_loc@plt>
  4067ec:	ldr	x1, [x0]
  4067f0:	ldrsw	x0, [sp, #28]
  4067f4:	lsl	x0, x0, #1
  4067f8:	add	x0, x1, x0
  4067fc:	ldrh	w0, [x0]
  406800:	and	w0, w0, #0x2
  406804:	cmp	w0, #0x0
  406808:	b.eq	406824 <clear@@Base+0x25d8>  // b.none
  40680c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406810:	add	x1, x0, #0xe28
  406814:	ldrsw	x0, [sp, #28]
  406818:	mov	w2, #0x2                   	// #2
  40681c:	strb	w2, [x1, x0]
  406820:	b	406838 <clear@@Base+0x25ec>
  406824:	adrp	x0, 440000 <winch@@Base+0x20630>
  406828:	add	x1, x0, #0xe28
  40682c:	ldrsw	x0, [sp, #28]
  406830:	mov	w2, #0x3                   	// #3
  406834:	strb	w2, [x1, x0]
  406838:	ldr	w0, [sp, #28]
  40683c:	add	w0, w0, #0x1
  406840:	str	w0, [sp, #28]
  406844:	ldr	w0, [sp, #28]
  406848:	cmp	w0, #0xff
  40684c:	b.le	4067b0 <clear@@Base+0x2564>
  406850:	nop
  406854:	nop
  406858:	ldp	x29, x30, [sp], #32
  40685c:	ret
  406860:	stp	x29, x30, [sp, #-64]!
  406864:	mov	x29, sp
  406868:	str	x0, [sp, #40]
  40686c:	str	x1, [sp, #32]
  406870:	str	x2, [sp, #24]
  406874:	str	x3, [sp, #16]
  406878:	ldr	x0, [sp, #40]
  40687c:	cmp	x0, #0x0
  406880:	b.eq	4068ec <clear@@Base+0x26a0>  // b.none
  406884:	adrp	x0, 440000 <winch@@Base+0x20630>
  406888:	add	x0, x0, #0xe20
  40688c:	ldr	w0, [x0]
  406890:	cmp	w0, #0x0
  406894:	b.eq	4068ec <clear@@Base+0x26a0>  // b.none
  406898:	ldr	x0, [sp, #40]
  40689c:	str	x0, [sp, #56]
  4068a0:	b	4068dc <clear@@Base+0x2690>
  4068a4:	ldr	x0, [sp, #56]
  4068a8:	ldrb	w0, [x0]
  4068ac:	cmp	w0, #0x1f
  4068b0:	b.ls	4068c4 <clear@@Base+0x2678>  // b.plast
  4068b4:	ldr	x0, [sp, #56]
  4068b8:	ldrb	w0, [x0]
  4068bc:	cmp	w0, #0x7e
  4068c0:	b.ls	4068d0 <clear@@Base+0x2684>  // b.plast
  4068c4:	ldr	x0, [sp, #16]
  4068c8:	str	x0, [sp, #40]
  4068cc:	b	40698c <clear@@Base+0x2740>
  4068d0:	ldr	x0, [sp, #56]
  4068d4:	add	x0, x0, #0x1
  4068d8:	str	x0, [sp, #56]
  4068dc:	ldr	x0, [sp, #56]
  4068e0:	ldrb	w0, [x0]
  4068e4:	cmp	w0, #0x0
  4068e8:	b.ne	4068a4 <clear@@Base+0x2658>  // b.any
  4068ec:	ldr	x0, [sp, #40]
  4068f0:	cmp	x0, #0x0
  4068f4:	b.eq	40697c <clear@@Base+0x2730>  // b.none
  4068f8:	ldr	x0, [sp, #40]
  4068fc:	ldrb	w0, [x0]
  406900:	cmp	w0, #0x0
  406904:	b.eq	40697c <clear@@Base+0x2730>  // b.none
  406908:	ldr	x0, [sp, #40]
  40690c:	ldrb	w0, [x0]
  406910:	cmp	w0, #0x2a
  406914:	b.ne	406958 <clear@@Base+0x270c>  // b.any
  406918:	ldr	x0, [sp, #40]
  40691c:	add	x0, x0, #0x1
  406920:	ldrb	w0, [x0]
  406924:	cmp	w0, #0x0
  406928:	b.eq	40697c <clear@@Base+0x2730>  // b.none
  40692c:	ldr	x0, [sp, #40]
  406930:	add	x0, x0, #0x2
  406934:	ldrb	w0, [x0]
  406938:	cmp	w0, #0x0
  40693c:	b.eq	40697c <clear@@Base+0x2730>  // b.none
  406940:	ldr	x0, [sp, #40]
  406944:	add	x0, x0, #0x2
  406948:	mov	w1, #0x6e                  	// #110
  40694c:	bl	401aa0 <strchr@plt>
  406950:	cmp	x0, #0x0
  406954:	b.ne	40697c <clear@@Base+0x2730>  // b.any
  406958:	ldr	x0, [sp, #40]
  40695c:	ldrb	w0, [x0]
  406960:	cmp	w0, #0x2a
  406964:	b.eq	406988 <clear@@Base+0x273c>  // b.none
  406968:	mov	w1, #0x6e                  	// #110
  40696c:	ldr	x0, [sp, #40]
  406970:	bl	401aa0 <strchr@plt>
  406974:	cmp	x0, #0x0
  406978:	b.eq	406988 <clear@@Base+0x273c>  // b.none
  40697c:	ldr	x0, [sp, #16]
  406980:	str	x0, [sp, #40]
  406984:	b	40698c <clear@@Base+0x2740>
  406988:	nop
  40698c:	ldr	x0, [sp, #40]
  406990:	ldrb	w0, [x0]
  406994:	cmp	w0, #0x2a
  406998:	b.ne	406a48 <clear@@Base+0x27fc>  // b.any
  40699c:	ldr	x0, [sp, #40]
  4069a0:	add	x0, x0, #0x1
  4069a4:	ldrb	w0, [x0]
  4069a8:	cmp	w0, #0x0
  4069ac:	b.eq	406a48 <clear@@Base+0x27fc>  // b.none
  4069b0:	ldr	x0, [sp, #40]
  4069b4:	add	x0, x0, #0x1
  4069b8:	ldrb	w0, [x0]
  4069bc:	cmp	w0, #0x75
  4069c0:	b.eq	406a20 <clear@@Base+0x27d4>  // b.none
  4069c4:	cmp	w0, #0x75
  4069c8:	b.gt	406a30 <clear@@Base+0x27e4>
  4069cc:	cmp	w0, #0x73
  4069d0:	b.eq	406a10 <clear@@Base+0x27c4>  // b.none
  4069d4:	cmp	w0, #0x73
  4069d8:	b.gt	406a30 <clear@@Base+0x27e4>
  4069dc:	cmp	w0, #0x64
  4069e0:	b.eq	4069f0 <clear@@Base+0x27a4>  // b.none
  4069e4:	cmp	w0, #0x6b
  4069e8:	b.eq	406a00 <clear@@Base+0x27b4>  // b.none
  4069ec:	b	406a30 <clear@@Base+0x27e4>
  4069f0:	ldr	x0, [sp, #24]
  4069f4:	mov	w1, #0x2                   	// #2
  4069f8:	str	w1, [x0]
  4069fc:	b	406a3c <clear@@Base+0x27f0>
  406a00:	ldr	x0, [sp, #24]
  406a04:	mov	w1, #0x4                   	// #4
  406a08:	str	w1, [x0]
  406a0c:	b	406a3c <clear@@Base+0x27f0>
  406a10:	ldr	x0, [sp, #24]
  406a14:	mov	w1, #0x8                   	// #8
  406a18:	str	w1, [x0]
  406a1c:	b	406a3c <clear@@Base+0x27f0>
  406a20:	ldr	x0, [sp, #24]
  406a24:	mov	w1, #0x1                   	// #1
  406a28:	str	w1, [x0]
  406a2c:	b	406a3c <clear@@Base+0x27f0>
  406a30:	ldr	x0, [sp, #24]
  406a34:	str	wzr, [x0]
  406a38:	nop
  406a3c:	ldr	x0, [sp, #40]
  406a40:	add	x0, x0, #0x2
  406a44:	str	x0, [sp, #40]
  406a48:	ldr	x0, [sp, #32]
  406a4c:	ldr	x1, [sp, #40]
  406a50:	str	x1, [x0]
  406a54:	nop
  406a58:	ldp	x29, x30, [sp], #64
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-32]!
  406a64:	mov	x29, sp
  406a68:	adrp	x0, 421000 <winch@@Base+0x1630>
  406a6c:	add	x0, x0, #0xcd0
  406a70:	bl	40e4d8 <clear@@Base+0xa28c>
  406a74:	str	x0, [sp, #24]
  406a78:	mov	w1, #0x0                   	// #0
  406a7c:	ldr	x0, [sp, #24]
  406a80:	bl	406668 <clear@@Base+0x241c>
  406a84:	cmp	w0, #0x0
  406a88:	b.ne	406bac <clear@@Base+0x2960>  // b.any
  406a8c:	adrp	x0, 421000 <winch@@Base+0x1630>
  406a90:	add	x0, x0, #0xce0
  406a94:	bl	40e4d8 <clear@@Base+0xa28c>
  406a98:	str	x0, [sp, #24]
  406a9c:	ldr	x0, [sp, #24]
  406aa0:	bl	40e588 <clear@@Base+0xa33c>
  406aa4:	cmp	w0, #0x0
  406aa8:	b.ne	406ab8 <clear@@Base+0x286c>  // b.any
  406aac:	ldr	x0, [sp, #24]
  406ab0:	bl	4064d8 <clear@@Base+0x228c>
  406ab4:	b	406bc0 <clear@@Base+0x2974>
  406ab8:	mov	w0, #0xe                   	// #14
  406abc:	bl	401900 <nl_langinfo@plt>
  406ac0:	str	x0, [sp, #24]
  406ac4:	mov	w1, #0x1                   	// #1
  406ac8:	ldr	x0, [sp, #24]
  406acc:	bl	406668 <clear@@Base+0x241c>
  406ad0:	cmp	w0, #0x0
  406ad4:	b.ne	406bb4 <clear@@Base+0x2968>  // b.any
  406ad8:	adrp	x0, 421000 <winch@@Base+0x1630>
  406adc:	add	x0, x0, #0xcf0
  406ae0:	bl	40e4d8 <clear@@Base+0xa28c>
  406ae4:	str	x0, [sp, #24]
  406ae8:	ldr	x0, [sp, #24]
  406aec:	cmp	x0, #0x0
  406af0:	b.ne	406b2c <clear@@Base+0x28e0>  // b.any
  406af4:	adrp	x0, 421000 <winch@@Base+0x1630>
  406af8:	add	x0, x0, #0xcf8
  406afc:	bl	40e4d8 <clear@@Base+0xa28c>
  406b00:	str	x0, [sp, #24]
  406b04:	ldr	x0, [sp, #24]
  406b08:	cmp	x0, #0x0
  406b0c:	b.ne	406b2c <clear@@Base+0x28e0>  // b.any
  406b10:	adrp	x0, 421000 <winch@@Base+0x1630>
  406b14:	add	x0, x0, #0xd08
  406b18:	bl	40e4d8 <clear@@Base+0xa28c>
  406b1c:	str	x0, [sp, #24]
  406b20:	ldr	x0, [sp, #24]
  406b24:	cmp	x0, #0x0
  406b28:	b.eq	406ba4 <clear@@Base+0x2958>  // b.none
  406b2c:	adrp	x0, 421000 <winch@@Base+0x1630>
  406b30:	add	x1, x0, #0xa98
  406b34:	ldr	x0, [sp, #24]
  406b38:	bl	401b30 <strstr@plt>
  406b3c:	cmp	x0, #0x0
  406b40:	b.ne	406b8c <clear@@Base+0x2940>  // b.any
  406b44:	adrp	x0, 421000 <winch@@Base+0x1630>
  406b48:	add	x1, x0, #0x708
  406b4c:	ldr	x0, [sp, #24]
  406b50:	bl	401b30 <strstr@plt>
  406b54:	cmp	x0, #0x0
  406b58:	b.ne	406b8c <clear@@Base+0x2940>  // b.any
  406b5c:	adrp	x0, 421000 <winch@@Base+0x1630>
  406b60:	add	x1, x0, #0xaa8
  406b64:	ldr	x0, [sp, #24]
  406b68:	bl	401b30 <strstr@plt>
  406b6c:	cmp	x0, #0x0
  406b70:	b.ne	406b8c <clear@@Base+0x2940>  // b.any
  406b74:	adrp	x0, 421000 <winch@@Base+0x1630>
  406b78:	add	x1, x0, #0xaa0
  406b7c:	ldr	x0, [sp, #24]
  406b80:	bl	401b30 <strstr@plt>
  406b84:	cmp	x0, #0x0
  406b88:	b.eq	406ba4 <clear@@Base+0x2958>  // b.none
  406b8c:	mov	w1, #0x1                   	// #1
  406b90:	adrp	x0, 421000 <winch@@Base+0x1630>
  406b94:	add	x0, x0, #0x708
  406b98:	bl	406668 <clear@@Base+0x241c>
  406b9c:	cmp	w0, #0x0
  406ba0:	b.ne	406bbc <clear@@Base+0x2970>  // b.any
  406ba4:	bl	4067a0 <clear@@Base+0x2554>
  406ba8:	b	406bc0 <clear@@Base+0x2974>
  406bac:	nop
  406bb0:	b	406bc0 <clear@@Base+0x2974>
  406bb4:	nop
  406bb8:	b	406bc0 <clear@@Base+0x2974>
  406bbc:	nop
  406bc0:	ldp	x29, x30, [sp], #32
  406bc4:	ret
  406bc8:	stp	x29, x30, [sp, #-32]!
  406bcc:	mov	x29, sp
  406bd0:	adrp	x0, 421000 <winch@@Base+0x1630>
  406bd4:	add	x1, x0, #0xd10
  406bd8:	mov	w0, #0x6                   	// #6
  406bdc:	bl	401c20 <setlocale@plt>
  406be0:	bl	406a60 <clear@@Base+0x2814>
  406be4:	adrp	x0, 421000 <winch@@Base+0x1630>
  406be8:	add	x0, x0, #0xd18
  406bec:	bl	40e4d8 <clear@@Base+0xa28c>
  406bf0:	str	x0, [sp, #24]
  406bf4:	adrp	x0, 421000 <winch@@Base+0x1630>
  406bf8:	add	x3, x0, #0xd28
  406bfc:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  406c00:	add	x2, x0, #0x720
  406c04:	adrp	x0, 440000 <winch@@Base+0x20630>
  406c08:	add	x1, x0, #0xf28
  406c0c:	ldr	x0, [sp, #24]
  406c10:	bl	406860 <clear@@Base+0x2614>
  406c14:	adrp	x0, 421000 <winch@@Base+0x1630>
  406c18:	add	x0, x0, #0xd38
  406c1c:	bl	40e4d8 <clear@@Base+0xa28c>
  406c20:	str	x0, [sp, #24]
  406c24:	adrp	x0, 421000 <winch@@Base+0x1630>
  406c28:	add	x3, x0, #0xd48
  406c2c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  406c30:	add	x2, x0, #0x720
  406c34:	adrp	x0, 440000 <winch@@Base+0x20630>
  406c38:	add	x1, x0, #0xf30
  406c3c:	ldr	x0, [sp, #24]
  406c40:	bl	406860 <clear@@Base+0x2614>
  406c44:	nop
  406c48:	ldp	x29, x30, [sp], #32
  406c4c:	ret
  406c50:	stp	x29, x30, [sp, #-32]!
  406c54:	mov	x29, sp
  406c58:	str	x0, [sp, #24]
  406c5c:	adrp	x0, 440000 <winch@@Base+0x20630>
  406c60:	add	x0, x0, #0xe20
  406c64:	ldr	w0, [x0]
  406c68:	cmp	w0, #0x0
  406c6c:	b.eq	406c7c <clear@@Base+0x2a30>  // b.none
  406c70:	ldr	x0, [sp, #24]
  406c74:	bl	407b50 <clear@@Base+0x3904>
  406c78:	b	406ca0 <clear@@Base+0x2a54>
  406c7c:	ldr	x0, [sp, #24]
  406c80:	and	x0, x0, #0xff
  406c84:	str	x0, [sp, #24]
  406c88:	adrp	x0, 440000 <winch@@Base+0x20630>
  406c8c:	add	x1, x0, #0xe28
  406c90:	ldr	x0, [sp, #24]
  406c94:	add	x0, x1, x0
  406c98:	ldrb	w0, [x0]
  406c9c:	and	w0, w0, #0x1
  406ca0:	ldp	x29, x30, [sp], #32
  406ca4:	ret
  406ca8:	sub	sp, sp, #0x10
  406cac:	str	x0, [sp, #8]
  406cb0:	ldr	x0, [sp, #8]
  406cb4:	and	x0, x0, #0xff
  406cb8:	str	x0, [sp, #8]
  406cbc:	adrp	x0, 440000 <winch@@Base+0x20630>
  406cc0:	add	x1, x0, #0xe28
  406cc4:	ldr	x0, [sp, #8]
  406cc8:	add	x0, x1, x0
  406ccc:	ldrb	w0, [x0]
  406cd0:	and	w0, w0, #0x2
  406cd4:	add	sp, sp, #0x10
  406cd8:	ret
  406cdc:	stp	x29, x30, [sp, #-32]!
  406ce0:	mov	x29, sp
  406ce4:	str	x0, [sp, #24]
  406ce8:	ldr	x0, [sp, #24]
  406cec:	and	x0, x0, #0xff
  406cf0:	str	x0, [sp, #24]
  406cf4:	ldr	x0, [sp, #24]
  406cf8:	cmp	x0, #0x7f
  406cfc:	b.ls	406d14 <clear@@Base+0x2ac8>  // b.plast
  406d00:	adrp	x0, 440000 <winch@@Base+0x20630>
  406d04:	add	x0, x0, #0xe20
  406d08:	ldr	w0, [x0]
  406d0c:	cmp	w0, #0x0
  406d10:	b.ne	406d48 <clear@@Base+0x2afc>  // b.any
  406d14:	ldr	x0, [sp, #24]
  406d18:	bl	406ca8 <clear@@Base+0x2a5c>
  406d1c:	cmp	w0, #0x0
  406d20:	b.ne	406d48 <clear@@Base+0x2afc>  // b.any
  406d24:	ldr	x0, [sp, #24]
  406d28:	mov	w3, w0
  406d2c:	adrp	x0, 421000 <winch@@Base+0x1630>
  406d30:	add	x2, x0, #0xd58
  406d34:	mov	x1, #0x20                  	// #32
  406d38:	adrp	x0, 440000 <winch@@Base+0x20630>
  406d3c:	add	x0, x0, #0xf38
  406d40:	bl	401870 <snprintf@plt>
  406d44:	b	406dd8 <clear@@Base+0x2b8c>
  406d48:	ldr	x0, [sp, #24]
  406d4c:	cmp	x0, #0x1b
  406d50:	b.ne	406d6c <clear@@Base+0x2b20>  // b.any
  406d54:	adrp	x0, 440000 <winch@@Base+0x20630>
  406d58:	add	x0, x0, #0xf38
  406d5c:	mov	w1, #0x5345                	// #21317
  406d60:	movk	w1, #0x43, lsl #16
  406d64:	str	w1, [x0]
  406d68:	b	406dd8 <clear@@Base+0x2b8c>
  406d6c:	ldr	x0, [sp, #24]
  406d70:	cmp	x0, #0x7f
  406d74:	b.hi	406db4 <clear@@Base+0x2b68>  // b.pmore
  406d78:	ldr	x0, [sp, #24]
  406d7c:	eor	x0, x0, #0x40
  406d80:	bl	406ca8 <clear@@Base+0x2a5c>
  406d84:	cmp	w0, #0x0
  406d88:	b.ne	406db4 <clear@@Base+0x2b68>  // b.any
  406d8c:	ldr	x0, [sp, #24]
  406d90:	eor	w0, w0, #0x40
  406d94:	mov	w3, w0
  406d98:	adrp	x0, 421000 <winch@@Base+0x1630>
  406d9c:	add	x2, x0, #0xd60
  406da0:	mov	x1, #0x20                  	// #32
  406da4:	adrp	x0, 440000 <winch@@Base+0x20630>
  406da8:	add	x0, x0, #0xf38
  406dac:	bl	401870 <snprintf@plt>
  406db0:	b	406dd8 <clear@@Base+0x2b8c>
  406db4:	adrp	x0, 440000 <winch@@Base+0x20630>
  406db8:	add	x0, x0, #0xf28
  406dbc:	ldr	x0, [x0]
  406dc0:	ldr	x3, [sp, #24]
  406dc4:	mov	x2, x0
  406dc8:	mov	x1, #0x20                  	// #32
  406dcc:	adrp	x0, 440000 <winch@@Base+0x20630>
  406dd0:	add	x0, x0, #0xf38
  406dd4:	bl	401870 <snprintf@plt>
  406dd8:	adrp	x0, 440000 <winch@@Base+0x20630>
  406ddc:	add	x0, x0, #0xf38
  406de0:	ldp	x29, x30, [sp], #32
  406de4:	ret
  406de8:	stp	x29, x30, [sp, #-48]!
  406dec:	mov	x29, sp
  406df0:	str	x0, [sp, #24]
  406df4:	ldr	x0, [sp, #24]
  406df8:	cmp	x0, #0x1b
  406dfc:	b.ne	406e18 <clear@@Base+0x2bcc>  // b.any
  406e00:	adrp	x0, 440000 <winch@@Base+0x20630>
  406e04:	add	x0, x0, #0xf58
  406e08:	mov	w1, #0x5345                	// #21317
  406e0c:	movk	w1, #0x43, lsl #16
  406e10:	str	w1, [x0]
  406e14:	b	406f18 <clear@@Base+0x2ccc>
  406e18:	ldr	x0, [sp, #24]
  406e1c:	cmp	x0, #0x7f
  406e20:	b.hi	406ea8 <clear@@Base+0x2c5c>  // b.pmore
  406e24:	ldr	x0, [sp, #24]
  406e28:	bl	406ca8 <clear@@Base+0x2a5c>
  406e2c:	cmp	w0, #0x0
  406e30:	b.eq	406ea8 <clear@@Base+0x2c5c>  // b.none
  406e34:	ldr	x0, [sp, #24]
  406e38:	eor	x0, x0, #0x40
  406e3c:	bl	406ca8 <clear@@Base+0x2a5c>
  406e40:	cmp	w0, #0x0
  406e44:	b.ne	406e78 <clear@@Base+0x2c2c>  // b.any
  406e48:	ldr	x0, [sp, #24]
  406e4c:	and	w0, w0, #0xff
  406e50:	eor	w0, w0, #0x40
  406e54:	and	w0, w0, #0xff
  406e58:	mov	w3, w0
  406e5c:	adrp	x0, 421000 <winch@@Base+0x1630>
  406e60:	add	x2, x0, #0xd60
  406e64:	mov	x1, #0x20                  	// #32
  406e68:	adrp	x0, 440000 <winch@@Base+0x20630>
  406e6c:	add	x0, x0, #0xf58
  406e70:	bl	401870 <snprintf@plt>
  406e74:	b	406f18 <clear@@Base+0x2ccc>
  406e78:	adrp	x0, 440000 <winch@@Base+0x20630>
  406e7c:	add	x0, x0, #0xf28
  406e80:	ldr	x0, [x0]
  406e84:	ldr	x1, [sp, #24]
  406e88:	and	w1, w1, #0xff
  406e8c:	mov	w3, w1
  406e90:	mov	x2, x0
  406e94:	mov	x1, #0x20                  	// #32
  406e98:	adrp	x0, 440000 <winch@@Base+0x20630>
  406e9c:	add	x0, x0, #0xf58
  406ea0:	bl	401870 <snprintf@plt>
  406ea4:	b	406f18 <clear@@Base+0x2ccc>
  406ea8:	ldr	x0, [sp, #24]
  406eac:	bl	407b50 <clear@@Base+0x3904>
  406eb0:	cmp	w0, #0x0
  406eb4:	b.eq	406ee0 <clear@@Base+0x2c94>  // b.none
  406eb8:	adrp	x0, 440000 <winch@@Base+0x20630>
  406ebc:	add	x0, x0, #0xf30
  406ec0:	ldr	x0, [x0]
  406ec4:	ldr	x3, [sp, #24]
  406ec8:	mov	x2, x0
  406ecc:	mov	x1, #0x20                  	// #32
  406ed0:	adrp	x0, 440000 <winch@@Base+0x20630>
  406ed4:	add	x0, x0, #0xf58
  406ed8:	bl	401870 <snprintf@plt>
  406edc:	b	406f18 <clear@@Base+0x2ccc>
  406ee0:	adrp	x0, 440000 <winch@@Base+0x20630>
  406ee4:	add	x0, x0, #0xf58
  406ee8:	str	x0, [sp, #40]
  406eec:	ldr	x1, [sp, #24]
  406ef0:	mov	x0, #0x7fffffff            	// #2147483647
  406ef4:	cmp	x1, x0
  406ef8:	b.ls	406f04 <clear@@Base+0x2cb8>  // b.plast
  406efc:	mov	x0, #0xfffd                	// #65533
  406f00:	str	x0, [sp, #24]
  406f04:	add	x0, sp, #0x28
  406f08:	ldr	x1, [sp, #24]
  406f0c:	bl	4073d0 <clear@@Base+0x3184>
  406f10:	ldr	x0, [sp, #40]
  406f14:	strb	wzr, [x0]
  406f18:	adrp	x0, 440000 <winch@@Base+0x20630>
  406f1c:	add	x0, x0, #0xf58
  406f20:	ldp	x29, x30, [sp], #48
  406f24:	ret
  406f28:	sub	sp, sp, #0x10
  406f2c:	strb	w0, [sp, #15]
  406f30:	ldrsb	w0, [sp, #15]
  406f34:	cmp	w0, #0x0
  406f38:	b.lt	406f44 <clear@@Base+0x2cf8>  // b.tstop
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	b	406fc0 <clear@@Base+0x2d74>
  406f44:	ldrb	w0, [sp, #15]
  406f48:	and	w0, w0, #0xe0
  406f4c:	cmp	w0, #0xc0
  406f50:	b.ne	406f5c <clear@@Base+0x2d10>  // b.any
  406f54:	mov	w0, #0x2                   	// #2
  406f58:	b	406fc0 <clear@@Base+0x2d74>
  406f5c:	ldrb	w0, [sp, #15]
  406f60:	and	w0, w0, #0xf0
  406f64:	cmp	w0, #0xe0
  406f68:	b.ne	406f74 <clear@@Base+0x2d28>  // b.any
  406f6c:	mov	w0, #0x3                   	// #3
  406f70:	b	406fc0 <clear@@Base+0x2d74>
  406f74:	ldrb	w0, [sp, #15]
  406f78:	and	w0, w0, #0xf8
  406f7c:	cmp	w0, #0xf0
  406f80:	b.ne	406f8c <clear@@Base+0x2d40>  // b.any
  406f84:	mov	w0, #0x4                   	// #4
  406f88:	b	406fc0 <clear@@Base+0x2d74>
  406f8c:	ldrb	w0, [sp, #15]
  406f90:	and	w0, w0, #0xfc
  406f94:	cmp	w0, #0xf8
  406f98:	b.ne	406fa4 <clear@@Base+0x2d58>  // b.any
  406f9c:	mov	w0, #0x5                   	// #5
  406fa0:	b	406fc0 <clear@@Base+0x2d74>
  406fa4:	ldrb	w0, [sp, #15]
  406fa8:	and	w0, w0, #0xfe
  406fac:	cmp	w0, #0xfc
  406fb0:	b.ne	406fbc <clear@@Base+0x2d70>  // b.any
  406fb4:	mov	w0, #0x6                   	// #6
  406fb8:	b	406fc0 <clear@@Base+0x2d74>
  406fbc:	mov	w0, #0x1                   	// #1
  406fc0:	add	sp, sp, #0x10
  406fc4:	ret
  406fc8:	stp	x29, x30, [sp, #-64]!
  406fcc:	mov	x29, sp
  406fd0:	str	x0, [sp, #24]
  406fd4:	str	w1, [sp, #20]
  406fd8:	ldr	x0, [sp, #24]
  406fdc:	str	x0, [sp, #48]
  406fe0:	ldr	x0, [sp, #48]
  406fe4:	ldrb	w0, [x0]
  406fe8:	and	w0, w0, #0xfe
  406fec:	cmp	w0, #0xfe
  406ff0:	b.ne	406ffc <clear@@Base+0x2db0>  // b.any
  406ff4:	mov	w0, #0x0                   	// #0
  406ff8:	b	407108 <clear@@Base+0x2ebc>
  406ffc:	ldr	x0, [sp, #48]
  407000:	ldrb	w0, [x0]
  407004:	bl	406f28 <clear@@Base+0x2cdc>
  407008:	str	w0, [sp, #44]
  40700c:	ldr	w1, [sp, #44]
  407010:	ldr	w0, [sp, #20]
  407014:	cmp	w1, w0
  407018:	b.le	407024 <clear@@Base+0x2dd8>
  40701c:	mov	w0, #0x0                   	// #0
  407020:	b	407108 <clear@@Base+0x2ebc>
  407024:	ldr	w0, [sp, #44]
  407028:	cmp	w0, #0x1
  40702c:	b.ne	407038 <clear@@Base+0x2dec>  // b.any
  407030:	mov	w0, #0x1                   	// #1
  407034:	b	407108 <clear@@Base+0x2ebc>
  407038:	ldr	w0, [sp, #44]
  40703c:	cmp	w0, #0x2
  407040:	b.ne	40705c <clear@@Base+0x2e10>  // b.any
  407044:	ldr	x0, [sp, #48]
  407048:	ldrb	w0, [x0]
  40704c:	cmp	w0, #0xc1
  407050:	b.hi	4070b8 <clear@@Base+0x2e6c>  // b.pmore
  407054:	mov	w0, #0x0                   	// #0
  407058:	b	407108 <clear@@Base+0x2ebc>
  40705c:	mov	w1, #0x8                   	// #8
  407060:	ldr	w0, [sp, #44]
  407064:	sub	w0, w1, w0
  407068:	mov	w1, #0x1                   	// #1
  40706c:	lsl	w0, w1, w0
  407070:	and	w0, w0, #0xff
  407074:	neg	w0, w0
  407078:	strb	w0, [sp, #43]
  40707c:	ldr	x0, [sp, #48]
  407080:	ldrb	w0, [x0]
  407084:	ldrb	w1, [sp, #43]
  407088:	cmp	w1, w0
  40708c:	b.ne	4070b8 <clear@@Base+0x2e6c>  // b.any
  407090:	ldr	x0, [sp, #48]
  407094:	add	x0, x0, #0x1
  407098:	ldrb	w1, [x0]
  40709c:	ldrb	w0, [sp, #43]
  4070a0:	and	w0, w1, w0
  4070a4:	and	w0, w0, #0xff
  4070a8:	cmp	w0, #0x80
  4070ac:	b.ne	4070b8 <clear@@Base+0x2e6c>  // b.any
  4070b0:	mov	w0, #0x0                   	// #0
  4070b4:	b	407108 <clear@@Base+0x2ebc>
  4070b8:	mov	w0, #0x1                   	// #1
  4070bc:	str	w0, [sp, #60]
  4070c0:	b	4070f4 <clear@@Base+0x2ea8>
  4070c4:	ldrsw	x0, [sp, #60]
  4070c8:	ldr	x1, [sp, #48]
  4070cc:	add	x0, x1, x0
  4070d0:	ldrb	w0, [x0]
  4070d4:	and	w0, w0, #0xc0
  4070d8:	cmp	w0, #0x80
  4070dc:	b.eq	4070e8 <clear@@Base+0x2e9c>  // b.none
  4070e0:	mov	w0, #0x0                   	// #0
  4070e4:	b	407108 <clear@@Base+0x2ebc>
  4070e8:	ldr	w0, [sp, #60]
  4070ec:	add	w0, w0, #0x1
  4070f0:	str	w0, [sp, #60]
  4070f4:	ldr	w1, [sp, #60]
  4070f8:	ldr	w0, [sp, #44]
  4070fc:	cmp	w1, w0
  407100:	b.lt	4070c4 <clear@@Base+0x2e78>  // b.tstop
  407104:	mov	w0, #0x1                   	// #1
  407108:	ldp	x29, x30, [sp], #64
  40710c:	ret
  407110:	sub	sp, sp, #0x10
  407114:	str	x0, [sp, #8]
  407118:	str	x1, [sp]
  40711c:	ldr	x0, [sp, #8]
  407120:	ldr	x0, [x0]
  407124:	add	x1, x0, #0x1
  407128:	ldr	x0, [sp, #8]
  40712c:	str	x1, [x0]
  407130:	ldr	x0, [sp, #8]
  407134:	ldr	x0, [x0]
  407138:	ldr	x1, [sp]
  40713c:	cmp	x1, x0
  407140:	b.ls	40718c <clear@@Base+0x2f40>  // b.plast
  407144:	ldr	x0, [sp, #8]
  407148:	ldr	x0, [x0]
  40714c:	ldrb	w0, [x0]
  407150:	and	w0, w0, #0xc0
  407154:	cmp	w0, #0xc0
  407158:	b.ne	407174 <clear@@Base+0x2f28>  // b.any
  40715c:	ldr	x0, [sp, #8]
  407160:	ldr	x0, [x0]
  407164:	ldrb	w0, [x0]
  407168:	and	w0, w0, #0xfe
  40716c:	cmp	w0, #0xfe
  407170:	b.ne	40718c <clear@@Base+0x2f40>  // b.any
  407174:	ldr	x0, [sp, #8]
  407178:	ldr	x0, [x0]
  40717c:	ldrb	w0, [x0]
  407180:	sxtb	w0, w0
  407184:	cmp	w0, #0x0
  407188:	b.lt	40711c <clear@@Base+0x2ed0>  // b.tstop
  40718c:	nop
  407190:	add	sp, sp, #0x10
  407194:	ret
  407198:	stp	x29, x30, [sp, #-32]!
  40719c:	mov	x29, sp
  4071a0:	str	x0, [sp, #24]
  4071a4:	ldr	x0, [sp, #24]
  4071a8:	ldrb	w0, [x0]
  4071ac:	bl	406f28 <clear@@Base+0x2cdc>
  4071b0:	cmp	w0, #0x6
  4071b4:	b.eq	407340 <clear@@Base+0x30f4>  // b.none
  4071b8:	cmp	w0, #0x6
  4071bc:	b.gt	4071f0 <clear@@Base+0x2fa4>
  4071c0:	cmp	w0, #0x5
  4071c4:	b.eq	4072cc <clear@@Base+0x3080>  // b.none
  4071c8:	cmp	w0, #0x5
  4071cc:	b.gt	4071f0 <clear@@Base+0x2fa4>
  4071d0:	cmp	w0, #0x4
  4071d4:	b.eq	407270 <clear@@Base+0x3024>  // b.none
  4071d8:	cmp	w0, #0x4
  4071dc:	b.gt	4071f0 <clear@@Base+0x2fa4>
  4071e0:	cmp	w0, #0x2
  4071e4:	b.eq	407200 <clear@@Base+0x2fb4>  // b.none
  4071e8:	cmp	w0, #0x3
  4071ec:	b.eq	40722c <clear@@Base+0x2fe0>  // b.none
  4071f0:	ldr	x0, [sp, #24]
  4071f4:	ldrb	w0, [x0]
  4071f8:	and	x0, x0, #0xff
  4071fc:	b	4073c8 <clear@@Base+0x317c>
  407200:	ldr	x0, [sp, #24]
  407204:	ldrb	w0, [x0]
  407208:	lsl	w0, w0, #6
  40720c:	and	w1, w0, #0x7c0
  407210:	ldr	x0, [sp, #24]
  407214:	add	x0, x0, #0x1
  407218:	ldrb	w0, [x0]
  40721c:	and	w0, w0, #0x3f
  407220:	orr	w0, w1, w0
  407224:	sxtw	x0, w0
  407228:	b	4073c8 <clear@@Base+0x317c>
  40722c:	ldr	x0, [sp, #24]
  407230:	ldrb	w0, [x0]
  407234:	lsl	w0, w0, #12
  407238:	and	w1, w0, #0xffff
  40723c:	ldr	x0, [sp, #24]
  407240:	add	x0, x0, #0x1
  407244:	ldrb	w0, [x0]
  407248:	lsl	w0, w0, #6
  40724c:	and	w0, w0, #0xfc0
  407250:	orr	w1, w1, w0
  407254:	ldr	x0, [sp, #24]
  407258:	add	x0, x0, #0x2
  40725c:	ldrb	w0, [x0]
  407260:	and	w0, w0, #0x3f
  407264:	orr	w0, w1, w0
  407268:	sxtw	x0, w0
  40726c:	b	4073c8 <clear@@Base+0x317c>
  407270:	ldr	x0, [sp, #24]
  407274:	ldrb	w0, [x0]
  407278:	lsl	w0, w0, #18
  40727c:	and	w1, w0, #0x1c0000
  407280:	ldr	x0, [sp, #24]
  407284:	add	x0, x0, #0x1
  407288:	ldrb	w0, [x0]
  40728c:	lsl	w0, w0, #12
  407290:	and	w0, w0, #0x3f000
  407294:	orr	w1, w1, w0
  407298:	ldr	x0, [sp, #24]
  40729c:	add	x0, x0, #0x2
  4072a0:	ldrb	w0, [x0]
  4072a4:	lsl	w0, w0, #6
  4072a8:	and	w0, w0, #0xfc0
  4072ac:	orr	w1, w1, w0
  4072b0:	ldr	x0, [sp, #24]
  4072b4:	add	x0, x0, #0x3
  4072b8:	ldrb	w0, [x0]
  4072bc:	and	w0, w0, #0x3f
  4072c0:	orr	w0, w1, w0
  4072c4:	sxtw	x0, w0
  4072c8:	b	4073c8 <clear@@Base+0x317c>
  4072cc:	ldr	x0, [sp, #24]
  4072d0:	ldrb	w0, [x0]
  4072d4:	lsl	w0, w0, #24
  4072d8:	and	w1, w0, #0x3000000
  4072dc:	ldr	x0, [sp, #24]
  4072e0:	add	x0, x0, #0x1
  4072e4:	ldrb	w0, [x0]
  4072e8:	lsl	w0, w0, #18
  4072ec:	and	w0, w0, #0xfc0000
  4072f0:	orr	w1, w1, w0
  4072f4:	ldr	x0, [sp, #24]
  4072f8:	add	x0, x0, #0x2
  4072fc:	ldrb	w0, [x0]
  407300:	lsl	w0, w0, #12
  407304:	and	w0, w0, #0x3f000
  407308:	orr	w1, w1, w0
  40730c:	ldr	x0, [sp, #24]
  407310:	add	x0, x0, #0x3
  407314:	ldrb	w0, [x0]
  407318:	lsl	w0, w0, #6
  40731c:	and	w0, w0, #0xfc0
  407320:	orr	w1, w1, w0
  407324:	ldr	x0, [sp, #24]
  407328:	add	x0, x0, #0x4
  40732c:	ldrb	w0, [x0]
  407330:	and	w0, w0, #0x3f
  407334:	orr	w0, w1, w0
  407338:	sxtw	x0, w0
  40733c:	b	4073c8 <clear@@Base+0x317c>
  407340:	ldr	x0, [sp, #24]
  407344:	ldrb	w0, [x0]
  407348:	lsl	w0, w0, #30
  40734c:	and	w1, w0, #0x40000000
  407350:	ldr	x0, [sp, #24]
  407354:	add	x0, x0, #0x1
  407358:	ldrb	w0, [x0]
  40735c:	lsl	w0, w0, #24
  407360:	and	w0, w0, #0x3f000000
  407364:	orr	w1, w1, w0
  407368:	ldr	x0, [sp, #24]
  40736c:	add	x0, x0, #0x2
  407370:	ldrb	w0, [x0]
  407374:	lsl	w0, w0, #18
  407378:	and	w0, w0, #0xfc0000
  40737c:	orr	w1, w1, w0
  407380:	ldr	x0, [sp, #24]
  407384:	add	x0, x0, #0x3
  407388:	ldrb	w0, [x0]
  40738c:	lsl	w0, w0, #12
  407390:	and	w0, w0, #0x3f000
  407394:	orr	w1, w1, w0
  407398:	ldr	x0, [sp, #24]
  40739c:	add	x0, x0, #0x4
  4073a0:	ldrb	w0, [x0]
  4073a4:	lsl	w0, w0, #6
  4073a8:	and	w0, w0, #0xfc0
  4073ac:	orr	w1, w1, w0
  4073b0:	ldr	x0, [sp, #24]
  4073b4:	add	x0, x0, #0x5
  4073b8:	ldrb	w0, [x0]
  4073bc:	and	w0, w0, #0x3f
  4073c0:	orr	w0, w1, w0
  4073c4:	sxtw	x0, w0
  4073c8:	ldp	x29, x30, [sp], #32
  4073cc:	ret
  4073d0:	sub	sp, sp, #0x10
  4073d4:	str	x0, [sp, #8]
  4073d8:	str	x1, [sp]
  4073dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4073e0:	add	x0, x0, #0xe20
  4073e4:	ldr	w0, [x0]
  4073e8:	cmp	w0, #0x0
  4073ec:	b.eq	4073fc <clear@@Base+0x31b0>  // b.none
  4073f0:	ldr	x0, [sp]
  4073f4:	cmp	x0, #0x7f
  4073f8:	b.hi	407420 <clear@@Base+0x31d4>  // b.pmore
  4073fc:	ldr	x0, [sp, #8]
  407400:	ldr	x0, [x0]
  407404:	add	x2, x0, #0x1
  407408:	ldr	x1, [sp, #8]
  40740c:	str	x2, [x1]
  407410:	ldr	x1, [sp]
  407414:	and	w1, w1, #0xff
  407418:	strb	w1, [x0]
  40741c:	b	407868 <clear@@Base+0x361c>
  407420:	ldr	x0, [sp]
  407424:	cmp	x0, #0x7ff
  407428:	b.hi	407494 <clear@@Base+0x3248>  // b.pmore
  40742c:	ldr	x0, [sp]
  407430:	lsr	x0, x0, #6
  407434:	and	w0, w0, #0xff
  407438:	and	w0, w0, #0x1f
  40743c:	and	w1, w0, #0xff
  407440:	ldr	x0, [sp, #8]
  407444:	ldr	x0, [x0]
  407448:	add	x3, x0, #0x1
  40744c:	ldr	x2, [sp, #8]
  407450:	str	x3, [x2]
  407454:	orr	w1, w1, #0xffffffc0
  407458:	and	w1, w1, #0xff
  40745c:	strb	w1, [x0]
  407460:	ldr	x0, [sp]
  407464:	and	w0, w0, #0xff
  407468:	and	w0, w0, #0x3f
  40746c:	and	w1, w0, #0xff
  407470:	ldr	x0, [sp, #8]
  407474:	ldr	x0, [x0]
  407478:	add	x3, x0, #0x1
  40747c:	ldr	x2, [sp, #8]
  407480:	str	x3, [x2]
  407484:	orr	w1, w1, #0xffffff80
  407488:	and	w1, w1, #0xff
  40748c:	strb	w1, [x0]
  407490:	b	407868 <clear@@Base+0x361c>
  407494:	ldr	x1, [sp]
  407498:	mov	x0, #0xffff                	// #65535
  40749c:	cmp	x1, x0
  4074a0:	b.hi	407540 <clear@@Base+0x32f4>  // b.pmore
  4074a4:	ldr	x0, [sp]
  4074a8:	lsr	x0, x0, #12
  4074ac:	and	w0, w0, #0xff
  4074b0:	and	w0, w0, #0xf
  4074b4:	and	w1, w0, #0xff
  4074b8:	ldr	x0, [sp, #8]
  4074bc:	ldr	x0, [x0]
  4074c0:	add	x3, x0, #0x1
  4074c4:	ldr	x2, [sp, #8]
  4074c8:	str	x3, [x2]
  4074cc:	orr	w1, w1, #0xffffffe0
  4074d0:	and	w1, w1, #0xff
  4074d4:	strb	w1, [x0]
  4074d8:	ldr	x0, [sp]
  4074dc:	lsr	x0, x0, #6
  4074e0:	and	w0, w0, #0xff
  4074e4:	and	w0, w0, #0x3f
  4074e8:	and	w1, w0, #0xff
  4074ec:	ldr	x0, [sp, #8]
  4074f0:	ldr	x0, [x0]
  4074f4:	add	x3, x0, #0x1
  4074f8:	ldr	x2, [sp, #8]
  4074fc:	str	x3, [x2]
  407500:	orr	w1, w1, #0xffffff80
  407504:	and	w1, w1, #0xff
  407508:	strb	w1, [x0]
  40750c:	ldr	x0, [sp]
  407510:	and	w0, w0, #0xff
  407514:	and	w0, w0, #0x3f
  407518:	and	w1, w0, #0xff
  40751c:	ldr	x0, [sp, #8]
  407520:	ldr	x0, [x0]
  407524:	add	x3, x0, #0x1
  407528:	ldr	x2, [sp, #8]
  40752c:	str	x3, [x2]
  407530:	orr	w1, w1, #0xffffff80
  407534:	and	w1, w1, #0xff
  407538:	strb	w1, [x0]
  40753c:	b	407868 <clear@@Base+0x361c>
  407540:	ldr	x1, [sp]
  407544:	mov	x0, #0x1fffff              	// #2097151
  407548:	cmp	x1, x0
  40754c:	b.hi	407620 <clear@@Base+0x33d4>  // b.pmore
  407550:	ldr	x0, [sp]
  407554:	lsr	x0, x0, #18
  407558:	and	w0, w0, #0xff
  40755c:	and	w0, w0, #0x7
  407560:	and	w1, w0, #0xff
  407564:	ldr	x0, [sp, #8]
  407568:	ldr	x0, [x0]
  40756c:	add	x3, x0, #0x1
  407570:	ldr	x2, [sp, #8]
  407574:	str	x3, [x2]
  407578:	orr	w1, w1, #0xfffffff0
  40757c:	and	w1, w1, #0xff
  407580:	strb	w1, [x0]
  407584:	ldr	x0, [sp]
  407588:	lsr	x0, x0, #12
  40758c:	and	w0, w0, #0xff
  407590:	and	w0, w0, #0x3f
  407594:	and	w1, w0, #0xff
  407598:	ldr	x0, [sp, #8]
  40759c:	ldr	x0, [x0]
  4075a0:	add	x3, x0, #0x1
  4075a4:	ldr	x2, [sp, #8]
  4075a8:	str	x3, [x2]
  4075ac:	orr	w1, w1, #0xffffff80
  4075b0:	and	w1, w1, #0xff
  4075b4:	strb	w1, [x0]
  4075b8:	ldr	x0, [sp]
  4075bc:	lsr	x0, x0, #6
  4075c0:	and	w0, w0, #0xff
  4075c4:	and	w0, w0, #0x3f
  4075c8:	and	w1, w0, #0xff
  4075cc:	ldr	x0, [sp, #8]
  4075d0:	ldr	x0, [x0]
  4075d4:	add	x3, x0, #0x1
  4075d8:	ldr	x2, [sp, #8]
  4075dc:	str	x3, [x2]
  4075e0:	orr	w1, w1, #0xffffff80
  4075e4:	and	w1, w1, #0xff
  4075e8:	strb	w1, [x0]
  4075ec:	ldr	x0, [sp]
  4075f0:	and	w0, w0, #0xff
  4075f4:	and	w0, w0, #0x3f
  4075f8:	and	w1, w0, #0xff
  4075fc:	ldr	x0, [sp, #8]
  407600:	ldr	x0, [x0]
  407604:	add	x3, x0, #0x1
  407608:	ldr	x2, [sp, #8]
  40760c:	str	x3, [x2]
  407610:	orr	w1, w1, #0xffffff80
  407614:	and	w1, w1, #0xff
  407618:	strb	w1, [x0]
  40761c:	b	407868 <clear@@Base+0x361c>
  407620:	ldr	x1, [sp]
  407624:	mov	x0, #0x3ffffff             	// #67108863
  407628:	cmp	x1, x0
  40762c:	b.hi	407734 <clear@@Base+0x34e8>  // b.pmore
  407630:	ldr	x0, [sp]
  407634:	lsr	x0, x0, #24
  407638:	and	w0, w0, #0xff
  40763c:	and	w0, w0, #0x3
  407640:	and	w1, w0, #0xff
  407644:	ldr	x0, [sp, #8]
  407648:	ldr	x0, [x0]
  40764c:	add	x3, x0, #0x1
  407650:	ldr	x2, [sp, #8]
  407654:	str	x3, [x2]
  407658:	orr	w1, w1, #0xfffffff0
  40765c:	and	w1, w1, #0xff
  407660:	strb	w1, [x0]
  407664:	ldr	x0, [sp]
  407668:	lsr	x0, x0, #18
  40766c:	and	w0, w0, #0xff
  407670:	and	w0, w0, #0x3f
  407674:	and	w1, w0, #0xff
  407678:	ldr	x0, [sp, #8]
  40767c:	ldr	x0, [x0]
  407680:	add	x3, x0, #0x1
  407684:	ldr	x2, [sp, #8]
  407688:	str	x3, [x2]
  40768c:	orr	w1, w1, #0xffffff80
  407690:	and	w1, w1, #0xff
  407694:	strb	w1, [x0]
  407698:	ldr	x0, [sp]
  40769c:	lsr	x0, x0, #12
  4076a0:	and	w0, w0, #0xff
  4076a4:	and	w0, w0, #0x3f
  4076a8:	and	w1, w0, #0xff
  4076ac:	ldr	x0, [sp, #8]
  4076b0:	ldr	x0, [x0]
  4076b4:	add	x3, x0, #0x1
  4076b8:	ldr	x2, [sp, #8]
  4076bc:	str	x3, [x2]
  4076c0:	orr	w1, w1, #0xffffff80
  4076c4:	and	w1, w1, #0xff
  4076c8:	strb	w1, [x0]
  4076cc:	ldr	x0, [sp]
  4076d0:	lsr	x0, x0, #6
  4076d4:	and	w0, w0, #0xff
  4076d8:	and	w0, w0, #0x3f
  4076dc:	and	w1, w0, #0xff
  4076e0:	ldr	x0, [sp, #8]
  4076e4:	ldr	x0, [x0]
  4076e8:	add	x3, x0, #0x1
  4076ec:	ldr	x2, [sp, #8]
  4076f0:	str	x3, [x2]
  4076f4:	orr	w1, w1, #0xffffff80
  4076f8:	and	w1, w1, #0xff
  4076fc:	strb	w1, [x0]
  407700:	ldr	x0, [sp]
  407704:	and	w0, w0, #0xff
  407708:	and	w0, w0, #0x3f
  40770c:	and	w1, w0, #0xff
  407710:	ldr	x0, [sp, #8]
  407714:	ldr	x0, [x0]
  407718:	add	x3, x0, #0x1
  40771c:	ldr	x2, [sp, #8]
  407720:	str	x3, [x2]
  407724:	orr	w1, w1, #0xffffff80
  407728:	and	w1, w1, #0xff
  40772c:	strb	w1, [x0]
  407730:	b	407868 <clear@@Base+0x361c>
  407734:	ldr	x0, [sp]
  407738:	lsr	x0, x0, #30
  40773c:	and	w0, w0, #0xff
  407740:	and	w0, w0, #0x1
  407744:	and	w1, w0, #0xff
  407748:	ldr	x0, [sp, #8]
  40774c:	ldr	x0, [x0]
  407750:	add	x3, x0, #0x1
  407754:	ldr	x2, [sp, #8]
  407758:	str	x3, [x2]
  40775c:	orr	w1, w1, #0xfffffff0
  407760:	and	w1, w1, #0xff
  407764:	strb	w1, [x0]
  407768:	ldr	x0, [sp]
  40776c:	lsr	x0, x0, #24
  407770:	and	w0, w0, #0xff
  407774:	and	w0, w0, #0x3f
  407778:	and	w1, w0, #0xff
  40777c:	ldr	x0, [sp, #8]
  407780:	ldr	x0, [x0]
  407784:	add	x3, x0, #0x1
  407788:	ldr	x2, [sp, #8]
  40778c:	str	x3, [x2]
  407790:	orr	w1, w1, #0xffffff80
  407794:	and	w1, w1, #0xff
  407798:	strb	w1, [x0]
  40779c:	ldr	x0, [sp]
  4077a0:	lsr	x0, x0, #18
  4077a4:	and	w0, w0, #0xff
  4077a8:	and	w0, w0, #0x3f
  4077ac:	and	w1, w0, #0xff
  4077b0:	ldr	x0, [sp, #8]
  4077b4:	ldr	x0, [x0]
  4077b8:	add	x3, x0, #0x1
  4077bc:	ldr	x2, [sp, #8]
  4077c0:	str	x3, [x2]
  4077c4:	orr	w1, w1, #0xffffff80
  4077c8:	and	w1, w1, #0xff
  4077cc:	strb	w1, [x0]
  4077d0:	ldr	x0, [sp]
  4077d4:	lsr	x0, x0, #12
  4077d8:	and	w0, w0, #0xff
  4077dc:	and	w0, w0, #0x3f
  4077e0:	and	w1, w0, #0xff
  4077e4:	ldr	x0, [sp, #8]
  4077e8:	ldr	x0, [x0]
  4077ec:	add	x3, x0, #0x1
  4077f0:	ldr	x2, [sp, #8]
  4077f4:	str	x3, [x2]
  4077f8:	orr	w1, w1, #0xffffff80
  4077fc:	and	w1, w1, #0xff
  407800:	strb	w1, [x0]
  407804:	ldr	x0, [sp]
  407808:	lsr	x0, x0, #6
  40780c:	and	w0, w0, #0xff
  407810:	and	w0, w0, #0x3f
  407814:	and	w1, w0, #0xff
  407818:	ldr	x0, [sp, #8]
  40781c:	ldr	x0, [x0]
  407820:	add	x3, x0, #0x1
  407824:	ldr	x2, [sp, #8]
  407828:	str	x3, [x2]
  40782c:	orr	w1, w1, #0xffffff80
  407830:	and	w1, w1, #0xff
  407834:	strb	w1, [x0]
  407838:	ldr	x0, [sp]
  40783c:	and	w0, w0, #0xff
  407840:	and	w0, w0, #0x3f
  407844:	and	w1, w0, #0xff
  407848:	ldr	x0, [sp, #8]
  40784c:	ldr	x0, [x0]
  407850:	add	x3, x0, #0x1
  407854:	ldr	x2, [sp, #8]
  407858:	str	x3, [x2]
  40785c:	orr	w1, w1, #0xffffff80
  407860:	and	w1, w1, #0xff
  407864:	strb	w1, [x0]
  407868:	nop
  40786c:	add	sp, sp, #0x10
  407870:	ret
  407874:	stp	x29, x30, [sp, #-80]!
  407878:	mov	x29, sp
  40787c:	str	x0, [sp, #40]
  407880:	str	w1, [sp, #36]
  407884:	str	x2, [sp, #24]
  407888:	ldr	x0, [sp, #40]
  40788c:	ldr	x0, [x0]
  407890:	str	x0, [sp, #64]
  407894:	adrp	x0, 440000 <winch@@Base+0x20630>
  407898:	add	x0, x0, #0xe20
  40789c:	ldr	w0, [x0]
  4078a0:	cmp	w0, #0x0
  4078a4:	b.ne	407920 <clear@@Base+0x36d4>  // b.any
  4078a8:	ldr	w0, [sp, #36]
  4078ac:	cmp	w0, #0x0
  4078b0:	b.le	4078e8 <clear@@Base+0x369c>
  4078b4:	ldr	x1, [sp, #64]
  4078b8:	ldr	x0, [sp, #24]
  4078bc:	cmp	x1, x0
  4078c0:	b.cs	4078dc <clear@@Base+0x3690>  // b.hs, b.nlast
  4078c4:	ldr	x0, [sp, #64]
  4078c8:	add	x1, x0, #0x1
  4078cc:	str	x1, [sp, #64]
  4078d0:	ldrb	w0, [x0]
  4078d4:	and	x0, x0, #0xff
  4078d8:	b	4078e0 <clear@@Base+0x3694>
  4078dc:	mov	x0, #0x0                   	// #0
  4078e0:	str	x0, [sp, #72]
  4078e4:	b	4079e8 <clear@@Base+0x379c>
  4078e8:	ldr	x1, [sp, #64]
  4078ec:	ldr	x0, [sp, #24]
  4078f0:	cmp	x1, x0
  4078f4:	b.ls	407914 <clear@@Base+0x36c8>  // b.plast
  4078f8:	ldr	x0, [sp, #64]
  4078fc:	sub	x0, x0, #0x1
  407900:	str	x0, [sp, #64]
  407904:	ldr	x0, [sp, #64]
  407908:	ldrb	w0, [x0]
  40790c:	and	x0, x0, #0xff
  407910:	b	407918 <clear@@Base+0x36cc>
  407914:	mov	x0, #0x0                   	// #0
  407918:	str	x0, [sp, #72]
  40791c:	b	4079e8 <clear@@Base+0x379c>
  407920:	ldr	w0, [sp, #36]
  407924:	cmp	w0, #0x0
  407928:	b.le	407990 <clear@@Base+0x3744>
  40792c:	ldr	x0, [sp, #64]
  407930:	ldrb	w0, [x0]
  407934:	bl	406f28 <clear@@Base+0x2cdc>
  407938:	str	w0, [sp, #60]
  40793c:	ldrsw	x0, [sp, #60]
  407940:	ldr	x1, [sp, #64]
  407944:	add	x0, x1, x0
  407948:	ldr	x1, [sp, #24]
  40794c:	cmp	x1, x0
  407950:	b.cs	407964 <clear@@Base+0x3718>  // b.hs, b.nlast
  407954:	str	xzr, [sp, #72]
  407958:	ldr	x0, [sp, #24]
  40795c:	str	x0, [sp, #64]
  407960:	b	4079e8 <clear@@Base+0x379c>
  407964:	ldr	x0, [sp, #64]
  407968:	bl	407198 <clear@@Base+0x2f4c>
  40796c:	str	x0, [sp, #72]
  407970:	ldrsw	x0, [sp, #60]
  407974:	ldr	x1, [sp, #64]
  407978:	add	x0, x1, x0
  40797c:	str	x0, [sp, #64]
  407980:	b	4079e8 <clear@@Base+0x379c>
  407984:	ldr	x0, [sp, #64]
  407988:	sub	x0, x0, #0x1
  40798c:	str	x0, [sp, #64]
  407990:	ldr	x1, [sp, #64]
  407994:	ldr	x0, [sp, #24]
  407998:	cmp	x1, x0
  40799c:	b.ls	4079b8 <clear@@Base+0x376c>  // b.plast
  4079a0:	ldr	x0, [sp, #64]
  4079a4:	sub	x0, x0, #0x1
  4079a8:	ldrb	w0, [x0]
  4079ac:	and	w0, w0, #0xc0
  4079b0:	cmp	w0, #0x80
  4079b4:	b.eq	407984 <clear@@Base+0x3738>  // b.none
  4079b8:	ldr	x1, [sp, #64]
  4079bc:	ldr	x0, [sp, #24]
  4079c0:	cmp	x1, x0
  4079c4:	b.ls	4079e4 <clear@@Base+0x3798>  // b.plast
  4079c8:	ldr	x0, [sp, #64]
  4079cc:	sub	x0, x0, #0x1
  4079d0:	str	x0, [sp, #64]
  4079d4:	ldr	x0, [sp, #64]
  4079d8:	bl	407198 <clear@@Base+0x2f4c>
  4079dc:	str	x0, [sp, #72]
  4079e0:	b	4079e8 <clear@@Base+0x379c>
  4079e4:	str	xzr, [sp, #72]
  4079e8:	ldr	x0, [sp, #40]
  4079ec:	ldr	x1, [sp, #64]
  4079f0:	str	x1, [x0]
  4079f4:	ldr	x0, [sp, #72]
  4079f8:	ldp	x29, x30, [sp], #80
  4079fc:	ret
  407a00:	sub	sp, sp, #0x20
  407a04:	str	x0, [sp, #8]
  407a08:	str	x1, [sp]
  407a0c:	ldr	x0, [sp]
  407a10:	ldr	x0, [x0]
  407a14:	ldr	x0, [x0]
  407a18:	ldr	x1, [sp, #8]
  407a1c:	cmp	x1, x0
  407a20:	b.cs	407a2c <clear@@Base+0x37e0>  // b.hs, b.nlast
  407a24:	mov	w0, #0x0                   	// #0
  407a28:	b	407ae4 <clear@@Base+0x3898>
  407a2c:	str	wzr, [sp, #24]
  407a30:	ldr	x0, [sp]
  407a34:	ldr	w0, [x0, #8]
  407a38:	sub	w0, w0, #0x1
  407a3c:	str	w0, [sp, #28]
  407a40:	b	407ad0 <clear@@Base+0x3884>
  407a44:	ldr	w1, [sp, #24]
  407a48:	ldr	w0, [sp, #28]
  407a4c:	add	w0, w1, w0
  407a50:	lsr	w1, w0, #31
  407a54:	add	w0, w1, w0
  407a58:	asr	w0, w0, #1
  407a5c:	str	w0, [sp, #20]
  407a60:	ldr	x0, [sp]
  407a64:	ldr	x1, [x0]
  407a68:	ldrsw	x0, [sp, #20]
  407a6c:	lsl	x0, x0, #4
  407a70:	add	x0, x1, x0
  407a74:	ldr	x0, [x0, #8]
  407a78:	ldr	x1, [sp, #8]
  407a7c:	cmp	x1, x0
  407a80:	b.ls	407a94 <clear@@Base+0x3848>  // b.plast
  407a84:	ldr	w0, [sp, #20]
  407a88:	add	w0, w0, #0x1
  407a8c:	str	w0, [sp, #24]
  407a90:	b	407ad0 <clear@@Base+0x3884>
  407a94:	ldr	x0, [sp]
  407a98:	ldr	x1, [x0]
  407a9c:	ldrsw	x0, [sp, #20]
  407aa0:	lsl	x0, x0, #4
  407aa4:	add	x0, x1, x0
  407aa8:	ldr	x0, [x0]
  407aac:	ldr	x1, [sp, #8]
  407ab0:	cmp	x1, x0
  407ab4:	b.cs	407ac8 <clear@@Base+0x387c>  // b.hs, b.nlast
  407ab8:	ldr	w0, [sp, #20]
  407abc:	sub	w0, w0, #0x1
  407ac0:	str	w0, [sp, #28]
  407ac4:	b	407ad0 <clear@@Base+0x3884>
  407ac8:	mov	w0, #0x1                   	// #1
  407acc:	b	407ae4 <clear@@Base+0x3898>
  407ad0:	ldr	w1, [sp, #24]
  407ad4:	ldr	w0, [sp, #28]
  407ad8:	cmp	w1, w0
  407adc:	b.le	407a44 <clear@@Base+0x37f8>
  407ae0:	mov	w0, #0x0                   	// #0
  407ae4:	add	sp, sp, #0x20
  407ae8:	ret
  407aec:	stp	x29, x30, [sp, #-32]!
  407af0:	mov	x29, sp
  407af4:	str	x0, [sp, #24]
  407af8:	adrp	x0, 43e000 <winch@@Base+0x1e630>
  407afc:	add	x1, x0, #0xb08
  407b00:	ldr	x0, [sp, #24]
  407b04:	bl	407a00 <clear@@Base+0x37b4>
  407b08:	cmp	w0, #0x0
  407b0c:	b.ne	407b3c <clear@@Base+0x38f0>  // b.any
  407b10:	adrp	x0, 445000 <PC+0x4788>
  407b14:	add	x0, x0, #0x29c
  407b18:	ldr	w0, [x0]
  407b1c:	cmp	w0, #0x2
  407b20:	b.eq	407b44 <clear@@Base+0x38f8>  // b.none
  407b24:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407b28:	add	x1, x0, #0x438
  407b2c:	ldr	x0, [sp, #24]
  407b30:	bl	407a00 <clear@@Base+0x37b4>
  407b34:	cmp	w0, #0x0
  407b38:	b.eq	407b44 <clear@@Base+0x38f8>  // b.none
  407b3c:	mov	w0, #0x1                   	// #1
  407b40:	b	407b48 <clear@@Base+0x38fc>
  407b44:	mov	w0, #0x0                   	// #0
  407b48:	ldp	x29, x30, [sp], #32
  407b4c:	ret
  407b50:	stp	x29, x30, [sp, #-48]!
  407b54:	mov	x29, sp
  407b58:	str	x0, [sp, #24]
  407b5c:	adrp	x0, 43e000 <winch@@Base+0x1e630>
  407b60:	add	x1, x0, #0xc18
  407b64:	ldr	x0, [sp, #24]
  407b68:	bl	407a00 <clear@@Base+0x37b4>
  407b6c:	cmp	w0, #0x0
  407b70:	b.ne	407ba0 <clear@@Base+0x3954>  // b.any
  407b74:	adrp	x0, 445000 <PC+0x4788>
  407b78:	add	x0, x0, #0x29c
  407b7c:	ldr	w0, [x0]
  407b80:	cmp	w0, #0x2
  407b84:	b.ne	407ba8 <clear@@Base+0x395c>  // b.any
  407b88:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407b8c:	add	x1, x0, #0x438
  407b90:	ldr	x0, [sp, #24]
  407b94:	bl	407a00 <clear@@Base+0x37b4>
  407b98:	cmp	w0, #0x0
  407b9c:	b.eq	407ba8 <clear@@Base+0x395c>  // b.none
  407ba0:	mov	w0, #0x1                   	// #1
  407ba4:	b	407bac <clear@@Base+0x3960>
  407ba8:	mov	w0, #0x0                   	// #0
  407bac:	str	w0, [sp, #44]
  407bb0:	ldr	w0, [sp, #44]
  407bb4:	ldp	x29, x30, [sp], #48
  407bb8:	ret
  407bbc:	stp	x29, x30, [sp, #-32]!
  407bc0:	mov	x29, sp
  407bc4:	str	x0, [sp, #24]
  407bc8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407bcc:	add	x1, x0, #0x2f8
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	bl	407a00 <clear@@Base+0x37b4>
  407bd8:	ldp	x29, x30, [sp], #32
  407bdc:	ret
  407be0:	sub	sp, sp, #0x20
  407be4:	str	x0, [sp, #8]
  407be8:	str	x1, [sp]
  407bec:	str	wzr, [sp, #28]
  407bf0:	b	407c50 <clear@@Base+0x3a04>
  407bf4:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407bf8:	add	x1, x0, #0x448
  407bfc:	ldrsw	x0, [sp, #28]
  407c00:	lsl	x0, x0, #4
  407c04:	add	x0, x1, x0
  407c08:	ldr	x0, [x0]
  407c0c:	ldr	x1, [sp, #8]
  407c10:	cmp	x1, x0
  407c14:	b.ne	407c44 <clear@@Base+0x39f8>  // b.any
  407c18:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407c1c:	add	x1, x0, #0x448
  407c20:	ldrsw	x0, [sp, #28]
  407c24:	lsl	x0, x0, #4
  407c28:	add	x0, x1, x0
  407c2c:	ldr	x0, [x0, #8]
  407c30:	ldr	x1, [sp]
  407c34:	cmp	x1, x0
  407c38:	b.ne	407c44 <clear@@Base+0x39f8>  // b.any
  407c3c:	mov	w0, #0x1                   	// #1
  407c40:	b	407c60 <clear@@Base+0x3a14>
  407c44:	ldr	w0, [sp, #28]
  407c48:	add	w0, w0, #0x1
  407c4c:	str	w0, [sp, #28]
  407c50:	ldr	w0, [sp, #28]
  407c54:	cmp	w0, #0x3
  407c58:	b.ls	407bf4 <clear@@Base+0x39a8>  // b.plast
  407c5c:	mov	w0, #0x0                   	// #0
  407c60:	add	sp, sp, #0x20
  407c64:	ret
  407c68:	adrp	x0, 441000 <PC+0x788>
  407c6c:	add	x0, x0, #0x780
  407c70:	adrp	x1, 440000 <winch@@Base+0x20630>
  407c74:	add	x1, x1, #0xf78
  407c78:	str	x1, [x0]
  407c7c:	adrp	x0, 441000 <PC+0x788>
  407c80:	add	x0, x0, #0x780
  407c84:	ldr	x0, [x0]
  407c88:	strb	wzr, [x0]
  407c8c:	adrp	x0, 441000 <PC+0x788>
  407c90:	add	x0, x0, #0x778
  407c94:	str	wzr, [x0]
  407c98:	adrp	x0, 441000 <PC+0x788>
  407c9c:	add	x0, x0, #0x788
  407ca0:	str	wzr, [x0]
  407ca4:	adrp	x0, 441000 <PC+0x788>
  407ca8:	add	x0, x0, #0x78c
  407cac:	str	wzr, [x0]
  407cb0:	adrp	x0, 441000 <PC+0x788>
  407cb4:	add	x0, x0, #0x7e0
  407cb8:	str	wzr, [x0]
  407cbc:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407cc0:	add	x0, x0, #0x488
  407cc4:	mov	w1, #0xffffffff            	// #-1
  407cc8:	str	w1, [x0]
  407ccc:	nop
  407cd0:	ret
  407cd4:	adrp	x0, 441000 <PC+0x788>
  407cd8:	add	x0, x0, #0x77c
  407cdc:	str	wzr, [x0]
  407ce0:	adrp	x0, 441000 <PC+0x788>
  407ce4:	add	x0, x0, #0x77c
  407ce8:	ldr	w1, [x0]
  407cec:	adrp	x0, 441000 <PC+0x788>
  407cf0:	add	x0, x0, #0x778
  407cf4:	str	w1, [x0]
  407cf8:	adrp	x0, 441000 <PC+0x788>
  407cfc:	add	x0, x0, #0x7e0
  407d00:	str	wzr, [x0]
  407d04:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  407d08:	add	x0, x0, #0x488
  407d0c:	mov	w1, #0xffffffff            	// #-1
  407d10:	str	w1, [x0]
  407d14:	nop
  407d18:	ret
  407d1c:	stp	x29, x30, [sp, #-80]!
  407d20:	mov	x29, sp
  407d24:	str	x0, [sp, #24]
  407d28:	str	xzr, [sp, #72]
  407d2c:	ldr	x0, [sp, #24]
  407d30:	bl	4017b0 <strlen@plt>
  407d34:	mov	x1, x0
  407d38:	ldr	x0, [sp, #24]
  407d3c:	add	x0, x0, x1
  407d40:	str	x0, [sp, #56]
  407d44:	b	407e40 <clear@@Base+0x3bf4>
  407d48:	ldr	x0, [sp, #24]
  407d4c:	str	x0, [sp, #40]
  407d50:	add	x0, sp, #0x28
  407d54:	ldr	x2, [sp, #56]
  407d58:	mov	w1, #0x1                   	// #1
  407d5c:	bl	407874 <clear@@Base+0x3628>
  407d60:	str	x0, [sp, #48]
  407d64:	b	407d7c <clear@@Base+0x3b30>
  407d68:	ldr	x0, [sp, #24]
  407d6c:	add	x1, x0, #0x1
  407d70:	str	x1, [sp, #24]
  407d74:	ldrb	w0, [x0]
  407d78:	bl	41ac10 <clear@@Base+0x169c4>
  407d7c:	ldr	x0, [sp, #40]
  407d80:	ldr	x1, [sp, #24]
  407d84:	cmp	x1, x0
  407d88:	b.cc	407d68 <clear@@Base+0x3b1c>  // b.lo, b.ul, b.last
  407d8c:	adrp	x0, 440000 <winch@@Base+0x20630>
  407d90:	add	x0, x0, #0xe20
  407d94:	ldr	w0, [x0]
  407d98:	cmp	w0, #0x0
  407d9c:	b.ne	407dac <clear@@Base+0x3b60>  // b.any
  407da0:	mov	w0, #0x1                   	// #1
  407da4:	str	w0, [sp, #68]
  407da8:	b	407df8 <clear@@Base+0x3bac>
  407dac:	ldr	x0, [sp, #48]
  407db0:	bl	407aec <clear@@Base+0x38a0>
  407db4:	cmp	w0, #0x0
  407db8:	b.ne	407dd0 <clear@@Base+0x3b84>  // b.any
  407dbc:	ldr	x1, [sp, #48]
  407dc0:	ldr	x0, [sp, #72]
  407dc4:	bl	407be0 <clear@@Base+0x3994>
  407dc8:	cmp	w0, #0x0
  407dcc:	b.eq	407dd8 <clear@@Base+0x3b8c>  // b.none
  407dd0:	str	wzr, [sp, #68]
  407dd4:	b	407df8 <clear@@Base+0x3bac>
  407dd8:	ldr	x0, [sp, #48]
  407ddc:	bl	407bbc <clear@@Base+0x3970>
  407de0:	cmp	w0, #0x0
  407de4:	b.eq	407df0 <clear@@Base+0x3ba4>  // b.none
  407de8:	mov	w0, #0x2                   	// #2
  407dec:	b	407df4 <clear@@Base+0x3ba8>
  407df0:	mov	w0, #0x1                   	// #1
  407df4:	str	w0, [sp, #68]
  407df8:	adrp	x0, 441000 <PC+0x788>
  407dfc:	add	x0, x0, #0x778
  407e00:	ldr	w1, [x0]
  407e04:	ldr	w0, [sp, #68]
  407e08:	add	w1, w1, w0
  407e0c:	adrp	x0, 441000 <PC+0x788>
  407e10:	add	x0, x0, #0x778
  407e14:	str	w1, [x0]
  407e18:	adrp	x0, 441000 <PC+0x788>
  407e1c:	add	x0, x0, #0x77c
  407e20:	ldr	w1, [x0]
  407e24:	ldr	w0, [sp, #68]
  407e28:	add	w1, w1, w0
  407e2c:	adrp	x0, 441000 <PC+0x788>
  407e30:	add	x0, x0, #0x77c
  407e34:	str	w1, [x0]
  407e38:	ldr	x0, [sp, #48]
  407e3c:	str	x0, [sp, #72]
  407e40:	ldr	x0, [sp, #24]
  407e44:	ldrb	w0, [x0]
  407e48:	cmp	w0, #0x0
  407e4c:	b.ne	407d48 <clear@@Base+0x3afc>  // b.any
  407e50:	nop
  407e54:	nop
  407e58:	ldp	x29, x30, [sp], #80
  407e5c:	ret
  407e60:	stp	x29, x30, [sp, #-64]!
  407e64:	mov	x29, sp
  407e68:	str	x19, [sp, #16]
  407e6c:	adrp	x0, 440000 <winch@@Base+0x20630>
  407e70:	add	x0, x0, #0xf78
  407e74:	str	x0, [sp, #40]
  407e78:	ldr	x19, [sp, #40]
  407e7c:	ldr	x0, [sp, #40]
  407e80:	bl	4017b0 <strlen@plt>
  407e84:	add	x0, x19, x0
  407e88:	str	x0, [sp, #48]
  407e8c:	str	wzr, [sp, #60]
  407e90:	b	407eb0 <clear@@Base+0x3c64>
  407e94:	add	x0, sp, #0x28
  407e98:	ldr	x2, [sp, #48]
  407e9c:	mov	w1, #0x1                   	// #1
  407ea0:	bl	407874 <clear@@Base+0x3628>
  407ea4:	ldr	w0, [sp, #60]
  407ea8:	add	w0, w0, #0x1
  407eac:	str	w0, [sp, #60]
  407eb0:	ldr	x0, [sp, #40]
  407eb4:	ldrb	w0, [x0]
  407eb8:	cmp	w0, #0x0
  407ebc:	b.ne	407e94 <clear@@Base+0x3c48>  // b.any
  407ec0:	ldr	w0, [sp, #60]
  407ec4:	ldr	x19, [sp, #16]
  407ec8:	ldp	x29, x30, [sp], #64
  407ecc:	ret
  407ed0:	stp	x29, x30, [sp, #-96]!
  407ed4:	mov	x29, sp
  407ed8:	str	x0, [sp, #56]
  407edc:	str	x1, [sp, #48]
  407ee0:	str	w2, [sp, #44]
  407ee4:	str	x3, [sp, #32]
  407ee8:	str	x4, [sp, #24]
  407eec:	ldr	w0, [sp, #44]
  407ef0:	cmp	w0, #0x1
  407ef4:	b.ne	407f18 <clear@@Base+0x3ccc>  // b.any
  407ef8:	ldr	x0, [sp, #48]
  407efc:	sxtw	x0, w0
  407f00:	bl	406cdc <clear@@Base+0x2a90>
  407f04:	str	x0, [sp, #88]
  407f08:	ldr	x0, [sp, #88]
  407f0c:	bl	4017b0 <strlen@plt>
  407f10:	str	w0, [sp, #84]
  407f14:	b	407fb4 <clear@@Base+0x3d68>
  407f18:	ldr	x0, [sp, #48]
  407f1c:	bl	406de8 <clear@@Base+0x2b9c>
  407f20:	str	x0, [sp, #88]
  407f24:	ldr	x0, [sp, #48]
  407f28:	bl	407aec <clear@@Base+0x38a0>
  407f2c:	cmp	w0, #0x0
  407f30:	b.eq	407f3c <clear@@Base+0x3cf0>  // b.none
  407f34:	str	wzr, [sp, #84]
  407f38:	b	407fb4 <clear@@Base+0x3d68>
  407f3c:	ldr	x0, [sp, #48]
  407f40:	bl	407b50 <clear@@Base+0x3904>
  407f44:	cmp	w0, #0x0
  407f48:	b.eq	407f5c <clear@@Base+0x3d10>  // b.none
  407f4c:	ldr	x0, [sp, #88]
  407f50:	bl	4017b0 <strlen@plt>
  407f54:	str	w0, [sp, #84]
  407f58:	b	407fb4 <clear@@Base+0x3d68>
  407f5c:	add	x3, sp, #0x38
  407f60:	adrp	x0, 440000 <winch@@Base+0x20630>
  407f64:	add	x2, x0, #0xf78
  407f68:	mov	w1, #0xffffffff            	// #-1
  407f6c:	mov	x0, x3
  407f70:	bl	407874 <clear@@Base+0x3628>
  407f74:	str	x0, [sp, #72]
  407f78:	ldr	x1, [sp, #48]
  407f7c:	ldr	x0, [sp, #72]
  407f80:	bl	407be0 <clear@@Base+0x3994>
  407f84:	cmp	w0, #0x0
  407f88:	b.eq	407f94 <clear@@Base+0x3d48>  // b.none
  407f8c:	str	wzr, [sp, #84]
  407f90:	b	407fb4 <clear@@Base+0x3d68>
  407f94:	ldr	x0, [sp, #48]
  407f98:	bl	407bbc <clear@@Base+0x3970>
  407f9c:	cmp	w0, #0x0
  407fa0:	b.eq	407fac <clear@@Base+0x3d60>  // b.none
  407fa4:	mov	w0, #0x2                   	// #2
  407fa8:	b	407fb0 <clear@@Base+0x3d64>
  407fac:	mov	w0, #0x1                   	// #1
  407fb0:	str	w0, [sp, #84]
  407fb4:	ldr	x0, [sp, #32]
  407fb8:	cmp	x0, #0x0
  407fbc:	b.eq	407fcc <clear@@Base+0x3d80>  // b.none
  407fc0:	ldr	x0, [sp, #32]
  407fc4:	ldr	w1, [sp, #84]
  407fc8:	str	w1, [x0]
  407fcc:	ldr	x0, [sp, #24]
  407fd0:	cmp	x0, #0x0
  407fd4:	b.eq	407fe4 <clear@@Base+0x3d98>  // b.none
  407fd8:	ldr	x0, [sp, #24]
  407fdc:	ldr	w1, [sp, #84]
  407fe0:	str	w1, [x0]
  407fe4:	ldr	x0, [sp, #88]
  407fe8:	ldp	x29, x30, [sp], #96
  407fec:	ret
  407ff0:	stp	x29, x30, [sp, #-64]!
  407ff4:	mov	x29, sp
  407ff8:	str	x0, [sp, #40]
  407ffc:	str	x1, [sp, #32]
  408000:	str	x2, [sp, #24]
  408004:	ldr	x0, [sp, #40]
  408008:	ldr	x0, [x0]
  40800c:	str	x0, [sp, #56]
  408010:	ldr	x0, [sp, #56]
  408014:	bl	4017b0 <strlen@plt>
  408018:	mov	x1, x0
  40801c:	ldr	x0, [sp, #56]
  408020:	add	x0, x0, x1
  408024:	mov	x2, x0
  408028:	mov	w1, #0x1                   	// #1
  40802c:	ldr	x0, [sp, #40]
  408030:	bl	407874 <clear@@Base+0x3628>
  408034:	str	x0, [sp, #48]
  408038:	ldr	x0, [sp, #40]
  40803c:	ldr	x1, [x0]
  408040:	ldr	x0, [sp, #56]
  408044:	sub	x0, x1, x0
  408048:	ldr	x4, [sp, #24]
  40804c:	ldr	x3, [sp, #32]
  408050:	mov	x2, x0
  408054:	ldr	x1, [sp, #48]
  408058:	ldr	x0, [sp, #56]
  40805c:	bl	407ed0 <clear@@Base+0x3c84>
  408060:	ldp	x29, x30, [sp], #64
  408064:	ret
  408068:	stp	x29, x30, [sp, #-64]!
  40806c:	mov	x29, sp
  408070:	str	x0, [sp, #40]
  408074:	str	x1, [sp, #32]
  408078:	str	x2, [sp, #24]
  40807c:	ldr	x0, [sp, #40]
  408080:	ldr	x0, [x0]
  408084:	str	x0, [sp, #56]
  408088:	adrp	x0, 440000 <winch@@Base+0x20630>
  40808c:	add	x2, x0, #0xf78
  408090:	mov	w1, #0xffffffff            	// #-1
  408094:	ldr	x0, [sp, #40]
  408098:	bl	407874 <clear@@Base+0x3628>
  40809c:	str	x0, [sp, #48]
  4080a0:	ldr	x0, [sp, #40]
  4080a4:	ldr	x5, [x0]
  4080a8:	ldr	x0, [sp, #40]
  4080ac:	ldr	x0, [x0]
  4080b0:	ldr	x1, [sp, #56]
  4080b4:	sub	x0, x1, x0
  4080b8:	ldr	x4, [sp, #24]
  4080bc:	ldr	x3, [sp, #32]
  4080c0:	mov	x2, x0
  4080c4:	ldr	x1, [sp, #48]
  4080c8:	mov	x0, x5
  4080cc:	bl	407ed0 <clear@@Base+0x3c84>
  4080d0:	ldp	x29, x30, [sp], #64
  4080d4:	ret
  4080d8:	stp	x29, x30, [sp, #-80]!
  4080dc:	mov	x29, sp
  4080e0:	str	x0, [sp, #24]
  4080e4:	bl	404288 <clear@@Base+0x3c>
  4080e8:	b	408170 <clear@@Base+0x3f24>
  4080ec:	adrp	x0, 441000 <PC+0x788>
  4080f0:	add	x0, x0, #0x780
  4080f4:	ldr	x0, [x0]
  4080f8:	str	x0, [sp, #56]
  4080fc:	add	x1, sp, #0x34
  408100:	add	x0, sp, #0x38
  408104:	mov	x2, #0x0                   	// #0
  408108:	bl	407ff0 <clear@@Base+0x3da4>
  40810c:	str	x0, [sp, #72]
  408110:	adrp	x0, 441000 <PC+0x788>
  408114:	add	x0, x0, #0x778
  408118:	ldr	w1, [x0]
  40811c:	ldr	w0, [sp, #52]
  408120:	add	w1, w1, w0
  408124:	adrp	x0, 445000 <PC+0x4788>
  408128:	add	x0, x0, #0x1d4
  40812c:	ldr	w0, [x0]
  408130:	cmp	w1, w0
  408134:	b.ge	40818c <clear@@Base+0x3f40>  // b.tcont
  408138:	ldr	x1, [sp, #56]
  40813c:	adrp	x0, 441000 <PC+0x788>
  408140:	add	x0, x0, #0x780
  408144:	str	x1, [x0]
  408148:	ldr	x0, [sp, #72]
  40814c:	bl	41aca0 <clear@@Base+0x16a54>
  408150:	adrp	x0, 441000 <PC+0x788>
  408154:	add	x0, x0, #0x778
  408158:	ldr	w1, [x0]
  40815c:	ldr	w0, [sp, #52]
  408160:	add	w1, w1, w0
  408164:	adrp	x0, 441000 <PC+0x788>
  408168:	add	x0, x0, #0x778
  40816c:	str	w1, [x0]
  408170:	adrp	x0, 441000 <PC+0x788>
  408174:	add	x0, x0, #0x780
  408178:	ldr	x0, [x0]
  40817c:	ldrb	w0, [x0]
  408180:	cmp	w0, #0x0
  408184:	b.ne	4080ec <clear@@Base+0x3ea0>  // b.any
  408188:	b	4081dc <clear@@Base+0x3f90>
  40818c:	nop
  408190:	b	4081dc <clear@@Base+0x3f90>
  408194:	adrp	x0, 441000 <PC+0x788>
  408198:	add	x0, x0, #0x780
  40819c:	ldr	x0, [x0]
  4081a0:	str	x0, [sp, #40]
  4081a4:	add	x1, sp, #0x24
  4081a8:	add	x0, sp, #0x28
  4081ac:	mov	x2, #0x0                   	// #0
  4081b0:	bl	407ff0 <clear@@Base+0x3da4>
  4081b4:	str	x0, [sp, #64]
  4081b8:	ldr	w0, [sp, #36]
  4081bc:	cmp	w0, #0x0
  4081c0:	b.gt	4081f8 <clear@@Base+0x3fac>
  4081c4:	ldr	x1, [sp, #40]
  4081c8:	adrp	x0, 441000 <PC+0x788>
  4081cc:	add	x0, x0, #0x780
  4081d0:	str	x1, [x0]
  4081d4:	ldr	x0, [sp, #64]
  4081d8:	bl	41aca0 <clear@@Base+0x16a54>
  4081dc:	adrp	x0, 441000 <PC+0x788>
  4081e0:	add	x0, x0, #0x780
  4081e4:	ldr	x0, [x0]
  4081e8:	ldrb	w0, [x0]
  4081ec:	cmp	w0, #0x0
  4081f0:	b.ne	408194 <clear@@Base+0x3f48>  // b.any
  4081f4:	b	408204 <clear@@Base+0x3fb8>
  4081f8:	nop
  4081fc:	b	408204 <clear@@Base+0x3fb8>
  408200:	bl	408658 <clear@@Base+0x440c>
  408204:	adrp	x0, 441000 <PC+0x788>
  408208:	add	x0, x0, #0x780
  40820c:	ldr	x0, [x0]
  408210:	ldr	x1, [sp, #24]
  408214:	cmp	x1, x0
  408218:	b.cc	408200 <clear@@Base+0x3fb4>  // b.lo, b.ul, b.last
  40821c:	nop
  408220:	nop
  408224:	ldp	x29, x30, [sp], #80
  408228:	ret
  40822c:	stp	x29, x30, [sp, #-32]!
  408230:	mov	x29, sp
  408234:	b	408290 <clear@@Base+0x4044>
  408238:	add	x1, sp, #0x18
  40823c:	add	x0, sp, #0x1c
  408240:	mov	x2, x1
  408244:	mov	x1, x0
  408248:	adrp	x0, 441000 <PC+0x788>
  40824c:	add	x0, x0, #0x780
  408250:	bl	408068 <clear@@Base+0x3e1c>
  408254:	b	40825c <clear@@Base+0x4010>
  408258:	bl	404694 <clear@@Base+0x448>
  40825c:	ldr	w0, [sp, #24]
  408260:	sub	w1, w0, #0x1
  408264:	str	w1, [sp, #24]
  408268:	cmp	w0, #0x0
  40826c:	b.gt	408258 <clear@@Base+0x400c>
  408270:	adrp	x0, 441000 <PC+0x788>
  408274:	add	x0, x0, #0x778
  408278:	ldr	w1, [x0]
  40827c:	ldr	w0, [sp, #28]
  408280:	sub	w1, w1, w0
  408284:	adrp	x0, 441000 <PC+0x788>
  408288:	add	x0, x0, #0x778
  40828c:	str	w1, [x0]
  408290:	adrp	x0, 441000 <PC+0x788>
  408294:	add	x0, x0, #0x778
  408298:	ldr	w1, [x0]
  40829c:	adrp	x0, 441000 <PC+0x788>
  4082a0:	add	x0, x0, #0x77c
  4082a4:	ldr	w0, [x0]
  4082a8:	cmp	w1, w0
  4082ac:	b.gt	408238 <clear@@Base+0x3fec>
  4082b0:	adrp	x0, 441000 <PC+0x788>
  4082b4:	add	x0, x0, #0x788
  4082b8:	ldr	w0, [x0]
  4082bc:	sxtw	x1, w0
  4082c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4082c4:	add	x0, x0, #0xf78
  4082c8:	add	x1, x1, x0
  4082cc:	adrp	x0, 441000 <PC+0x788>
  4082d0:	add	x0, x0, #0x780
  4082d4:	str	x1, [x0]
  4082d8:	nop
  4082dc:	ldp	x29, x30, [sp], #32
  4082e0:	ret
  4082e4:	stp	x29, x30, [sp, #-64]!
  4082e8:	mov	x29, sp
  4082ec:	adrp	x0, 441000 <PC+0x788>
  4082f0:	add	x0, x0, #0x788
  4082f4:	ldr	w0, [x0]
  4082f8:	sxtw	x1, w0
  4082fc:	adrp	x0, 440000 <winch@@Base+0x20630>
  408300:	add	x0, x0, #0xf78
  408304:	add	x0, x1, x0
  408308:	str	x0, [sp, #40]
  40830c:	str	wzr, [sp, #60]
  408310:	b	408334 <clear@@Base+0x40e8>
  408314:	add	x1, sp, #0x24
  408318:	add	x0, sp, #0x28
  40831c:	mov	x2, #0x0                   	// #0
  408320:	bl	407ff0 <clear@@Base+0x3da4>
  408324:	ldr	w0, [sp, #36]
  408328:	ldr	w1, [sp, #60]
  40832c:	add	w0, w1, w0
  408330:	str	w0, [sp, #60]
  408334:	adrp	x0, 445000 <PC+0x4788>
  408338:	add	x0, x0, #0x1d4
  40833c:	ldr	w1, [x0]
  408340:	adrp	x0, 441000 <PC+0x788>
  408344:	add	x0, x0, #0x77c
  408348:	ldr	w0, [x0]
  40834c:	sub	w0, w1, w0
  408350:	lsr	w1, w0, #31
  408354:	add	w0, w1, w0
  408358:	asr	w0, w0, #1
  40835c:	mov	w1, w0
  408360:	ldr	w0, [sp, #60]
  408364:	cmp	w0, w1
  408368:	b.ge	4083ac <clear@@Base+0x4160>  // b.tcont
  40836c:	ldr	x0, [sp, #40]
  408370:	ldrb	w0, [x0]
  408374:	cmp	w0, #0x0
  408378:	b.ne	408314 <clear@@Base+0x40c8>  // b.any
  40837c:	b	4083ac <clear@@Base+0x4160>
  408380:	ldr	x0, [sp, #40]
  408384:	str	x0, [sp, #24]
  408388:	add	x1, sp, #0x20
  40838c:	add	x0, sp, #0x18
  408390:	mov	x2, #0x0                   	// #0
  408394:	bl	407ff0 <clear@@Base+0x3da4>
  408398:	ldr	w0, [sp, #32]
  40839c:	cmp	w0, #0x0
  4083a0:	b.gt	4083c0 <clear@@Base+0x4174>
  4083a4:	ldr	x0, [sp, #24]
  4083a8:	str	x0, [sp, #40]
  4083ac:	ldr	x0, [sp, #40]
  4083b0:	ldrb	w0, [x0]
  4083b4:	cmp	w0, #0x0
  4083b8:	b.ne	408380 <clear@@Base+0x4134>  // b.any
  4083bc:	b	4083c4 <clear@@Base+0x4178>
  4083c0:	nop
  4083c4:	ldr	x1, [sp, #40]
  4083c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4083cc:	add	x0, x0, #0xf78
  4083d0:	sub	x0, x1, x0
  4083d4:	mov	w1, w0
  4083d8:	adrp	x0, 441000 <PC+0x788>
  4083dc:	add	x0, x0, #0x788
  4083e0:	str	w1, [x0]
  4083e4:	adrp	x0, 441000 <PC+0x788>
  4083e8:	add	x0, x0, #0x780
  4083ec:	ldr	x0, [x0]
  4083f0:	str	x0, [sp, #48]
  4083f4:	bl	40822c <clear@@Base+0x3fe0>
  4083f8:	ldr	x0, [sp, #48]
  4083fc:	bl	4080d8 <clear@@Base+0x3e8c>
  408400:	nop
  408404:	ldp	x29, x30, [sp], #64
  408408:	ret
  40840c:	stp	x29, x30, [sp, #-48]!
  408410:	mov	x29, sp
  408414:	adrp	x0, 441000 <PC+0x788>
  408418:	add	x0, x0, #0x788
  40841c:	ldr	w0, [x0]
  408420:	sxtw	x1, w0
  408424:	adrp	x0, 440000 <winch@@Base+0x20630>
  408428:	add	x0, x0, #0xf78
  40842c:	add	x0, x1, x0
  408430:	str	x0, [sp, #24]
  408434:	str	wzr, [sp, #44]
  408438:	b	40845c <clear@@Base+0x4210>
  40843c:	add	x1, sp, #0x14
  408440:	add	x0, sp, #0x18
  408444:	mov	x2, #0x0                   	// #0
  408448:	bl	408068 <clear@@Base+0x3e1c>
  40844c:	ldr	w0, [sp, #20]
  408450:	ldr	w1, [sp, #44]
  408454:	add	w0, w1, w0
  408458:	str	w0, [sp, #44]
  40845c:	adrp	x0, 445000 <PC+0x4788>
  408460:	add	x0, x0, #0x1d4
  408464:	ldr	w1, [x0]
  408468:	adrp	x0, 441000 <PC+0x788>
  40846c:	add	x0, x0, #0x77c
  408470:	ldr	w0, [x0]
  408474:	sub	w0, w1, w0
  408478:	lsr	w1, w0, #31
  40847c:	add	w0, w1, w0
  408480:	asr	w0, w0, #1
  408484:	mov	w1, w0
  408488:	ldr	w0, [sp, #44]
  40848c:	cmp	w0, w1
  408490:	b.ge	4084a8 <clear@@Base+0x425c>  // b.tcont
  408494:	ldr	x1, [sp, #24]
  408498:	adrp	x0, 440000 <winch@@Base+0x20630>
  40849c:	add	x0, x0, #0xf78
  4084a0:	cmp	x1, x0
  4084a4:	b.hi	40843c <clear@@Base+0x41f0>  // b.pmore
  4084a8:	ldr	x1, [sp, #24]
  4084ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  4084b0:	add	x0, x0, #0xf78
  4084b4:	sub	x0, x1, x0
  4084b8:	mov	w1, w0
  4084bc:	adrp	x0, 441000 <PC+0x788>
  4084c0:	add	x0, x0, #0x788
  4084c4:	str	w1, [x0]
  4084c8:	adrp	x0, 441000 <PC+0x788>
  4084cc:	add	x0, x0, #0x780
  4084d0:	ldr	x0, [x0]
  4084d4:	str	x0, [sp, #32]
  4084d8:	bl	40822c <clear@@Base+0x3fe0>
  4084dc:	ldr	x0, [sp, #32]
  4084e0:	bl	4080d8 <clear@@Base+0x3e8c>
  4084e4:	nop
  4084e8:	ldp	x29, x30, [sp], #48
  4084ec:	ret
  4084f0:	stp	x29, x30, [sp, #-48]!
  4084f4:	mov	x29, sp
  4084f8:	adrp	x0, 441000 <PC+0x788>
  4084fc:	add	x0, x0, #0x780
  408500:	ldr	x0, [x0]
  408504:	ldrb	w0, [x0]
  408508:	cmp	w0, #0x0
  40850c:	b.ne	408518 <clear@@Base+0x42cc>  // b.any
  408510:	mov	w0, #0x0                   	// #0
  408514:	b	408650 <clear@@Base+0x4404>
  408518:	adrp	x0, 441000 <PC+0x788>
  40851c:	add	x0, x0, #0x780
  408520:	ldr	x0, [x0]
  408524:	str	x0, [sp, #32]
  408528:	add	x1, sp, #0x1c
  40852c:	add	x0, sp, #0x20
  408530:	mov	x2, #0x0                   	// #0
  408534:	bl	407ff0 <clear@@Base+0x3da4>
  408538:	str	x0, [sp, #40]
  40853c:	adrp	x0, 441000 <PC+0x788>
  408540:	add	x0, x0, #0x778
  408544:	ldr	w1, [x0]
  408548:	ldr	w0, [sp, #28]
  40854c:	add	w1, w1, w0
  408550:	adrp	x0, 445000 <PC+0x4788>
  408554:	add	x0, x0, #0x1d4
  408558:	ldr	w0, [x0]
  40855c:	cmp	w1, w0
  408560:	b.lt	40856c <clear@@Base+0x4320>  // b.tstop
  408564:	bl	4082e4 <clear@@Base+0x4098>
  408568:	b	4085b8 <clear@@Base+0x436c>
  40856c:	adrp	x0, 441000 <PC+0x788>
  408570:	add	x0, x0, #0x778
  408574:	ldr	w1, [x0]
  408578:	ldr	w0, [sp, #28]
  40857c:	add	w1, w1, w0
  408580:	adrp	x0, 445000 <PC+0x4788>
  408584:	add	x0, x0, #0x1d4
  408588:	ldr	w0, [x0]
  40858c:	sub	w0, w0, #0x1
  408590:	cmp	w1, w0
  408594:	b.ne	4085b8 <clear@@Base+0x436c>  // b.any
  408598:	adrp	x0, 441000 <PC+0x788>
  40859c:	add	x0, x0, #0x780
  4085a0:	ldr	x0, [x0]
  4085a4:	add	x0, x0, #0x1
  4085a8:	ldrb	w0, [x0]
  4085ac:	cmp	w0, #0x0
  4085b0:	b.eq	4085b8 <clear@@Base+0x436c>  // b.none
  4085b4:	bl	4082e4 <clear@@Base+0x4098>
  4085b8:	ldr	x1, [sp, #32]
  4085bc:	adrp	x0, 441000 <PC+0x788>
  4085c0:	add	x0, x0, #0x780
  4085c4:	str	x1, [x0]
  4085c8:	adrp	x0, 441000 <PC+0x788>
  4085cc:	add	x0, x0, #0x778
  4085d0:	ldr	w1, [x0]
  4085d4:	ldr	w0, [sp, #28]
  4085d8:	add	w1, w1, w0
  4085dc:	adrp	x0, 441000 <PC+0x788>
  4085e0:	add	x0, x0, #0x778
  4085e4:	str	w1, [x0]
  4085e8:	ldr	x0, [sp, #40]
  4085ec:	bl	41aca0 <clear@@Base+0x16a54>
  4085f0:	b	40862c <clear@@Base+0x43e0>
  4085f4:	add	x1, sp, #0x1c
  4085f8:	add	x0, sp, #0x20
  4085fc:	mov	x2, #0x0                   	// #0
  408600:	bl	407ff0 <clear@@Base+0x3da4>
  408604:	str	x0, [sp, #40]
  408608:	ldr	w0, [sp, #28]
  40860c:	cmp	w0, #0x0
  408610:	b.gt	408648 <clear@@Base+0x43fc>
  408614:	ldr	x0, [sp, #40]
  408618:	bl	41aca0 <clear@@Base+0x16a54>
  40861c:	ldr	x1, [sp, #32]
  408620:	adrp	x0, 441000 <PC+0x788>
  408624:	add	x0, x0, #0x780
  408628:	str	x1, [x0]
  40862c:	adrp	x0, 441000 <PC+0x788>
  408630:	add	x0, x0, #0x780
  408634:	ldr	x0, [x0]
  408638:	ldrb	w0, [x0]
  40863c:	cmp	w0, #0x0
  408640:	b.ne	4085f4 <clear@@Base+0x43a8>  // b.any
  408644:	b	40864c <clear@@Base+0x4400>
  408648:	nop
  40864c:	mov	w0, #0x0                   	// #0
  408650:	ldp	x29, x30, [sp], #48
  408654:	ret
  408658:	stp	x29, x30, [sp, #-32]!
  40865c:	mov	x29, sp
  408660:	str	wzr, [sp, #20]
  408664:	str	wzr, [sp, #16]
  408668:	adrp	x0, 441000 <PC+0x788>
  40866c:	add	x0, x0, #0x780
  408670:	ldr	x1, [x0]
  408674:	adrp	x0, 440000 <winch@@Base+0x20630>
  408678:	add	x0, x0, #0xf78
  40867c:	cmp	x1, x0
  408680:	b.hi	40868c <clear@@Base+0x4440>  // b.pmore
  408684:	mov	w0, #0x0                   	// #0
  408688:	b	408754 <clear@@Base+0x4508>
  40868c:	adrp	x0, 441000 <PC+0x788>
  408690:	add	x0, x0, #0x780
  408694:	ldr	x0, [x0]
  408698:	str	x0, [sp, #24]
  40869c:	b	4086bc <clear@@Base+0x4470>
  4086a0:	add	x2, sp, #0x10
  4086a4:	add	x1, sp, #0x14
  4086a8:	add	x0, sp, #0x18
  4086ac:	bl	408068 <clear@@Base+0x3e1c>
  4086b0:	ldr	w0, [sp, #20]
  4086b4:	cmp	w0, #0x0
  4086b8:	b.gt	4086d4 <clear@@Base+0x4488>
  4086bc:	ldr	x1, [sp, #24]
  4086c0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4086c4:	add	x0, x0, #0xf78
  4086c8:	cmp	x1, x0
  4086cc:	b.hi	4086a0 <clear@@Base+0x4454>  // b.pmore
  4086d0:	b	4086d8 <clear@@Base+0x448c>
  4086d4:	nop
  4086d8:	adrp	x0, 441000 <PC+0x788>
  4086dc:	add	x0, x0, #0x77c
  4086e0:	ldr	w1, [x0]
  4086e4:	ldr	w0, [sp, #20]
  4086e8:	add	w1, w1, w0
  4086ec:	adrp	x0, 441000 <PC+0x788>
  4086f0:	add	x0, x0, #0x778
  4086f4:	ldr	w0, [x0]
  4086f8:	cmp	w1, w0
  4086fc:	b.le	408704 <clear@@Base+0x44b8>
  408700:	bl	40840c <clear@@Base+0x41c0>
  408704:	ldr	x1, [sp, #24]
  408708:	adrp	x0, 441000 <PC+0x788>
  40870c:	add	x0, x0, #0x780
  408710:	str	x1, [x0]
  408714:	adrp	x0, 441000 <PC+0x788>
  408718:	add	x0, x0, #0x778
  40871c:	ldr	w1, [x0]
  408720:	ldr	w0, [sp, #20]
  408724:	sub	w1, w1, w0
  408728:	adrp	x0, 441000 <PC+0x788>
  40872c:	add	x0, x0, #0x778
  408730:	str	w1, [x0]
  408734:	b	40873c <clear@@Base+0x44f0>
  408738:	bl	404694 <clear@@Base+0x448>
  40873c:	ldr	w0, [sp, #16]
  408740:	sub	w1, w0, #0x1
  408744:	str	w1, [sp, #16]
  408748:	cmp	w0, #0x0
  40874c:	b.gt	408738 <clear@@Base+0x44ec>
  408750:	mov	w0, #0x0                   	// #0
  408754:	ldp	x29, x30, [sp], #32
  408758:	ret
  40875c:	stp	x29, x30, [sp, #-48]!
  408760:	mov	x29, sp
  408764:	str	x0, [sp, #24]
  408768:	str	w1, [sp, #20]
  40876c:	adrp	x0, 440000 <winch@@Base+0x20630>
  408770:	add	x0, x0, #0xf78
  408774:	bl	4017b0 <strlen@plt>
  408778:	mov	x1, x0
  40877c:	ldrsw	x0, [sp, #20]
  408780:	add	x0, x1, x0
  408784:	cmp	x0, #0x7fe
  408788:	b.ls	408798 <clear@@Base+0x454c>  // b.plast
  40878c:	bl	404218 <setlocale@plt+0x25f8>
  408790:	mov	w0, #0x2                   	// #2
  408794:	b	408878 <clear@@Base+0x462c>
  408798:	adrp	x0, 440000 <winch@@Base+0x20630>
  40879c:	add	x0, x0, #0xf78
  4087a0:	bl	4017b0 <strlen@plt>
  4087a4:	mov	x1, x0
  4087a8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4087ac:	add	x0, x0, #0xf78
  4087b0:	add	x0, x1, x0
  4087b4:	str	x0, [sp, #40]
  4087b8:	b	4087e0 <clear@@Base+0x4594>
  4087bc:	ldrsw	x0, [sp, #20]
  4087c0:	ldr	x1, [sp, #40]
  4087c4:	add	x0, x1, x0
  4087c8:	ldr	x1, [sp, #40]
  4087cc:	ldrb	w1, [x1]
  4087d0:	strb	w1, [x0]
  4087d4:	ldr	x0, [sp, #40]
  4087d8:	sub	x0, x0, #0x1
  4087dc:	str	x0, [sp, #40]
  4087e0:	adrp	x0, 441000 <PC+0x788>
  4087e4:	add	x0, x0, #0x780
  4087e8:	ldr	x0, [x0]
  4087ec:	ldr	x1, [sp, #40]
  4087f0:	cmp	x1, x0
  4087f4:	b.cs	4087bc <clear@@Base+0x4570>  // b.hs, b.nlast
  4087f8:	adrp	x0, 441000 <PC+0x788>
  4087fc:	add	x0, x0, #0x780
  408800:	ldr	x0, [x0]
  408804:	str	x0, [sp, #40]
  408808:	b	408830 <clear@@Base+0x45e4>
  40880c:	ldr	x0, [sp, #24]
  408810:	add	x1, x0, #0x1
  408814:	str	x1, [sp, #24]
  408818:	ldrb	w1, [x0]
  40881c:	ldr	x0, [sp, #40]
  408820:	strb	w1, [x0]
  408824:	ldr	x0, [sp, #40]
  408828:	add	x0, x0, #0x1
  40882c:	str	x0, [sp, #40]
  408830:	adrp	x0, 441000 <PC+0x788>
  408834:	add	x0, x0, #0x780
  408838:	ldr	x1, [x0]
  40883c:	ldrsw	x0, [sp, #20]
  408840:	add	x0, x1, x0
  408844:	ldr	x1, [sp, #40]
  408848:	cmp	x1, x0
  40884c:	b.cc	40880c <clear@@Base+0x45c0>  // b.lo, b.ul, b.last
  408850:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408854:	add	x0, x0, #0x488
  408858:	mov	w1, #0xffffffff            	// #-1
  40885c:	str	w1, [x0]
  408860:	adrp	x0, 441000 <PC+0x788>
  408864:	add	x0, x0, #0x780
  408868:	ldr	x0, [x0]
  40886c:	bl	4080d8 <clear@@Base+0x3e8c>
  408870:	bl	4084f0 <clear@@Base+0x42a4>
  408874:	mov	w0, #0x0                   	// #0
  408878:	ldp	x29, x30, [sp], #48
  40887c:	ret
  408880:	stp	x29, x30, [sp, #-32]!
  408884:	mov	x29, sp
  408888:	adrp	x0, 441000 <PC+0x788>
  40888c:	add	x0, x0, #0x780
  408890:	ldr	x1, [x0]
  408894:	adrp	x0, 440000 <winch@@Base+0x20630>
  408898:	add	x0, x0, #0xf78
  40889c:	cmp	x1, x0
  4088a0:	b.ne	4088ac <clear@@Base+0x4660>  // b.any
  4088a4:	mov	w0, #0x1                   	// #1
  4088a8:	b	40899c <clear@@Base+0x4750>
  4088ac:	adrp	x0, 441000 <PC+0x788>
  4088b0:	add	x0, x0, #0x780
  4088b4:	ldr	x0, [x0]
  4088b8:	str	x0, [sp, #24]
  4088bc:	bl	408658 <clear@@Base+0x440c>
  4088c0:	adrp	x0, 441000 <PC+0x788>
  4088c4:	add	x0, x0, #0x780
  4088c8:	ldr	x0, [x0]
  4088cc:	ldr	x1, [sp, #24]
  4088d0:	sub	x0, x1, x0
  4088d4:	str	w0, [sp, #20]
  4088d8:	adrp	x0, 441000 <PC+0x788>
  4088dc:	add	x0, x0, #0x780
  4088e0:	ldr	x0, [x0]
  4088e4:	str	x0, [sp, #24]
  4088e8:	ldrsw	x0, [sp, #20]
  4088ec:	ldr	x1, [sp, #24]
  4088f0:	add	x0, x1, x0
  4088f4:	ldrb	w1, [x0]
  4088f8:	ldr	x0, [sp, #24]
  4088fc:	strb	w1, [x0]
  408900:	ldr	x0, [sp, #24]
  408904:	ldrb	w0, [x0]
  408908:	cmp	w0, #0x0
  40890c:	b.eq	408920 <clear@@Base+0x46d4>  // b.none
  408910:	ldr	x0, [sp, #24]
  408914:	add	x0, x0, #0x1
  408918:	str	x0, [sp, #24]
  40891c:	b	4088e8 <clear@@Base+0x469c>
  408920:	nop
  408924:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408928:	add	x0, x0, #0x488
  40892c:	mov	w1, #0xffffffff            	// #-1
  408930:	str	w1, [x0]
  408934:	adrp	x0, 441000 <PC+0x788>
  408938:	add	x0, x0, #0x780
  40893c:	ldr	x0, [x0]
  408940:	bl	4080d8 <clear@@Base+0x3e8c>
  408944:	adrp	x0, 441000 <PC+0x788>
  408948:	add	x0, x0, #0x7d0
  40894c:	ldr	w0, [x0]
  408950:	and	w0, w0, #0x1
  408954:	cmp	w0, #0x0
  408958:	b.eq	408998 <clear@@Base+0x474c>  // b.none
  40895c:	adrp	x0, 441000 <PC+0x788>
  408960:	add	x0, x0, #0x780
  408964:	ldr	x1, [x0]
  408968:	adrp	x0, 440000 <winch@@Base+0x20630>
  40896c:	add	x0, x0, #0xf78
  408970:	cmp	x1, x0
  408974:	b.ne	408998 <clear@@Base+0x474c>  // b.any
  408978:	adrp	x0, 441000 <PC+0x788>
  40897c:	add	x0, x0, #0x780
  408980:	ldr	x0, [x0]
  408984:	ldrb	w0, [x0]
  408988:	cmp	w0, #0x0
  40898c:	b.ne	408998 <clear@@Base+0x474c>  // b.any
  408990:	mov	w0, #0x1                   	// #1
  408994:	b	40899c <clear@@Base+0x4750>
  408998:	mov	w0, #0x0                   	// #0
  40899c:	ldp	x29, x30, [sp], #32
  4089a0:	ret
  4089a4:	stp	x29, x30, [sp, #-16]!
  4089a8:	mov	x29, sp
  4089ac:	adrp	x0, 441000 <PC+0x788>
  4089b0:	add	x0, x0, #0x780
  4089b4:	ldr	x0, [x0]
  4089b8:	ldrb	w0, [x0]
  4089bc:	cmp	w0, #0x0
  4089c0:	b.ne	4089cc <clear@@Base+0x4780>  // b.any
  4089c4:	mov	w0, #0x0                   	// #0
  4089c8:	b	4089d8 <clear@@Base+0x478c>
  4089cc:	bl	4084f0 <clear@@Base+0x42a4>
  4089d0:	bl	408880 <clear@@Base+0x4634>
  4089d4:	mov	w0, #0x0                   	// #0
  4089d8:	ldp	x29, x30, [sp], #16
  4089dc:	ret
  4089e0:	stp	x29, x30, [sp, #-16]!
  4089e4:	mov	x29, sp
  4089e8:	adrp	x0, 441000 <PC+0x788>
  4089ec:	add	x0, x0, #0x780
  4089f0:	ldr	x1, [x0]
  4089f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4089f8:	add	x0, x0, #0xf78
  4089fc:	cmp	x1, x0
  408a00:	b.ls	408a68 <clear@@Base+0x481c>  // b.plast
  408a04:	adrp	x0, 441000 <PC+0x788>
  408a08:	add	x0, x0, #0x780
  408a0c:	ldr	x0, [x0]
  408a10:	sub	x0, x0, #0x1
  408a14:	ldrb	w0, [x0]
  408a18:	cmp	w0, #0x20
  408a1c:	b.ne	408a68 <clear@@Base+0x481c>  // b.any
  408a20:	b	408a28 <clear@@Base+0x47dc>
  408a24:	bl	408880 <clear@@Base+0x4634>
  408a28:	adrp	x0, 441000 <PC+0x788>
  408a2c:	add	x0, x0, #0x780
  408a30:	ldr	x1, [x0]
  408a34:	adrp	x0, 440000 <winch@@Base+0x20630>
  408a38:	add	x0, x0, #0xf78
  408a3c:	cmp	x1, x0
  408a40:	b.ls	408aa4 <clear@@Base+0x4858>  // b.plast
  408a44:	adrp	x0, 441000 <PC+0x788>
  408a48:	add	x0, x0, #0x780
  408a4c:	ldr	x0, [x0]
  408a50:	sub	x0, x0, #0x1
  408a54:	ldrb	w0, [x0]
  408a58:	cmp	w0, #0x20
  408a5c:	b.eq	408a24 <clear@@Base+0x47d8>  // b.none
  408a60:	b	408aa4 <clear@@Base+0x4858>
  408a64:	bl	408880 <clear@@Base+0x4634>
  408a68:	adrp	x0, 441000 <PC+0x788>
  408a6c:	add	x0, x0, #0x780
  408a70:	ldr	x1, [x0]
  408a74:	adrp	x0, 440000 <winch@@Base+0x20630>
  408a78:	add	x0, x0, #0xf78
  408a7c:	cmp	x1, x0
  408a80:	b.ls	408aa8 <clear@@Base+0x485c>  // b.plast
  408a84:	adrp	x0, 441000 <PC+0x788>
  408a88:	add	x0, x0, #0x780
  408a8c:	ldr	x0, [x0]
  408a90:	sub	x0, x0, #0x1
  408a94:	ldrb	w0, [x0]
  408a98:	cmp	w0, #0x20
  408a9c:	b.ne	408a64 <clear@@Base+0x4818>  // b.any
  408aa0:	b	408aa8 <clear@@Base+0x485c>
  408aa4:	nop
  408aa8:	mov	w0, #0x0                   	// #0
  408aac:	ldp	x29, x30, [sp], #16
  408ab0:	ret
  408ab4:	stp	x29, x30, [sp, #-16]!
  408ab8:	mov	x29, sp
  408abc:	adrp	x0, 441000 <PC+0x788>
  408ac0:	add	x0, x0, #0x780
  408ac4:	ldr	x0, [x0]
  408ac8:	ldrb	w0, [x0]
  408acc:	cmp	w0, #0x20
  408ad0:	b.ne	408afc <clear@@Base+0x48b0>  // b.any
  408ad4:	b	408adc <clear@@Base+0x4890>
  408ad8:	bl	4089a4 <clear@@Base+0x4758>
  408adc:	adrp	x0, 441000 <PC+0x788>
  408ae0:	add	x0, x0, #0x780
  408ae4:	ldr	x0, [x0]
  408ae8:	ldrb	w0, [x0]
  408aec:	cmp	w0, #0x20
  408af0:	b.eq	408ad8 <clear@@Base+0x488c>  // b.none
  408af4:	b	408b2c <clear@@Base+0x48e0>
  408af8:	bl	4089a4 <clear@@Base+0x4758>
  408afc:	adrp	x0, 441000 <PC+0x788>
  408b00:	add	x0, x0, #0x780
  408b04:	ldr	x0, [x0]
  408b08:	ldrb	w0, [x0]
  408b0c:	cmp	w0, #0x20
  408b10:	b.eq	408b2c <clear@@Base+0x48e0>  // b.none
  408b14:	adrp	x0, 441000 <PC+0x788>
  408b18:	add	x0, x0, #0x780
  408b1c:	ldr	x0, [x0]
  408b20:	ldrb	w0, [x0]
  408b24:	cmp	w0, #0x0
  408b28:	b.ne	408af8 <clear@@Base+0x48ac>  // b.any
  408b2c:	mov	w0, #0x0                   	// #0
  408b30:	ldp	x29, x30, [sp], #16
  408b34:	ret
  408b38:	stp	x29, x30, [sp, #-16]!
  408b3c:	mov	x29, sp
  408b40:	adrp	x0, 440000 <winch@@Base+0x20630>
  408b44:	add	x0, x0, #0xf78
  408b48:	ldrb	w0, [x0]
  408b4c:	cmp	w0, #0x0
  408b50:	b.ne	408b5c <clear@@Base+0x4910>  // b.any
  408b54:	mov	w0, #0x1                   	// #1
  408b58:	b	408bc0 <clear@@Base+0x4974>
  408b5c:	adrp	x0, 441000 <PC+0x788>
  408b60:	add	x0, x0, #0x788
  408b64:	str	wzr, [x0]
  408b68:	bl	40822c <clear@@Base+0x3fe0>
  408b6c:	adrp	x0, 441000 <PC+0x788>
  408b70:	add	x0, x0, #0x780
  408b74:	ldr	x0, [x0]
  408b78:	strb	wzr, [x0]
  408b7c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408b80:	add	x0, x0, #0x488
  408b84:	mov	w1, #0xffffffff            	// #-1
  408b88:	str	w1, [x0]
  408b8c:	adrp	x0, 441000 <PC+0x788>
  408b90:	add	x0, x0, #0x780
  408b94:	ldr	x0, [x0]
  408b98:	bl	4080d8 <clear@@Base+0x3e8c>
  408b9c:	adrp	x0, 441000 <PC+0x788>
  408ba0:	add	x0, x0, #0x7d0
  408ba4:	ldr	w0, [x0]
  408ba8:	and	w0, w0, #0x1
  408bac:	cmp	w0, #0x0
  408bb0:	b.eq	408bbc <clear@@Base+0x4970>  // b.none
  408bb4:	mov	w0, #0x1                   	// #1
  408bb8:	b	408bc0 <clear@@Base+0x4974>
  408bbc:	mov	w0, #0x0                   	// #0
  408bc0:	ldp	x29, x30, [sp], #16
  408bc4:	ret
  408bc8:	sub	sp, sp, #0x10
  408bcc:	str	x0, [sp, #8]
  408bd0:	str	w1, [sp, #4]
  408bd4:	adrp	x0, 441000 <PC+0x788>
  408bd8:	add	x0, x0, #0x7c8
  408bdc:	ldr	x1, [sp, #8]
  408be0:	str	x1, [x0]
  408be4:	adrp	x0, 441000 <PC+0x788>
  408be8:	add	x0, x0, #0x7d0
  408bec:	ldr	w1, [sp, #4]
  408bf0:	str	w1, [x0]
  408bf4:	adrp	x0, 441000 <PC+0x788>
  408bf8:	add	x0, x0, #0x7c8
  408bfc:	ldr	x0, [x0]
  408c00:	cmp	x0, #0x0
  408c04:	b.eq	408c24 <clear@@Base+0x49d8>  // b.none
  408c08:	adrp	x0, 441000 <PC+0x788>
  408c0c:	add	x0, x0, #0x7c8
  408c10:	ldr	x0, [x0]
  408c14:	adrp	x1, 441000 <PC+0x788>
  408c18:	add	x1, x1, #0x7c8
  408c1c:	ldr	x1, [x1]
  408c20:	str	x1, [x0, #16]
  408c24:	nop
  408c28:	add	sp, sp, #0x10
  408c2c:	ret
  408c30:	stp	x29, x30, [sp, #-48]!
  408c34:	mov	x29, sp
  408c38:	str	w0, [sp, #28]
  408c3c:	adrp	x0, 441000 <PC+0x788>
  408c40:	add	x0, x0, #0x7c8
  408c44:	ldr	x0, [x0]
  408c48:	cmp	x0, #0x0
  408c4c:	b.ne	408c5c <clear@@Base+0x4a10>  // b.any
  408c50:	bl	404218 <setlocale@plt+0x25f8>
  408c54:	mov	w0, #0x0                   	// #0
  408c58:	b	408dbc <clear@@Base+0x4b70>
  408c5c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408c60:	add	x0, x0, #0x488
  408c64:	ldr	w0, [x0]
  408c68:	cmp	w0, #0x0
  408c6c:	b.ge	408c98 <clear@@Base+0x4a4c>  // b.tcont
  408c70:	adrp	x0, 441000 <PC+0x788>
  408c74:	add	x0, x0, #0x780
  408c78:	ldr	x1, [x0]
  408c7c:	adrp	x0, 440000 <winch@@Base+0x20630>
  408c80:	add	x0, x0, #0xf78
  408c84:	sub	x0, x1, x0
  408c88:	mov	w1, w0
  408c8c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408c90:	add	x0, x0, #0x488
  408c94:	str	w1, [x0]
  408c98:	adrp	x0, 441000 <PC+0x788>
  408c9c:	add	x0, x0, #0x7c8
  408ca0:	ldr	x0, [x0]
  408ca4:	ldr	x0, [x0, #16]
  408ca8:	str	x0, [sp, #32]
  408cac:	ldr	w0, [sp, #28]
  408cb0:	cmp	w0, #0xd
  408cb4:	b.ne	408cc4 <clear@@Base+0x4a78>  // b.any
  408cb8:	ldr	x0, [sp, #32]
  408cbc:	ldr	x0, [x0, #8]
  408cc0:	b	408ccc <clear@@Base+0x4a80>
  408cc4:	ldr	x0, [sp, #32]
  408cc8:	ldr	x0, [x0]
  408ccc:	str	x0, [sp, #32]
  408cd0:	adrp	x0, 441000 <PC+0x788>
  408cd4:	add	x0, x0, #0x7c8
  408cd8:	ldr	x0, [x0]
  408cdc:	ldr	x1, [sp, #32]
  408ce0:	cmp	x1, x0
  408ce4:	b.eq	408db0 <clear@@Base+0x4b64>  // b.none
  408ce8:	ldr	x0, [sp, #32]
  408cec:	ldr	x1, [x0, #24]
  408cf0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408cf4:	add	x0, x0, #0x488
  408cf8:	ldr	w0, [x0]
  408cfc:	sxtw	x0, w0
  408d00:	mov	x2, x0
  408d04:	adrp	x0, 440000 <winch@@Base+0x20630>
  408d08:	add	x0, x0, #0xf78
  408d0c:	bl	401960 <strncmp@plt>
  408d10:	cmp	w0, #0x0
  408d14:	b.ne	408cac <clear@@Base+0x4a60>  // b.any
  408d18:	adrp	x0, 441000 <PC+0x788>
  408d1c:	add	x0, x0, #0x7c8
  408d20:	ldr	x0, [x0]
  408d24:	ldr	x1, [sp, #32]
  408d28:	str	x1, [x0, #16]
  408d2c:	ldr	x0, [sp, #32]
  408d30:	ldr	x0, [x0, #24]
  408d34:	str	x0, [sp, #40]
  408d38:	ldr	x0, [sp, #40]
  408d3c:	cmp	x0, #0x0
  408d40:	b.ne	408d50 <clear@@Base+0x4b04>  // b.any
  408d44:	adrp	x0, 421000 <winch@@Base+0x1630>
  408d48:	add	x0, x0, #0xd68
  408d4c:	str	x0, [sp, #40]
  408d50:	adrp	x0, 441000 <PC+0x788>
  408d54:	add	x0, x0, #0x788
  408d58:	str	wzr, [x0]
  408d5c:	bl	40822c <clear@@Base+0x3fe0>
  408d60:	bl	404288 <clear@@Base+0x3c>
  408d64:	ldr	x1, [sp, #40]
  408d68:	adrp	x0, 440000 <winch@@Base+0x20630>
  408d6c:	add	x0, x0, #0xf78
  408d70:	bl	401ac0 <strcpy@plt>
  408d74:	adrp	x0, 441000 <PC+0x788>
  408d78:	add	x0, x0, #0x780
  408d7c:	adrp	x1, 440000 <winch@@Base+0x20630>
  408d80:	add	x1, x1, #0xf78
  408d84:	str	x1, [x0]
  408d88:	b	408d90 <clear@@Base+0x4b44>
  408d8c:	bl	4084f0 <clear@@Base+0x42a4>
  408d90:	adrp	x0, 441000 <PC+0x788>
  408d94:	add	x0, x0, #0x780
  408d98:	ldr	x0, [x0]
  408d9c:	ldrb	w0, [x0]
  408da0:	cmp	w0, #0x0
  408da4:	b.ne	408d8c <clear@@Base+0x4b40>  // b.any
  408da8:	mov	w0, #0x0                   	// #0
  408dac:	b	408dbc <clear@@Base+0x4b70>
  408db0:	nop
  408db4:	bl	404218 <setlocale@plt+0x25f8>
  408db8:	mov	w0, #0x0                   	// #0
  408dbc:	ldp	x29, x30, [sp], #48
  408dc0:	ret
  408dc4:	sub	sp, sp, #0x10
  408dc8:	str	x0, [sp, #8]
  408dcc:	str	x1, [sp]
  408dd0:	ldr	x0, [sp]
  408dd4:	ldr	x1, [sp, #8]
  408dd8:	str	x1, [x0]
  408ddc:	ldr	x0, [sp, #8]
  408de0:	ldr	x1, [x0, #8]
  408de4:	ldr	x0, [sp]
  408de8:	str	x1, [x0, #8]
  408dec:	ldr	x0, [sp, #8]
  408df0:	ldr	x0, [x0, #8]
  408df4:	ldr	x1, [sp]
  408df8:	str	x1, [x0]
  408dfc:	ldr	x0, [sp, #8]
  408e00:	ldr	x1, [sp]
  408e04:	str	x1, [x0, #8]
  408e08:	nop
  408e0c:	add	sp, sp, #0x10
  408e10:	ret
  408e14:	sub	sp, sp, #0x10
  408e18:	str	x0, [sp, #8]
  408e1c:	ldr	x0, [sp, #8]
  408e20:	ldr	x0, [x0, #8]
  408e24:	ldr	x1, [sp, #8]
  408e28:	ldr	x1, [x1]
  408e2c:	str	x1, [x0]
  408e30:	ldr	x0, [sp, #8]
  408e34:	ldr	x0, [x0]
  408e38:	ldr	x1, [sp, #8]
  408e3c:	ldr	x1, [x1, #8]
  408e40:	str	x1, [x0, #8]
  408e44:	nop
  408e48:	add	sp, sp, #0x10
  408e4c:	ret
  408e50:	stp	x29, x30, [sp, #-64]!
  408e54:	mov	x29, sp
  408e58:	str	x0, [sp, #40]
  408e5c:	str	x1, [sp, #32]
  408e60:	str	w2, [sp, #28]
  408e64:	ldr	x0, [sp, #32]
  408e68:	ldrb	w0, [x0]
  408e6c:	cmp	w0, #0x0
  408e70:	b.eq	408f78 <clear@@Base+0x4d2c>  // b.none
  408e74:	adrp	x0, 445000 <PC+0x4788>
  408e78:	add	x0, x0, #0x290
  408e7c:	ldr	w0, [x0]
  408e80:	cmp	w0, #0x0
  408e84:	b.eq	408ef4 <clear@@Base+0x4ca8>  // b.none
  408e88:	str	xzr, [sp, #48]
  408e8c:	ldr	x0, [sp, #40]
  408e90:	ldr	x0, [x0]
  408e94:	str	x0, [sp, #56]
  408e98:	b	408ee4 <clear@@Base+0x4c98>
  408e9c:	ldr	x0, [sp, #56]
  408ea0:	ldr	x0, [x0]
  408ea4:	str	x0, [sp, #48]
  408ea8:	ldr	x0, [sp, #56]
  408eac:	ldr	x0, [x0, #24]
  408eb0:	ldr	x1, [sp, #32]
  408eb4:	bl	401a70 <strcmp@plt>
  408eb8:	cmp	w0, #0x0
  408ebc:	b.ne	408edc <clear@@Base+0x4c90>  // b.any
  408ec0:	ldr	x0, [sp, #56]
  408ec4:	bl	408e14 <clear@@Base+0x4bc8>
  408ec8:	ldr	x0, [sp, #56]
  408ecc:	ldr	x0, [x0, #24]
  408ed0:	bl	401a90 <free@plt>
  408ed4:	ldr	x0, [sp, #56]
  408ed8:	bl	401a90 <free@plt>
  408edc:	ldr	x0, [sp, #48]
  408ee0:	str	x0, [sp, #56]
  408ee4:	ldr	x0, [sp, #56]
  408ee8:	ldr	x0, [x0, #24]
  408eec:	cmp	x0, #0x0
  408ef0:	b.ne	408e9c <clear@@Base+0x4c50>  // b.any
  408ef4:	ldr	x0, [sp, #40]
  408ef8:	ldr	x0, [x0, #8]
  408efc:	str	x0, [sp, #56]
  408f00:	ldr	x1, [sp, #56]
  408f04:	ldr	x0, [sp, #40]
  408f08:	cmp	x1, x0
  408f0c:	b.eq	408f28 <clear@@Base+0x4cdc>  // b.none
  408f10:	ldr	x0, [sp, #56]
  408f14:	ldr	x0, [x0, #24]
  408f18:	ldr	x1, [sp, #32]
  408f1c:	bl	401a70 <strcmp@plt>
  408f20:	cmp	w0, #0x0
  408f24:	b.eq	408f64 <clear@@Base+0x4d18>  // b.none
  408f28:	mov	w1, #0x28                  	// #40
  408f2c:	mov	w0, #0x1                   	// #1
  408f30:	bl	402344 <setlocale@plt+0x724>
  408f34:	str	x0, [sp, #56]
  408f38:	ldr	x0, [sp, #32]
  408f3c:	bl	402308 <setlocale@plt+0x6e8>
  408f40:	mov	x1, x0
  408f44:	ldr	x0, [sp, #56]
  408f48:	str	x1, [x0, #24]
  408f4c:	ldr	x0, [sp, #56]
  408f50:	ldr	w1, [sp, #28]
  408f54:	str	w1, [x0, #32]
  408f58:	ldr	x1, [sp, #56]
  408f5c:	ldr	x0, [sp, #40]
  408f60:	bl	408dc4 <clear@@Base+0x4b78>
  408f64:	ldr	x0, [sp, #56]
  408f68:	ldr	x1, [x0]
  408f6c:	ldr	x0, [sp, #40]
  408f70:	str	x1, [x0, #16]
  408f74:	b	408f7c <clear@@Base+0x4d30>
  408f78:	nop
  408f7c:	ldp	x29, x30, [sp], #64
  408f80:	ret
  408f84:	stp	x29, x30, [sp, #-16]!
  408f88:	mov	x29, sp
  408f8c:	adrp	x0, 441000 <PC+0x788>
  408f90:	add	x0, x0, #0x7c8
  408f94:	ldr	x0, [x0]
  408f98:	cmp	x0, #0x0
  408f9c:	b.eq	408ff8 <clear@@Base+0x4dac>  // b.none
  408fa0:	adrp	x0, 441000 <PC+0x788>
  408fa4:	add	x0, x0, #0x7c8
  408fa8:	ldr	x1, [x0]
  408fac:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  408fb0:	add	x0, x0, #0x4e8
  408fb4:	ldr	x0, [x0]
  408fb8:	cmp	x1, x0
  408fbc:	b.eq	408ff8 <clear@@Base+0x4dac>  // b.none
  408fc0:	adrp	x0, 441000 <PC+0x788>
  408fc4:	add	x0, x0, #0x7c8
  408fc8:	ldr	x3, [x0]
  408fcc:	mov	w2, #0x1                   	// #1
  408fd0:	adrp	x0, 440000 <winch@@Base+0x20630>
  408fd4:	add	x1, x0, #0xf78
  408fd8:	mov	x0, x3
  408fdc:	bl	408e50 <clear@@Base+0x4c04>
  408fe0:	adrp	x0, 441000 <PC+0x788>
  408fe4:	add	x0, x0, #0x7c8
  408fe8:	ldr	x0, [x0]
  408fec:	mov	w1, #0x1                   	// #1
  408ff0:	str	w1, [x0, #32]
  408ff4:	b	408ffc <clear@@Base+0x4db0>
  408ff8:	nop
  408ffc:	ldp	x29, x30, [sp], #16
  409000:	ret
  409004:	stp	x29, x30, [sp, #-48]!
  409008:	mov	x29, sp
  40900c:	str	w0, [sp, #28]
  409010:	str	wzr, [sp, #44]
  409014:	adrp	x0, 441000 <PC+0x788>
  409018:	add	x0, x0, #0x7c8
  40901c:	ldr	x0, [x0]
  409020:	cmp	x0, #0x0
  409024:	b.ne	409034 <clear@@Base+0x4de8>  // b.any
  409028:	ldr	w0, [sp, #44]
  40902c:	orr	w0, w0, #0x2
  409030:	str	w0, [sp, #44]
  409034:	adrp	x0, 441000 <PC+0x788>
  409038:	add	x0, x0, #0x7c8
  40903c:	ldr	x1, [x0]
  409040:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  409044:	add	x0, x0, #0x4b8
  409048:	ldr	x0, [x0]
  40904c:	cmp	x1, x0
  409050:	b.ne	409060 <clear@@Base+0x4e14>  // b.any
  409054:	ldr	w0, [sp, #44]
  409058:	orr	w0, w0, #0x4
  40905c:	str	w0, [sp, #44]
  409060:	ldr	w1, [sp, #44]
  409064:	ldr	w0, [sp, #28]
  409068:	bl	40ea84 <clear@@Base+0xa838>
  40906c:	str	w0, [sp, #40]
  409070:	ldr	w0, [sp, #40]
  409074:	sub	w0, w0, #0x1
  409078:	cmp	w0, #0x64
  40907c:	b.hi	4092fc <clear@@Base+0x50b0>  // b.pmore
  409080:	adrp	x1, 421000 <winch@@Base+0x1630>
  409084:	add	x1, x1, #0xd6c
  409088:	ldr	w0, [x1, w0, uxtw #2]
  40908c:	adr	x1, 409098 <clear@@Base+0x4e4c>
  409090:	add	x0, x1, w0, sxtw #2
  409094:	br	x0
  409098:	adrp	x0, 441000 <PC+0x788>
  40909c:	add	x0, x0, #0x790
  4090a0:	str	wzr, [x0]
  4090a4:	bl	4084f0 <clear@@Base+0x42a4>
  4090a8:	b	40930c <clear@@Base+0x50c0>
  4090ac:	adrp	x0, 441000 <PC+0x788>
  4090b0:	add	x0, x0, #0x790
  4090b4:	str	wzr, [x0]
  4090b8:	bl	408658 <clear@@Base+0x440c>
  4090bc:	b	40930c <clear@@Base+0x50c0>
  4090c0:	adrp	x0, 441000 <PC+0x788>
  4090c4:	add	x0, x0, #0x790
  4090c8:	str	wzr, [x0]
  4090cc:	b	4090d4 <clear@@Base+0x4e88>
  4090d0:	bl	4084f0 <clear@@Base+0x42a4>
  4090d4:	adrp	x0, 441000 <PC+0x788>
  4090d8:	add	x0, x0, #0x780
  4090dc:	ldr	x0, [x0]
  4090e0:	ldrb	w0, [x0]
  4090e4:	cmp	w0, #0x0
  4090e8:	b.eq	40910c <clear@@Base+0x4ec0>  // b.none
  4090ec:	adrp	x0, 441000 <PC+0x788>
  4090f0:	add	x0, x0, #0x780
  4090f4:	ldr	x0, [x0]
  4090f8:	ldrb	w0, [x0]
  4090fc:	cmp	w0, #0x20
  409100:	b.ne	4090d0 <clear@@Base+0x4e84>  // b.any
  409104:	b	40910c <clear@@Base+0x4ec0>
  409108:	bl	4084f0 <clear@@Base+0x42a4>
  40910c:	adrp	x0, 441000 <PC+0x788>
  409110:	add	x0, x0, #0x780
  409114:	ldr	x0, [x0]
  409118:	ldrb	w0, [x0]
  40911c:	cmp	w0, #0x20
  409120:	b.eq	409108 <clear@@Base+0x4ebc>  // b.none
  409124:	mov	w0, #0x0                   	// #0
  409128:	b	40930c <clear@@Base+0x50c0>
  40912c:	adrp	x0, 441000 <PC+0x788>
  409130:	add	x0, x0, #0x790
  409134:	str	wzr, [x0]
  409138:	b	409140 <clear@@Base+0x4ef4>
  40913c:	bl	408658 <clear@@Base+0x440c>
  409140:	adrp	x0, 441000 <PC+0x788>
  409144:	add	x0, x0, #0x780
  409148:	ldr	x1, [x0]
  40914c:	adrp	x0, 440000 <winch@@Base+0x20630>
  409150:	add	x0, x0, #0xf78
  409154:	cmp	x1, x0
  409158:	b.ls	409180 <clear@@Base+0x4f34>  // b.plast
  40915c:	adrp	x0, 441000 <PC+0x788>
  409160:	add	x0, x0, #0x780
  409164:	ldr	x0, [x0]
  409168:	sub	x0, x0, #0x1
  40916c:	ldrb	w0, [x0]
  409170:	cmp	w0, #0x20
  409174:	b.eq	40913c <clear@@Base+0x4ef0>  // b.none
  409178:	b	409180 <clear@@Base+0x4f34>
  40917c:	bl	408658 <clear@@Base+0x440c>
  409180:	adrp	x0, 441000 <PC+0x788>
  409184:	add	x0, x0, #0x780
  409188:	ldr	x1, [x0]
  40918c:	adrp	x0, 440000 <winch@@Base+0x20630>
  409190:	add	x0, x0, #0xf78
  409194:	cmp	x1, x0
  409198:	b.ls	4091b8 <clear@@Base+0x4f6c>  // b.plast
  40919c:	adrp	x0, 441000 <PC+0x788>
  4091a0:	add	x0, x0, #0x780
  4091a4:	ldr	x0, [x0]
  4091a8:	sub	x0, x0, #0x1
  4091ac:	ldrb	w0, [x0]
  4091b0:	cmp	w0, #0x20
  4091b4:	b.ne	40917c <clear@@Base+0x4f30>  // b.any
  4091b8:	mov	w0, #0x0                   	// #0
  4091bc:	b	40930c <clear@@Base+0x50c0>
  4091c0:	adrp	x0, 441000 <PC+0x788>
  4091c4:	add	x0, x0, #0x790
  4091c8:	str	wzr, [x0]
  4091cc:	adrp	x0, 441000 <PC+0x788>
  4091d0:	add	x0, x0, #0x788
  4091d4:	str	wzr, [x0]
  4091d8:	bl	40822c <clear@@Base+0x3fe0>
  4091dc:	adrp	x0, 441000 <PC+0x788>
  4091e0:	add	x0, x0, #0x780
  4091e4:	ldr	x0, [x0]
  4091e8:	bl	4080d8 <clear@@Base+0x3e8c>
  4091ec:	mov	w0, #0x0                   	// #0
  4091f0:	b	40930c <clear@@Base+0x50c0>
  4091f4:	adrp	x0, 441000 <PC+0x788>
  4091f8:	add	x0, x0, #0x790
  4091fc:	str	wzr, [x0]
  409200:	b	409208 <clear@@Base+0x4fbc>
  409204:	bl	4084f0 <clear@@Base+0x42a4>
  409208:	adrp	x0, 441000 <PC+0x788>
  40920c:	add	x0, x0, #0x780
  409210:	ldr	x0, [x0]
  409214:	ldrb	w0, [x0]
  409218:	cmp	w0, #0x0
  40921c:	b.ne	409204 <clear@@Base+0x4fb8>  // b.any
  409220:	mov	w0, #0x0                   	// #0
  409224:	b	40930c <clear@@Base+0x50c0>
  409228:	adrp	x0, 441000 <PC+0x788>
  40922c:	add	x0, x0, #0x790
  409230:	str	wzr, [x0]
  409234:	mov	w0, #0x0                   	// #0
  409238:	b	40930c <clear@@Base+0x50c0>
  40923c:	adrp	x0, 441000 <PC+0x788>
  409240:	add	x0, x0, #0x790
  409244:	str	wzr, [x0]
  409248:	bl	408880 <clear@@Base+0x4634>
  40924c:	b	40930c <clear@@Base+0x50c0>
  409250:	adrp	x0, 441000 <PC+0x788>
  409254:	add	x0, x0, #0x790
  409258:	str	wzr, [x0]
  40925c:	bl	408b38 <clear@@Base+0x48ec>
  409260:	b	40930c <clear@@Base+0x50c0>
  409264:	adrp	x0, 441000 <PC+0x788>
  409268:	add	x0, x0, #0x790
  40926c:	str	wzr, [x0]
  409270:	bl	408b38 <clear@@Base+0x48ec>
  409274:	mov	w0, #0x1                   	// #1
  409278:	b	40930c <clear@@Base+0x50c0>
  40927c:	adrp	x0, 441000 <PC+0x788>
  409280:	add	x0, x0, #0x790
  409284:	str	wzr, [x0]
  409288:	bl	4089e0 <clear@@Base+0x4794>
  40928c:	b	40930c <clear@@Base+0x50c0>
  409290:	adrp	x0, 441000 <PC+0x788>
  409294:	add	x0, x0, #0x790
  409298:	str	wzr, [x0]
  40929c:	bl	4089a4 <clear@@Base+0x4758>
  4092a0:	b	40930c <clear@@Base+0x50c0>
  4092a4:	adrp	x0, 441000 <PC+0x788>
  4092a8:	add	x0, x0, #0x790
  4092ac:	str	wzr, [x0]
  4092b0:	bl	408ab4 <clear@@Base+0x4868>
  4092b4:	b	40930c <clear@@Base+0x50c0>
  4092b8:	adrp	x0, 441000 <PC+0x788>
  4092bc:	add	x0, x0, #0x78c
  4092c0:	mov	w1, #0x1                   	// #1
  4092c4:	str	w1, [x0]
  4092c8:	mov	w0, #0x0                   	// #0
  4092cc:	b	40930c <clear@@Base+0x50c0>
  4092d0:	adrp	x0, 441000 <PC+0x788>
  4092d4:	add	x0, x0, #0x790
  4092d8:	str	wzr, [x0]
  4092dc:	ldr	w0, [sp, #40]
  4092e0:	bl	408c30 <clear@@Base+0x49e4>
  4092e4:	b	40930c <clear@@Base+0x50c0>
  4092e8:	ldr	w0, [sp, #40]
  4092ec:	bl	40983c <clear@@Base+0x55f0>
  4092f0:	b	40930c <clear@@Base+0x50c0>
  4092f4:	mov	w0, #0x0                   	// #0
  4092f8:	b	40930c <clear@@Base+0x50c0>
  4092fc:	adrp	x0, 441000 <PC+0x788>
  409300:	add	x0, x0, #0x790
  409304:	str	wzr, [x0]
  409308:	mov	w0, #0x3                   	// #3
  40930c:	ldp	x29, x30, [sp], #48
  409310:	ret
  409314:	stp	x29, x30, [sp, #-64]!
  409318:	mov	x29, sp
  40931c:	str	x0, [sp, #24]
  409320:	ldr	x0, [sp, #24]
  409324:	bl	4017b0 <strlen@plt>
  409328:	mov	x1, x0
  40932c:	ldr	x0, [sp, #24]
  409330:	add	x0, x0, x1
  409334:	str	x0, [sp, #56]
  409338:	ldr	x0, [sp, #24]
  40933c:	str	x0, [sp, #32]
  409340:	b	409390 <clear@@Base+0x5144>
  409344:	ldr	x0, [sp, #32]
  409348:	str	x0, [sp, #48]
  40934c:	add	x0, sp, #0x20
  409350:	ldr	x2, [sp, #56]
  409354:	mov	w1, #0x1                   	// #1
  409358:	bl	407874 <clear@@Base+0x3628>
  40935c:	ldr	x1, [sp, #32]
  409360:	ldr	x0, [sp, #48]
  409364:	sub	x0, x1, x0
  409368:	mov	x1, x0
  40936c:	ldr	x0, [sp, #48]
  409370:	bl	40875c <clear@@Base+0x4510>
  409374:	str	w0, [sp, #44]
  409378:	ldr	w0, [sp, #44]
  40937c:	cmp	w0, #0x0
  409380:	b.eq	409390 <clear@@Base+0x5144>  // b.none
  409384:	bl	404218 <setlocale@plt+0x25f8>
  409388:	ldr	w0, [sp, #44]
  40938c:	b	4093a4 <clear@@Base+0x5158>
  409390:	ldr	x0, [sp, #32]
  409394:	ldrb	w0, [x0]
  409398:	cmp	w0, #0x0
  40939c:	b.ne	409344 <clear@@Base+0x50f8>  // b.any
  4093a0:	mov	w0, #0x0                   	// #0
  4093a4:	ldp	x29, x30, [sp], #64
  4093a8:	ret
  4093ac:	stp	x29, x30, [sp, #-64]!
  4093b0:	mov	x29, sp
  4093b4:	str	wzr, [sp, #44]
  4093b8:	str	wzr, [sp, #40]
  4093bc:	bl	40ffe0 <clear@@Base+0xbd94>
  4093c0:	str	x0, [sp, #32]
  4093c4:	ldr	x0, [sp, #32]
  4093c8:	bl	4017b0 <strlen@plt>
  4093cc:	str	w0, [sp, #28]
  4093d0:	adrp	x0, 441000 <PC+0x788>
  4093d4:	add	x0, x0, #0x780
  4093d8:	ldr	x0, [x0]
  4093dc:	ldrb	w0, [x0]
  4093e0:	cmp	w0, #0x20
  4093e4:	b.eq	409454 <clear@@Base+0x5208>  // b.none
  4093e8:	adrp	x0, 441000 <PC+0x788>
  4093ec:	add	x0, x0, #0x780
  4093f0:	ldr	x0, [x0]
  4093f4:	ldrb	w0, [x0]
  4093f8:	cmp	w0, #0x0
  4093fc:	b.eq	40943c <clear@@Base+0x51f0>  // b.none
  409400:	b	409408 <clear@@Base+0x51bc>
  409404:	bl	4084f0 <clear@@Base+0x42a4>
  409408:	adrp	x0, 441000 <PC+0x788>
  40940c:	add	x0, x0, #0x780
  409410:	ldr	x0, [x0]
  409414:	ldrb	w0, [x0]
  409418:	cmp	w0, #0x20
  40941c:	b.eq	409454 <clear@@Base+0x5208>  // b.none
  409420:	adrp	x0, 441000 <PC+0x788>
  409424:	add	x0, x0, #0x780
  409428:	ldr	x0, [x0]
  40942c:	ldrb	w0, [x0]
  409430:	cmp	w0, #0x0
  409434:	b.ne	409404 <clear@@Base+0x51b8>  // b.any
  409438:	b	409454 <clear@@Base+0x5208>
  40943c:	adrp	x0, 441000 <PC+0x788>
  409440:	add	x0, x0, #0x780
  409444:	ldr	x1, [x0]
  409448:	adrp	x0, 440000 <winch@@Base+0x20630>
  40944c:	add	x0, x0, #0xf78
  409450:	cmp	x1, x0
  409454:	adrp	x0, 441000 <PC+0x788>
  409458:	add	x0, x0, #0x780
  40945c:	ldr	x1, [x0]
  409460:	adrp	x0, 440000 <winch@@Base+0x20630>
  409464:	add	x0, x0, #0xf78
  409468:	cmp	x1, x0
  40946c:	b.ne	409478 <clear@@Base+0x522c>  // b.any
  409470:	mov	x0, #0x0                   	// #0
  409474:	b	409614 <clear@@Base+0x53c8>
  409478:	adrp	x0, 440000 <winch@@Base+0x20630>
  40947c:	add	x0, x0, #0xf78
  409480:	str	x0, [sp, #56]
  409484:	b	4094a4 <clear@@Base+0x5258>
  409488:	ldr	x0, [sp, #56]
  40948c:	ldrb	w0, [x0]
  409490:	cmp	w0, #0x20
  409494:	b.ne	4094c0 <clear@@Base+0x5274>  // b.any
  409498:	ldr	x0, [sp, #56]
  40949c:	add	x0, x0, #0x1
  4094a0:	str	x0, [sp, #56]
  4094a4:	adrp	x0, 441000 <PC+0x788>
  4094a8:	add	x0, x0, #0x780
  4094ac:	ldr	x0, [x0]
  4094b0:	ldr	x1, [sp, #56]
  4094b4:	cmp	x1, x0
  4094b8:	b.cc	409488 <clear@@Base+0x523c>  // b.lo, b.ul, b.last
  4094bc:	b	4094c4 <clear@@Base+0x5278>
  4094c0:	nop
  4094c4:	adrp	x0, 441000 <PC+0x788>
  4094c8:	add	x0, x0, #0x780
  4094cc:	ldr	x0, [x0]
  4094d0:	ldr	x1, [sp, #56]
  4094d4:	cmp	x1, x0
  4094d8:	b.cc	4094ec <clear@@Base+0x52a0>  // b.lo, b.ul, b.last
  4094dc:	adrp	x0, 441000 <PC+0x788>
  4094e0:	add	x0, x0, #0x780
  4094e4:	ldr	x0, [x0]
  4094e8:	b	409614 <clear@@Base+0x53c8>
  4094ec:	adrp	x0, 440000 <winch@@Base+0x20630>
  4094f0:	add	x0, x0, #0xf78
  4094f4:	str	x0, [sp, #48]
  4094f8:	b	4095f8 <clear@@Base+0x53ac>
  4094fc:	ldr	w0, [sp, #40]
  409500:	cmp	w0, #0x0
  409504:	b.eq	409510 <clear@@Base+0x52c4>  // b.none
  409508:	str	wzr, [sp, #40]
  40950c:	b	4095ec <clear@@Base+0x53a0>
  409510:	ldr	w0, [sp, #28]
  409514:	cmp	w0, #0x0
  409518:	b.le	409578 <clear@@Base+0x532c>
  40951c:	ldrsw	x0, [sp, #28]
  409520:	ldr	x1, [sp, #48]
  409524:	add	x1, x1, x0
  409528:	adrp	x0, 441000 <PC+0x788>
  40952c:	add	x0, x0, #0x780
  409530:	ldr	x0, [x0]
  409534:	cmp	x1, x0
  409538:	b.cs	409578 <clear@@Base+0x532c>  // b.hs, b.nlast
  40953c:	ldrsw	x0, [sp, #28]
  409540:	mov	x2, x0
  409544:	ldr	x1, [sp, #32]
  409548:	ldr	x0, [sp, #48]
  40954c:	bl	401960 <strncmp@plt>
  409550:	cmp	w0, #0x0
  409554:	b.ne	409578 <clear@@Base+0x532c>  // b.any
  409558:	mov	w0, #0x1                   	// #1
  40955c:	str	w0, [sp, #40]
  409560:	ldrsw	x0, [sp, #28]
  409564:	sub	x0, x0, #0x1
  409568:	ldr	x1, [sp, #48]
  40956c:	add	x0, x1, x0
  409570:	str	x0, [sp, #48]
  409574:	b	4095ec <clear@@Base+0x53a0>
  409578:	ldr	w0, [sp, #44]
  40957c:	cmp	w0, #0x0
  409580:	b.eq	4095a8 <clear@@Base+0x535c>  // b.none
  409584:	ldr	x0, [sp, #48]
  409588:	ldrb	w1, [x0]
  40958c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  409590:	add	x0, x0, #0x48d
  409594:	ldrb	w0, [x0]
  409598:	cmp	w1, w0
  40959c:	b.ne	4095ec <clear@@Base+0x53a0>  // b.any
  4095a0:	str	wzr, [sp, #44]
  4095a4:	b	4095ec <clear@@Base+0x53a0>
  4095a8:	ldr	x0, [sp, #48]
  4095ac:	ldrb	w1, [x0]
  4095b0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4095b4:	add	x0, x0, #0x48c
  4095b8:	ldrb	w0, [x0]
  4095bc:	cmp	w1, w0
  4095c0:	b.ne	4095d0 <clear@@Base+0x5384>  // b.any
  4095c4:	mov	w0, #0x1                   	// #1
  4095c8:	str	w0, [sp, #44]
  4095cc:	b	4095ec <clear@@Base+0x53a0>
  4095d0:	ldr	x0, [sp, #48]
  4095d4:	ldrb	w0, [x0]
  4095d8:	cmp	w0, #0x20
  4095dc:	b.ne	4095ec <clear@@Base+0x53a0>  // b.any
  4095e0:	ldr	x0, [sp, #48]
  4095e4:	add	x0, x0, #0x1
  4095e8:	str	x0, [sp, #56]
  4095ec:	ldr	x0, [sp, #48]
  4095f0:	add	x0, x0, #0x1
  4095f4:	str	x0, [sp, #48]
  4095f8:	adrp	x0, 441000 <PC+0x788>
  4095fc:	add	x0, x0, #0x780
  409600:	ldr	x0, [x0]
  409604:	ldr	x1, [sp, #48]
  409608:	cmp	x1, x0
  40960c:	b.cc	4094fc <clear@@Base+0x52b0>  // b.lo, b.ul, b.last
  409610:	ldr	x0, [sp, #56]
  409614:	ldp	x29, x30, [sp], #64
  409618:	ret
  40961c:	stp	x29, x30, [sp, #-48]!
  409620:	mov	x29, sp
  409624:	adrp	x0, 441000 <PC+0x788>
  409628:	add	x0, x0, #0x798
  40962c:	ldr	x0, [x0]
  409630:	cmp	x0, #0x0
  409634:	b.eq	409654 <clear@@Base+0x5408>  // b.none
  409638:	adrp	x0, 441000 <PC+0x788>
  40963c:	add	x0, x0, #0x798
  409640:	ldr	x0, [x0]
  409644:	bl	401a90 <free@plt>
  409648:	adrp	x0, 441000 <PC+0x788>
  40964c:	add	x0, x0, #0x798
  409650:	str	xzr, [x0]
  409654:	bl	4093ac <clear@@Base+0x5160>
  409658:	str	x0, [sp, #40]
  40965c:	ldr	x0, [sp, #40]
  409660:	cmp	x0, #0x0
  409664:	b.eq	4097cc <clear@@Base+0x5580>  // b.none
  409668:	adrp	x0, 441000 <PC+0x788>
  40966c:	add	x0, x0, #0x7a8
  409670:	ldr	x1, [sp, #40]
  409674:	str	x1, [x0]
  409678:	adrp	x0, 441000 <PC+0x788>
  40967c:	add	x0, x0, #0x7a0
  409680:	ldr	x0, [x0]
  409684:	cmp	x0, #0x0
  409688:	b.eq	40969c <clear@@Base+0x5450>  // b.none
  40968c:	adrp	x0, 441000 <PC+0x788>
  409690:	add	x0, x0, #0x7a0
  409694:	ldr	x0, [x0]
  409698:	bl	401a90 <free@plt>
  40969c:	adrp	x0, 441000 <PC+0x788>
  4096a0:	add	x0, x0, #0x780
  4096a4:	ldr	x1, [x0]
  4096a8:	ldr	x0, [sp, #40]
  4096ac:	sub	x0, x1, x0
  4096b0:	add	w0, w0, #0x1
  4096b4:	mov	w1, #0x1                   	// #1
  4096b8:	bl	402344 <setlocale@plt+0x724>
  4096bc:	mov	x1, x0
  4096c0:	adrp	x0, 441000 <PC+0x788>
  4096c4:	add	x0, x0, #0x7a0
  4096c8:	str	x1, [x0]
  4096cc:	adrp	x0, 441000 <PC+0x788>
  4096d0:	add	x0, x0, #0x7a0
  4096d4:	ldr	x3, [x0]
  4096d8:	adrp	x0, 441000 <PC+0x788>
  4096dc:	add	x0, x0, #0x780
  4096e0:	ldr	x1, [x0]
  4096e4:	ldr	x0, [sp, #40]
  4096e8:	sub	x0, x1, x0
  4096ec:	mov	x2, x0
  4096f0:	ldr	x1, [sp, #40]
  4096f4:	mov	x0, x3
  4096f8:	bl	401b80 <strncpy@plt>
  4096fc:	adrp	x0, 441000 <PC+0x788>
  409700:	add	x0, x0, #0x780
  409704:	ldr	x0, [x0]
  409708:	ldrb	w0, [x0]
  40970c:	strb	w0, [sp, #39]
  409710:	adrp	x0, 441000 <PC+0x788>
  409714:	add	x0, x0, #0x780
  409718:	ldr	x0, [x0]
  40971c:	strb	wzr, [x0]
  409720:	ldr	x0, [sp, #40]
  409724:	ldrb	w1, [x0]
  409728:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40972c:	add	x0, x0, #0x48c
  409730:	ldrb	w0, [x0]
  409734:	cmp	w1, w0
  409738:	b.eq	409758 <clear@@Base+0x550c>  // b.none
  40973c:	ldr	x0, [sp, #40]
  409740:	bl	4106ac <clear@@Base+0xc460>
  409744:	mov	x1, x0
  409748:	adrp	x0, 441000 <PC+0x788>
  40974c:	add	x0, x0, #0x798
  409750:	str	x1, [x0]
  409754:	b	4097b4 <clear@@Base+0x5568>
  409758:	ldr	x0, [sp, #40]
  40975c:	add	x0, x0, #0x1
  409760:	bl	4100c8 <clear@@Base+0xbe7c>
  409764:	str	x0, [sp, #24]
  409768:	ldr	x0, [sp, #24]
  40976c:	cmp	x0, #0x0
  409770:	b.ne	409794 <clear@@Base+0x5548>  // b.any
  409774:	ldr	x0, [sp, #40]
  409778:	add	x0, x0, #0x1
  40977c:	bl	4106ac <clear@@Base+0xc460>
  409780:	mov	x1, x0
  409784:	adrp	x0, 441000 <PC+0x788>
  409788:	add	x0, x0, #0x798
  40978c:	str	x1, [x0]
  409790:	b	4097b4 <clear@@Base+0x5568>
  409794:	ldr	x0, [sp, #24]
  409798:	bl	4106ac <clear@@Base+0xc460>
  40979c:	mov	x1, x0
  4097a0:	adrp	x0, 441000 <PC+0x788>
  4097a4:	add	x0, x0, #0x798
  4097a8:	str	x1, [x0]
  4097ac:	ldr	x0, [sp, #24]
  4097b0:	bl	401a90 <free@plt>
  4097b4:	adrp	x0, 441000 <PC+0x788>
  4097b8:	add	x0, x0, #0x780
  4097bc:	ldr	x0, [x0]
  4097c0:	ldrb	w1, [sp, #39]
  4097c4:	strb	w1, [x0]
  4097c8:	b	4097d0 <clear@@Base+0x5584>
  4097cc:	nop
  4097d0:	ldp	x29, x30, [sp], #48
  4097d4:	ret
  4097d8:	stp	x29, x30, [sp, #-32]!
  4097dc:	mov	x29, sp
  4097e0:	str	w0, [sp, #28]
  4097e4:	str	x1, [sp, #16]
  4097e8:	ldr	w0, [sp, #28]
  4097ec:	cmp	w0, #0x11
  4097f0:	b.eq	409804 <clear@@Base+0x55b8>  // b.none
  4097f4:	ldr	w0, [sp, #28]
  4097f8:	cmp	w0, #0x12
  4097fc:	b.eq	409818 <clear@@Base+0x55cc>  // b.none
  409800:	b	40982c <clear@@Base+0x55e0>
  409804:	ldr	x1, [sp, #16]
  409808:	adrp	x0, 441000 <PC+0x788>
  40980c:	add	x0, x0, #0x7b8
  409810:	bl	40edf8 <clear@@Base+0xabac>
  409814:	b	409834 <clear@@Base+0x55e8>
  409818:	ldr	x1, [sp, #16]
  40981c:	adrp	x0, 441000 <PC+0x788>
  409820:	add	x0, x0, #0x7b8
  409824:	bl	40ee9c <clear@@Base+0xac50>
  409828:	b	409834 <clear@@Base+0x55e8>
  40982c:	adrp	x0, 421000 <winch@@Base+0x1630>
  409830:	add	x0, x0, #0xf00
  409834:	ldp	x29, x30, [sp], #32
  409838:	ret
  40983c:	stp	x29, x30, [sp, #-48]!
  409840:	mov	x29, sp
  409844:	str	w0, [sp, #28]
  409848:	adrp	x0, 441000 <PC+0x788>
  40984c:	add	x0, x0, #0x790
  409850:	ldr	w0, [x0]
  409854:	cmp	w0, #0x0
  409858:	b.eq	409868 <clear@@Base+0x561c>  // b.none
  40985c:	ldr	w0, [sp, #28]
  409860:	cmp	w0, #0xf
  409864:	b.ne	409900 <clear@@Base+0x56b4>  // b.any
  409868:	bl	40961c <clear@@Base+0x53d0>
  40986c:	adrp	x0, 441000 <PC+0x788>
  409870:	add	x0, x0, #0x798
  409874:	ldr	x0, [x0]
  409878:	cmp	x0, #0x0
  40987c:	b.ne	40988c <clear@@Base+0x5640>  // b.any
  409880:	bl	404218 <setlocale@plt+0x25f8>
  409884:	mov	w0, #0x0                   	// #0
  409888:	b	409a64 <clear@@Base+0x5818>
  40988c:	ldr	w0, [sp, #28]
  409890:	cmp	w0, #0xf
  409894:	b.ne	4098b4 <clear@@Base+0x5668>  // b.any
  409898:	adrp	x0, 441000 <PC+0x788>
  40989c:	add	x0, x0, #0x798
  4098a0:	ldr	x1, [x0]
  4098a4:	adrp	x0, 441000 <PC+0x788>
  4098a8:	add	x0, x0, #0x7b0
  4098ac:	str	x1, [x0]
  4098b0:	b	409928 <clear@@Base+0x56dc>
  4098b4:	adrp	x0, 441000 <PC+0x788>
  4098b8:	add	x0, x0, #0x790
  4098bc:	mov	w1, #0x1                   	// #1
  4098c0:	str	w1, [x0]
  4098c4:	adrp	x0, 441000 <PC+0x788>
  4098c8:	add	x0, x0, #0x798
  4098cc:	ldr	x0, [x0]
  4098d0:	mov	x1, x0
  4098d4:	adrp	x0, 441000 <PC+0x788>
  4098d8:	add	x0, x0, #0x7b8
  4098dc:	bl	40ec6c <clear@@Base+0xaa20>
  4098e0:	mov	x1, #0x0                   	// #0
  4098e4:	ldr	w0, [sp, #28]
  4098e8:	bl	4097d8 <clear@@Base+0x558c>
  4098ec:	mov	x1, x0
  4098f0:	adrp	x0, 441000 <PC+0x788>
  4098f4:	add	x0, x0, #0x7b0
  4098f8:	str	x1, [x0]
  4098fc:	b	409928 <clear@@Base+0x56dc>
  409900:	adrp	x0, 441000 <PC+0x788>
  409904:	add	x0, x0, #0x7b0
  409908:	ldr	x0, [x0]
  40990c:	mov	x1, x0
  409910:	ldr	w0, [sp, #28]
  409914:	bl	4097d8 <clear@@Base+0x558c>
  409918:	mov	x1, x0
  40991c:	adrp	x0, 441000 <PC+0x788>
  409920:	add	x0, x0, #0x7b0
  409924:	str	x1, [x0]
  409928:	b	409930 <clear@@Base+0x56e4>
  40992c:	bl	408880 <clear@@Base+0x4634>
  409930:	adrp	x0, 441000 <PC+0x788>
  409934:	add	x0, x0, #0x780
  409938:	ldr	x1, [x0]
  40993c:	adrp	x0, 441000 <PC+0x788>
  409940:	add	x0, x0, #0x7a8
  409944:	ldr	x0, [x0]
  409948:	cmp	x1, x0
  40994c:	b.hi	40992c <clear@@Base+0x56e0>  // b.pmore
  409950:	adrp	x0, 441000 <PC+0x788>
  409954:	add	x0, x0, #0x7b0
  409958:	ldr	x0, [x0]
  40995c:	cmp	x0, #0x0
  409960:	b.ne	40998c <clear@@Base+0x5740>  // b.any
  409964:	adrp	x0, 441000 <PC+0x788>
  409968:	add	x0, x0, #0x790
  40996c:	str	wzr, [x0]
  409970:	adrp	x0, 441000 <PC+0x788>
  409974:	add	x0, x0, #0x7a0
  409978:	ldr	x0, [x0]
  40997c:	bl	409314 <clear@@Base+0x50c8>
  409980:	cmp	w0, #0x0
  409984:	b.eq	409a3c <clear@@Base+0x57f0>  // b.none
  409988:	b	409a50 <clear@@Base+0x5804>
  40998c:	adrp	x0, 441000 <PC+0x788>
  409990:	add	x0, x0, #0x7b0
  409994:	ldr	x0, [x0]
  409998:	bl	409314 <clear@@Base+0x50c8>
  40999c:	cmp	w0, #0x0
  4099a0:	b.ne	409a44 <clear@@Base+0x57f8>  // b.any
  4099a4:	adrp	x0, 441000 <PC+0x788>
  4099a8:	add	x0, x0, #0x7b0
  4099ac:	ldr	x0, [x0]
  4099b0:	bl	4111b8 <clear@@Base+0xcf6c>
  4099b4:	cmp	w0, #0x0
  4099b8:	b.eq	409a3c <clear@@Base+0x57f0>  // b.none
  4099bc:	adrp	x0, 441000 <PC+0x788>
  4099c0:	add	x0, x0, #0x780
  4099c4:	ldr	x1, [x0]
  4099c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4099cc:	add	x0, x0, #0xf78
  4099d0:	cmp	x1, x0
  4099d4:	b.ls	409a04 <clear@@Base+0x57b8>  // b.plast
  4099d8:	adrp	x0, 441000 <PC+0x788>
  4099dc:	add	x0, x0, #0x780
  4099e0:	ldr	x0, [x0]
  4099e4:	sub	x0, x0, #0x1
  4099e8:	ldrb	w1, [x0]
  4099ec:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4099f0:	add	x0, x0, #0x48d
  4099f4:	ldrb	w0, [x0]
  4099f8:	cmp	w1, w0
  4099fc:	b.ne	409a04 <clear@@Base+0x57b8>  // b.any
  409a00:	bl	408880 <clear@@Base+0x4634>
  409a04:	adrp	x0, 421000 <winch@@Base+0x1630>
  409a08:	add	x0, x0, #0xf08
  409a0c:	bl	40e4d8 <clear@@Base+0xa28c>
  409a10:	str	x0, [sp, #40]
  409a14:	ldr	x0, [sp, #40]
  409a18:	cmp	x0, #0x0
  409a1c:	b.ne	409a2c <clear@@Base+0x57e0>  // b.any
  409a20:	adrp	x0, 421000 <winch@@Base+0x1630>
  409a24:	add	x0, x0, #0xf18
  409a28:	str	x0, [sp, #40]
  409a2c:	ldr	x0, [sp, #40]
  409a30:	bl	409314 <clear@@Base+0x50c8>
  409a34:	cmp	w0, #0x0
  409a38:	b.ne	409a4c <clear@@Base+0x5800>  // b.any
  409a3c:	mov	w0, #0x0                   	// #0
  409a40:	b	409a64 <clear@@Base+0x5818>
  409a44:	nop
  409a48:	b	409a50 <clear@@Base+0x5804>
  409a4c:	nop
  409a50:	adrp	x0, 441000 <PC+0x788>
  409a54:	add	x0, x0, #0x790
  409a58:	str	wzr, [x0]
  409a5c:	bl	404218 <setlocale@plt+0x25f8>
  409a60:	mov	w0, #0x0                   	// #0
  409a64:	ldp	x29, x30, [sp], #48
  409a68:	ret
  409a6c:	stp	x29, x30, [sp, #-48]!
  409a70:	mov	x29, sp
  409a74:	str	w0, [sp, #28]
  409a78:	adrp	x0, 440000 <winch@@Base+0x20630>
  409a7c:	add	x0, x0, #0xe20
  409a80:	ldr	w0, [x0]
  409a84:	cmp	w0, #0x0
  409a88:	b.ne	409aac <clear@@Base+0x5860>  // b.any
  409a8c:	ldr	w0, [sp, #28]
  409a90:	and	w1, w0, #0xff
  409a94:	adrp	x0, 441000 <PC+0x788>
  409a98:	add	x0, x0, #0x7d8
  409a9c:	strb	w1, [x0]
  409aa0:	mov	w0, #0x1                   	// #1
  409aa4:	str	w0, [sp, #44]
  409aa8:	b	409c34 <clear@@Base+0x59e8>
  409aac:	adrp	x0, 441000 <PC+0x788>
  409ab0:	add	x0, x0, #0x7e0
  409ab4:	ldr	w0, [x0]
  409ab8:	cmp	w0, #0x0
  409abc:	b.ne	409b5c <clear@@Base+0x5910>  // b.any
  409ac0:	nop
  409ac4:	adrp	x0, 441000 <PC+0x788>
  409ac8:	add	x0, x0, #0x7e4
  409acc:	mov	w1, #0x1                   	// #1
  409ad0:	str	w1, [x0]
  409ad4:	ldr	w0, [sp, #28]
  409ad8:	and	w1, w0, #0xff
  409adc:	adrp	x0, 441000 <PC+0x788>
  409ae0:	add	x0, x0, #0x7d8
  409ae4:	strb	w1, [x0]
  409ae8:	ldr	w0, [sp, #28]
  409aec:	and	w0, w0, #0x80
  409af0:	cmp	w0, #0x0
  409af4:	b.ne	409b0c <clear@@Base+0x58c0>  // b.any
  409af8:	adrp	x0, 441000 <PC+0x788>
  409afc:	add	x0, x0, #0x7e0
  409b00:	mov	w1, #0x1                   	// #1
  409b04:	str	w1, [x0]
  409b08:	b	409c18 <clear@@Base+0x59cc>
  409b0c:	ldr	w0, [sp, #28]
  409b10:	and	w0, w0, #0xc0
  409b14:	cmp	w0, #0xc0
  409b18:	b.ne	409b50 <clear@@Base+0x5904>  // b.any
  409b1c:	ldr	w0, [sp, #28]
  409b20:	and	w0, w0, #0xfe
  409b24:	cmp	w0, #0xfe
  409b28:	b.eq	409b50 <clear@@Base+0x5904>  // b.none
  409b2c:	ldr	w0, [sp, #28]
  409b30:	and	w0, w0, #0xff
  409b34:	bl	406f28 <clear@@Base+0x2cdc>
  409b38:	mov	w1, w0
  409b3c:	adrp	x0, 441000 <PC+0x788>
  409b40:	add	x0, x0, #0x7e0
  409b44:	str	w1, [x0]
  409b48:	mov	w0, #0x0                   	// #0
  409b4c:	b	409cd0 <clear@@Base+0x5a84>
  409b50:	bl	404218 <setlocale@plt+0x25f8>
  409b54:	mov	w0, #0x2                   	// #2
  409b58:	b	409cd0 <clear@@Base+0x5a84>
  409b5c:	ldr	w0, [sp, #28]
  409b60:	and	w0, w0, #0xc0
  409b64:	cmp	w0, #0x80
  409b68:	b.ne	409c04 <clear@@Base+0x59b8>  // b.any
  409b6c:	adrp	x0, 441000 <PC+0x788>
  409b70:	add	x0, x0, #0x7e4
  409b74:	ldr	w0, [x0]
  409b78:	add	w2, w0, #0x1
  409b7c:	adrp	x1, 441000 <PC+0x788>
  409b80:	add	x1, x1, #0x7e4
  409b84:	str	w2, [x1]
  409b88:	ldr	w1, [sp, #28]
  409b8c:	and	w2, w1, #0xff
  409b90:	adrp	x1, 441000 <PC+0x788>
  409b94:	add	x1, x1, #0x7d8
  409b98:	sxtw	x0, w0
  409b9c:	strb	w2, [x1, x0]
  409ba0:	adrp	x0, 441000 <PC+0x788>
  409ba4:	add	x0, x0, #0x7e4
  409ba8:	ldr	w1, [x0]
  409bac:	adrp	x0, 441000 <PC+0x788>
  409bb0:	add	x0, x0, #0x7e0
  409bb4:	ldr	w0, [x0]
  409bb8:	cmp	w1, w0
  409bbc:	b.ge	409bc8 <clear@@Base+0x597c>  // b.tcont
  409bc0:	mov	w0, #0x0                   	// #0
  409bc4:	b	409cd0 <clear@@Base+0x5a84>
  409bc8:	adrp	x0, 441000 <PC+0x788>
  409bcc:	add	x0, x0, #0x7e4
  409bd0:	ldr	w0, [x0]
  409bd4:	mov	w1, w0
  409bd8:	adrp	x0, 441000 <PC+0x788>
  409bdc:	add	x0, x0, #0x7d8
  409be0:	bl	406fc8 <clear@@Base+0x2d7c>
  409be4:	cmp	w0, #0x0
  409be8:	b.ne	409c18 <clear@@Base+0x59cc>  // b.any
  409bec:	adrp	x0, 441000 <PC+0x788>
  409bf0:	add	x0, x0, #0x7e0
  409bf4:	str	wzr, [x0]
  409bf8:	bl	404218 <setlocale@plt+0x25f8>
  409bfc:	mov	w0, #0x2                   	// #2
  409c00:	b	409cd0 <clear@@Base+0x5a84>
  409c04:	adrp	x0, 441000 <PC+0x788>
  409c08:	add	x0, x0, #0x7e0
  409c0c:	str	wzr, [x0]
  409c10:	bl	404218 <setlocale@plt+0x25f8>
  409c14:	b	409ac4 <clear@@Base+0x5878>
  409c18:	adrp	x0, 441000 <PC+0x788>
  409c1c:	add	x0, x0, #0x7e0
  409c20:	ldr	w0, [x0]
  409c24:	str	w0, [sp, #44]
  409c28:	adrp	x0, 441000 <PC+0x788>
  409c2c:	add	x0, x0, #0x7e0
  409c30:	str	wzr, [x0]
  409c34:	adrp	x0, 441000 <PC+0x788>
  409c38:	add	x0, x0, #0x78c
  409c3c:	ldr	w0, [x0]
  409c40:	cmp	w0, #0x0
  409c44:	b.eq	409c68 <clear@@Base+0x5a1c>  // b.none
  409c48:	adrp	x0, 441000 <PC+0x788>
  409c4c:	add	x0, x0, #0x78c
  409c50:	str	wzr, [x0]
  409c54:	ldr	w1, [sp, #44]
  409c58:	adrp	x0, 441000 <PC+0x788>
  409c5c:	add	x0, x0, #0x7d8
  409c60:	bl	40875c <clear@@Base+0x4510>
  409c64:	b	409cd0 <clear@@Base+0x5a84>
  409c68:	bl	40a834 <clear@@Base+0x65e8>
  409c6c:	cmp	w0, #0x0
  409c70:	b.eq	409cbc <clear@@Base+0x5a70>  // b.none
  409c74:	ldr	w0, [sp, #44]
  409c78:	cmp	w0, #0x1
  409c7c:	b.ne	409cbc <clear@@Base+0x5a70>  // b.any
  409c80:	ldr	w0, [sp, #28]
  409c84:	bl	409004 <clear@@Base+0x4db8>
  409c88:	str	w0, [sp, #40]
  409c8c:	ldr	w0, [sp, #40]
  409c90:	cmp	w0, #0x1
  409c94:	b.gt	409ca8 <clear@@Base+0x5a5c>
  409c98:	ldr	w0, [sp, #40]
  409c9c:	cmp	w0, #0x0
  409ca0:	b.ge	409cb4 <clear@@Base+0x5a68>  // b.tcont
  409ca4:	b	409cc0 <clear@@Base+0x5a74>
  409ca8:	ldr	w0, [sp, #40]
  409cac:	cmp	w0, #0x3
  409cb0:	b	409cc0 <clear@@Base+0x5a74>
  409cb4:	ldr	w0, [sp, #40]
  409cb8:	b	409cd0 <clear@@Base+0x5a84>
  409cbc:	nop
  409cc0:	ldr	w1, [sp, #44]
  409cc4:	adrp	x0, 441000 <PC+0x788>
  409cc8:	add	x0, x0, #0x7d8
  409ccc:	bl	40875c <clear@@Base+0x4510>
  409cd0:	ldp	x29, x30, [sp], #48
  409cd4:	ret
  409cd8:	stp	x29, x30, [sp, #-64]!
  409cdc:	mov	x29, sp
  409ce0:	str	x0, [sp, #24]
  409ce4:	str	xzr, [sp, #56]
  409ce8:	adrp	x0, 440000 <winch@@Base+0x20630>
  409cec:	add	x0, x0, #0xf78
  409cf0:	str	x0, [sp, #48]
  409cf4:	b	409d34 <clear@@Base+0x5ae8>
  409cf8:	ldr	x1, [sp, #56]
  409cfc:	mov	x0, x1
  409d00:	lsl	x0, x0, #2
  409d04:	add	x0, x0, x1
  409d08:	lsl	x0, x0, #1
  409d0c:	mov	x1, x0
  409d10:	ldr	x0, [sp, #48]
  409d14:	ldrb	w0, [x0]
  409d18:	sub	w0, w0, #0x30
  409d1c:	sxtw	x0, w0
  409d20:	add	x0, x1, x0
  409d24:	str	x0, [sp, #56]
  409d28:	ldr	x0, [sp, #48]
  409d2c:	add	x0, x0, #0x1
  409d30:	str	x0, [sp, #48]
  409d34:	ldr	x0, [sp, #48]
  409d38:	ldrb	w0, [x0]
  409d3c:	cmp	w0, #0x2f
  409d40:	b.ls	409d54 <clear@@Base+0x5b08>  // b.plast
  409d44:	ldr	x0, [sp, #48]
  409d48:	ldrb	w0, [x0]
  409d4c:	cmp	w0, #0x39
  409d50:	b.ls	409cf8 <clear@@Base+0x5aac>  // b.plast
  409d54:	ldr	x0, [sp, #24]
  409d58:	str	xzr, [x0]
  409d5c:	ldr	x0, [sp, #48]
  409d60:	add	x1, x0, #0x1
  409d64:	str	x1, [sp, #48]
  409d68:	ldrb	w0, [x0]
  409d6c:	cmp	w0, #0x2e
  409d70:	b.ne	409d94 <clear@@Base+0x5b48>  // b.any
  409d74:	add	x1, sp, #0x2c
  409d78:	add	x0, sp, #0x30
  409d7c:	mov	x2, x1
  409d80:	mov	x1, #0x0                   	// #0
  409d84:	bl	41a24c <clear@@Base+0x16000>
  409d88:	mov	x1, x0
  409d8c:	ldr	x0, [sp, #24]
  409d90:	str	x1, [x0]
  409d94:	ldr	x0, [sp, #56]
  409d98:	ldp	x29, x30, [sp], #64
  409d9c:	ret
  409da0:	adrp	x0, 440000 <winch@@Base+0x20630>
  409da4:	add	x0, x0, #0xf78
  409da8:	ret
  409dac:	adrp	x0, 441000 <PC+0x788>
  409db0:	add	x0, x0, #0x7c8
  409db4:	ldr	x0, [x0]
  409db8:	cmp	x0, #0x0
  409dbc:	b.ne	409dc8 <clear@@Base+0x5b7c>  // b.any
  409dc0:	mov	x0, #0x0                   	// #0
  409dc4:	b	409de0 <clear@@Base+0x5b94>
  409dc8:	adrp	x0, 441000 <PC+0x788>
  409dcc:	add	x0, x0, #0x7c8
  409dd0:	ldr	x0, [x0]
  409dd4:	ldr	x0, [x0, #16]
  409dd8:	ldr	x0, [x0, #8]
  409ddc:	ldr	x0, [x0, #24]
  409de0:	ret
  409de4:	sub	sp, sp, #0x20
  409de8:	str	x0, [sp, #8]
  409dec:	str	wzr, [sp, #28]
  409df0:	ldr	x0, [sp, #8]
  409df4:	ldr	x0, [x0]
  409df8:	str	x0, [sp, #8]
  409dfc:	b	409e18 <clear@@Base+0x5bcc>
  409e00:	ldr	w0, [sp, #28]
  409e04:	add	w0, w0, #0x1
  409e08:	str	w0, [sp, #28]
  409e0c:	ldr	x0, [sp, #8]
  409e10:	ldr	x0, [x0]
  409e14:	str	x0, [sp, #8]
  409e18:	ldr	x0, [sp, #8]
  409e1c:	ldr	x0, [x0, #24]
  409e20:	cmp	x0, #0x0
  409e24:	b.ne	409e00 <clear@@Base+0x5bb4>  // b.any
  409e28:	ldr	w0, [sp, #28]
  409e2c:	add	sp, sp, #0x20
  409e30:	ret
  409e34:	stp	x29, x30, [sp, #-48]!
  409e38:	mov	x29, sp
  409e3c:	adrp	x0, 421000 <winch@@Base+0x1630>
  409e40:	add	x0, x0, #0xf20
  409e44:	bl	40e4d8 <clear@@Base+0xa28c>
  409e48:	str	x0, [sp, #40]
  409e4c:	ldr	x0, [sp, #40]
  409e50:	bl	40e588 <clear@@Base+0xa33c>
  409e54:	cmp	w0, #0x0
  409e58:	b.ne	409ea0 <clear@@Base+0x5c54>  // b.any
  409e5c:	adrp	x0, 421000 <winch@@Base+0x1630>
  409e60:	add	x1, x0, #0xf30
  409e64:	ldr	x0, [sp, #40]
  409e68:	bl	401a70 <strcmp@plt>
  409e6c:	cmp	w0, #0x0
  409e70:	b.eq	409e8c <clear@@Base+0x5c40>  // b.none
  409e74:	adrp	x0, 421000 <winch@@Base+0x1630>
  409e78:	add	x1, x0, #0xf38
  409e7c:	ldr	x0, [sp, #40]
  409e80:	bl	401a70 <strcmp@plt>
  409e84:	cmp	w0, #0x0
  409e88:	b.ne	409e94 <clear@@Base+0x5c48>  // b.any
  409e8c:	mov	x0, #0x0                   	// #0
  409e90:	b	409f0c <clear@@Base+0x5cc0>
  409e94:	ldr	x0, [sp, #40]
  409e98:	bl	402308 <setlocale@plt+0x6e8>
  409e9c:	b	409f0c <clear@@Base+0x5cc0>
  409ea0:	adrp	x0, 421000 <winch@@Base+0x1630>
  409ea4:	add	x0, x0, #0xf48
  409ea8:	bl	40e4d8 <clear@@Base+0xa28c>
  409eac:	str	x0, [sp, #32]
  409eb0:	ldr	x0, [sp, #32]
  409eb4:	bl	40e588 <clear@@Base+0xa33c>
  409eb8:	cmp	w0, #0x0
  409ebc:	b.eq	409ec8 <clear@@Base+0x5c7c>  // b.none
  409ec0:	mov	x0, #0x0                   	// #0
  409ec4:	b	409f0c <clear@@Base+0x5cc0>
  409ec8:	ldr	x0, [sp, #32]
  409ecc:	bl	4017b0 <strlen@plt>
  409ed0:	add	w0, w0, #0xa
  409ed4:	str	w0, [sp, #28]
  409ed8:	mov	w1, #0x1                   	// #1
  409edc:	ldr	w0, [sp, #28]
  409ee0:	bl	402344 <setlocale@plt+0x724>
  409ee4:	str	x0, [sp, #40]
  409ee8:	ldrsw	x1, [sp, #28]
  409eec:	adrp	x0, 421000 <winch@@Base+0x1630>
  409ef0:	add	x4, x0, #0xf50
  409ef4:	ldr	x3, [sp, #32]
  409ef8:	adrp	x0, 421000 <winch@@Base+0x1630>
  409efc:	add	x2, x0, #0xf60
  409f00:	ldr	x0, [sp, #40]
  409f04:	bl	401870 <snprintf@plt>
  409f08:	ldr	x0, [sp, #40]
  409f0c:	ldp	x29, x30, [sp], #48
  409f10:	ret
  409f14:	sub	sp, sp, #0x860
  409f18:	stp	x29, x30, [sp]
  409f1c:	mov	x29, sp
  409f20:	str	x0, [sp, #40]
  409f24:	str	x1, [sp, #32]
  409f28:	str	w2, [sp, #28]
  409f2c:	str	w3, [sp, #24]
  409f30:	str	xzr, [sp, #2136]
  409f34:	str	xzr, [sp, #2120]
  409f38:	bl	409e34 <clear@@Base+0x5be8>
  409f3c:	str	x0, [sp, #2112]
  409f40:	ldr	x0, [sp, #2112]
  409f44:	cmp	x0, #0x0
  409f48:	b.eq	40a14c <clear@@Base+0x5f00>  // b.none
  409f4c:	adrp	x0, 421000 <winch@@Base+0x1630>
  409f50:	add	x1, x0, #0xf68
  409f54:	ldr	x0, [sp, #2112]
  409f58:	bl	401910 <fopen@plt>
  409f5c:	str	x0, [sp, #2104]
  409f60:	ldr	x0, [sp, #2112]
  409f64:	bl	401a90 <free@plt>
  409f68:	ldr	x0, [sp, #2104]
  409f6c:	cmp	x0, #0x0
  409f70:	b.eq	40a154 <clear@@Base+0x5f08>  // b.none
  409f74:	add	x0, sp, #0x38
  409f78:	ldr	x2, [sp, #2104]
  409f7c:	mov	w1, #0x800                 	// #2048
  409f80:	bl	401bf0 <fgets@plt>
  409f84:	cmp	x0, #0x0
  409f88:	b.eq	409fac <clear@@Base+0x5d60>  // b.none
  409f8c:	add	x3, sp, #0x38
  409f90:	mov	x2, #0x13                  	// #19
  409f94:	adrp	x0, 421000 <winch@@Base+0x1630>
  409f98:	add	x1, x0, #0xf70
  409f9c:	mov	x0, x3
  409fa0:	bl	401960 <strncmp@plt>
  409fa4:	cmp	w0, #0x0
  409fa8:	b.eq	40a128 <clear@@Base+0x5edc>  // b.none
  409fac:	ldr	x0, [sp, #2104]
  409fb0:	bl	4018c0 <fclose@plt>
  409fb4:	b	40a158 <clear@@Base+0x5f0c>
  409fb8:	add	x0, sp, #0x38
  409fbc:	str	x0, [sp, #2128]
  409fc0:	b	409ffc <clear@@Base+0x5db0>
  409fc4:	ldr	x0, [sp, #2128]
  409fc8:	ldrb	w0, [x0]
  409fcc:	cmp	w0, #0xa
  409fd0:	b.eq	409fe4 <clear@@Base+0x5d98>  // b.none
  409fd4:	ldr	x0, [sp, #2128]
  409fd8:	ldrb	w0, [x0]
  409fdc:	cmp	w0, #0xd
  409fe0:	b.ne	409ff0 <clear@@Base+0x5da4>  // b.any
  409fe4:	ldr	x0, [sp, #2128]
  409fe8:	strb	wzr, [x0]
  409fec:	b	40a00c <clear@@Base+0x5dc0>
  409ff0:	ldr	x0, [sp, #2128]
  409ff4:	add	x0, x0, #0x1
  409ff8:	str	x0, [sp, #2128]
  409ffc:	ldr	x0, [sp, #2128]
  40a000:	ldrb	w0, [x0]
  40a004:	cmp	w0, #0x0
  40a008:	b.ne	409fc4 <clear@@Base+0x5d78>  // b.any
  40a00c:	add	x2, sp, #0x38
  40a010:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a014:	add	x1, x0, #0xf88
  40a018:	mov	x0, x2
  40a01c:	bl	401a70 <strcmp@plt>
  40a020:	cmp	w0, #0x0
  40a024:	b.ne	40a040 <clear@@Base+0x5df4>  // b.any
  40a028:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a02c:	add	x0, x0, #0x490
  40a030:	str	x0, [sp, #2136]
  40a034:	add	x0, sp, #0x1c
  40a038:	str	x0, [sp, #2120]
  40a03c:	b	40a128 <clear@@Base+0x5edc>
  40a040:	add	x2, sp, #0x38
  40a044:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a048:	add	x1, x0, #0xf90
  40a04c:	mov	x0, x2
  40a050:	bl	401a70 <strcmp@plt>
  40a054:	cmp	w0, #0x0
  40a058:	b.ne	40a074 <clear@@Base+0x5e28>  // b.any
  40a05c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a060:	add	x0, x0, #0x4f0
  40a064:	str	x0, [sp, #2136]
  40a068:	add	x0, sp, #0x18
  40a06c:	str	x0, [sp, #2120]
  40a070:	b	40a128 <clear@@Base+0x5edc>
  40a074:	add	x2, sp, #0x38
  40a078:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a07c:	add	x1, x0, #0xf98
  40a080:	mov	x0, x2
  40a084:	bl	401a70 <strcmp@plt>
  40a088:	cmp	w0, #0x0
  40a08c:	b.ne	40a098 <clear@@Base+0x5e4c>  // b.any
  40a090:	str	xzr, [sp, #2136]
  40a094:	b	40a128 <clear@@Base+0x5edc>
  40a098:	ldrb	w0, [sp, #56]
  40a09c:	cmp	w0, #0x22
  40a0a0:	b.ne	40a104 <clear@@Base+0x5eb8>  // b.any
  40a0a4:	ldr	x0, [sp, #2136]
  40a0a8:	cmp	x0, #0x0
  40a0ac:	b.eq	40a128 <clear@@Base+0x5edc>  // b.none
  40a0b0:	ldr	x0, [sp, #2120]
  40a0b4:	cmp	x0, #0x0
  40a0b8:	b.eq	40a0e4 <clear@@Base+0x5e98>  // b.none
  40a0bc:	ldr	x0, [sp, #2120]
  40a0c0:	ldr	w0, [x0]
  40a0c4:	cmp	w0, #0x0
  40a0c8:	b.le	40a0e4 <clear@@Base+0x5e98>
  40a0cc:	ldr	x0, [sp, #2120]
  40a0d0:	ldr	w0, [x0]
  40a0d4:	sub	w1, w0, #0x1
  40a0d8:	ldr	x0, [sp, #2120]
  40a0dc:	str	w1, [x0]
  40a0e0:	b	40a128 <clear@@Base+0x5edc>
  40a0e4:	add	x0, sp, #0x38
  40a0e8:	add	x0, x0, #0x1
  40a0ec:	ldr	x3, [sp, #40]
  40a0f0:	mov	x2, x0
  40a0f4:	ldr	x1, [sp, #2136]
  40a0f8:	ldr	x0, [sp, #32]
  40a0fc:	blr	x3
  40a100:	b	40a128 <clear@@Base+0x5edc>
  40a104:	ldrb	w0, [sp, #56]
  40a108:	cmp	w0, #0x6d
  40a10c:	b.ne	40a128 <clear@@Base+0x5edc>  // b.any
  40a110:	add	x0, sp, #0x38
  40a114:	ldr	x3, [sp, #40]
  40a118:	mov	x2, x0
  40a11c:	mov	x1, #0x0                   	// #0
  40a120:	ldr	x0, [sp, #32]
  40a124:	blr	x3
  40a128:	add	x0, sp, #0x38
  40a12c:	ldr	x2, [sp, #2104]
  40a130:	mov	w1, #0x800                 	// #2048
  40a134:	bl	401bf0 <fgets@plt>
  40a138:	cmp	x0, #0x0
  40a13c:	b.ne	409fb8 <clear@@Base+0x5d6c>  // b.any
  40a140:	ldr	x0, [sp, #2104]
  40a144:	bl	4018c0 <fclose@plt>
  40a148:	b	40a158 <clear@@Base+0x5f0c>
  40a14c:	nop
  40a150:	b	40a158 <clear@@Base+0x5f0c>
  40a154:	nop
  40a158:	ldp	x29, x30, [sp]
  40a15c:	add	sp, sp, #0x860
  40a160:	ret
  40a164:	stp	x29, x30, [sp, #-48]!
  40a168:	mov	x29, sp
  40a16c:	str	x0, [sp, #40]
  40a170:	str	x1, [sp, #32]
  40a174:	str	w2, [sp, #28]
  40a178:	str	w3, [sp, #24]
  40a17c:	ldr	w3, [sp, #24]
  40a180:	ldr	w2, [sp, #28]
  40a184:	ldr	x1, [sp, #32]
  40a188:	ldr	x0, [sp, #40]
  40a18c:	bl	409f14 <clear@@Base+0x5cc8>
  40a190:	ldr	x3, [sp, #40]
  40a194:	mov	x2, #0x0                   	// #0
  40a198:	mov	x1, #0x0                   	// #0
  40a19c:	ldr	x0, [sp, #32]
  40a1a0:	blr	x3
  40a1a4:	nop
  40a1a8:	ldp	x29, x30, [sp], #48
  40a1ac:	ret
  40a1b0:	stp	x29, x30, [sp, #-48]!
  40a1b4:	mov	x29, sp
  40a1b8:	str	x0, [sp, #40]
  40a1bc:	str	x1, [sp, #32]
  40a1c0:	str	x2, [sp, #24]
  40a1c4:	ldr	x0, [sp, #32]
  40a1c8:	cmp	x0, #0x0
  40a1cc:	b.eq	40a1e4 <clear@@Base+0x5f98>  // b.none
  40a1d0:	mov	w2, #0x0                   	// #0
  40a1d4:	ldr	x1, [sp, #24]
  40a1d8:	ldr	x0, [sp, #32]
  40a1dc:	bl	408e50 <clear@@Base+0x4c04>
  40a1e0:	b	40a1f8 <clear@@Base+0x5fac>
  40a1e4:	ldr	x0, [sp, #24]
  40a1e8:	cmp	x0, #0x0
  40a1ec:	b.eq	40a1f8 <clear@@Base+0x5fac>  // b.none
  40a1f0:	ldr	x0, [sp, #24]
  40a1f4:	bl	417d08 <clear@@Base+0x13abc>
  40a1f8:	nop
  40a1fc:	ldp	x29, x30, [sp], #48
  40a200:	ret
  40a204:	stp	x29, x30, [sp, #-16]!
  40a208:	mov	x29, sp
  40a20c:	mov	w3, #0x0                   	// #0
  40a210:	mov	w2, #0x0                   	// #0
  40a214:	mov	x1, #0x0                   	// #0
  40a218:	adrp	x0, 40a000 <clear@@Base+0x5db4>
  40a21c:	add	x0, x0, #0x1b0
  40a220:	bl	40a164 <clear@@Base+0x5f18>
  40a224:	nop
  40a228:	ldp	x29, x30, [sp], #16
  40a22c:	ret
  40a230:	stp	x29, x30, [sp, #-32]!
  40a234:	mov	x29, sp
  40a238:	str	x0, [sp, #24]
  40a23c:	str	x1, [sp, #16]
  40a240:	ldr	x1, [sp, #24]
  40a244:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a248:	add	x0, x0, #0x490
  40a24c:	cmp	x1, x0
  40a250:	b.ne	40a270 <clear@@Base+0x6024>  // b.any
  40a254:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a258:	add	x2, x0, #0xf88
  40a25c:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a260:	add	x1, x0, #0xfa0
  40a264:	ldr	x0, [sp, #16]
  40a268:	bl	401be0 <fprintf@plt>
  40a26c:	b	40a29c <clear@@Base+0x6050>
  40a270:	ldr	x1, [sp, #24]
  40a274:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a278:	add	x0, x0, #0x4f0
  40a27c:	cmp	x1, x0
  40a280:	b.ne	40a29c <clear@@Base+0x6050>  // b.any
  40a284:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a288:	add	x2, x0, #0xf90
  40a28c:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a290:	add	x1, x0, #0xfa0
  40a294:	ldr	x0, [sp, #16]
  40a298:	bl	401be0 <fprintf@plt>
  40a29c:	nop
  40a2a0:	ldp	x29, x30, [sp], #32
  40a2a4:	ret
  40a2a8:	stp	x29, x30, [sp, #-32]!
  40a2ac:	mov	x29, sp
  40a2b0:	str	x0, [sp, #24]
  40a2b4:	str	x1, [sp, #16]
  40a2b8:	ldr	x0, [sp, #24]
  40a2bc:	ldr	x0, [x0]
  40a2c0:	str	x0, [sp, #24]
  40a2c4:	b	40a310 <clear@@Base+0x60c4>
  40a2c8:	ldr	x0, [sp, #24]
  40a2cc:	ldr	w0, [x0, #32]
  40a2d0:	cmp	w0, #0x0
  40a2d4:	b.eq	40a300 <clear@@Base+0x60b4>  // b.none
  40a2d8:	ldr	x0, [sp, #24]
  40a2dc:	ldr	x0, [x0, #24]
  40a2e0:	mov	x2, x0
  40a2e4:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a2e8:	add	x1, x0, #0xfa8
  40a2ec:	ldr	x0, [sp, #16]
  40a2f0:	bl	401be0 <fprintf@plt>
  40a2f4:	ldr	x0, [sp, #24]
  40a2f8:	str	wzr, [x0, #32]
  40a2fc:	b	40a304 <clear@@Base+0x60b8>
  40a300:	nop
  40a304:	ldr	x0, [sp, #24]
  40a308:	ldr	x0, [x0]
  40a30c:	str	x0, [sp, #24]
  40a310:	ldr	x0, [sp, #24]
  40a314:	ldr	x0, [x0, #24]
  40a318:	cmp	x0, #0x0
  40a31c:	b.ne	40a2c8 <clear@@Base+0x607c>  // b.any
  40a320:	ldr	x0, [sp, #24]
  40a324:	str	wzr, [x0, #32]
  40a328:	nop
  40a32c:	ldp	x29, x30, [sp], #32
  40a330:	ret
  40a334:	stp	x29, x30, [sp, #-64]!
  40a338:	mov	x29, sp
  40a33c:	str	x19, [sp, #16]
  40a340:	str	x0, [sp, #40]
  40a344:	ldr	x0, [sp, #40]
  40a348:	bl	4017b0 <strlen@plt>
  40a34c:	add	w0, w0, #0x1
  40a350:	mov	w1, w0
  40a354:	mov	w0, #0x1                   	// #1
  40a358:	bl	402344 <setlocale@plt+0x724>
  40a35c:	str	x0, [sp, #56]
  40a360:	ldr	x1, [sp, #40]
  40a364:	ldr	x0, [sp, #56]
  40a368:	bl	401ac0 <strcpy@plt>
  40a36c:	ldr	x0, [sp, #56]
  40a370:	bl	4017b0 <strlen@plt>
  40a374:	sub	x0, x0, #0x1
  40a378:	ldr	x1, [sp, #56]
  40a37c:	add	x0, x1, x0
  40a380:	ldrb	w0, [x0]
  40a384:	strb	w0, [sp, #55]
  40a388:	ldrb	w0, [sp, #55]
  40a38c:	cmp	w0, #0x51
  40a390:	b.ne	40a39c <clear@@Base+0x6150>  // b.any
  40a394:	mov	w19, #0x5a                  	// #90
  40a398:	b	40a3a0 <clear@@Base+0x6154>
  40a39c:	mov	w19, #0x51                  	// #81
  40a3a0:	ldr	x0, [sp, #56]
  40a3a4:	bl	4017b0 <strlen@plt>
  40a3a8:	sub	x0, x0, #0x1
  40a3ac:	ldr	x1, [sp, #56]
  40a3b0:	add	x0, x1, x0
  40a3b4:	mov	w1, w19
  40a3b8:	strb	w1, [x0]
  40a3bc:	ldr	x0, [sp, #56]
  40a3c0:	ldr	x19, [sp, #16]
  40a3c4:	ldp	x29, x30, [sp], #64
  40a3c8:	ret
  40a3cc:	stp	x29, x30, [sp, #-64]!
  40a3d0:	mov	x29, sp
  40a3d4:	str	x0, [sp, #40]
  40a3d8:	str	x1, [sp, #32]
  40a3dc:	str	x2, [sp, #24]
  40a3e0:	ldr	x0, [sp, #40]
  40a3e4:	str	x0, [sp, #56]
  40a3e8:	ldr	x0, [sp, #32]
  40a3ec:	cmp	x0, #0x0
  40a3f0:	b.eq	40a45c <clear@@Base+0x6210>  // b.none
  40a3f4:	ldr	x0, [sp, #56]
  40a3f8:	ldr	x0, [x0]
  40a3fc:	ldr	x1, [sp, #32]
  40a400:	cmp	x1, x0
  40a404:	b.eq	40a45c <clear@@Base+0x6210>  // b.none
  40a408:	ldr	x0, [sp, #56]
  40a40c:	ldr	x0, [x0]
  40a410:	cmp	x0, #0x0
  40a414:	b.eq	40a434 <clear@@Base+0x61e8>  // b.none
  40a418:	ldr	x0, [sp, #56]
  40a41c:	ldr	x2, [x0]
  40a420:	ldr	x0, [sp, #56]
  40a424:	ldr	x0, [x0, #8]
  40a428:	mov	x1, x0
  40a42c:	mov	x0, x2
  40a430:	bl	40a2a8 <clear@@Base+0x605c>
  40a434:	ldr	x0, [sp, #56]
  40a438:	ldr	x1, [sp, #32]
  40a43c:	str	x1, [x0]
  40a440:	ldr	x0, [sp, #56]
  40a444:	ldr	x2, [x0]
  40a448:	ldr	x0, [sp, #56]
  40a44c:	ldr	x0, [x0, #8]
  40a450:	mov	x1, x0
  40a454:	mov	x0, x2
  40a458:	bl	40a230 <clear@@Base+0x5fe4>
  40a45c:	ldr	x0, [sp, #24]
  40a460:	cmp	x0, #0x0
  40a464:	b.ne	40a4f4 <clear@@Base+0x62a8>  // b.any
  40a468:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a46c:	add	x0, x0, #0x490
  40a470:	ldr	w0, [x0, #32]
  40a474:	cmp	w0, #0x0
  40a478:	b.eq	40a4ac <clear@@Base+0x6260>  // b.none
  40a47c:	ldr	x0, [sp, #56]
  40a480:	ldr	x0, [x0, #8]
  40a484:	mov	x1, x0
  40a488:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a48c:	add	x0, x0, #0x490
  40a490:	bl	40a230 <clear@@Base+0x5fe4>
  40a494:	ldr	x0, [sp, #56]
  40a498:	ldr	x0, [x0, #8]
  40a49c:	mov	x1, x0
  40a4a0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a4a4:	add	x0, x0, #0x490
  40a4a8:	bl	40a2a8 <clear@@Base+0x605c>
  40a4ac:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a4b0:	add	x0, x0, #0x4f0
  40a4b4:	ldr	w0, [x0, #32]
  40a4b8:	cmp	w0, #0x0
  40a4bc:	b.eq	40a51c <clear@@Base+0x62d0>  // b.none
  40a4c0:	ldr	x0, [sp, #56]
  40a4c4:	ldr	x0, [x0, #8]
  40a4c8:	mov	x1, x0
  40a4cc:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a4d0:	add	x0, x0, #0x4f0
  40a4d4:	bl	40a230 <clear@@Base+0x5fe4>
  40a4d8:	ldr	x0, [sp, #56]
  40a4dc:	ldr	x0, [x0, #8]
  40a4e0:	mov	x1, x0
  40a4e4:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a4e8:	add	x0, x0, #0x4f0
  40a4ec:	bl	40a2a8 <clear@@Base+0x605c>
  40a4f0:	b	40a51c <clear@@Base+0x62d0>
  40a4f4:	ldr	x0, [sp, #32]
  40a4f8:	cmp	x0, #0x0
  40a4fc:	b.eq	40a51c <clear@@Base+0x62d0>  // b.none
  40a500:	ldr	x0, [sp, #56]
  40a504:	ldr	x3, [x0, #8]
  40a508:	ldr	x2, [sp, #24]
  40a50c:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a510:	add	x1, x0, #0xfa8
  40a514:	mov	x0, x3
  40a518:	bl	401be0 <fprintf@plt>
  40a51c:	nop
  40a520:	ldp	x29, x30, [sp], #64
  40a524:	ret
  40a528:	stp	x29, x30, [sp, #-176]!
  40a52c:	mov	x29, sp
  40a530:	str	x0, [sp, #24]
  40a534:	mov	w0, #0x1                   	// #1
  40a538:	str	w0, [sp, #172]
  40a53c:	ldr	x0, [sp, #24]
  40a540:	bl	401890 <fileno@plt>
  40a544:	mov	w2, w0
  40a548:	add	x0, sp, #0x28
  40a54c:	mov	x1, x0
  40a550:	mov	w0, w2
  40a554:	bl	421290 <winch@@Base+0x18c0>
  40a558:	str	w0, [sp, #168]
  40a55c:	ldr	w0, [sp, #168]
  40a560:	cmp	w0, #0x0
  40a564:	b.lt	40a578 <clear@@Base+0x632c>  // b.tstop
  40a568:	ldr	w0, [sp, #56]
  40a56c:	and	w0, w0, #0xf000
  40a570:	cmp	w0, #0x8, lsl #12
  40a574:	b.eq	40a57c <clear@@Base+0x6330>  // b.none
  40a578:	str	wzr, [sp, #172]
  40a57c:	ldr	w0, [sp, #172]
  40a580:	cmp	w0, #0x0
  40a584:	b.eq	40a598 <clear@@Base+0x634c>  // b.none
  40a588:	ldr	x0, [sp, #24]
  40a58c:	bl	401890 <fileno@plt>
  40a590:	mov	w1, #0x180                 	// #384
  40a594:	bl	4019c0 <fchmod@plt>
  40a598:	nop
  40a59c:	ldp	x29, x30, [sp], #176
  40a5a0:	ret
  40a5a4:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a5a8:	add	x0, x0, #0x490
  40a5ac:	ldr	w0, [x0, #32]
  40a5b0:	cmp	w0, #0x0
  40a5b4:	b.eq	40a5c0 <clear@@Base+0x6374>  // b.none
  40a5b8:	mov	w0, #0x1                   	// #1
  40a5bc:	b	40a5fc <clear@@Base+0x63b0>
  40a5c0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a5c4:	add	x0, x0, #0x4f0
  40a5c8:	ldr	w0, [x0, #32]
  40a5cc:	cmp	w0, #0x0
  40a5d0:	b.eq	40a5dc <clear@@Base+0x6390>  // b.none
  40a5d4:	mov	w0, #0x1                   	// #1
  40a5d8:	b	40a5fc <clear@@Base+0x63b0>
  40a5dc:	adrp	x0, 443000 <PC+0x2788>
  40a5e0:	add	x0, x0, #0xa78
  40a5e4:	ldr	w0, [x0]
  40a5e8:	cmp	w0, #0x0
  40a5ec:	b.eq	40a5f8 <clear@@Base+0x63ac>  // b.none
  40a5f0:	mov	w0, #0x1                   	// #1
  40a5f4:	b	40a5fc <clear@@Base+0x63b0>
  40a5f8:	mov	w0, #0x0                   	// #0
  40a5fc:	ret
  40a600:	stp	x29, x30, [sp, #-80]!
  40a604:	mov	x29, sp
  40a608:	str	xzr, [sp, #64]
  40a60c:	str	wzr, [sp, #76]
  40a610:	bl	40a5a4 <clear@@Base+0x6358>
  40a614:	cmp	w0, #0x0
  40a618:	b.eq	40a750 <clear@@Base+0x6504>  // b.none
  40a61c:	bl	409e34 <clear@@Base+0x5be8>
  40a620:	str	x0, [sp, #56]
  40a624:	ldr	x0, [sp, #56]
  40a628:	cmp	x0, #0x0
  40a62c:	b.eq	40a758 <clear@@Base+0x650c>  // b.none
  40a630:	ldr	x0, [sp, #56]
  40a634:	bl	40a334 <clear@@Base+0x60e8>
  40a638:	str	x0, [sp, #48]
  40a63c:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a640:	add	x1, x0, #0xfb0
  40a644:	ldr	x0, [sp, #48]
  40a648:	bl	401910 <fopen@plt>
  40a64c:	str	x0, [sp, #64]
  40a650:	ldr	x0, [sp, #64]
  40a654:	cmp	x0, #0x0
  40a658:	b.eq	40a73c <clear@@Base+0x64f0>  // b.none
  40a65c:	ldr	x0, [sp, #64]
  40a660:	bl	40a528 <clear@@Base+0x62dc>
  40a664:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a668:	add	x0, x0, #0xfb8
  40a66c:	bl	40e4d8 <clear@@Base+0xa28c>
  40a670:	str	x0, [sp, #40]
  40a674:	ldr	x0, [sp, #40]
  40a678:	cmp	x0, #0x0
  40a67c:	b.eq	40a68c <clear@@Base+0x6440>  // b.none
  40a680:	ldr	x0, [sp, #40]
  40a684:	bl	4018e0 <atoi@plt>
  40a688:	str	w0, [sp, #76]
  40a68c:	ldr	w0, [sp, #76]
  40a690:	cmp	w0, #0x0
  40a694:	b.gt	40a6a0 <clear@@Base+0x6454>
  40a698:	mov	w0, #0x64                  	// #100
  40a69c:	str	w0, [sp, #76]
  40a6a0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a6a4:	add	x0, x0, #0x490
  40a6a8:	bl	409de4 <clear@@Base+0x5b98>
  40a6ac:	mov	w1, w0
  40a6b0:	ldr	w0, [sp, #76]
  40a6b4:	sub	w0, w1, w0
  40a6b8:	str	w0, [sp, #36]
  40a6bc:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a6c0:	add	x0, x0, #0x4f0
  40a6c4:	bl	409de4 <clear@@Base+0x5b98>
  40a6c8:	mov	w1, w0
  40a6cc:	ldr	w0, [sp, #76]
  40a6d0:	sub	w0, w1, w0
  40a6d4:	str	w0, [sp, #32]
  40a6d8:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a6dc:	add	x2, x0, #0xf70
  40a6e0:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a6e4:	add	x1, x0, #0xfa0
  40a6e8:	ldr	x0, [sp, #64]
  40a6ec:	bl	401be0 <fprintf@plt>
  40a6f0:	ldr	x0, [sp, #64]
  40a6f4:	str	x0, [sp, #24]
  40a6f8:	str	xzr, [sp, #16]
  40a6fc:	add	x0, sp, #0x10
  40a700:	ldr	w3, [sp, #32]
  40a704:	ldr	w2, [sp, #36]
  40a708:	mov	x1, x0
  40a70c:	adrp	x0, 40a000 <clear@@Base+0x5db4>
  40a710:	add	x0, x0, #0x3cc
  40a714:	bl	40a164 <clear@@Base+0x5f18>
  40a718:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a71c:	add	x1, x0, #0xf98
  40a720:	ldr	x0, [sp, #64]
  40a724:	bl	417bcc <clear@@Base+0x13980>
  40a728:	ldr	x0, [sp, #64]
  40a72c:	bl	4018c0 <fclose@plt>
  40a730:	ldr	x1, [sp, #56]
  40a734:	ldr	x0, [sp, #48]
  40a738:	bl	401ab0 <rename@plt>
  40a73c:	ldr	x0, [sp, #48]
  40a740:	bl	401a90 <free@plt>
  40a744:	ldr	x0, [sp, #56]
  40a748:	bl	401a90 <free@plt>
  40a74c:	b	40a75c <clear@@Base+0x6510>
  40a750:	nop
  40a754:	b	40a75c <clear@@Base+0x6510>
  40a758:	nop
  40a75c:	ldp	x29, x30, [sp], #80
  40a760:	ret
  40a764:	stp	x29, x30, [sp, #-16]!
  40a768:	mov	x29, sp
  40a76c:	bl	41d5f8 <error@@Base+0x229c>
  40a770:	bl	404328 <clear@@Base+0xdc>
  40a774:	bl	41ab60 <clear@@Base+0x16914>
  40a778:	nop
  40a77c:	ldp	x29, x30, [sp], #16
  40a780:	ret
  40a784:	stp	x29, x30, [sp, #-32]!
  40a788:	mov	x29, sp
  40a78c:	str	w0, [sp, #28]
  40a790:	adrp	x0, 441000 <PC+0x788>
  40a794:	add	x0, x0, #0x7f0
  40a798:	ldr	w1, [sp, #28]
  40a79c:	str	w1, [x0]
  40a7a0:	bl	403e18 <setlocale@plt+0x21f8>
  40a7a4:	bl	404328 <clear@@Base+0xdc>
  40a7a8:	bl	407cd4 <clear@@Base+0x3a88>
  40a7ac:	nop
  40a7b0:	ldp	x29, x30, [sp], #32
  40a7b4:	ret
  40a7b8:	stp	x29, x30, [sp, #-16]!
  40a7bc:	mov	x29, sp
  40a7c0:	adrp	x0, 441000 <PC+0x788>
  40a7c4:	add	x0, x0, #0x7f0
  40a7c8:	ldr	w0, [x0]
  40a7cc:	cmp	w0, #0x0
  40a7d0:	b.eq	40a7e8 <clear@@Base+0x659c>  // b.none
  40a7d4:	adrp	x0, 441000 <PC+0x788>
  40a7d8:	add	x0, x0, #0x7f0
  40a7dc:	str	wzr, [x0]
  40a7e0:	bl	403dc4 <setlocale@plt+0x21a4>
  40a7e4:	b	40a7ec <clear@@Base+0x65a0>
  40a7e8:	nop
  40a7ec:	ldp	x29, x30, [sp], #16
  40a7f0:	ret
  40a7f4:	stp	x29, x30, [sp, #-48]!
  40a7f8:	mov	x29, sp
  40a7fc:	str	w0, [sp, #44]
  40a800:	str	x1, [sp, #32]
  40a804:	str	x2, [sp, #24]
  40a808:	str	w3, [sp, #40]
  40a80c:	ldr	w0, [sp, #44]
  40a810:	bl	40a784 <clear@@Base+0x6538>
  40a814:	ldr	x0, [sp, #32]
  40a818:	bl	407d1c <clear@@Base+0x3ad0>
  40a81c:	ldr	w1, [sp, #40]
  40a820:	ldr	x0, [sp, #24]
  40a824:	bl	408bc8 <clear@@Base+0x497c>
  40a828:	nop
  40a82c:	ldp	x29, x30, [sp], #48
  40a830:	ret
  40a834:	adrp	x0, 441000 <PC+0x788>
  40a838:	add	x0, x0, #0x7f0
  40a83c:	ldr	w0, [x0]
  40a840:	cmp	w0, #0x0
  40a844:	b.eq	40a864 <clear@@Base+0x6618>  // b.none
  40a848:	adrp	x0, 441000 <PC+0x788>
  40a84c:	add	x0, x0, #0x7f0
  40a850:	ldr	w0, [x0]
  40a854:	cmp	w0, #0x16
  40a858:	b.eq	40a864 <clear@@Base+0x6618>  // b.none
  40a85c:	mov	w0, #0x1                   	// #1
  40a860:	b	40a868 <clear@@Base+0x661c>
  40a864:	mov	w0, #0x0                   	// #0
  40a868:	ret
  40a86c:	stp	x29, x30, [sp, #-16]!
  40a870:	mov	x29, sp
  40a874:	adrp	x0, 441000 <PC+0x788>
  40a878:	add	x0, x0, #0x7f4
  40a87c:	ldr	w0, [x0]
  40a880:	and	w0, w0, #0x2000
  40a884:	cmp	w0, #0x0
  40a888:	b.eq	40a898 <clear@@Base+0x664c>  // b.none
  40a88c:	mov	w0, #0x37                  	// #55
  40a890:	bl	40a784 <clear@@Base+0x6538>
  40a894:	b	40a8c4 <clear@@Base+0x6678>
  40a898:	adrp	x0, 441000 <PC+0x788>
  40a89c:	add	x0, x0, #0x7f4
  40a8a0:	ldr	w0, [x0]
  40a8a4:	and	w0, w0, #0x1
  40a8a8:	cmp	w0, #0x0
  40a8ac:	b.eq	40a8bc <clear@@Base+0x6670>  // b.none
  40a8b0:	mov	w0, #0xf                   	// #15
  40a8b4:	bl	40a784 <clear@@Base+0x6538>
  40a8b8:	b	40a8c4 <clear@@Base+0x6678>
  40a8bc:	mov	w0, #0x5                   	// #5
  40a8c0:	bl	40a784 <clear@@Base+0x6538>
  40a8c4:	adrp	x0, 441000 <PC+0x788>
  40a8c8:	add	x0, x0, #0x7f4
  40a8cc:	ldr	w0, [x0]
  40a8d0:	and	w0, w0, #0x100
  40a8d4:	cmp	w0, #0x0
  40a8d8:	b.eq	40a8e8 <clear@@Base+0x669c>  // b.none
  40a8dc:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a8e0:	add	x0, x0, #0xfc8
  40a8e4:	bl	407d1c <clear@@Base+0x3ad0>
  40a8e8:	adrp	x0, 441000 <PC+0x788>
  40a8ec:	add	x0, x0, #0x7f4
  40a8f0:	ldr	w0, [x0]
  40a8f4:	and	w0, w0, #0x400
  40a8f8:	cmp	w0, #0x0
  40a8fc:	b.eq	40a90c <clear@@Base+0x66c0>  // b.none
  40a900:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a904:	add	x0, x0, #0xfd8
  40a908:	bl	407d1c <clear@@Base+0x3ad0>
  40a90c:	adrp	x0, 441000 <PC+0x788>
  40a910:	add	x0, x0, #0x7f4
  40a914:	ldr	w0, [x0]
  40a918:	and	w0, w0, #0x200
  40a91c:	cmp	w0, #0x0
  40a920:	b.eq	40a930 <clear@@Base+0x66e4>  // b.none
  40a924:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a928:	add	x0, x0, #0xfe8
  40a92c:	bl	407d1c <clear@@Base+0x3ad0>
  40a930:	adrp	x0, 441000 <PC+0x788>
  40a934:	add	x0, x0, #0x7f4
  40a938:	ldr	w0, [x0]
  40a93c:	and	w0, w0, #0x4
  40a940:	cmp	w0, #0x0
  40a944:	b.eq	40a954 <clear@@Base+0x6708>  // b.none
  40a948:	adrp	x0, 421000 <winch@@Base+0x1630>
  40a94c:	add	x0, x0, #0xff8
  40a950:	bl	407d1c <clear@@Base+0x3ad0>
  40a954:	adrp	x0, 441000 <PC+0x788>
  40a958:	add	x0, x0, #0x7f4
  40a95c:	ldr	w0, [x0]
  40a960:	and	w0, w0, #0x1000
  40a964:	cmp	w0, #0x0
  40a968:	b.eq	40a978 <clear@@Base+0x672c>  // b.none
  40a96c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40a970:	add	x0, x0, #0x8
  40a974:	bl	407d1c <clear@@Base+0x3ad0>
  40a978:	adrp	x0, 441000 <PC+0x788>
  40a97c:	add	x0, x0, #0x7f4
  40a980:	ldr	w0, [x0]
  40a984:	and	w0, w0, #0x2000
  40a988:	cmp	w0, #0x0
  40a98c:	b.eq	40a9a0 <clear@@Base+0x6754>  // b.none
  40a990:	adrp	x0, 422000 <winch@@Base+0x2630>
  40a994:	add	x0, x0, #0x18
  40a998:	bl	407d1c <clear@@Base+0x3ad0>
  40a99c:	b	40a9d4 <clear@@Base+0x6788>
  40a9a0:	adrp	x0, 441000 <PC+0x788>
  40a9a4:	add	x0, x0, #0x7f4
  40a9a8:	ldr	w0, [x0]
  40a9ac:	and	w0, w0, #0x1
  40a9b0:	cmp	w0, #0x0
  40a9b4:	b.eq	40a9c8 <clear@@Base+0x677c>  // b.none
  40a9b8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40a9bc:	add	x0, x0, #0x20
  40a9c0:	bl	407d1c <clear@@Base+0x3ad0>
  40a9c4:	b	40a9d4 <clear@@Base+0x6788>
  40a9c8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40a9cc:	add	x0, x0, #0x28
  40a9d0:	bl	407d1c <clear@@Base+0x3ad0>
  40a9d4:	adrp	x0, 445000 <PC+0x4788>
  40a9d8:	add	x0, x0, #0x220
  40a9dc:	str	wzr, [x0]
  40a9e0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40a9e4:	add	x0, x0, #0x4b8
  40a9e8:	ldr	x0, [x0]
  40a9ec:	mov	w1, #0x0                   	// #0
  40a9f0:	bl	408bc8 <clear@@Base+0x497c>
  40a9f4:	nop
  40a9f8:	ldp	x29, x30, [sp], #16
  40a9fc:	ret
  40aa00:	stp	x29, x30, [sp, #-32]!
  40aa04:	mov	x29, sp
  40aa08:	adrp	x0, 441000 <PC+0x788>
  40aa0c:	add	x0, x0, #0x814
  40aa10:	ldr	w0, [x0]
  40aa14:	and	w0, w0, #0x40
  40aa18:	str	w0, [sp, #28]
  40aa1c:	adrp	x0, 441000 <PC+0x788>
  40aa20:	add	x0, x0, #0x814
  40aa24:	ldr	w0, [x0]
  40aa28:	and	w0, w0, #0xffffffbf
  40aa2c:	str	w0, [sp, #24]
  40aa30:	ldr	w0, [sp, #24]
  40aa34:	cmp	w0, #0x0
  40aa38:	b.ne	40aa48 <clear@@Base+0x67fc>  // b.any
  40aa3c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40aa40:	add	x0, x0, #0x30
  40aa44:	b	40aa50 <clear@@Base+0x6804>
  40aa48:	adrp	x0, 422000 <winch@@Base+0x2630>
  40aa4c:	add	x0, x0, #0x38
  40aa50:	str	x0, [sp, #16]
  40aa54:	mov	w0, #0x2f                  	// #47
  40aa58:	bl	40a784 <clear@@Base+0x6538>
  40aa5c:	ldr	x0, [sp, #16]
  40aa60:	bl	407d1c <clear@@Base+0x3ad0>
  40aa64:	adrp	x0, 441000 <PC+0x788>
  40aa68:	add	x0, x0, #0x818
  40aa6c:	ldr	w0, [x0]
  40aa70:	cmp	w0, #0x0
  40aa74:	b.eq	40aa80 <clear@@Base+0x6834>  // b.none
  40aa78:	ldr	x0, [sp, #16]
  40aa7c:	bl	407d1c <clear@@Base+0x3ad0>
  40aa80:	ldr	w0, [sp, #28]
  40aa84:	cmp	w0, #0x0
  40aa88:	b.eq	40aa98 <clear@@Base+0x684c>  // b.none
  40aa8c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40aa90:	add	x0, x0, #0x40
  40aa94:	bl	407d1c <clear@@Base+0x3ad0>
  40aa98:	ldr	w0, [sp, #24]
  40aa9c:	cmp	w0, #0x2
  40aaa0:	b.eq	40aab4 <clear@@Base+0x6868>  // b.none
  40aaa4:	ldr	w0, [sp, #24]
  40aaa8:	cmp	w0, #0x3
  40aaac:	b.eq	40aac4 <clear@@Base+0x6878>  // b.none
  40aab0:	b	40aad4 <clear@@Base+0x6888>
  40aab4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40aab8:	add	x0, x0, #0x48
  40aabc:	bl	407d1c <clear@@Base+0x3ad0>
  40aac0:	b	40aad4 <clear@@Base+0x6888>
  40aac4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40aac8:	add	x0, x0, #0x50
  40aacc:	bl	407d1c <clear@@Base+0x3ad0>
  40aad0:	nop
  40aad4:	adrp	x0, 445000 <PC+0x4788>
  40aad8:	add	x0, x0, #0x220
  40aadc:	str	wzr, [x0]
  40aae0:	mov	w1, #0x0                   	// #0
  40aae4:	mov	x0, #0x0                   	// #0
  40aae8:	bl	408bc8 <clear@@Base+0x497c>
  40aaec:	nop
  40aaf0:	ldp	x29, x30, [sp], #32
  40aaf4:	ret
  40aaf8:	stp	x29, x30, [sp, #-32]!
  40aafc:	mov	x29, sp
  40ab00:	bl	40a764 <clear@@Base+0x6518>
  40ab04:	bl	409da0 <clear@@Base+0x5b54>
  40ab08:	str	x0, [sp, #24]
  40ab0c:	adrp	x0, 441000 <PC+0x788>
  40ab10:	add	x0, x0, #0x7f0
  40ab14:	ldr	w0, [x0]
  40ab18:	cmp	w0, #0x37
  40ab1c:	b.eq	40abcc <clear@@Base+0x6980>  // b.none
  40ab20:	cmp	w0, #0x37
  40ab24:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab28:	cmp	w0, #0x2f
  40ab2c:	b.eq	40ac90 <clear@@Base+0x6a44>  // b.none
  40ab30:	cmp	w0, #0x2f
  40ab34:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab38:	cmp	w0, #0x25
  40ab3c:	b.eq	40ae1c <clear@@Base+0x6bd0>  // b.none
  40ab40:	cmp	w0, #0x25
  40ab44:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab48:	cmp	w0, #0x24
  40ab4c:	b.eq	40ad10 <clear@@Base+0x6ac4>  // b.none
  40ab50:	cmp	w0, #0x24
  40ab54:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab58:	cmp	w0, #0x23
  40ab5c:	b.eq	40acd4 <clear@@Base+0x6a88>  // b.none
  40ab60:	cmp	w0, #0x23
  40ab64:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab68:	cmp	w0, #0x1b
  40ab6c:	b.eq	40ad70 <clear@@Base+0x6b24>  // b.none
  40ab70:	cmp	w0, #0x1b
  40ab74:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab78:	cmp	w0, #0xf
  40ab7c:	b.eq	40abac <clear@@Base+0x6960>  // b.none
  40ab80:	cmp	w0, #0xf
  40ab84:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab88:	cmp	w0, #0xa
  40ab8c:	b.eq	40ac10 <clear@@Base+0x69c4>  // b.none
  40ab90:	cmp	w0, #0xa
  40ab94:	b.gt	40ae6c <clear@@Base+0x6c20>
  40ab98:	cmp	w0, #0x5
  40ab9c:	b.eq	40abac <clear@@Base+0x6960>  // b.none
  40aba0:	cmp	w0, #0x9
  40aba4:	b.eq	40ad4c <clear@@Base+0x6b00>  // b.none
  40aba8:	b	40ae6c <clear@@Base+0x6c20>
  40abac:	adrp	x0, 441000 <PC+0x788>
  40abb0:	add	x0, x0, #0x7f8
  40abb4:	ldr	x0, [x0]
  40abb8:	mov	w2, #0x0                   	// #0
  40abbc:	mov	w1, w0
  40abc0:	ldr	x0, [sp, #24]
  40abc4:	bl	40bda8 <clear@@Base+0x7b5c>
  40abc8:	b	40ae6c <clear@@Base+0x6c20>
  40abcc:	adrp	x0, 441000 <PC+0x788>
  40abd0:	add	x0, x0, #0x7f4
  40abd4:	ldr	w0, [x0]
  40abd8:	eor	w1, w0, #0x100
  40abdc:	adrp	x0, 441000 <PC+0x788>
  40abe0:	add	x0, x0, #0x7f4
  40abe4:	str	w1, [x0]
  40abe8:	adrp	x0, 441000 <PC+0x788>
  40abec:	add	x0, x0, #0x7f4
  40abf0:	ldr	w0, [x0]
  40abf4:	mov	w1, w0
  40abf8:	ldr	x0, [sp, #24]
  40abfc:	bl	41f870 <error@@Base+0x4514>
  40ac00:	b	40ae6c <clear@@Base+0x6c20>
  40ac04:	ldr	x0, [sp, #24]
  40ac08:	add	x0, x0, #0x1
  40ac0c:	str	x0, [sp, #24]
  40ac10:	ldr	x0, [sp, #24]
  40ac14:	ldrb	w0, [x0]
  40ac18:	cmp	w0, #0x2b
  40ac1c:	b.eq	40ac04 <clear@@Base+0x69b8>  // b.none
  40ac20:	ldr	x0, [sp, #24]
  40ac24:	ldrb	w0, [x0]
  40ac28:	cmp	w0, #0x20
  40ac2c:	b.eq	40ac04 <clear@@Base+0x69b8>  // b.none
  40ac30:	adrp	x0, 440000 <winch@@Base+0x20630>
  40ac34:	add	x0, x0, #0x880
  40ac38:	ldr	x0, [x0]
  40ac3c:	cmp	x0, #0x0
  40ac40:	b.eq	40ac54 <clear@@Base+0x6a08>  // b.none
  40ac44:	adrp	x0, 440000 <winch@@Base+0x20630>
  40ac48:	add	x0, x0, #0x880
  40ac4c:	ldr	x0, [x0]
  40ac50:	bl	401a90 <free@plt>
  40ac54:	ldr	x0, [sp, #24]
  40ac58:	ldrb	w0, [x0]
  40ac5c:	cmp	w0, #0x0
  40ac60:	b.ne	40ac74 <clear@@Base+0x6a28>  // b.any
  40ac64:	adrp	x0, 440000 <winch@@Base+0x20630>
  40ac68:	add	x0, x0, #0x880
  40ac6c:	str	xzr, [x0]
  40ac70:	b	40ae6c <clear@@Base+0x6c20>
  40ac74:	ldr	x0, [sp, #24]
  40ac78:	bl	402308 <setlocale@plt+0x6e8>
  40ac7c:	mov	x1, x0
  40ac80:	adrp	x0, 440000 <winch@@Base+0x20630>
  40ac84:	add	x0, x0, #0x880
  40ac88:	str	x1, [x0]
  40ac8c:	b	40ae6c <clear@@Base+0x6c20>
  40ac90:	adrp	x0, 441000 <PC+0x788>
  40ac94:	add	x0, x0, #0x808
  40ac98:	ldr	x4, [x0]
  40ac9c:	adrp	x0, 441000 <PC+0x788>
  40aca0:	add	x0, x0, #0x810
  40aca4:	ldr	w1, [x0]
  40aca8:	adrp	x0, 441000 <PC+0x788>
  40acac:	add	x0, x0, #0x814
  40acb0:	ldr	w0, [x0]
  40acb4:	mov	w3, w0
  40acb8:	ldr	x2, [sp, #24]
  40acbc:	mov	x0, x4
  40acc0:	bl	419954 <clear@@Base+0x15708>
  40acc4:	adrp	x0, 441000 <PC+0x788>
  40acc8:	add	x0, x0, #0x808
  40accc:	str	xzr, [x0]
  40acd0:	b	40ae6c <clear@@Base+0x6c20>
  40acd4:	ldr	x0, [sp, #24]
  40acd8:	ldrb	w0, [x0]
  40acdc:	mov	w4, w0
  40ace0:	ldr	x0, [sp, #24]
  40ace4:	add	x0, x0, #0x1
  40ace8:	ldrb	w0, [x0]
  40acec:	mov	w1, w0
  40acf0:	adrp	x0, 441000 <PC+0x788>
  40acf4:	add	x0, x0, #0x7f8
  40acf8:	ldr	x0, [x0]
  40acfc:	mov	w3, w0
  40ad00:	mov	w2, #0x1                   	// #1
  40ad04:	mov	w0, w4
  40ad08:	bl	4046ec <clear@@Base+0x4a0>
  40ad0c:	b	40ae6c <clear@@Base+0x6c20>
  40ad10:	ldr	x0, [sp, #24]
  40ad14:	add	x0, x0, #0x1
  40ad18:	ldrb	w0, [x0]
  40ad1c:	mov	w4, w0
  40ad20:	ldr	x0, [sp, #24]
  40ad24:	ldrb	w0, [x0]
  40ad28:	mov	w1, w0
  40ad2c:	adrp	x0, 441000 <PC+0x788>
  40ad30:	add	x0, x0, #0x7f8
  40ad34:	ldr	x0, [x0]
  40ad38:	mov	w3, w0
  40ad3c:	mov	w2, #0x0                   	// #0
  40ad40:	mov	w0, w4
  40ad44:	bl	4046ec <clear@@Base+0x4a0>
  40ad48:	b	40ae6c <clear@@Base+0x6c20>
  40ad4c:	adrp	x0, 445000 <PC+0x4788>
  40ad50:	add	x0, x0, #0x19c
  40ad54:	ldr	w0, [x0]
  40ad58:	cmp	w0, #0x0
  40ad5c:	b.ne	40ae58 <clear@@Base+0x6c0c>  // b.any
  40ad60:	ldr	x0, [sp, #24]
  40ad64:	bl	40f738 <clear@@Base+0xb4ec>
  40ad68:	bl	41fc9c <winch@@Base+0x2cc>
  40ad6c:	b	40ae6c <clear@@Base+0x6c20>
  40ad70:	ldr	x0, [sp, #24]
  40ad74:	ldrb	w0, [x0]
  40ad78:	cmp	w0, #0x21
  40ad7c:	b.eq	40adbc <clear@@Base+0x6b70>  // b.none
  40ad80:	adrp	x0, 441000 <PC+0x788>
  40ad84:	add	x0, x0, #0x7e8
  40ad88:	ldr	x0, [x0]
  40ad8c:	cmp	x0, #0x0
  40ad90:	b.eq	40ada4 <clear@@Base+0x6b58>  // b.none
  40ad94:	adrp	x0, 441000 <PC+0x788>
  40ad98:	add	x0, x0, #0x7e8
  40ad9c:	ldr	x0, [x0]
  40ada0:	bl	401a90 <free@plt>
  40ada4:	ldr	x0, [sp, #24]
  40ada8:	bl	4103d8 <clear@@Base+0xc18c>
  40adac:	mov	x1, x0
  40adb0:	adrp	x0, 441000 <PC+0x788>
  40adb4:	add	x0, x0, #0x7e8
  40adb8:	str	x1, [x0]
  40adbc:	adrp	x0, 445000 <PC+0x4788>
  40adc0:	add	x0, x0, #0x19c
  40adc4:	ldr	w0, [x0]
  40adc8:	cmp	w0, #0x0
  40adcc:	b.ne	40ae60 <clear@@Base+0x6c14>  // b.any
  40add0:	adrp	x0, 441000 <PC+0x788>
  40add4:	add	x0, x0, #0x7e8
  40add8:	ldr	x0, [x0]
  40addc:	cmp	x0, #0x0
  40ade0:	b.ne	40adfc <clear@@Base+0x6bb0>  // b.any
  40ade4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ade8:	add	x1, x0, #0x58
  40adec:	adrp	x0, 422000 <winch@@Base+0x2630>
  40adf0:	add	x0, x0, #0x60
  40adf4:	bl	416d80 <clear@@Base+0x12b34>
  40adf8:	b	40ae6c <clear@@Base+0x6c20>
  40adfc:	adrp	x0, 441000 <PC+0x788>
  40ae00:	add	x0, x0, #0x7e8
  40ae04:	ldr	x2, [x0]
  40ae08:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ae0c:	add	x1, x0, #0x58
  40ae10:	mov	x0, x2
  40ae14:	bl	416d80 <clear@@Base+0x12b34>
  40ae18:	b	40ae6c <clear@@Base+0x6c20>
  40ae1c:	adrp	x0, 445000 <PC+0x4788>
  40ae20:	add	x0, x0, #0x19c
  40ae24:	ldr	w0, [x0]
  40ae28:	cmp	w0, #0x0
  40ae2c:	b.ne	40ae68 <clear@@Base+0x6c1c>  // b.any
  40ae30:	adrp	x0, 441000 <PC+0x788>
  40ae34:	add	x0, x0, #0x830
  40ae38:	ldrb	w0, [x0]
  40ae3c:	ldr	x1, [sp, #24]
  40ae40:	bl	416fd4 <clear@@Base+0x12d88>
  40ae44:	mov	x1, #0x0                   	// #0
  40ae48:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ae4c:	add	x0, x0, #0x68
  40ae50:	bl	41b35c <error@@Base>
  40ae54:	b	40ae6c <clear@@Base+0x6c20>
  40ae58:	nop
  40ae5c:	b	40ae6c <clear@@Base+0x6c20>
  40ae60:	nop
  40ae64:	b	40ae6c <clear@@Base+0x6c20>
  40ae68:	nop
  40ae6c:	nop
  40ae70:	ldp	x29, x30, [sp], #32
  40ae74:	ret
  40ae78:	sub	sp, sp, #0x10
  40ae7c:	str	w0, [sp, #12]
  40ae80:	adrp	x0, 445000 <PC+0x4788>
  40ae84:	add	x0, x0, #0x1c4
  40ae88:	ldr	w0, [x0]
  40ae8c:	ldr	w1, [sp, #12]
  40ae90:	cmp	w1, w0
  40ae94:	b.eq	40aec8 <clear@@Base+0x6c7c>  // b.none
  40ae98:	adrp	x0, 445000 <PC+0x4788>
  40ae9c:	add	x0, x0, #0x1dc
  40aea0:	ldr	w0, [x0]
  40aea4:	ldr	w1, [sp, #12]
  40aea8:	cmp	w1, w0
  40aeac:	b.eq	40aec8 <clear@@Base+0x6c7c>  // b.none
  40aeb0:	adrp	x0, 445000 <PC+0x4788>
  40aeb4:	add	x0, x0, #0x1c0
  40aeb8:	ldr	w0, [x0]
  40aebc:	ldr	w1, [sp, #12]
  40aec0:	cmp	w1, w0
  40aec4:	b.ne	40aed0 <clear@@Base+0x6c84>  // b.any
  40aec8:	mov	w0, #0x1                   	// #1
  40aecc:	b	40aed4 <clear@@Base+0x6c88>
  40aed0:	mov	w0, #0x0                   	// #0
  40aed4:	add	sp, sp, #0x10
  40aed8:	ret
  40aedc:	sub	sp, sp, #0x10
  40aee0:	str	w0, [sp, #12]
  40aee4:	ldr	w0, [sp, #12]
  40aee8:	cmp	w0, #0xa
  40aeec:	b.eq	40aefc <clear@@Base+0x6cb0>  // b.none
  40aef0:	ldr	w0, [sp, #12]
  40aef4:	cmp	w0, #0xd
  40aef8:	b.ne	40af04 <clear@@Base+0x6cb8>  // b.any
  40aefc:	mov	w0, #0x1                   	// #1
  40af00:	b	40af08 <clear@@Base+0x6cbc>
  40af04:	mov	w0, #0x0                   	// #0
  40af08:	add	sp, sp, #0x10
  40af0c:	ret
  40af10:	stp	x29, x30, [sp, #-48]!
  40af14:	mov	x29, sp
  40af18:	str	w0, [sp, #28]
  40af1c:	adrp	x0, 441000 <PC+0x788>
  40af20:	add	x0, x0, #0x814
  40af24:	ldr	w0, [x0]
  40af28:	and	w0, w0, #0xffffffbf
  40af2c:	str	w0, [sp, #44]
  40af30:	ldr	w0, [sp, #44]
  40af34:	cmp	w0, #0x0
  40af38:	b.ne	40af64 <clear@@Base+0x6d18>  // b.any
  40af3c:	ldr	w0, [sp, #28]
  40af40:	cmp	w0, #0x5f
  40af44:	b.ne	40b054 <clear@@Base+0x6e08>  // b.any
  40af48:	adrp	x0, 441000 <PC+0x788>
  40af4c:	add	x0, x0, #0x818
  40af50:	mov	w1, #0x1                   	// #1
  40af54:	str	w1, [x0]
  40af58:	bl	40aa00 <clear@@Base+0x67b4>
  40af5c:	mov	w0, #0x2                   	// #2
  40af60:	b	40b058 <clear@@Base+0x6e0c>
  40af64:	ldr	w0, [sp, #28]
  40af68:	cmp	w0, #0x2d
  40af6c:	b.eq	40b038 <clear@@Base+0x6dec>  // b.none
  40af70:	ldr	w0, [sp, #28]
  40af74:	cmp	w0, #0x2d
  40af78:	b.gt	40b054 <clear@@Base+0x6e08>
  40af7c:	ldr	w0, [sp, #28]
  40af80:	cmp	w0, #0x2b
  40af84:	b.eq	40afb0 <clear@@Base+0x6d64>  // b.none
  40af88:	ldr	w0, [sp, #28]
  40af8c:	cmp	w0, #0x2b
  40af90:	b.gt	40b054 <clear@@Base+0x6e08>
  40af94:	ldr	w0, [sp, #28]
  40af98:	cmp	w0, #0x10
  40af9c:	b.eq	40b010 <clear@@Base+0x6dc4>  // b.none
  40afa0:	ldr	w0, [sp, #28]
  40afa4:	cmp	w0, #0x21
  40afa8:	b.eq	40afe0 <clear@@Base+0x6d94>  // b.none
  40afac:	b	40b054 <clear@@Base+0x6e08>
  40afb0:	ldr	w0, [sp, #44]
  40afb4:	cmp	w0, #0x2
  40afb8:	b.ne	40afc4 <clear@@Base+0x6d78>  // b.any
  40afbc:	mov	w0, #0x1                   	// #1
  40afc0:	b	40afc8 <clear@@Base+0x6d7c>
  40afc4:	mov	w0, #0x2                   	// #2
  40afc8:	adrp	x1, 441000 <PC+0x788>
  40afcc:	add	x1, x1, #0x814
  40afd0:	str	w0, [x1]
  40afd4:	bl	40aa00 <clear@@Base+0x67b4>
  40afd8:	mov	w0, #0x2                   	// #2
  40afdc:	b	40b058 <clear@@Base+0x6e0c>
  40afe0:	ldr	w0, [sp, #44]
  40afe4:	cmp	w0, #0x3
  40afe8:	b.ne	40aff4 <clear@@Base+0x6da8>  // b.any
  40afec:	mov	w0, #0x1                   	// #1
  40aff0:	b	40aff8 <clear@@Base+0x6dac>
  40aff4:	mov	w0, #0x3                   	// #3
  40aff8:	adrp	x1, 441000 <PC+0x788>
  40affc:	add	x1, x1, #0x814
  40b000:	str	w0, [x1]
  40b004:	bl	40aa00 <clear@@Base+0x67b4>
  40b008:	mov	w0, #0x2                   	// #2
  40b00c:	b	40b058 <clear@@Base+0x6e0c>
  40b010:	adrp	x0, 441000 <PC+0x788>
  40b014:	add	x0, x0, #0x814
  40b018:	ldr	w0, [x0]
  40b01c:	eor	w1, w0, #0x40
  40b020:	adrp	x0, 441000 <PC+0x788>
  40b024:	add	x0, x0, #0x814
  40b028:	str	w1, [x0]
  40b02c:	bl	40aa00 <clear@@Base+0x67b4>
  40b030:	mov	w0, #0x2                   	// #2
  40b034:	b	40b058 <clear@@Base+0x6e0c>
  40b038:	adrp	x0, 441000 <PC+0x788>
  40b03c:	add	x0, x0, #0x818
  40b040:	mov	w1, #0x1                   	// #1
  40b044:	str	w1, [x0]
  40b048:	bl	40aa00 <clear@@Base+0x67b4>
  40b04c:	mov	w0, #0x2                   	// #2
  40b050:	b	40b058 <clear@@Base+0x6e0c>
  40b054:	mov	w0, #0x0                   	// #0
  40b058:	ldp	x29, x30, [sp], #48
  40b05c:	ret
  40b060:	stp	x29, x30, [sp, #-64]!
  40b064:	mov	x29, sp
  40b068:	str	w0, [sp, #28]
  40b06c:	adrp	x0, 441000 <PC+0x788>
  40b070:	add	x0, x0, #0x808
  40b074:	ldr	x0, [x0]
  40b078:	cmp	x0, #0x0
  40b07c:	b.eq	40b0a0 <clear@@Base+0x6e54>  // b.none
  40b080:	ldr	w0, [sp, #28]
  40b084:	bl	40ae78 <clear@@Base+0x6c2c>
  40b088:	cmp	w0, #0x0
  40b08c:	b.eq	40b098 <clear@@Base+0x6e4c>  // b.none
  40b090:	mov	w0, #0x1                   	// #1
  40b094:	b	40b1d4 <clear@@Base+0x6f88>
  40b098:	mov	w0, #0x2                   	// #2
  40b09c:	b	40b1d4 <clear@@Base+0x6f88>
  40b0a0:	ldr	w0, [sp, #28]
  40b0a4:	bl	409a6c <clear@@Base+0x5820>
  40b0a8:	cmp	w0, #0x1
  40b0ac:	b.ne	40b0b8 <clear@@Base+0x6e6c>  // b.any
  40b0b0:	mov	w0, #0x1                   	// #1
  40b0b4:	b	40b1d4 <clear@@Base+0x6f88>
  40b0b8:	bl	409da0 <clear@@Base+0x5b54>
  40b0bc:	str	x0, [sp, #56]
  40b0c0:	ldr	x0, [sp, #56]
  40b0c4:	ldrb	w0, [x0]
  40b0c8:	cmp	w0, #0x60
  40b0cc:	b.ls	40b0e8 <clear@@Base+0x6e9c>  // b.plast
  40b0d0:	ldr	x0, [sp, #56]
  40b0d4:	ldrb	w0, [x0]
  40b0d8:	cmp	w0, #0x7a
  40b0dc:	b.hi	40b0e8 <clear@@Base+0x6e9c>  // b.pmore
  40b0e0:	mov	w0, #0x1                   	// #1
  40b0e4:	b	40b0ec <clear@@Base+0x6ea0>
  40b0e8:	mov	w0, #0x0                   	// #0
  40b0ec:	adrp	x1, 441000 <PC+0x788>
  40b0f0:	add	x1, x1, #0x810
  40b0f4:	str	w0, [x1]
  40b0f8:	str	wzr, [sp, #44]
  40b0fc:	add	x2, sp, #0x2c
  40b100:	add	x1, sp, #0x30
  40b104:	add	x0, sp, #0x38
  40b108:	bl	41a5b8 <clear@@Base+0x1636c>
  40b10c:	mov	x1, x0
  40b110:	adrp	x0, 441000 <PC+0x788>
  40b114:	add	x0, x0, #0x808
  40b118:	str	x1, [x0]
  40b11c:	adrp	x0, 441000 <PC+0x788>
  40b120:	add	x0, x0, #0x808
  40b124:	ldr	x0, [x0]
  40b128:	cmp	x0, #0x0
  40b12c:	b.eq	40b1c0 <clear@@Base+0x6f74>  // b.none
  40b130:	bl	407c68 <clear@@Base+0x3a1c>
  40b134:	bl	40aa00 <clear@@Base+0x67b4>
  40b138:	ldr	x0, [sp, #48]
  40b13c:	str	x0, [sp, #56]
  40b140:	b	40b1ac <clear@@Base+0x6f60>
  40b144:	ldr	x0, [sp, #56]
  40b148:	ldrb	w0, [x0]
  40b14c:	str	w0, [sp, #28]
  40b150:	adrp	x0, 441000 <PC+0x788>
  40b154:	add	x0, x0, #0x810
  40b158:	ldr	w0, [x0]
  40b15c:	cmp	w0, #0x0
  40b160:	b.ne	40b188 <clear@@Base+0x6f3c>  // b.any
  40b164:	ldr	w0, [sp, #28]
  40b168:	cmp	w0, #0x60
  40b16c:	b.le	40b188 <clear@@Base+0x6f3c>
  40b170:	ldr	w0, [sp, #28]
  40b174:	cmp	w0, #0x7a
  40b178:	b.gt	40b188 <clear@@Base+0x6f3c>
  40b17c:	ldr	w0, [sp, #28]
  40b180:	sub	w0, w0, #0x20
  40b184:	str	w0, [sp, #28]
  40b188:	ldr	w0, [sp, #28]
  40b18c:	bl	409a6c <clear@@Base+0x5820>
  40b190:	cmp	w0, #0x0
  40b194:	b.eq	40b1a0 <clear@@Base+0x6f54>  // b.none
  40b198:	mov	w0, #0x1                   	// #1
  40b19c:	b	40b1d4 <clear@@Base+0x6f88>
  40b1a0:	ldr	x0, [sp, #56]
  40b1a4:	add	x0, x0, #0x1
  40b1a8:	str	x0, [sp, #56]
  40b1ac:	ldr	x0, [sp, #56]
  40b1b0:	ldrb	w0, [x0]
  40b1b4:	cmp	w0, #0x0
  40b1b8:	b.ne	40b144 <clear@@Base+0x6ef8>  // b.any
  40b1bc:	b	40b1d0 <clear@@Base+0x6f84>
  40b1c0:	ldr	w0, [sp, #44]
  40b1c4:	cmp	w0, #0x1
  40b1c8:	b.eq	40b1d0 <clear@@Base+0x6f84>  // b.none
  40b1cc:	bl	404218 <setlocale@plt+0x25f8>
  40b1d0:	mov	w0, #0x2                   	// #2
  40b1d4:	ldp	x29, x30, [sp], #64
  40b1d8:	ret
  40b1dc:	stp	x29, x30, [sp, #-48]!
  40b1e0:	mov	x29, sp
  40b1e4:	str	w0, [sp, #28]
  40b1e8:	adrp	x0, 441000 <PC+0x788>
  40b1ec:	add	x0, x0, #0x808
  40b1f0:	ldr	x0, [x0]
  40b1f4:	cmp	x0, #0x0
  40b1f8:	b.ne	40b228 <clear@@Base+0x6fdc>  // b.any
  40b1fc:	bl	407e60 <clear@@Base+0x3c14>
  40b200:	cmp	w0, #0x0
  40b204:	b.ne	40b228 <clear@@Base+0x6fdc>  // b.any
  40b208:	ldr	w0, [sp, #28]
  40b20c:	bl	40af10 <clear@@Base+0x6cc4>
  40b210:	str	w0, [sp, #44]
  40b214:	ldr	w0, [sp, #44]
  40b218:	cmp	w0, #0x0
  40b21c:	b.eq	40b228 <clear@@Base+0x6fdc>  // b.none
  40b220:	ldr	w0, [sp, #44]
  40b224:	b	40b3f4 <clear@@Base+0x71a8>
  40b228:	adrp	x0, 441000 <PC+0x788>
  40b22c:	add	x0, x0, #0x818
  40b230:	ldr	w0, [x0]
  40b234:	cmp	w0, #0x0
  40b238:	b.eq	40b2a4 <clear@@Base+0x7058>  // b.none
  40b23c:	ldr	w0, [sp, #28]
  40b240:	bl	40aedc <clear@@Base+0x6c90>
  40b244:	cmp	w0, #0x0
  40b248:	b.ne	40b258 <clear@@Base+0x700c>  // b.any
  40b24c:	ldr	w0, [sp, #28]
  40b250:	bl	40b060 <clear@@Base+0x6e14>
  40b254:	b	40b3f4 <clear@@Base+0x71a8>
  40b258:	adrp	x0, 441000 <PC+0x788>
  40b25c:	add	x0, x0, #0x808
  40b260:	ldr	x0, [x0]
  40b264:	cmp	x0, #0x0
  40b268:	b.ne	40b290 <clear@@Base+0x7044>  // b.any
  40b26c:	bl	409da0 <clear@@Base+0x5b54>
  40b270:	str	x0, [sp, #32]
  40b274:	add	x0, sp, #0x20
  40b278:	mov	x1, x0
  40b27c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40b280:	add	x0, x0, #0x70
  40b284:	bl	41b35c <error@@Base>
  40b288:	mov	w0, #0x1                   	// #1
  40b28c:	b	40b3f4 <clear@@Base+0x71a8>
  40b290:	adrp	x0, 441000 <PC+0x788>
  40b294:	add	x0, x0, #0x818
  40b298:	str	wzr, [x0]
  40b29c:	bl	407c68 <clear@@Base+0x3a1c>
  40b2a0:	b	40b35c <clear@@Base+0x7110>
  40b2a4:	ldr	w0, [sp, #28]
  40b2a8:	bl	40ae78 <clear@@Base+0x6c2c>
  40b2ac:	cmp	w0, #0x0
  40b2b0:	b.eq	40b2bc <clear@@Base+0x7070>  // b.none
  40b2b4:	mov	w0, #0x0                   	// #0
  40b2b8:	b	40b3f4 <clear@@Base+0x71a8>
  40b2bc:	adrp	x0, 441000 <PC+0x788>
  40b2c0:	add	x0, x0, #0x808
  40b2c4:	ldr	x0, [x0]
  40b2c8:	cmp	x0, #0x0
  40b2cc:	b.eq	40b2d8 <clear@@Base+0x708c>  // b.none
  40b2d0:	mov	w0, #0x0                   	// #0
  40b2d4:	b	40b3f4 <clear@@Base+0x71a8>
  40b2d8:	ldr	w0, [sp, #28]
  40b2dc:	bl	41a4bc <clear@@Base+0x16270>
  40b2e0:	mov	x1, x0
  40b2e4:	adrp	x0, 441000 <PC+0x788>
  40b2e8:	add	x0, x0, #0x808
  40b2ec:	str	x1, [x0]
  40b2f0:	adrp	x0, 441000 <PC+0x788>
  40b2f4:	add	x0, x0, #0x808
  40b2f8:	ldr	x0, [x0]
  40b2fc:	cmp	x0, #0x0
  40b300:	b.ne	40b32c <clear@@Base+0x70e0>  // b.any
  40b304:	ldr	w0, [sp, #28]
  40b308:	bl	4192c0 <clear@@Base+0x15074>
  40b30c:	str	x0, [sp, #32]
  40b310:	add	x0, sp, #0x20
  40b314:	mov	x1, x0
  40b318:	adrp	x0, 422000 <winch@@Base+0x2630>
  40b31c:	add	x0, x0, #0x88
  40b320:	bl	41b35c <error@@Base>
  40b324:	mov	w0, #0x1                   	// #1
  40b328:	b	40b3f4 <clear@@Base+0x71a8>
  40b32c:	ldr	w0, [sp, #28]
  40b330:	cmp	w0, #0x60
  40b334:	b.le	40b34c <clear@@Base+0x7100>
  40b338:	ldr	w0, [sp, #28]
  40b33c:	cmp	w0, #0x7a
  40b340:	b.gt	40b34c <clear@@Base+0x7100>
  40b344:	mov	w0, #0x1                   	// #1
  40b348:	b	40b350 <clear@@Base+0x7104>
  40b34c:	mov	w0, #0x0                   	// #0
  40b350:	adrp	x1, 441000 <PC+0x788>
  40b354:	add	x1, x1, #0x810
  40b358:	str	w0, [x1]
  40b35c:	adrp	x0, 441000 <PC+0x788>
  40b360:	add	x0, x0, #0x814
  40b364:	ldr	w0, [x0]
  40b368:	and	w0, w0, #0xffffffbf
  40b36c:	cmp	w0, #0x1
  40b370:	b.ne	40b38c <clear@@Base+0x7140>  // b.any
  40b374:	adrp	x0, 441000 <PC+0x788>
  40b378:	add	x0, x0, #0x808
  40b37c:	ldr	x0, [x0]
  40b380:	bl	419e90 <clear@@Base+0x15c44>
  40b384:	cmp	w0, #0x0
  40b388:	b.ne	40b3cc <clear@@Base+0x7180>  // b.any
  40b38c:	adrp	x0, 441000 <PC+0x788>
  40b390:	add	x0, x0, #0x808
  40b394:	ldr	x4, [x0]
  40b398:	adrp	x0, 441000 <PC+0x788>
  40b39c:	add	x0, x0, #0x810
  40b3a0:	ldr	w1, [x0]
  40b3a4:	adrp	x0, 441000 <PC+0x788>
  40b3a8:	add	x0, x0, #0x814
  40b3ac:	ldr	w0, [x0]
  40b3b0:	mov	w3, w0
  40b3b4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40b3b8:	add	x2, x0, #0x60
  40b3bc:	mov	x0, x4
  40b3c0:	bl	419954 <clear@@Base+0x15708>
  40b3c4:	mov	w0, #0x1                   	// #1
  40b3c8:	b	40b3f4 <clear@@Base+0x71a8>
  40b3cc:	adrp	x0, 441000 <PC+0x788>
  40b3d0:	add	x0, x0, #0x808
  40b3d4:	ldr	x0, [x0]
  40b3d8:	bl	419ed8 <clear@@Base+0x15c8c>
  40b3dc:	mov	w3, #0x0                   	// #0
  40b3e0:	mov	x2, #0x0                   	// #0
  40b3e4:	mov	x1, x0
  40b3e8:	mov	w0, #0x2f                  	// #47
  40b3ec:	bl	40a7f4 <clear@@Base+0x65a8>
  40b3f0:	mov	w0, #0x2                   	// #2
  40b3f4:	ldp	x29, x30, [sp], #48
  40b3f8:	ret
  40b3fc:	stp	x29, x30, [sp, #-48]!
  40b400:	mov	x29, sp
  40b404:	str	w0, [sp, #28]
  40b408:	str	wzr, [sp, #44]
  40b40c:	bl	407e60 <clear@@Base+0x3c14>
  40b410:	cmp	w0, #0x0
  40b414:	b.le	40b420 <clear@@Base+0x71d4>
  40b418:	mov	w0, #0x0                   	// #0
  40b41c:	b	40b594 <clear@@Base+0x7348>
  40b420:	ldr	w0, [sp, #28]
  40b424:	cmp	w0, #0x40
  40b428:	b.eq	40b4ec <clear@@Base+0x72a0>  // b.none
  40b42c:	ldr	w0, [sp, #28]
  40b430:	cmp	w0, #0x40
  40b434:	b.gt	40b558 <clear@@Base+0x730c>
  40b438:	ldr	w0, [sp, #28]
  40b43c:	cmp	w0, #0x2a
  40b440:	b.eq	40b4cc <clear@@Base+0x7280>  // b.none
  40b444:	ldr	w0, [sp, #28]
  40b448:	cmp	w0, #0x2a
  40b44c:	b.gt	40b558 <clear@@Base+0x730c>
  40b450:	ldr	w0, [sp, #28]
  40b454:	cmp	w0, #0x21
  40b458:	b.eq	40b538 <clear@@Base+0x72ec>  // b.none
  40b45c:	ldr	w0, [sp, #28]
  40b460:	cmp	w0, #0x21
  40b464:	b.gt	40b558 <clear@@Base+0x730c>
  40b468:	ldr	w0, [sp, #28]
  40b46c:	cmp	w0, #0x12
  40b470:	b.eq	40b52c <clear@@Base+0x72e0>  // b.none
  40b474:	ldr	w0, [sp, #28]
  40b478:	cmp	w0, #0x12
  40b47c:	b.gt	40b558 <clear@@Base+0x730c>
  40b480:	ldr	w0, [sp, #28]
  40b484:	cmp	w0, #0xe
  40b488:	b.eq	40b538 <clear@@Base+0x72ec>  // b.none
  40b48c:	ldr	w0, [sp, #28]
  40b490:	cmp	w0, #0xe
  40b494:	b.gt	40b558 <clear@@Base+0x730c>
  40b498:	ldr	w0, [sp, #28]
  40b49c:	cmp	w0, #0xb
  40b4a0:	b.eq	40b50c <clear@@Base+0x72c0>  // b.none
  40b4a4:	ldr	w0, [sp, #28]
  40b4a8:	cmp	w0, #0xb
  40b4ac:	b.gt	40b558 <clear@@Base+0x730c>
  40b4b0:	ldr	w0, [sp, #28]
  40b4b4:	cmp	w0, #0x5
  40b4b8:	b.eq	40b4cc <clear@@Base+0x7280>  // b.none
  40b4bc:	ldr	w0, [sp, #28]
  40b4c0:	cmp	w0, #0x6
  40b4c4:	b.eq	40b4ec <clear@@Base+0x72a0>  // b.none
  40b4c8:	b	40b558 <clear@@Base+0x730c>
  40b4cc:	adrp	x0, 441000 <PC+0x788>
  40b4d0:	add	x0, x0, #0x7f0
  40b4d4:	ldr	w0, [x0]
  40b4d8:	cmp	w0, #0x37
  40b4dc:	b.eq	40b544 <clear@@Base+0x72f8>  // b.none
  40b4e0:	mov	w0, #0x200                 	// #512
  40b4e4:	str	w0, [sp, #44]
  40b4e8:	b	40b544 <clear@@Base+0x72f8>
  40b4ec:	adrp	x0, 441000 <PC+0x788>
  40b4f0:	add	x0, x0, #0x7f0
  40b4f4:	ldr	w0, [x0]
  40b4f8:	cmp	w0, #0x37
  40b4fc:	b.eq	40b54c <clear@@Base+0x7300>  // b.none
  40b500:	mov	w0, #0x400                 	// #1024
  40b504:	str	w0, [sp, #44]
  40b508:	b	40b54c <clear@@Base+0x7300>
  40b50c:	adrp	x0, 441000 <PC+0x788>
  40b510:	add	x0, x0, #0x7f0
  40b514:	ldr	w0, [x0]
  40b518:	cmp	w0, #0x37
  40b51c:	b.eq	40b554 <clear@@Base+0x7308>  // b.none
  40b520:	mov	w0, #0x4                   	// #4
  40b524:	str	w0, [sp, #44]
  40b528:	b	40b554 <clear@@Base+0x7308>
  40b52c:	mov	w0, #0x1000                	// #4096
  40b530:	str	w0, [sp, #44]
  40b534:	b	40b558 <clear@@Base+0x730c>
  40b538:	mov	w0, #0x100                 	// #256
  40b53c:	str	w0, [sp, #44]
  40b540:	b	40b558 <clear@@Base+0x730c>
  40b544:	nop
  40b548:	b	40b558 <clear@@Base+0x730c>
  40b54c:	nop
  40b550:	b	40b558 <clear@@Base+0x730c>
  40b554:	nop
  40b558:	ldr	w0, [sp, #44]
  40b55c:	cmp	w0, #0x0
  40b560:	b.eq	40b590 <clear@@Base+0x7344>  // b.none
  40b564:	adrp	x0, 441000 <PC+0x788>
  40b568:	add	x0, x0, #0x7f4
  40b56c:	ldr	w1, [x0]
  40b570:	ldr	w0, [sp, #44]
  40b574:	eor	w1, w1, w0
  40b578:	adrp	x0, 441000 <PC+0x788>
  40b57c:	add	x0, x0, #0x7f4
  40b580:	str	w1, [x0]
  40b584:	bl	40a86c <clear@@Base+0x6620>
  40b588:	mov	w0, #0x2                   	// #2
  40b58c:	b	40b594 <clear@@Base+0x7348>
  40b590:	mov	w0, #0x0                   	// #0
  40b594:	ldp	x29, x30, [sp], #48
  40b598:	ret
  40b59c:	stp	x29, x30, [sp, #-48]!
  40b5a0:	mov	x29, sp
  40b5a4:	str	w0, [sp, #28]
  40b5a8:	adrp	x0, 441000 <PC+0x788>
  40b5ac:	add	x0, x0, #0x7f0
  40b5b0:	ldr	w0, [x0]
  40b5b4:	cmp	w0, #0x37
  40b5b8:	b.eq	40b6ac <clear@@Base+0x7460>  // b.none
  40b5bc:	cmp	w0, #0x37
  40b5c0:	b.gt	40b6cc <clear@@Base+0x7480>
  40b5c4:	cmp	w0, #0x2f
  40b5c8:	b.eq	40b68c <clear@@Base+0x7440>  // b.none
  40b5cc:	cmp	w0, #0x2f
  40b5d0:	b.gt	40b6cc <clear@@Base+0x7480>
  40b5d4:	cmp	w0, #0x16
  40b5d8:	b.eq	40b620 <clear@@Base+0x73d4>  // b.none
  40b5dc:	cmp	w0, #0x16
  40b5e0:	b.gt	40b6cc <clear@@Base+0x7480>
  40b5e4:	cmp	w0, #0xf
  40b5e8:	b.eq	40b6ac <clear@@Base+0x7460>  // b.none
  40b5ec:	cmp	w0, #0xf
  40b5f0:	b.gt	40b6cc <clear@@Base+0x7480>
  40b5f4:	cmp	w0, #0x6
  40b5f8:	b.eq	40b628 <clear@@Base+0x73dc>  // b.none
  40b5fc:	cmp	w0, #0x6
  40b600:	b.gt	40b6cc <clear@@Base+0x7480>
  40b604:	cmp	w0, #0x0
  40b608:	b.eq	40b618 <clear@@Base+0x73cc>  // b.none
  40b60c:	cmp	w0, #0x5
  40b610:	b.eq	40b6ac <clear@@Base+0x7460>  // b.none
  40b614:	b	40b6cc <clear@@Base+0x7480>
  40b618:	mov	w0, #0x0                   	// #0
  40b61c:	b	40b760 <clear@@Base+0x7514>
  40b620:	mov	w0, #0x0                   	// #0
  40b624:	b	40b760 <clear@@Base+0x7514>
  40b628:	ldr	w0, [sp, #28]
  40b62c:	cmp	w0, #0x2f
  40b630:	b.le	40b640 <clear@@Base+0x73f4>
  40b634:	ldr	w0, [sp, #28]
  40b638:	cmp	w0, #0x39
  40b63c:	b.le	40b6d4 <clear@@Base+0x7488>
  40b640:	ldr	w0, [sp, #28]
  40b644:	cmp	w0, #0x2e
  40b648:	b.eq	40b6d4 <clear@@Base+0x7488>  // b.none
  40b64c:	mov	w1, #0xf                   	// #15
  40b650:	ldr	w0, [sp, #28]
  40b654:	bl	40ea84 <clear@@Base+0xa838>
  40b658:	cmp	w0, #0x64
  40b65c:	b.ne	40b6d4 <clear@@Base+0x7488>  // b.any
  40b660:	adrp	x0, 441000 <PC+0x788>
  40b664:	add	x0, x0, #0x800
  40b668:	bl	409cd8 <clear@@Base+0x5a8c>
  40b66c:	mov	x1, x0
  40b670:	adrp	x0, 441000 <PC+0x788>
  40b674:	add	x0, x0, #0x7f8
  40b678:	str	x1, [x0]
  40b67c:	bl	40a7b8 <clear@@Base+0x656c>
  40b680:	bl	408f84 <clear@@Base+0x4d38>
  40b684:	mov	w0, #0x0                   	// #0
  40b688:	b	40b760 <clear@@Base+0x7514>
  40b68c:	ldr	w0, [sp, #28]
  40b690:	bl	40b1dc <clear@@Base+0x6f90>
  40b694:	str	w0, [sp, #44]
  40b698:	ldr	w0, [sp, #44]
  40b69c:	cmp	w0, #0x0
  40b6a0:	b.eq	40b6dc <clear@@Base+0x7490>  // b.none
  40b6a4:	ldr	w0, [sp, #44]
  40b6a8:	b	40b760 <clear@@Base+0x7514>
  40b6ac:	ldr	w0, [sp, #28]
  40b6b0:	bl	40b3fc <clear@@Base+0x71b0>
  40b6b4:	str	w0, [sp, #44]
  40b6b8:	ldr	w0, [sp, #44]
  40b6bc:	cmp	w0, #0x0
  40b6c0:	b.eq	40b6e4 <clear@@Base+0x7498>  // b.none
  40b6c4:	ldr	w0, [sp, #44]
  40b6c8:	b	40b760 <clear@@Base+0x7514>
  40b6cc:	nop
  40b6d0:	b	40b6e8 <clear@@Base+0x749c>
  40b6d4:	nop
  40b6d8:	b	40b6e8 <clear@@Base+0x749c>
  40b6dc:	nop
  40b6e0:	b	40b6e8 <clear@@Base+0x749c>
  40b6e4:	nop
  40b6e8:	ldr	w0, [sp, #28]
  40b6ec:	bl	40aedc <clear@@Base+0x6c90>
  40b6f0:	cmp	w0, #0x0
  40b6f4:	b.eq	40b704 <clear@@Base+0x74b8>  // b.none
  40b6f8:	bl	40aaf8 <clear@@Base+0x68ac>
  40b6fc:	mov	w0, #0x1                   	// #1
  40b700:	b	40b760 <clear@@Base+0x7514>
  40b704:	ldr	w0, [sp, #28]
  40b708:	bl	409a6c <clear@@Base+0x5820>
  40b70c:	cmp	w0, #0x1
  40b710:	b.ne	40b71c <clear@@Base+0x74d0>  // b.any
  40b714:	mov	w0, #0x1                   	// #1
  40b718:	b	40b760 <clear@@Base+0x7514>
  40b71c:	adrp	x0, 441000 <PC+0x788>
  40b720:	add	x0, x0, #0x7f0
  40b724:	ldr	w0, [x0]
  40b728:	cmp	w0, #0x23
  40b72c:	b.eq	40b744 <clear@@Base+0x74f8>  // b.none
  40b730:	adrp	x0, 441000 <PC+0x788>
  40b734:	add	x0, x0, #0x7f0
  40b738:	ldr	w0, [x0]
  40b73c:	cmp	w0, #0x24
  40b740:	b.ne	40b75c <clear@@Base+0x7510>  // b.any
  40b744:	bl	407e60 <clear@@Base+0x3c14>
  40b748:	cmp	w0, #0x1
  40b74c:	b.le	40b75c <clear@@Base+0x7510>
  40b750:	bl	40aaf8 <clear@@Base+0x68ac>
  40b754:	mov	w0, #0x1                   	// #1
  40b758:	b	40b760 <clear@@Base+0x7514>
  40b75c:	mov	w0, #0x2                   	// #2
  40b760:	ldp	x29, x30, [sp], #48
  40b764:	ret
  40b768:	stp	x29, x30, [sp, #-16]!
  40b76c:	mov	x29, sp
  40b770:	bl	4064a4 <clear@@Base+0x2258>
  40b774:	and	w0, w0, #0x1
  40b778:	cmp	w0, #0x0
  40b77c:	b.eq	40b790 <clear@@Base+0x7544>  // b.none
  40b780:	bl	405d04 <clear@@Base+0x1ab8>
  40b784:	bl	41636c <clear@@Base+0x12120>
  40b788:	bl	41d88c <error@@Base+0x2530>
  40b78c:	b	40b794 <clear@@Base+0x7548>
  40b790:	nop
  40b794:	ldp	x29, x30, [sp], #16
  40b798:	ret
  40b79c:	stp	x29, x30, [sp, #-32]!
  40b7a0:	mov	x29, sp
  40b7a4:	bl	41bea8 <error@@Base+0xb4c>
  40b7a8:	cmp	w0, #0x0
  40b7ac:	b.eq	40b7fc <clear@@Base+0x75b0>  // b.none
  40b7b0:	adrp	x0, 445000 <PC+0x4788>
  40b7b4:	add	x0, x0, #0x178
  40b7b8:	ldr	x0, [x0]
  40b7bc:	cmn	x0, #0x1
  40b7c0:	b.ne	40b7d4 <clear@@Base+0x7588>  // b.any
  40b7c4:	mov	w1, #0x1                   	// #1
  40b7c8:	mov	x0, #0x0                   	// #0
  40b7cc:	bl	4131c4 <clear@@Base+0xef78>
  40b7d0:	b	40b88c <clear@@Base+0x7640>
  40b7d4:	adrp	x0, 445000 <PC+0x4788>
  40b7d8:	add	x0, x0, #0x178
  40b7dc:	ldr	x2, [x0]
  40b7e0:	adrp	x0, 445000 <PC+0x4788>
  40b7e4:	add	x0, x0, #0x178
  40b7e8:	ldr	w0, [x0, #8]
  40b7ec:	mov	w1, w0
  40b7f0:	mov	x0, x2
  40b7f4:	bl	4131c4 <clear@@Base+0xef78>
  40b7f8:	b	40b88c <clear@@Base+0x7640>
  40b7fc:	adrp	x0, 445000 <PC+0x4788>
  40b800:	add	x0, x0, #0x21c
  40b804:	ldr	w0, [x0]
  40b808:	cmp	w0, #0x0
  40b80c:	b.eq	40b88c <clear@@Base+0x7640>  // b.none
  40b810:	adrp	x0, 445000 <PC+0x4788>
  40b814:	add	x0, x0, #0x254
  40b818:	ldr	w0, [x0]
  40b81c:	str	w0, [sp, #28]
  40b820:	adrp	x0, 445000 <PC+0x4788>
  40b824:	add	x0, x0, #0x204
  40b828:	ldr	w0, [x0]
  40b82c:	str	w0, [sp, #24]
  40b830:	adrp	x0, 445000 <PC+0x4788>
  40b834:	add	x0, x0, #0x254
  40b838:	mov	w1, #0x1                   	// #1
  40b83c:	str	w1, [x0]
  40b840:	adrp	x0, 445000 <PC+0x4788>
  40b844:	add	x0, x0, #0x204
  40b848:	str	wzr, [x0]
  40b84c:	adrp	x0, 445000 <PC+0x4788>
  40b850:	add	x0, x0, #0x21c
  40b854:	ldr	w0, [x0]
  40b858:	cmp	w0, #0x2
  40b85c:	b.ne	40b868 <clear@@Base+0x761c>  // b.any
  40b860:	bl	40fba0 <clear@@Base+0xb954>
  40b864:	bl	412e24 <clear@@Base+0xebd8>
  40b868:	bl	413038 <clear@@Base+0xedec>
  40b86c:	adrp	x0, 445000 <PC+0x4788>
  40b870:	add	x0, x0, #0x254
  40b874:	ldr	w1, [sp, #28]
  40b878:	str	w1, [x0]
  40b87c:	adrp	x0, 445000 <PC+0x4788>
  40b880:	add	x0, x0, #0x204
  40b884:	ldr	w1, [sp, #24]
  40b888:	str	w1, [x0]
  40b88c:	nop
  40b890:	ldp	x29, x30, [sp], #32
  40b894:	ret
  40b898:	stp	x29, x30, [sp, #-32]!
  40b89c:	mov	x29, sp
  40b8a0:	adrp	x0, 441000 <PC+0x788>
  40b8a4:	add	x0, x0, #0x838
  40b8a8:	ldr	x0, [x0]
  40b8ac:	cmp	x0, #0x0
  40b8b0:	b.eq	40b8d0 <clear@@Base+0x7684>  // b.none
  40b8b4:	adrp	x0, 441000 <PC+0x788>
  40b8b8:	add	x0, x0, #0x838
  40b8bc:	ldr	x0, [x0]
  40b8c0:	ldr	x1, [x0, #8]
  40b8c4:	mov	x0, #0x40000000            	// #1073741824
  40b8c8:	cmp	x1, x0
  40b8cc:	b.ne	40ba10 <clear@@Base+0x77c4>  // b.any
  40b8d0:	bl	40b79c <clear@@Base+0x7550>
  40b8d4:	mov	w0, #0xfffffffe            	// #-2
  40b8d8:	bl	41bacc <error@@Base+0x770>
  40b8dc:	mov	x1, x0
  40b8e0:	adrp	x0, 441000 <PC+0x788>
  40b8e4:	add	x0, x0, #0x820
  40b8e8:	str	x1, [x0]
  40b8ec:	bl	41a3b4 <clear@@Base+0x16168>
  40b8f0:	cmp	w0, #0x2
  40b8f4:	b.ne	40b934 <clear@@Base+0x76e8>  // b.any
  40b8f8:	bl	411418 <clear@@Base+0xd1cc>
  40b8fc:	cmp	w0, #0x0
  40b900:	b.eq	40b934 <clear@@Base+0x76e8>  // b.none
  40b904:	bl	4064a4 <clear@@Base+0x2258>
  40b908:	and	w0, w0, #0x8
  40b90c:	cmp	w0, #0x0
  40b910:	b.ne	40b934 <clear@@Base+0x76e8>  // b.any
  40b914:	adrp	x0, 440000 <winch@@Base+0x20630>
  40b918:	add	x0, x0, #0x888
  40b91c:	ldr	x0, [x0]
  40b920:	bl	412004 <clear@@Base+0xddb8>
  40b924:	cmp	x0, #0x0
  40b928:	b.ne	40b934 <clear@@Base+0x76e8>  // b.any
  40b92c:	mov	w0, #0x0                   	// #0
  40b930:	bl	4024f4 <setlocale@plt+0x8d4>
  40b934:	adrp	x0, 445000 <PC+0x4788>
  40b938:	add	x0, x0, #0x25c
  40b93c:	ldr	w0, [x0]
  40b940:	cmp	w0, #0x0
  40b944:	b.eq	40b984 <clear@@Base+0x7738>  // b.none
  40b948:	bl	411490 <clear@@Base+0xd244>
  40b94c:	cmp	w0, #0x0
  40b950:	b.eq	40b984 <clear@@Base+0x7738>  // b.none
  40b954:	bl	4064a4 <clear@@Base+0x2258>
  40b958:	and	w0, w0, #0x8
  40b95c:	cmp	w0, #0x0
  40b960:	b.ne	40b984 <clear@@Base+0x7738>  // b.any
  40b964:	adrp	x0, 440000 <winch@@Base+0x20630>
  40b968:	add	x0, x0, #0x888
  40b96c:	ldr	x0, [x0]
  40b970:	bl	412004 <clear@@Base+0xddb8>
  40b974:	cmp	x0, #0x0
  40b978:	b.ne	40b984 <clear@@Base+0x7738>  // b.any
  40b97c:	mov	w0, #0x0                   	// #0
  40b980:	bl	4024f4 <setlocale@plt+0x8d4>
  40b984:	adrp	x0, 445000 <PC+0x4788>
  40b988:	add	x0, x0, #0x220
  40b98c:	ldr	w0, [x0]
  40b990:	cmp	w0, #0x0
  40b994:	b.ne	40b99c <clear@@Base+0x7750>  // b.any
  40b998:	bl	404328 <clear@@Base+0xdc>
  40b99c:	bl	407cd4 <clear@@Base+0x3a88>
  40b9a0:	adrp	x0, 445000 <PC+0x4788>
  40b9a4:	add	x0, x0, #0x220
  40b9a8:	str	wzr, [x0]
  40b9ac:	bl	41d044 <error@@Base+0x1ce8>
  40b9b0:	str	x0, [sp, #24]
  40b9b4:	bl	41f8e0 <error@@Base+0x4584>
  40b9b8:	cmp	w0, #0x0
  40b9bc:	b.eq	40b9cc <clear@@Base+0x7780>  // b.none
  40b9c0:	adrp	x0, 422000 <winch@@Base+0x2630>
  40b9c4:	add	x0, x0, #0xa0
  40b9c8:	bl	41aca0 <clear@@Base+0x16a54>
  40b9cc:	ldr	x0, [sp, #24]
  40b9d0:	cmp	x0, #0x0
  40b9d4:	b.eq	40b9e8 <clear@@Base+0x779c>  // b.none
  40b9d8:	ldr	x0, [sp, #24]
  40b9dc:	ldrb	w0, [x0]
  40b9e0:	cmp	w0, #0x0
  40b9e4:	b.ne	40b9f4 <clear@@Base+0x77a8>  // b.any
  40b9e8:	mov	w0, #0x3a                  	// #58
  40b9ec:	bl	41ac10 <clear@@Base+0x169c4>
  40b9f0:	b	40ba08 <clear@@Base+0x77bc>
  40b9f4:	mov	w0, #0x8                   	// #8
  40b9f8:	bl	404398 <clear@@Base+0x14c>
  40b9fc:	ldr	x0, [sp, #24]
  40ba00:	bl	41aca0 <clear@@Base+0x16a54>
  40ba04:	bl	40448c <clear@@Base+0x240>
  40ba08:	bl	404288 <clear@@Base+0x3c>
  40ba0c:	b	40ba14 <clear@@Base+0x77c8>
  40ba10:	nop
  40ba14:	ldp	x29, x30, [sp], #32
  40ba18:	ret
  40ba1c:	stp	x29, x30, [sp, #-32]!
  40ba20:	mov	x29, sp
  40ba24:	adrp	x0, 440000 <winch@@Base+0x20630>
  40ba28:	add	x0, x0, #0x860
  40ba2c:	str	x0, [sp, #24]
  40ba30:	add	x0, sp, #0x18
  40ba34:	mov	x1, x0
  40ba38:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ba3c:	add	x0, x0, #0xa8
  40ba40:	bl	41b35c <error@@Base>
  40ba44:	nop
  40ba48:	ldp	x29, x30, [sp], #32
  40ba4c:	ret
  40ba50:	stp	x29, x30, [sp, #-16]!
  40ba54:	mov	x29, sp
  40ba58:	adrp	x0, 441000 <PC+0x788>
  40ba5c:	add	x0, x0, #0x7f0
  40ba60:	ldr	w0, [x0]
  40ba64:	cmp	w0, #0xf
  40ba68:	b.eq	40ba8c <clear@@Base+0x7840>  // b.none
  40ba6c:	cmp	w0, #0xf
  40ba70:	b.gt	40ba94 <clear@@Base+0x7848>
  40ba74:	cmp	w0, #0x5
  40ba78:	b.eq	40ba8c <clear@@Base+0x7840>  // b.none
  40ba7c:	cmp	w0, #0x6
  40ba80:	b.ne	40ba94 <clear@@Base+0x7848>  // b.any
  40ba84:	mov	x0, #0x67                  	// #103
  40ba88:	b	40ba9c <clear@@Base+0x7850>
  40ba8c:	mov	x0, #0xa                   	// #10
  40ba90:	b	40ba9c <clear@@Base+0x7850>
  40ba94:	bl	421174 <winch@@Base+0x17a4>
  40ba98:	sxtw	x0, w0
  40ba9c:	ldp	x29, x30, [sp], #16
  40baa0:	ret
  40baa4:	stp	x29, x30, [sp, #-32]!
  40baa8:	mov	x29, sp
  40baac:	adrp	x0, 441000 <PC+0x788>
  40bab0:	add	x0, x0, #0x838
  40bab4:	ldr	x0, [x0]
  40bab8:	cmp	x0, #0x0
  40babc:	b.ne	40bad0 <clear@@Base+0x7884>  // b.any
  40bac0:	bl	421174 <winch@@Base+0x17a4>
  40bac4:	sxtw	x0, w0
  40bac8:	str	x0, [sp, #24]
  40bacc:	b	40bb20 <clear@@Base+0x78d4>
  40bad0:	adrp	x0, 441000 <PC+0x788>
  40bad4:	add	x0, x0, #0x838
  40bad8:	ldr	x0, [x0]
  40badc:	str	x0, [sp, #16]
  40bae0:	ldr	x0, [sp, #16]
  40bae4:	ldr	x0, [x0, #8]
  40bae8:	str	x0, [sp, #24]
  40baec:	ldr	x0, [sp, #16]
  40baf0:	ldr	x1, [x0]
  40baf4:	adrp	x0, 441000 <PC+0x788>
  40baf8:	add	x0, x0, #0x838
  40bafc:	str	x1, [x0]
  40bb00:	ldr	x0, [sp, #16]
  40bb04:	bl	401a90 <free@plt>
  40bb08:	ldr	x1, [sp, #24]
  40bb0c:	mov	x0, #0x40000000            	// #1073741824
  40bb10:	cmp	x1, x0
  40bb14:	b.ne	40bb20 <clear@@Base+0x78d4>  // b.any
  40bb18:	bl	40ba50 <clear@@Base+0x7804>
  40bb1c:	str	x0, [sp, #24]
  40bb20:	ldr	x0, [sp, #24]
  40bb24:	ldp	x29, x30, [sp], #32
  40bb28:	ret
  40bb2c:	stp	x29, x30, [sp, #-192]!
  40bb30:	mov	x29, sp
  40bb34:	str	x0, [sp, #40]
  40bb38:	str	x1, [sp, #32]
  40bb3c:	str	x2, [sp, #24]
  40bb40:	str	x3, [sp, #16]
  40bb44:	str	wzr, [sp, #180]
  40bb48:	ldr	x0, [sp, #24]
  40bb4c:	blr	x0
  40bb50:	str	x0, [sp, #184]
  40bb54:	ldr	x0, [sp, #40]
  40bb58:	cmp	x0, #0x0
  40bb5c:	b.eq	40bb70 <clear@@Base+0x7924>  // b.none
  40bb60:	ldr	x0, [sp, #40]
  40bb64:	ldrb	w0, [x0]
  40bb68:	cmp	w0, #0x0
  40bb6c:	b.ne	40bb78 <clear@@Base+0x792c>  // b.any
  40bb70:	ldr	x0, [sp, #184]
  40bb74:	b	40bc80 <clear@@Base+0x7a34>
  40bb78:	ldrsw	x0, [sp, #180]
  40bb7c:	lsl	x0, x0, #3
  40bb80:	add	x1, sp, #0x30
  40bb84:	ldr	x2, [sp, #184]
  40bb88:	str	x2, [x1, x0]
  40bb8c:	ldrsw	x0, [sp, #180]
  40bb90:	ldr	x1, [sp, #40]
  40bb94:	add	x0, x1, x0
  40bb98:	ldrb	w0, [x0]
  40bb9c:	and	x0, x0, #0xff
  40bba0:	ldr	x1, [sp, #184]
  40bba4:	cmp	x1, x0
  40bba8:	b.ne	40bbe0 <clear@@Base+0x7994>  // b.any
  40bbac:	ldr	w0, [sp, #180]
  40bbb0:	cmp	w0, #0x7e
  40bbb4:	b.ls	40bbf4 <clear@@Base+0x79a8>  // b.plast
  40bbb8:	b	40bbe0 <clear@@Base+0x7994>
  40bbbc:	ldr	w0, [sp, #180]
  40bbc0:	sub	w1, w0, #0x1
  40bbc4:	str	w1, [sp, #180]
  40bbc8:	sxtw	x0, w0
  40bbcc:	lsl	x0, x0, #3
  40bbd0:	add	x1, sp, #0x30
  40bbd4:	ldr	x0, [x1, x0]
  40bbd8:	ldr	x1, [sp, #16]
  40bbdc:	blr	x1
  40bbe0:	ldr	w0, [sp, #180]
  40bbe4:	cmp	w0, #0x0
  40bbe8:	b.gt	40bbbc <clear@@Base+0x7970>
  40bbec:	ldr	x0, [sp, #48]
  40bbf0:	b	40bc80 <clear@@Base+0x7a34>
  40bbf4:	ldr	w0, [sp, #180]
  40bbf8:	add	w0, w0, #0x1
  40bbfc:	str	w0, [sp, #180]
  40bc00:	ldrsw	x0, [sp, #180]
  40bc04:	ldr	x1, [sp, #40]
  40bc08:	add	x0, x1, x0
  40bc0c:	ldrb	w0, [x0]
  40bc10:	cmp	w0, #0x0
  40bc14:	b.ne	40bc70 <clear@@Base+0x7a24>  // b.any
  40bc18:	ldr	x0, [sp, #32]
  40bc1c:	bl	4017b0 <strlen@plt>
  40bc20:	sub	w0, w0, #0x1
  40bc24:	str	w0, [sp, #180]
  40bc28:	b	40bc54 <clear@@Base+0x7a08>
  40bc2c:	ldr	w0, [sp, #180]
  40bc30:	sub	w1, w0, #0x1
  40bc34:	str	w1, [sp, #180]
  40bc38:	sxtw	x0, w0
  40bc3c:	ldr	x1, [sp, #32]
  40bc40:	add	x0, x1, x0
  40bc44:	ldrb	w0, [x0]
  40bc48:	and	x0, x0, #0xff
  40bc4c:	ldr	x1, [sp, #16]
  40bc50:	blr	x1
  40bc54:	ldr	w0, [sp, #180]
  40bc58:	cmp	w0, #0x0
  40bc5c:	b.gt	40bc2c <clear@@Base+0x79e0>
  40bc60:	ldr	x0, [sp, #32]
  40bc64:	ldrb	w0, [x0]
  40bc68:	and	x0, x0, #0xff
  40bc6c:	b	40bc80 <clear@@Base+0x7a34>
  40bc70:	ldr	x0, [sp, #24]
  40bc74:	blr	x0
  40bc78:	str	x0, [sp, #184]
  40bc7c:	b	40bb78 <clear@@Base+0x792c>
  40bc80:	ldp	x29, x30, [sp], #192
  40bc84:	ret
  40bc88:	stp	x29, x30, [sp, #-16]!
  40bc8c:	mov	x29, sp
  40bc90:	adrp	x0, 440000 <winch@@Base+0x20630>
  40bc94:	add	x0, x0, #0x8b8
  40bc98:	ldr	x4, [x0]
  40bc9c:	adrp	x0, 40b000 <clear@@Base+0x6db4>
  40bca0:	add	x3, x0, #0xcc4
  40bca4:	adrp	x0, 40b000 <clear@@Base+0x6db4>
  40bca8:	add	x2, x0, #0xaa4
  40bcac:	adrp	x0, 422000 <winch@@Base+0x2630>
  40bcb0:	add	x1, x0, #0xb0
  40bcb4:	mov	x0, x4
  40bcb8:	bl	40bb2c <clear@@Base+0x78e0>
  40bcbc:	ldp	x29, x30, [sp], #16
  40bcc0:	ret
  40bcc4:	stp	x29, x30, [sp, #-48]!
  40bcc8:	mov	x29, sp
  40bccc:	str	x0, [sp, #24]
  40bcd0:	mov	w1, #0x10                  	// #16
  40bcd4:	mov	w0, #0x1                   	// #1
  40bcd8:	bl	402344 <setlocale@plt+0x724>
  40bcdc:	str	x0, [sp, #40]
  40bce0:	ldr	x0, [sp, #40]
  40bce4:	ldr	x1, [sp, #24]
  40bce8:	str	x1, [x0, #8]
  40bcec:	adrp	x0, 441000 <PC+0x788>
  40bcf0:	add	x0, x0, #0x838
  40bcf4:	ldr	x1, [x0]
  40bcf8:	ldr	x0, [sp, #40]
  40bcfc:	str	x1, [x0]
  40bd00:	adrp	x0, 441000 <PC+0x788>
  40bd04:	add	x0, x0, #0x838
  40bd08:	ldr	x1, [sp, #40]
  40bd0c:	str	x1, [x0]
  40bd10:	nop
  40bd14:	ldp	x29, x30, [sp], #48
  40bd18:	ret
  40bd1c:	stp	x29, x30, [sp, #-48]!
  40bd20:	mov	x29, sp
  40bd24:	str	x0, [sp, #24]
  40bd28:	ldr	x0, [sp, #24]
  40bd2c:	bl	4017b0 <strlen@plt>
  40bd30:	sub	x0, x0, #0x1
  40bd34:	ldr	x1, [sp, #24]
  40bd38:	add	x0, x1, x0
  40bd3c:	str	x0, [sp, #40]
  40bd40:	b	40bd60 <clear@@Base+0x7b14>
  40bd44:	ldr	x0, [sp, #40]
  40bd48:	ldrb	w0, [x0]
  40bd4c:	and	x0, x0, #0xff
  40bd50:	bl	40bcc4 <clear@@Base+0x7a78>
  40bd54:	ldr	x0, [sp, #40]
  40bd58:	sub	x0, x0, #0x1
  40bd5c:	str	x0, [sp, #40]
  40bd60:	ldr	x1, [sp, #40]
  40bd64:	ldr	x0, [sp, #24]
  40bd68:	cmp	x1, x0
  40bd6c:	b.cs	40bd44 <clear@@Base+0x7af8>  // b.hs, b.nlast
  40bd70:	nop
  40bd74:	nop
  40bd78:	ldp	x29, x30, [sp], #48
  40bd7c:	ret
  40bd80:	stp	x29, x30, [sp, #-32]!
  40bd84:	mov	x29, sp
  40bd88:	bl	40bc88 <clear@@Base+0x7a3c>
  40bd8c:	sxtw	x0, w0
  40bd90:	str	x0, [sp, #24]
  40bd94:	ldr	x0, [sp, #24]
  40bd98:	bl	40bcc4 <clear@@Base+0x7a78>
  40bd9c:	ldr	x0, [sp, #24]
  40bda0:	ldp	x29, x30, [sp], #32
  40bda4:	ret
  40bda8:	stp	x29, x30, [sp, #-48]!
  40bdac:	mov	x29, sp
  40bdb0:	str	x0, [sp, #24]
  40bdb4:	str	w1, [sp, #20]
  40bdb8:	str	w2, [sp, #16]
  40bdbc:	str	wzr, [sp, #40]
  40bdc0:	bl	40fa88 <clear@@Base+0xb83c>
  40bdc4:	str	x0, [sp, #32]
  40bdc8:	adrp	x0, 441000 <PC+0x788>
  40bdcc:	add	x0, x0, #0x7f4
  40bdd0:	ldr	w0, [x0]
  40bdd4:	and	w0, w0, #0x400
  40bdd8:	cmp	w0, #0x0
  40bddc:	b.eq	40be48 <clear@@Base+0x7bfc>  // b.none
  40bde0:	adrp	x0, 441000 <PC+0x788>
  40bde4:	add	x0, x0, #0x7f4
  40bde8:	ldr	w0, [x0]
  40bdec:	and	w0, w0, #0x1
  40bdf0:	cmp	w0, #0x0
  40bdf4:	b.eq	40be04 <clear@@Base+0x7bb8>  // b.none
  40bdf8:	bl	40f87c <clear@@Base+0xb630>
  40bdfc:	str	w0, [sp, #44]
  40be00:	b	40be0c <clear@@Base+0x7bc0>
  40be04:	bl	40f8b4 <clear@@Base+0xb668>
  40be08:	str	w0, [sp, #44]
  40be0c:	ldr	w0, [sp, #44]
  40be10:	cmp	w0, #0x0
  40be14:	b.eq	40be24 <clear@@Base+0x7bd8>  // b.none
  40be18:	ldr	x0, [sp, #32]
  40be1c:	bl	40facc <clear@@Base+0xb880>
  40be20:	b	40bf64 <clear@@Base+0x7d18>
  40be24:	mov	w0, #0x1                   	// #1
  40be28:	str	w0, [sp, #40]
  40be2c:	adrp	x0, 441000 <PC+0x788>
  40be30:	add	x0, x0, #0x7f4
  40be34:	ldr	w0, [x0]
  40be38:	and	w1, w0, #0xfffffbff
  40be3c:	adrp	x0, 441000 <PC+0x788>
  40be40:	add	x0, x0, #0x7f4
  40be44:	str	w1, [x0]
  40be48:	adrp	x0, 441000 <PC+0x788>
  40be4c:	add	x0, x0, #0x7f4
  40be50:	ldr	w0, [x0]
  40be54:	ldr	w2, [sp, #20]
  40be58:	ldr	x1, [sp, #24]
  40be5c:	bl	41f0e8 <error@@Base+0x3d8c>
  40be60:	str	w0, [sp, #20]
  40be64:	adrp	x0, 441000 <PC+0x788>
  40be68:	add	x0, x0, #0x7f4
  40be6c:	ldr	w0, [x0]
  40be70:	and	w1, w0, #0xfffffffb
  40be74:	adrp	x0, 441000 <PC+0x788>
  40be78:	add	x0, x0, #0x7f4
  40be7c:	str	w1, [x0]
  40be80:	ldr	w0, [sp, #20]
  40be84:	cmp	w0, #0x0
  40be88:	b.ne	40be98 <clear@@Base+0x7c4c>  // b.any
  40be8c:	ldr	x0, [sp, #32]
  40be90:	bl	40facc <clear@@Base+0xb880>
  40be94:	b	40bf64 <clear@@Base+0x7d18>
  40be98:	ldr	w0, [sp, #20]
  40be9c:	cmp	w0, #0x0
  40bea0:	b.lt	40bf08 <clear@@Base+0x7cbc>  // b.tstop
  40bea4:	adrp	x0, 441000 <PC+0x788>
  40bea8:	add	x0, x0, #0x7f4
  40beac:	ldr	w0, [x0]
  40beb0:	and	w0, w0, #0x200
  40beb4:	cmp	w0, #0x0
  40beb8:	b.eq	40bf10 <clear@@Base+0x7cc4>  // b.none
  40bebc:	adrp	x0, 441000 <PC+0x788>
  40bec0:	add	x0, x0, #0x7f4
  40bec4:	ldr	w0, [x0]
  40bec8:	and	w0, w0, #0x1
  40becc:	cmp	w0, #0x0
  40bed0:	b.eq	40bee4 <clear@@Base+0x7c98>  // b.none
  40bed4:	mov	w0, #0x1                   	// #1
  40bed8:	bl	40f9b0 <clear@@Base+0xb764>
  40bedc:	str	w0, [sp, #44]
  40bee0:	b	40bef0 <clear@@Base+0x7ca4>
  40bee4:	mov	w0, #0x1                   	// #1
  40bee8:	bl	40fa04 <clear@@Base+0xb7b8>
  40beec:	str	w0, [sp, #44]
  40bef0:	ldr	w0, [sp, #44]
  40bef4:	cmp	w0, #0x0
  40bef8:	b.ne	40bf18 <clear@@Base+0x7ccc>  // b.any
  40befc:	mov	w0, #0x1                   	// #1
  40bf00:	str	w0, [sp, #40]
  40bf04:	b	40be48 <clear@@Base+0x7bfc>
  40bf08:	nop
  40bf0c:	b	40bf1c <clear@@Base+0x7cd0>
  40bf10:	nop
  40bf14:	b	40bf1c <clear@@Base+0x7cd0>
  40bf18:	nop
  40bf1c:	ldr	w0, [sp, #20]
  40bf20:	cmp	w0, #0x0
  40bf24:	b.le	40bf44 <clear@@Base+0x7cf8>
  40bf28:	ldr	w0, [sp, #16]
  40bf2c:	cmp	w0, #0x0
  40bf30:	b.ne	40bf44 <clear@@Base+0x7cf8>  // b.any
  40bf34:	mov	x1, #0x0                   	// #0
  40bf38:	adrp	x0, 422000 <winch@@Base+0x2630>
  40bf3c:	add	x0, x0, #0xb8
  40bf40:	bl	41b35c <error@@Base>
  40bf44:	ldr	w0, [sp, #40]
  40bf48:	cmp	w0, #0x0
  40bf4c:	b.eq	40bf5c <clear@@Base+0x7d10>  // b.none
  40bf50:	ldr	x0, [sp, #32]
  40bf54:	bl	40fafc <clear@@Base+0xb8b0>
  40bf58:	b	40bf64 <clear@@Base+0x7d18>
  40bf5c:	ldr	x0, [sp, #32]
  40bf60:	bl	40facc <clear@@Base+0xb880>
  40bf64:	ldp	x29, x30, [sp], #48
  40bf68:	ret
  40bf6c:	stp	x29, x30, [sp, #-48]!
  40bf70:	mov	x29, sp
  40bf74:	str	w0, [sp, #28]
  40bf78:	bl	4064a4 <clear@@Base+0x2258>
  40bf7c:	and	w0, w0, #0x8
  40bf80:	cmp	w0, #0x0
  40bf84:	b.eq	40bf90 <clear@@Base+0x7d44>  // b.none
  40bf88:	mov	w0, #0x65                  	// #101
  40bf8c:	b	40c088 <clear@@Base+0x7e3c>
  40bf90:	bl	40a764 <clear@@Base+0x6518>
  40bf94:	bl	412ee0 <clear@@Base+0xec94>
  40bf98:	bl	40599c <clear@@Base+0x1750>
  40bf9c:	str	x0, [sp, #40]
  40bfa0:	ldr	w0, [sp, #28]
  40bfa4:	cmp	w0, #0x0
  40bfa8:	b.eq	40bfb4 <clear@@Base+0x7d68>  // b.none
  40bfac:	ldr	x0, [sp, #40]
  40bfb0:	b	40bfb8 <clear@@Base+0x7d6c>
  40bfb4:	mov	x0, #0xffffffffffffffff    	// #-1
  40bfb8:	adrp	x1, 445000 <PC+0x4788>
  40bfbc:	add	x1, x1, #0x228
  40bfc0:	str	x0, [x1]
  40bfc4:	adrp	x0, 445000 <PC+0x4788>
  40bfc8:	add	x0, x0, #0x204
  40bfcc:	mov	w1, #0x1                   	// #1
  40bfd0:	str	w1, [x0]
  40bfd4:	b	40c018 <clear@@Base+0x7dcc>
  40bfd8:	ldr	w0, [sp, #28]
  40bfdc:	cmp	w0, #0x0
  40bfe0:	b.eq	40c004 <clear@@Base+0x7db8>  // b.none
  40bfe4:	adrp	x0, 445000 <PC+0x4788>
  40bfe8:	add	x0, x0, #0x228
  40bfec:	ldr	x0, [x0]
  40bff0:	ldr	x1, [sp, #40]
  40bff4:	cmp	x1, x0
  40bff8:	b.ge	40c004 <clear@@Base+0x7db8>  // b.tcont
  40bffc:	bl	404218 <setlocale@plt+0x25f8>
  40c000:	b	40c02c <clear@@Base+0x7de0>
  40c004:	bl	40b79c <clear@@Base+0x7550>
  40c008:	mov	w2, #0x0                   	// #0
  40c00c:	mov	w1, #0x0                   	// #0
  40c010:	mov	w0, #0x1                   	// #1
  40c014:	bl	411b08 <clear@@Base+0xd8bc>
  40c018:	adrp	x0, 445000 <PC+0x4788>
  40c01c:	add	x0, x0, #0x300
  40c020:	ldr	w0, [x0]
  40c024:	cmp	w0, #0x0
  40c028:	b.eq	40bfd8 <clear@@Base+0x7d8c>  // b.none
  40c02c:	adrp	x0, 445000 <PC+0x4788>
  40c030:	add	x0, x0, #0x204
  40c034:	str	wzr, [x0]
  40c038:	bl	406158 <clear@@Base+0x1f0c>
  40c03c:	adrp	x0, 445000 <PC+0x4788>
  40c040:	add	x0, x0, #0x300
  40c044:	ldr	w0, [x0]
  40c048:	cmp	w0, #0x0
  40c04c:	b.eq	40c084 <clear@@Base+0x7e38>  // b.none
  40c050:	adrp	x0, 445000 <PC+0x4788>
  40c054:	add	x0, x0, #0x300
  40c058:	ldr	w0, [x0]
  40c05c:	and	w0, w0, #0x3
  40c060:	cmp	w0, #0x0
  40c064:	b.ne	40c084 <clear@@Base+0x7e38>  // b.any
  40c068:	ldr	w0, [sp, #28]
  40c06c:	cmp	w0, #0x0
  40c070:	b.eq	40c07c <clear@@Base+0x7e30>  // b.none
  40c074:	mov	w0, #0x38                  	// #56
  40c078:	b	40c088 <clear@@Base+0x7e3c>
  40c07c:	mov	w0, #0x32                  	// #50
  40c080:	b	40c088 <clear@@Base+0x7e3c>
  40c084:	mov	w0, #0x65                  	// #101
  40c088:	ldp	x29, x30, [sp], #48
  40c08c:	ret
  40c090:	stp	x29, x30, [sp, #-112]!
  40c094:	mov	x29, sp
  40c098:	adrp	x0, 441000 <PC+0x788>
  40c09c:	add	x0, x0, #0x7f4
  40c0a0:	mov	w1, #0x1                   	// #1
  40c0a4:	str	w1, [x0]
  40c0a8:	adrp	x0, 445000 <PC+0x4788>
  40c0ac:	add	x0, x0, #0x1c8
  40c0b0:	ldr	w0, [x0]
  40c0b4:	add	w0, w0, #0x1
  40c0b8:	lsr	w1, w0, #31
  40c0bc:	add	w0, w1, w0
  40c0c0:	asr	w0, w0, #1
  40c0c4:	mov	w1, w0
  40c0c8:	adrp	x0, 445000 <PC+0x4788>
  40c0cc:	add	x0, x0, #0x1b0
  40c0d0:	str	w1, [x0]
  40c0d4:	mov	w0, #0x65                  	// #101
  40c0d8:	str	w0, [sp, #92]
  40c0dc:	bl	40a7b8 <clear@@Base+0x656c>
  40c0e0:	bl	408f84 <clear@@Base+0x4d38>
  40c0e4:	adrp	x0, 441000 <PC+0x788>
  40c0e8:	add	x0, x0, #0x7f8
  40c0ec:	str	xzr, [x0]
  40c0f0:	adrp	x0, 441000 <PC+0x788>
  40c0f4:	add	x0, x0, #0x808
  40c0f8:	str	xzr, [x0]
  40c0fc:	adrp	x0, 445000 <PC+0x4788>
  40c100:	add	x0, x0, #0x300
  40c104:	ldr	w0, [x0]
  40c108:	cmp	w0, #0x0
  40c10c:	b.eq	40c130 <clear@@Base+0x7ee4>  // b.none
  40c110:	bl	41fafc <winch@@Base+0x12c>
  40c114:	adrp	x0, 445000 <PC+0x4788>
  40c118:	add	x0, x0, #0x198
  40c11c:	ldr	w0, [x0]
  40c120:	cmp	w0, #0x0
  40c124:	b.eq	40c130 <clear@@Base+0x7ee4>  // b.none
  40c128:	mov	w0, #0xffffffff            	// #-1
  40c12c:	bl	4024f4 <setlocale@plt+0x8d4>
  40c130:	bl	404154 <setlocale@plt+0x2534>
  40c134:	bl	407c68 <clear@@Base+0x3a1c>
  40c138:	bl	40b898 <clear@@Base+0x764c>
  40c13c:	adrp	x0, 445000 <PC+0x4788>
  40c140:	add	x0, x0, #0x300
  40c144:	ldr	w0, [x0]
  40c148:	cmp	w0, #0x0
  40c14c:	b.ne	40d6d8 <clear@@Base+0x948c>  // b.any
  40c150:	ldr	w0, [sp, #92]
  40c154:	cmp	w0, #0x65
  40c158:	b.ne	40c168 <clear@@Base+0x7f1c>  // b.any
  40c15c:	bl	40bc88 <clear@@Base+0x7a3c>
  40c160:	str	w0, [sp, #108]
  40c164:	b	40c16c <clear@@Base+0x7f20>
  40c168:	nop
  40c16c:	adrp	x0, 445000 <PC+0x4788>
  40c170:	add	x0, x0, #0x300
  40c174:	ldr	w0, [x0]
  40c178:	cmp	w0, #0x0
  40c17c:	b.ne	40d6e0 <clear@@Base+0x9494>  // b.any
  40c180:	ldr	w0, [sp, #92]
  40c184:	cmp	w0, #0x65
  40c188:	b.eq	40c1a0 <clear@@Base+0x7f54>  // b.none
  40c18c:	ldr	w0, [sp, #92]
  40c190:	str	w0, [sp, #104]
  40c194:	mov	w0, #0x65                  	// #101
  40c198:	str	w0, [sp, #92]
  40c19c:	b	40c278 <clear@@Base+0x802c>
  40c1a0:	adrp	x0, 441000 <PC+0x788>
  40c1a4:	add	x0, x0, #0x7f0
  40c1a8:	ldr	w0, [x0]
  40c1ac:	cmp	w0, #0x0
  40c1b0:	b.eq	40c1ec <clear@@Base+0x7fa0>  // b.none
  40c1b4:	ldr	w0, [sp, #108]
  40c1b8:	bl	40b59c <clear@@Base+0x7350>
  40c1bc:	cmp	w0, #0x2
  40c1c0:	b.eq	40c1e0 <clear@@Base+0x7f94>  // b.none
  40c1c4:	cmp	w0, #0x2
  40c1c8:	b.gt	40c1f8 <clear@@Base+0x7fac>
  40c1cc:	cmp	w0, #0x0
  40c1d0:	b.eq	40c1f4 <clear@@Base+0x7fa8>  // b.none
  40c1d4:	cmp	w0, #0x1
  40c1d8:	b.eq	40d6e8 <clear@@Base+0x949c>  // b.none
  40c1dc:	b	40c1f8 <clear@@Base+0x7fac>
  40c1e0:	bl	40bc88 <clear@@Base+0x7a3c>
  40c1e4:	str	w0, [sp, #108]
  40c1e8:	b	40c16c <clear@@Base+0x7f20>
  40c1ec:	nop
  40c1f0:	b	40c1f8 <clear@@Base+0x7fac>
  40c1f4:	nop
  40c1f8:	adrp	x0, 441000 <PC+0x788>
  40c1fc:	add	x0, x0, #0x7f0
  40c200:	ldr	w0, [x0]
  40c204:	cmp	w0, #0x0
  40c208:	b.eq	40c234 <clear@@Base+0x7fe8>  // b.none
  40c20c:	ldr	w0, [sp, #108]
  40c210:	bl	409a6c <clear@@Base+0x5820>
  40c214:	cmp	w0, #0x1
  40c218:	b.eq	40d6f0 <clear@@Base+0x94a4>  // b.none
  40c21c:	bl	407e60 <clear@@Base+0x3c14>
  40c220:	cmp	w0, #0x0
  40c224:	b.eq	40d6f0 <clear@@Base+0x94a4>  // b.none
  40c228:	bl	409da0 <clear@@Base+0x5b54>
  40c22c:	str	x0, [sp, #96]
  40c230:	b	40c24c <clear@@Base+0x8000>
  40c234:	ldr	w0, [sp, #108]
  40c238:	and	w0, w0, #0xff
  40c23c:	strb	w0, [sp, #24]
  40c240:	strb	wzr, [sp, #25]
  40c244:	add	x0, sp, #0x18
  40c248:	str	x0, [sp, #96]
  40c24c:	str	xzr, [sp, #32]
  40c250:	add	x0, sp, #0x20
  40c254:	mov	x1, x0
  40c258:	ldr	x0, [sp, #96]
  40c25c:	bl	40e478 <clear@@Base+0xa22c>
  40c260:	str	w0, [sp, #104]
  40c264:	ldr	x0, [sp, #32]
  40c268:	cmp	x0, #0x0
  40c26c:	b.eq	40c278 <clear@@Base+0x802c>  // b.none
  40c270:	ldr	x0, [sp, #32]
  40c274:	bl	40bd1c <clear@@Base+0x7ad0>
  40c278:	ldr	w0, [sp, #104]
  40c27c:	cmp	w0, #0x16
  40c280:	b.eq	40c288 <clear@@Base+0x803c>  // b.none
  40c284:	bl	407c68 <clear@@Base+0x3a1c>
  40c288:	ldr	w0, [sp, #104]
  40c28c:	sub	w0, w0, #0x2
  40c290:	cmp	w0, #0x63
  40c294:	b.hi	40d6d0 <clear@@Base+0x9484>  // b.pmore
  40c298:	adrp	x1, 422000 <winch@@Base+0x2630>
  40c29c:	add	x1, x1, #0x244
  40c2a0:	ldr	w0, [x1, w0, uxtw #2]
  40c2a4:	adr	x1, 40c2b0 <clear@@Base+0x8064>
  40c2a8:	add	x0, x1, w0, sxtw #2
  40c2ac:	br	x0
  40c2b0:	mov	w3, #0x1                   	// #1
  40c2b4:	mov	x2, #0x0                   	// #0
  40c2b8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40c2bc:	add	x1, x0, #0xd0
  40c2c0:	mov	w0, #0x6                   	// #6
  40c2c4:	bl	40a7f4 <clear@@Base+0x65a8>
  40c2c8:	b	40c16c <clear@@Base+0x7f20>
  40c2cc:	adrp	x0, 441000 <PC+0x788>
  40c2d0:	add	x0, x0, #0x7f8
  40c2d4:	ldr	x0, [x0]
  40c2d8:	cmp	x0, #0x0
  40c2dc:	b.le	40c2fc <clear@@Base+0x80b0>
  40c2e0:	adrp	x0, 441000 <PC+0x788>
  40c2e4:	add	x0, x0, #0x7f8
  40c2e8:	ldr	x0, [x0]
  40c2ec:	mov	w1, w0
  40c2f0:	adrp	x0, 445000 <PC+0x4788>
  40c2f4:	add	x0, x0, #0x23c
  40c2f8:	str	w1, [x0]
  40c2fc:	adrp	x0, 441000 <PC+0x788>
  40c300:	add	x0, x0, #0x7f8
  40c304:	ldr	x0, [x0]
  40c308:	cmp	x0, #0x0
  40c30c:	b.gt	40c324 <clear@@Base+0x80d8>
  40c310:	bl	4191ec <clear@@Base+0x14fa0>
  40c314:	sxtw	x1, w0
  40c318:	adrp	x0, 441000 <PC+0x788>
  40c31c:	add	x0, x0, #0x7f8
  40c320:	str	x1, [x0]
  40c324:	bl	40a764 <clear@@Base+0x6518>
  40c328:	adrp	x0, 445000 <PC+0x4788>
  40c32c:	add	x0, x0, #0x28c
  40c330:	ldr	w0, [x0]
  40c334:	cmp	w0, #0x0
  40c338:	b.eq	40c34c <clear@@Base+0x8100>  // b.none
  40c33c:	adrp	x0, 441000 <PC+0x788>
  40c340:	add	x0, x0, #0x820
  40c344:	ldr	x0, [x0]
  40c348:	bl	412d48 <clear@@Base+0xeafc>
  40c34c:	adrp	x0, 441000 <PC+0x788>
  40c350:	add	x0, x0, #0x7f8
  40c354:	ldr	x0, [x0]
  40c358:	mov	w2, #0x1                   	// #1
  40c35c:	mov	w1, #0x0                   	// #0
  40c360:	bl	411b08 <clear@@Base+0xd8bc>
  40c364:	b	40d76c <clear@@Base+0x9520>
  40c368:	adrp	x0, 441000 <PC+0x788>
  40c36c:	add	x0, x0, #0x7f8
  40c370:	ldr	x0, [x0]
  40c374:	cmp	x0, #0x0
  40c378:	b.le	40c398 <clear@@Base+0x814c>
  40c37c:	adrp	x0, 441000 <PC+0x788>
  40c380:	add	x0, x0, #0x7f8
  40c384:	ldr	x0, [x0]
  40c388:	mov	w1, w0
  40c38c:	adrp	x0, 445000 <PC+0x4788>
  40c390:	add	x0, x0, #0x23c
  40c394:	str	w1, [x0]
  40c398:	adrp	x0, 441000 <PC+0x788>
  40c39c:	add	x0, x0, #0x7f8
  40c3a0:	ldr	x0, [x0]
  40c3a4:	cmp	x0, #0x0
  40c3a8:	b.gt	40c3c0 <clear@@Base+0x8174>
  40c3ac:	bl	4191ec <clear@@Base+0x14fa0>
  40c3b0:	sxtw	x1, w0
  40c3b4:	adrp	x0, 441000 <PC+0x788>
  40c3b8:	add	x0, x0, #0x7f8
  40c3bc:	str	x1, [x0]
  40c3c0:	bl	40a764 <clear@@Base+0x6518>
  40c3c4:	adrp	x0, 441000 <PC+0x788>
  40c3c8:	add	x0, x0, #0x7f8
  40c3cc:	ldr	x0, [x0]
  40c3d0:	mov	w2, #0x1                   	// #1
  40c3d4:	mov	w1, #0x0                   	// #0
  40c3d8:	bl	411c38 <clear@@Base+0xd9ec>
  40c3dc:	b	40d76c <clear@@Base+0x9520>
  40c3e0:	adrp	x0, 441000 <PC+0x788>
  40c3e4:	add	x0, x0, #0x7f8
  40c3e8:	ldr	x0, [x0]
  40c3ec:	cmp	x0, #0x0
  40c3f0:	b.gt	40c404 <clear@@Base+0x81b8>
  40c3f4:	adrp	x0, 441000 <PC+0x788>
  40c3f8:	add	x0, x0, #0x7f8
  40c3fc:	mov	x1, #0x1                   	// #1
  40c400:	str	x1, [x0]
  40c404:	bl	40a764 <clear@@Base+0x6518>
  40c408:	adrp	x0, 445000 <PC+0x4788>
  40c40c:	add	x0, x0, #0x28c
  40c410:	ldr	w0, [x0]
  40c414:	cmp	w0, #0x2
  40c418:	b.ne	40c440 <clear@@Base+0x81f4>  // b.any
  40c41c:	adrp	x0, 441000 <PC+0x788>
  40c420:	add	x0, x0, #0x7f8
  40c424:	ldr	x0, [x0]
  40c428:	cmp	x0, #0x1
  40c42c:	b.le	40c440 <clear@@Base+0x81f4>
  40c430:	adrp	x0, 441000 <PC+0x788>
  40c434:	add	x0, x0, #0x820
  40c438:	ldr	x0, [x0]
  40c43c:	bl	412d48 <clear@@Base+0xeafc>
  40c440:	adrp	x0, 441000 <PC+0x788>
  40c444:	add	x0, x0, #0x7f8
  40c448:	ldr	x0, [x0]
  40c44c:	mov	w2, #0x0                   	// #0
  40c450:	mov	w1, #0x0                   	// #0
  40c454:	bl	411b08 <clear@@Base+0xd8bc>
  40c458:	b	40d76c <clear@@Base+0x9520>
  40c45c:	adrp	x0, 441000 <PC+0x788>
  40c460:	add	x0, x0, #0x7f8
  40c464:	ldr	x0, [x0]
  40c468:	cmp	x0, #0x0
  40c46c:	b.gt	40c480 <clear@@Base+0x8234>
  40c470:	adrp	x0, 441000 <PC+0x788>
  40c474:	add	x0, x0, #0x7f8
  40c478:	mov	x1, #0x1                   	// #1
  40c47c:	str	x1, [x0]
  40c480:	bl	40a764 <clear@@Base+0x6518>
  40c484:	adrp	x0, 441000 <PC+0x788>
  40c488:	add	x0, x0, #0x7f8
  40c48c:	ldr	x0, [x0]
  40c490:	mov	w2, #0x0                   	// #0
  40c494:	mov	w1, #0x0                   	// #0
  40c498:	bl	411c38 <clear@@Base+0xd9ec>
  40c49c:	b	40d76c <clear@@Base+0x9520>
  40c4a0:	bl	40a764 <clear@@Base+0x6518>
  40c4a4:	adrp	x0, 445000 <PC+0x4788>
  40c4a8:	add	x0, x0, #0x270
  40c4ac:	ldr	w0, [x0]
  40c4b0:	mov	w2, #0x0                   	// #0
  40c4b4:	mov	w1, #0x0                   	// #0
  40c4b8:	bl	411b08 <clear@@Base+0xd8bc>
  40c4bc:	b	40d76c <clear@@Base+0x9520>
  40c4c0:	bl	40a764 <clear@@Base+0x6518>
  40c4c4:	adrp	x0, 445000 <PC+0x4788>
  40c4c8:	add	x0, x0, #0x270
  40c4cc:	ldr	w0, [x0]
  40c4d0:	mov	w2, #0x0                   	// #0
  40c4d4:	mov	w1, #0x0                   	// #0
  40c4d8:	bl	411c38 <clear@@Base+0xd9ec>
  40c4dc:	b	40d76c <clear@@Base+0x9520>
  40c4e0:	adrp	x0, 441000 <PC+0x788>
  40c4e4:	add	x0, x0, #0x7f8
  40c4e8:	ldr	x0, [x0]
  40c4ec:	cmp	x0, #0x0
  40c4f0:	b.gt	40c504 <clear@@Base+0x82b8>
  40c4f4:	adrp	x0, 441000 <PC+0x788>
  40c4f8:	add	x0, x0, #0x7f8
  40c4fc:	mov	x1, #0x1                   	// #1
  40c500:	str	x1, [x0]
  40c504:	bl	40a764 <clear@@Base+0x6518>
  40c508:	adrp	x0, 445000 <PC+0x4788>
  40c50c:	add	x0, x0, #0x28c
  40c510:	ldr	w0, [x0]
  40c514:	cmp	w0, #0x2
  40c518:	b.ne	40c540 <clear@@Base+0x82f4>  // b.any
  40c51c:	adrp	x0, 441000 <PC+0x788>
  40c520:	add	x0, x0, #0x7f8
  40c524:	ldr	x0, [x0]
  40c528:	cmp	x0, #0x1
  40c52c:	b.le	40c540 <clear@@Base+0x82f4>
  40c530:	adrp	x0, 441000 <PC+0x788>
  40c534:	add	x0, x0, #0x820
  40c538:	ldr	x0, [x0]
  40c53c:	bl	412d48 <clear@@Base+0xeafc>
  40c540:	adrp	x0, 441000 <PC+0x788>
  40c544:	add	x0, x0, #0x7f8
  40c548:	ldr	x0, [x0]
  40c54c:	mov	w2, #0x0                   	// #0
  40c550:	mov	w1, #0x1                   	// #1
  40c554:	bl	411b08 <clear@@Base+0xd8bc>
  40c558:	b	40d76c <clear@@Base+0x9520>
  40c55c:	adrp	x0, 441000 <PC+0x788>
  40c560:	add	x0, x0, #0x7f8
  40c564:	ldr	x0, [x0]
  40c568:	cmp	x0, #0x0
  40c56c:	b.gt	40c580 <clear@@Base+0x8334>
  40c570:	adrp	x0, 441000 <PC+0x788>
  40c574:	add	x0, x0, #0x7f8
  40c578:	mov	x1, #0x1                   	// #1
  40c57c:	str	x1, [x0]
  40c580:	bl	40a764 <clear@@Base+0x6518>
  40c584:	adrp	x0, 441000 <PC+0x788>
  40c588:	add	x0, x0, #0x7f8
  40c58c:	ldr	x0, [x0]
  40c590:	mov	w2, #0x0                   	// #0
  40c594:	mov	w1, #0x1                   	// #1
  40c598:	bl	411c38 <clear@@Base+0xd9ec>
  40c59c:	b	40d76c <clear@@Base+0x9520>
  40c5a0:	adrp	x0, 441000 <PC+0x788>
  40c5a4:	add	x0, x0, #0x7f8
  40c5a8:	ldr	x0, [x0]
  40c5ac:	cmp	x0, #0x0
  40c5b0:	b.gt	40c5c8 <clear@@Base+0x837c>
  40c5b4:	bl	4191ec <clear@@Base+0x14fa0>
  40c5b8:	sxtw	x1, w0
  40c5bc:	adrp	x0, 441000 <PC+0x788>
  40c5c0:	add	x0, x0, #0x7f8
  40c5c4:	str	x1, [x0]
  40c5c8:	bl	40a764 <clear@@Base+0x6518>
  40c5cc:	adrp	x0, 445000 <PC+0x4788>
  40c5d0:	add	x0, x0, #0x28c
  40c5d4:	ldr	w0, [x0]
  40c5d8:	cmp	w0, #0x2
  40c5dc:	b.ne	40c5f0 <clear@@Base+0x83a4>  // b.any
  40c5e0:	adrp	x0, 441000 <PC+0x788>
  40c5e4:	add	x0, x0, #0x820
  40c5e8:	ldr	x0, [x0]
  40c5ec:	bl	412d48 <clear@@Base+0xeafc>
  40c5f0:	adrp	x0, 441000 <PC+0x788>
  40c5f4:	add	x0, x0, #0x7f8
  40c5f8:	ldr	x0, [x0]
  40c5fc:	mov	w2, #0x0                   	// #0
  40c600:	mov	w1, #0x1                   	// #1
  40c604:	bl	411b08 <clear@@Base+0xd8bc>
  40c608:	b	40d76c <clear@@Base+0x9520>
  40c60c:	adrp	x0, 445000 <PC+0x4788>
  40c610:	add	x0, x0, #0x28c
  40c614:	ldr	w0, [x0]
  40c618:	cmp	w0, #0x0
  40c61c:	b.eq	40c630 <clear@@Base+0x83e4>  // b.none
  40c620:	adrp	x0, 441000 <PC+0x788>
  40c624:	add	x0, x0, #0x820
  40c628:	ldr	x0, [x0]
  40c62c:	bl	412d48 <clear@@Base+0xeafc>
  40c630:	mov	w0, #0x0                   	// #0
  40c634:	bl	40bf6c <clear@@Base+0x7d20>
  40c638:	str	w0, [sp, #92]
  40c63c:	b	40d76c <clear@@Base+0x9520>
  40c640:	mov	w0, #0x1                   	// #1
  40c644:	bl	40bf6c <clear@@Base+0x7d20>
  40c648:	str	w0, [sp, #92]
  40c64c:	b	40d76c <clear@@Base+0x9520>
  40c650:	adrp	x0, 441000 <PC+0x788>
  40c654:	add	x0, x0, #0x7f8
  40c658:	ldr	x0, [x0]
  40c65c:	cmp	x0, #0x0
  40c660:	b.le	40c680 <clear@@Base+0x8434>
  40c664:	adrp	x0, 441000 <PC+0x788>
  40c668:	add	x0, x0, #0x7f8
  40c66c:	ldr	x0, [x0]
  40c670:	mov	w1, w0
  40c674:	adrp	x0, 445000 <PC+0x4788>
  40c678:	add	x0, x0, #0x1b0
  40c67c:	str	w1, [x0]
  40c680:	bl	40a764 <clear@@Base+0x6518>
  40c684:	adrp	x0, 445000 <PC+0x4788>
  40c688:	add	x0, x0, #0x28c
  40c68c:	ldr	w0, [x0]
  40c690:	cmp	w0, #0x2
  40c694:	b.ne	40c6a8 <clear@@Base+0x845c>  // b.any
  40c698:	adrp	x0, 441000 <PC+0x788>
  40c69c:	add	x0, x0, #0x820
  40c6a0:	ldr	x0, [x0]
  40c6a4:	bl	412d48 <clear@@Base+0xeafc>
  40c6a8:	adrp	x0, 445000 <PC+0x4788>
  40c6ac:	add	x0, x0, #0x1b0
  40c6b0:	ldr	w0, [x0]
  40c6b4:	mov	w2, #0x0                   	// #0
  40c6b8:	mov	w1, #0x0                   	// #0
  40c6bc:	bl	411b08 <clear@@Base+0xd8bc>
  40c6c0:	b	40d76c <clear@@Base+0x9520>
  40c6c4:	adrp	x0, 441000 <PC+0x788>
  40c6c8:	add	x0, x0, #0x7f8
  40c6cc:	ldr	x0, [x0]
  40c6d0:	cmp	x0, #0x0
  40c6d4:	b.le	40c6f4 <clear@@Base+0x84a8>
  40c6d8:	adrp	x0, 441000 <PC+0x788>
  40c6dc:	add	x0, x0, #0x7f8
  40c6e0:	ldr	x0, [x0]
  40c6e4:	mov	w1, w0
  40c6e8:	adrp	x0, 445000 <PC+0x4788>
  40c6ec:	add	x0, x0, #0x1b0
  40c6f0:	str	w1, [x0]
  40c6f4:	bl	40a764 <clear@@Base+0x6518>
  40c6f8:	adrp	x0, 445000 <PC+0x4788>
  40c6fc:	add	x0, x0, #0x1b0
  40c700:	ldr	w0, [x0]
  40c704:	mov	w2, #0x0                   	// #0
  40c708:	mov	w1, #0x0                   	// #0
  40c70c:	bl	411c38 <clear@@Base+0xd9ec>
  40c710:	b	40d76c <clear@@Base+0x9520>
  40c714:	bl	40b768 <clear@@Base+0x751c>
  40c718:	bl	40a764 <clear@@Base+0x6518>
  40c71c:	bl	413038 <clear@@Base+0xedec>
  40c720:	b	40d76c <clear@@Base+0x9520>
  40c724:	adrp	x0, 441000 <PC+0x788>
  40c728:	add	x0, x0, #0x7f8
  40c72c:	ldr	x0, [x0]
  40c730:	cmp	x0, #0x0
  40c734:	b.gt	40c748 <clear@@Base+0x84fc>
  40c738:	adrp	x0, 441000 <PC+0x788>
  40c73c:	add	x0, x0, #0x7f8
  40c740:	mov	x1, #0x1                   	// #1
  40c744:	str	x1, [x0]
  40c748:	bl	40a764 <clear@@Base+0x6518>
  40c74c:	adrp	x0, 441000 <PC+0x788>
  40c750:	add	x0, x0, #0x7f8
  40c754:	ldr	x0, [x0]
  40c758:	bl	412f54 <clear@@Base+0xed08>
  40c75c:	b	40d76c <clear@@Base+0x9520>
  40c760:	adrp	x0, 441000 <PC+0x788>
  40c764:	add	x0, x0, #0x7f8
  40c768:	ldr	x0, [x0]
  40c76c:	cmp	x0, #0x0
  40c770:	b.ge	40c78c <clear@@Base+0x8540>  // b.tcont
  40c774:	adrp	x0, 441000 <PC+0x788>
  40c778:	add	x0, x0, #0x7f8
  40c77c:	str	xzr, [x0]
  40c780:	adrp	x0, 441000 <PC+0x788>
  40c784:	add	x0, x0, #0x800
  40c788:	str	xzr, [x0]
  40c78c:	adrp	x0, 441000 <PC+0x788>
  40c790:	add	x0, x0, #0x7f8
  40c794:	ldr	x0, [x0]
  40c798:	cmp	x0, #0x64
  40c79c:	b.gt	40c7c8 <clear@@Base+0x857c>
  40c7a0:	adrp	x0, 441000 <PC+0x788>
  40c7a4:	add	x0, x0, #0x7f8
  40c7a8:	ldr	x0, [x0]
  40c7ac:	cmp	x0, #0x64
  40c7b0:	b.ne	40c7e4 <clear@@Base+0x8598>  // b.any
  40c7b4:	adrp	x0, 441000 <PC+0x788>
  40c7b8:	add	x0, x0, #0x800
  40c7bc:	ldr	x0, [x0]
  40c7c0:	cmp	x0, #0x0
  40c7c4:	b.eq	40c7e4 <clear@@Base+0x8598>  // b.none
  40c7c8:	adrp	x0, 441000 <PC+0x788>
  40c7cc:	add	x0, x0, #0x7f8
  40c7d0:	mov	x1, #0x64                  	// #100
  40c7d4:	str	x1, [x0]
  40c7d8:	adrp	x0, 441000 <PC+0x788>
  40c7dc:	add	x0, x0, #0x800
  40c7e0:	str	xzr, [x0]
  40c7e4:	bl	40a764 <clear@@Base+0x6518>
  40c7e8:	adrp	x0, 441000 <PC+0x788>
  40c7ec:	add	x0, x0, #0x7f8
  40c7f0:	ldr	x0, [x0]
  40c7f4:	mov	w2, w0
  40c7f8:	adrp	x0, 441000 <PC+0x788>
  40c7fc:	add	x0, x0, #0x800
  40c800:	ldr	x0, [x0]
  40c804:	mov	x1, x0
  40c808:	mov	w0, w2
  40c80c:	bl	413084 <clear@@Base+0xee38>
  40c810:	b	40d76c <clear@@Base+0x9520>
  40c814:	bl	40a764 <clear@@Base+0x6518>
  40c818:	adrp	x0, 441000 <PC+0x788>
  40c81c:	add	x0, x0, #0x7f8
  40c820:	ldr	x0, [x0]
  40c824:	cmp	x0, #0x0
  40c828:	b.gt	40c834 <clear@@Base+0x85e8>
  40c82c:	bl	412e24 <clear@@Base+0xebd8>
  40c830:	b	40d76c <clear@@Base+0x9520>
  40c834:	adrp	x0, 441000 <PC+0x788>
  40c838:	add	x0, x0, #0x7f8
  40c83c:	ldr	x0, [x0]
  40c840:	bl	412f54 <clear@@Base+0xed08>
  40c844:	b	40d76c <clear@@Base+0x9520>
  40c848:	bl	40a764 <clear@@Base+0x6518>
  40c84c:	adrp	x0, 441000 <PC+0x788>
  40c850:	add	x0, x0, #0x7f8
  40c854:	ldr	x0, [x0]
  40c858:	cmp	x0, #0x0
  40c85c:	b.gt	40c868 <clear@@Base+0x861c>
  40c860:	bl	412ee0 <clear@@Base+0xec94>
  40c864:	b	40d76c <clear@@Base+0x9520>
  40c868:	adrp	x0, 441000 <PC+0x788>
  40c86c:	add	x0, x0, #0x7f8
  40c870:	ldr	x0, [x0]
  40c874:	bl	412f54 <clear@@Base+0xed08>
  40c878:	b	40d76c <clear@@Base+0x9520>
  40c87c:	bl	40a764 <clear@@Base+0x6518>
  40c880:	adrp	x0, 441000 <PC+0x788>
  40c884:	add	x0, x0, #0x7f8
  40c888:	ldr	x0, [x0]
  40c88c:	cmp	x0, #0x0
  40c890:	b.ge	40c8a0 <clear@@Base+0x8654>  // b.tcont
  40c894:	adrp	x0, 441000 <PC+0x788>
  40c898:	add	x0, x0, #0x7f8
  40c89c:	str	xzr, [x0]
  40c8a0:	adrp	x0, 441000 <PC+0x788>
  40c8a4:	add	x0, x0, #0x7f8
  40c8a8:	ldr	x2, [x0]
  40c8ac:	adrp	x0, 445000 <PC+0x4788>
  40c8b0:	add	x0, x0, #0x27c
  40c8b4:	ldr	w0, [x0]
  40c8b8:	mov	w1, w0
  40c8bc:	mov	x0, x2
  40c8c0:	bl	413134 <clear@@Base+0xeee8>
  40c8c4:	b	40d76c <clear@@Base+0x9520>
  40c8c8:	bl	4064a4 <clear@@Base+0x2258>
  40c8cc:	and	w0, w0, #0x8
  40c8d0:	cmp	w0, #0x0
  40c8d4:	b.ne	40d700 <clear@@Base+0x94b4>  // b.any
  40c8d8:	bl	40a764 <clear@@Base+0x6518>
  40c8dc:	bl	41d020 <error@@Base+0x1cc4>
  40c8e0:	str	x0, [sp, #16]
  40c8e4:	add	x0, sp, #0x10
  40c8e8:	mov	x1, x0
  40c8ec:	adrp	x0, 422000 <winch@@Base+0x2630>
  40c8f0:	add	x0, x0, #0xd8
  40c8f4:	bl	41b35c <error@@Base>
  40c8f8:	b	40d76c <clear@@Base+0x9520>
  40c8fc:	bl	40a764 <clear@@Base+0x6518>
  40c900:	bl	40ba1c <clear@@Base+0x77d0>
  40c904:	b	40d76c <clear@@Base+0x9520>
  40c908:	adrp	x0, 440000 <winch@@Base+0x20630>
  40c90c:	add	x0, x0, #0x888
  40c910:	ldr	x0, [x0]
  40c914:	cmp	x0, #0x0
  40c918:	b.eq	40c96c <clear@@Base+0x8720>  // b.none
  40c91c:	bl	4064a4 <clear@@Base+0x2258>
  40c920:	and	w0, w0, #0x8
  40c924:	cmp	w0, #0x0
  40c928:	b.eq	40c96c <clear@@Base+0x8720>  // b.none
  40c92c:	adrp	x0, 441000 <PC+0x788>
  40c930:	add	x0, x0, #0x828
  40c934:	ldr	w1, [x0]
  40c938:	adrp	x0, 445000 <PC+0x4788>
  40c93c:	add	x0, x0, #0x230
  40c940:	str	w1, [x0]
  40c944:	adrp	x0, 441000 <PC+0x788>
  40c948:	add	x0, x0, #0x82c
  40c94c:	ldr	w1, [x0]
  40c950:	adrp	x0, 445000 <PC+0x4788>
  40c954:	add	x0, x0, #0x29c
  40c958:	str	w1, [x0]
  40c95c:	mov	w0, #0x1                   	// #1
  40c960:	bl	40fa04 <clear@@Base+0xb7b8>
  40c964:	cmp	w0, #0x0
  40c968:	b.eq	40d708 <clear@@Base+0x94bc>  // b.none
  40c96c:	ldr	x0, [sp, #32]
  40c970:	cmp	x0, #0x0
  40c974:	b.eq	40c984 <clear@@Base+0x8738>  // b.none
  40c978:	ldr	x0, [sp, #32]
  40c97c:	ldrb	w0, [x0]
  40c980:	bl	4024f4 <setlocale@plt+0x8d4>
  40c984:	mov	w0, #0x0                   	// #0
  40c988:	bl	4024f4 <setlocale@plt+0x8d4>
  40c98c:	b	40d76c <clear@@Base+0x9520>
  40c990:	adrp	x0, 441000 <PC+0x788>
  40c994:	add	x0, x0, #0x7f4
  40c998:	mov	w1, #0x1                   	// #1
  40c99c:	str	w1, [x0]
  40c9a0:	adrp	x0, 441000 <PC+0x788>
  40c9a4:	add	x0, x0, #0x7f8
  40c9a8:	ldr	x0, [x0]
  40c9ac:	cmp	x0, #0x0
  40c9b0:	b.gt	40c9c4 <clear@@Base+0x8778>
  40c9b4:	adrp	x0, 441000 <PC+0x788>
  40c9b8:	add	x0, x0, #0x7f8
  40c9bc:	mov	x1, #0x1                   	// #1
  40c9c0:	str	x1, [x0]
  40c9c4:	bl	40a86c <clear@@Base+0x6620>
  40c9c8:	bl	40bc88 <clear@@Base+0x7a3c>
  40c9cc:	str	w0, [sp, #108]
  40c9d0:	b	40c16c <clear@@Base+0x7f20>
  40c9d4:	adrp	x0, 441000 <PC+0x788>
  40c9d8:	add	x0, x0, #0x7f4
  40c9dc:	mov	w1, #0x2                   	// #2
  40c9e0:	str	w1, [x0]
  40c9e4:	adrp	x0, 441000 <PC+0x788>
  40c9e8:	add	x0, x0, #0x7f8
  40c9ec:	ldr	x0, [x0]
  40c9f0:	cmp	x0, #0x0
  40c9f4:	b.gt	40ca08 <clear@@Base+0x87bc>
  40c9f8:	adrp	x0, 441000 <PC+0x788>
  40c9fc:	add	x0, x0, #0x7f8
  40ca00:	mov	x1, #0x1                   	// #1
  40ca04:	str	x1, [x0]
  40ca08:	bl	40a86c <clear@@Base+0x6620>
  40ca0c:	bl	40bc88 <clear@@Base+0x7a3c>
  40ca10:	str	w0, [sp, #108]
  40ca14:	b	40c16c <clear@@Base+0x7f20>
  40ca18:	adrp	x0, 441000 <PC+0x788>
  40ca1c:	add	x0, x0, #0x7f4
  40ca20:	mov	w1, #0x2001                	// #8193
  40ca24:	str	w1, [x0]
  40ca28:	bl	40a86c <clear@@Base+0x6620>
  40ca2c:	bl	40bc88 <clear@@Base+0x7a3c>
  40ca30:	str	w0, [sp, #108]
  40ca34:	b	40c16c <clear@@Base+0x7f20>
  40ca38:	adrp	x0, 441000 <PC+0x788>
  40ca3c:	add	x0, x0, #0x7f8
  40ca40:	ldr	x0, [x0]
  40ca44:	cmp	x0, #0x0
  40ca48:	b.gt	40ca5c <clear@@Base+0x8810>
  40ca4c:	adrp	x0, 441000 <PC+0x788>
  40ca50:	add	x0, x0, #0x7f8
  40ca54:	mov	x1, #0x1                   	// #1
  40ca58:	str	x1, [x0]
  40ca5c:	bl	40a86c <clear@@Base+0x6620>
  40ca60:	bl	40a764 <clear@@Base+0x6518>
  40ca64:	adrp	x0, 441000 <PC+0x788>
  40ca68:	add	x0, x0, #0x7f8
  40ca6c:	ldr	x0, [x0]
  40ca70:	mov	w2, #0x0                   	// #0
  40ca74:	mov	w1, w0
  40ca78:	mov	x0, #0x0                   	// #0
  40ca7c:	bl	40bda8 <clear@@Base+0x7b5c>
  40ca80:	b	40d76c <clear@@Base+0x9520>
  40ca84:	adrp	x0, 441000 <PC+0x788>
  40ca88:	add	x0, x0, #0x7f4
  40ca8c:	ldr	w0, [x0]
  40ca90:	orr	w1, w0, #0x200
  40ca94:	adrp	x0, 441000 <PC+0x788>
  40ca98:	add	x0, x0, #0x7f4
  40ca9c:	str	w1, [x0]
  40caa0:	adrp	x0, 441000 <PC+0x788>
  40caa4:	add	x0, x0, #0x7f8
  40caa8:	ldr	x0, [x0]
  40caac:	cmp	x0, #0x0
  40cab0:	b.gt	40cac4 <clear@@Base+0x8878>
  40cab4:	adrp	x0, 441000 <PC+0x788>
  40cab8:	add	x0, x0, #0x7f8
  40cabc:	mov	x1, #0x1                   	// #1
  40cac0:	str	x1, [x0]
  40cac4:	bl	40a86c <clear@@Base+0x6620>
  40cac8:	bl	40a764 <clear@@Base+0x6518>
  40cacc:	adrp	x0, 441000 <PC+0x788>
  40cad0:	add	x0, x0, #0x7f8
  40cad4:	ldr	x0, [x0]
  40cad8:	mov	w2, #0x0                   	// #0
  40cadc:	mov	w1, w0
  40cae0:	mov	x0, #0x0                   	// #0
  40cae4:	bl	40bda8 <clear@@Base+0x7b5c>
  40cae8:	b	40d76c <clear@@Base+0x9520>
  40caec:	adrp	x0, 441000 <PC+0x788>
  40caf0:	add	x0, x0, #0x7f4
  40caf4:	ldr	w0, [x0]
  40caf8:	str	w0, [sp, #44]
  40cafc:	adrp	x0, 441000 <PC+0x788>
  40cb00:	add	x0, x0, #0x7f4
  40cb04:	ldr	w0, [x0]
  40cb08:	and	w0, w0, #0x1
  40cb0c:	cmp	w0, #0x0
  40cb10:	b.eq	40cb2c <clear@@Base+0x88e0>  // b.none
  40cb14:	adrp	x0, 441000 <PC+0x788>
  40cb18:	add	x0, x0, #0x7f4
  40cb1c:	ldr	w0, [x0]
  40cb20:	and	w0, w0, #0xfffffffc
  40cb24:	orr	w0, w0, #0x2
  40cb28:	b	40cb40 <clear@@Base+0x88f4>
  40cb2c:	adrp	x0, 441000 <PC+0x788>
  40cb30:	add	x0, x0, #0x7f4
  40cb34:	ldr	w0, [x0]
  40cb38:	and	w0, w0, #0xfffffffc
  40cb3c:	orr	w0, w0, #0x1
  40cb40:	adrp	x1, 441000 <PC+0x788>
  40cb44:	add	x1, x1, #0x7f4
  40cb48:	str	w0, [x1]
  40cb4c:	adrp	x0, 441000 <PC+0x788>
  40cb50:	add	x0, x0, #0x7f8
  40cb54:	ldr	x0, [x0]
  40cb58:	cmp	x0, #0x0
  40cb5c:	b.gt	40cb70 <clear@@Base+0x8924>
  40cb60:	adrp	x0, 441000 <PC+0x788>
  40cb64:	add	x0, x0, #0x7f8
  40cb68:	mov	x1, #0x1                   	// #1
  40cb6c:	str	x1, [x0]
  40cb70:	bl	40a86c <clear@@Base+0x6620>
  40cb74:	bl	40a764 <clear@@Base+0x6518>
  40cb78:	adrp	x0, 441000 <PC+0x788>
  40cb7c:	add	x0, x0, #0x7f8
  40cb80:	ldr	x0, [x0]
  40cb84:	mov	w2, #0x0                   	// #0
  40cb88:	mov	w1, w0
  40cb8c:	mov	x0, #0x0                   	// #0
  40cb90:	bl	40bda8 <clear@@Base+0x7b5c>
  40cb94:	adrp	x0, 441000 <PC+0x788>
  40cb98:	add	x0, x0, #0x7f4
  40cb9c:	ldr	w1, [sp, #44]
  40cba0:	str	w1, [x0]
  40cba4:	b	40d76c <clear@@Base+0x9520>
  40cba8:	adrp	x0, 441000 <PC+0x788>
  40cbac:	add	x0, x0, #0x7f4
  40cbb0:	ldr	w0, [x0]
  40cbb4:	str	w0, [sp, #44]
  40cbb8:	adrp	x0, 441000 <PC+0x788>
  40cbbc:	add	x0, x0, #0x7f4
  40cbc0:	ldr	w0, [x0]
  40cbc4:	and	w0, w0, #0x1
  40cbc8:	cmp	w0, #0x0
  40cbcc:	b.eq	40cbe8 <clear@@Base+0x899c>  // b.none
  40cbd0:	adrp	x0, 441000 <PC+0x788>
  40cbd4:	add	x0, x0, #0x7f4
  40cbd8:	ldr	w0, [x0]
  40cbdc:	and	w0, w0, #0xfffffffc
  40cbe0:	orr	w0, w0, #0x2
  40cbe4:	b	40cbfc <clear@@Base+0x89b0>
  40cbe8:	adrp	x0, 441000 <PC+0x788>
  40cbec:	add	x0, x0, #0x7f4
  40cbf0:	ldr	w0, [x0]
  40cbf4:	and	w0, w0, #0xfffffffc
  40cbf8:	orr	w0, w0, #0x1
  40cbfc:	adrp	x1, 441000 <PC+0x788>
  40cc00:	add	x1, x1, #0x7f4
  40cc04:	str	w0, [x1]
  40cc08:	adrp	x0, 441000 <PC+0x788>
  40cc0c:	add	x0, x0, #0x7f4
  40cc10:	ldr	w0, [x0]
  40cc14:	orr	w1, w0, #0x200
  40cc18:	adrp	x0, 441000 <PC+0x788>
  40cc1c:	add	x0, x0, #0x7f4
  40cc20:	str	w1, [x0]
  40cc24:	adrp	x0, 441000 <PC+0x788>
  40cc28:	add	x0, x0, #0x7f8
  40cc2c:	ldr	x0, [x0]
  40cc30:	cmp	x0, #0x0
  40cc34:	b.gt	40cc48 <clear@@Base+0x89fc>
  40cc38:	adrp	x0, 441000 <PC+0x788>
  40cc3c:	add	x0, x0, #0x7f8
  40cc40:	mov	x1, #0x1                   	// #1
  40cc44:	str	x1, [x0]
  40cc48:	bl	40a86c <clear@@Base+0x6620>
  40cc4c:	bl	40a764 <clear@@Base+0x6518>
  40cc50:	adrp	x0, 441000 <PC+0x788>
  40cc54:	add	x0, x0, #0x7f8
  40cc58:	ldr	x0, [x0]
  40cc5c:	mov	w2, #0x0                   	// #0
  40cc60:	mov	w1, w0
  40cc64:	mov	x0, #0x0                   	// #0
  40cc68:	bl	40bda8 <clear@@Base+0x7b5c>
  40cc6c:	adrp	x0, 441000 <PC+0x788>
  40cc70:	add	x0, x0, #0x7f4
  40cc74:	ldr	w1, [sp, #44]
  40cc78:	str	w1, [x0]
  40cc7c:	b	40d76c <clear@@Base+0x9520>
  40cc80:	bl	41d75c <error@@Base+0x2400>
  40cc84:	b	40d76c <clear@@Base+0x9520>
  40cc88:	bl	4064a4 <clear@@Base+0x2258>
  40cc8c:	and	w0, w0, #0x8
  40cc90:	cmp	w0, #0x0
  40cc94:	b.ne	40d710 <clear@@Base+0x94c4>  // b.any
  40cc98:	bl	40a764 <clear@@Base+0x6518>
  40cc9c:	adrp	x0, 445000 <PC+0x4788>
  40cca0:	add	x0, x0, #0x230
  40cca4:	ldr	w1, [x0]
  40cca8:	adrp	x0, 441000 <PC+0x788>
  40ccac:	add	x0, x0, #0x828
  40ccb0:	str	w1, [x0]
  40ccb4:	adrp	x0, 445000 <PC+0x4788>
  40ccb8:	add	x0, x0, #0x230
  40ccbc:	str	wzr, [x0]
  40ccc0:	adrp	x0, 445000 <PC+0x4788>
  40ccc4:	add	x0, x0, #0x29c
  40ccc8:	ldr	w1, [x0]
  40cccc:	adrp	x0, 441000 <PC+0x788>
  40ccd0:	add	x0, x0, #0x82c
  40ccd4:	str	w1, [x0]
  40ccd8:	adrp	x0, 445000 <PC+0x4788>
  40ccdc:	add	x0, x0, #0x29c
  40cce0:	str	wzr, [x0]
  40cce4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cce8:	add	x0, x0, #0xe0
  40ccec:	bl	40f0cc <clear@@Base+0xae80>
  40ccf0:	b	40d76c <clear@@Base+0x9520>
  40ccf4:	adrp	x0, 445000 <PC+0x4788>
  40ccf8:	add	x0, x0, #0x19c
  40ccfc:	ldr	w0, [x0]
  40cd00:	cmp	w0, #0x0
  40cd04:	b.ne	40cd38 <clear@@Base+0x8aec>  // b.any
  40cd08:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40cd0c:	add	x0, x0, #0x4e8
  40cd10:	ldr	x0, [x0]
  40cd14:	mov	w3, #0x0                   	// #0
  40cd18:	mov	x2, x0
  40cd1c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cd20:	add	x1, x0, #0xf8
  40cd24:	mov	w0, #0x9                   	// #9
  40cd28:	bl	40a7f4 <clear@@Base+0x65a8>
  40cd2c:	bl	40bc88 <clear@@Base+0x7a3c>
  40cd30:	str	w0, [sp, #108]
  40cd34:	b	40c16c <clear@@Base+0x7f20>
  40cd38:	mov	x1, #0x0                   	// #0
  40cd3c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cd40:	add	x0, x0, #0x108
  40cd44:	bl	41b35c <error@@Base>
  40cd48:	b	40d76c <clear@@Base+0x9520>
  40cd4c:	adrp	x0, 445000 <PC+0x4788>
  40cd50:	add	x0, x0, #0x19c
  40cd54:	ldr	w0, [x0]
  40cd58:	cmp	w0, #0x0
  40cd5c:	b.ne	40ce24 <clear@@Base+0x8bd8>  // b.any
  40cd60:	bl	4064a4 <clear@@Base+0x2258>
  40cd64:	and	w0, w0, #0x8
  40cd68:	cmp	w0, #0x0
  40cd6c:	b.ne	40d718 <clear@@Base+0x94cc>  // b.any
  40cd70:	adrp	x0, 440000 <winch@@Base+0x20630>
  40cd74:	add	x0, x0, #0x888
  40cd78:	ldr	x0, [x0]
  40cd7c:	bl	412254 <clear@@Base+0xe008>
  40cd80:	mov	x2, x0
  40cd84:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cd88:	add	x1, x0, #0x38
  40cd8c:	mov	x0, x2
  40cd90:	bl	401a70 <strcmp@plt>
  40cd94:	cmp	w0, #0x0
  40cd98:	b.ne	40cdb0 <clear@@Base+0x8b64>  // b.any
  40cd9c:	mov	x1, #0x0                   	// #0
  40cda0:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cda4:	add	x0, x0, #0x120
  40cda8:	bl	41b35c <error@@Base>
  40cdac:	b	40d76c <clear@@Base+0x9520>
  40cdb0:	adrp	x0, 440000 <winch@@Base+0x20630>
  40cdb4:	add	x0, x0, #0x888
  40cdb8:	ldr	x0, [x0]
  40cdbc:	bl	41242c <clear@@Base+0xe1e0>
  40cdc0:	cmp	x0, #0x0
  40cdc4:	b.eq	40cdd8 <clear@@Base+0x8b8c>  // b.none
  40cdc8:	mov	x1, #0x0                   	// #0
  40cdcc:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cdd0:	add	x0, x0, #0x140
  40cdd4:	bl	41b35c <error@@Base>
  40cdd8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40cddc:	add	x0, x0, #0x518
  40cde0:	ldr	x0, [x0]
  40cde4:	mov	w3, #0x0                   	// #0
  40cde8:	mov	x2, x0
  40cdec:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cdf0:	add	x1, x0, #0x50
  40cdf4:	mov	w0, #0x1b                  	// #27
  40cdf8:	bl	40a7f4 <clear@@Base+0x65a8>
  40cdfc:	bl	40b79c <clear@@Base+0x7550>
  40ce00:	bl	40a764 <clear@@Base+0x6518>
  40ce04:	adrp	x0, 445000 <PC+0x4788>
  40ce08:	add	x0, x0, #0x190
  40ce0c:	ldr	x0, [x0]
  40ce10:	mov	w1, #0x0                   	// #0
  40ce14:	bl	41cdb0 <error@@Base+0x1a54>
  40ce18:	mov	x1, #0x0                   	// #0
  40ce1c:	bl	416d80 <clear@@Base+0x12b34>
  40ce20:	b	40d76c <clear@@Base+0x9520>
  40ce24:	mov	x1, #0x0                   	// #0
  40ce28:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ce2c:	add	x0, x0, #0x108
  40ce30:	bl	41b35c <error@@Base>
  40ce34:	b	40d76c <clear@@Base+0x9520>
  40ce38:	bl	4200f8 <winch@@Base+0x728>
  40ce3c:	cmp	w0, #0x0
  40ce40:	b.eq	40ce58 <clear@@Base+0x8c0c>  // b.none
  40ce44:	mov	x1, #0x0                   	// #0
  40ce48:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ce4c:	add	x0, x0, #0x170
  40ce50:	bl	41b35c <error@@Base>
  40ce54:	b	40d76c <clear@@Base+0x9520>
  40ce58:	adrp	x0, 441000 <PC+0x788>
  40ce5c:	add	x0, x0, #0x7f8
  40ce60:	ldr	x0, [x0]
  40ce64:	cmp	x0, #0x0
  40ce68:	b.gt	40ce7c <clear@@Base+0x8c30>
  40ce6c:	adrp	x0, 441000 <PC+0x788>
  40ce70:	add	x0, x0, #0x7f8
  40ce74:	mov	x1, #0x1                   	// #1
  40ce78:	str	x1, [x0]
  40ce7c:	adrp	x0, 441000 <PC+0x788>
  40ce80:	add	x0, x0, #0x7f8
  40ce84:	ldr	x0, [x0]
  40ce88:	bl	40f9b0 <clear@@Base+0xb764>
  40ce8c:	cmp	w0, #0x0
  40ce90:	b.eq	40d720 <clear@@Base+0x94d4>  // b.none
  40ce94:	bl	41a3b4 <clear@@Base+0x16168>
  40ce98:	cmp	w0, #0x0
  40ce9c:	b.eq	40cec4 <clear@@Base+0x8c78>  // b.none
  40cea0:	bl	411418 <clear@@Base+0xd1cc>
  40cea4:	cmp	w0, #0x0
  40cea8:	b.eq	40cec4 <clear@@Base+0x8c78>  // b.none
  40ceac:	bl	4064a4 <clear@@Base+0x2258>
  40ceb0:	and	w0, w0, #0x8
  40ceb4:	cmp	w0, #0x0
  40ceb8:	b.ne	40cec4 <clear@@Base+0x8c78>  // b.any
  40cebc:	mov	w0, #0x0                   	// #0
  40cec0:	bl	4024f4 <setlocale@plt+0x8d4>
  40cec4:	adrp	x0, 441000 <PC+0x788>
  40cec8:	add	x0, x0, #0x7f8
  40cecc:	ldr	x0, [x0]
  40ced0:	cmp	x0, #0x1
  40ced4:	b.le	40cee4 <clear@@Base+0x8c98>
  40ced8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cedc:	add	x0, x0, #0x180
  40cee0:	b	40ceec <clear@@Base+0x8ca0>
  40cee4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cee8:	add	x0, x0, #0x60
  40ceec:	str	x0, [sp, #16]
  40cef0:	add	x0, sp, #0x10
  40cef4:	mov	x1, x0
  40cef8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cefc:	add	x0, x0, #0x188
  40cf00:	bl	41b35c <error@@Base>
  40cf04:	b	40d720 <clear@@Base+0x94d4>
  40cf08:	bl	4200f8 <winch@@Base+0x728>
  40cf0c:	cmp	w0, #0x0
  40cf10:	b.eq	40cf28 <clear@@Base+0x8cdc>  // b.none
  40cf14:	mov	x1, #0x0                   	// #0
  40cf18:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cf1c:	add	x0, x0, #0x198
  40cf20:	bl	41b35c <error@@Base>
  40cf24:	b	40d76c <clear@@Base+0x9520>
  40cf28:	adrp	x0, 441000 <PC+0x788>
  40cf2c:	add	x0, x0, #0x7f8
  40cf30:	ldr	x0, [x0]
  40cf34:	cmp	x0, #0x0
  40cf38:	b.gt	40cf4c <clear@@Base+0x8d00>
  40cf3c:	adrp	x0, 441000 <PC+0x788>
  40cf40:	add	x0, x0, #0x7f8
  40cf44:	mov	x1, #0x1                   	// #1
  40cf48:	str	x1, [x0]
  40cf4c:	adrp	x0, 441000 <PC+0x788>
  40cf50:	add	x0, x0, #0x7f8
  40cf54:	ldr	x0, [x0]
  40cf58:	bl	40fa04 <clear@@Base+0xb7b8>
  40cf5c:	cmp	w0, #0x0
  40cf60:	b.eq	40d728 <clear@@Base+0x94dc>  // b.none
  40cf64:	adrp	x0, 441000 <PC+0x788>
  40cf68:	add	x0, x0, #0x7f8
  40cf6c:	ldr	x0, [x0]
  40cf70:	cmp	x0, #0x1
  40cf74:	b.le	40cf84 <clear@@Base+0x8d38>
  40cf78:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cf7c:	add	x0, x0, #0x180
  40cf80:	b	40cf8c <clear@@Base+0x8d40>
  40cf84:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cf88:	add	x0, x0, #0x60
  40cf8c:	str	x0, [sp, #16]
  40cf90:	add	x0, sp, #0x10
  40cf94:	mov	x1, x0
  40cf98:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cf9c:	add	x0, x0, #0x1b0
  40cfa0:	bl	41b35c <error@@Base>
  40cfa4:	b	40d728 <clear@@Base+0x94dc>
  40cfa8:	adrp	x0, 441000 <PC+0x788>
  40cfac:	add	x0, x0, #0x7f8
  40cfb0:	ldr	x0, [x0]
  40cfb4:	cmp	x0, #0x0
  40cfb8:	b.gt	40cfcc <clear@@Base+0x8d80>
  40cfbc:	adrp	x0, 441000 <PC+0x788>
  40cfc0:	add	x0, x0, #0x7f8
  40cfc4:	mov	x1, #0x1                   	// #1
  40cfc8:	str	x1, [x0]
  40cfcc:	adrp	x0, 441000 <PC+0x788>
  40cfd0:	add	x0, x0, #0x7f8
  40cfd4:	ldr	x0, [x0]
  40cfd8:	bl	420080 <winch@@Base+0x6b0>
  40cfdc:	str	x0, [sp, #80]
  40cfe0:	ldr	x0, [sp, #80]
  40cfe4:	cmp	x0, #0x0
  40cfe8:	b.ne	40d000 <clear@@Base+0x8db4>  // b.any
  40cfec:	mov	x1, #0x0                   	// #0
  40cff0:	adrp	x0, 422000 <winch@@Base+0x2630>
  40cff4:	add	x0, x0, #0x1c8
  40cff8:	bl	41b35c <error@@Base>
  40cffc:	b	40d76c <clear@@Base+0x9520>
  40d000:	bl	40a764 <clear@@Base+0x6518>
  40d004:	ldr	x0, [sp, #80]
  40d008:	bl	40f0cc <clear@@Base+0xae80>
  40d00c:	cmp	w0, #0x0
  40d010:	b.ne	40d730 <clear@@Base+0x94e4>  // b.any
  40d014:	bl	420030 <winch@@Base+0x660>
  40d018:	str	x0, [sp, #64]
  40d01c:	ldr	x0, [sp, #64]
  40d020:	cmn	x0, #0x1
  40d024:	b.eq	40d730 <clear@@Base+0x94e4>  // b.none
  40d028:	adrp	x0, 445000 <PC+0x4788>
  40d02c:	add	x0, x0, #0x27c
  40d030:	ldr	w0, [x0]
  40d034:	mov	w1, w0
  40d038:	ldr	x0, [sp, #64]
  40d03c:	bl	4131c4 <clear@@Base+0xef78>
  40d040:	b	40d730 <clear@@Base+0x94e4>
  40d044:	adrp	x0, 441000 <PC+0x788>
  40d048:	add	x0, x0, #0x7f8
  40d04c:	ldr	x0, [x0]
  40d050:	cmp	x0, #0x0
  40d054:	b.gt	40d068 <clear@@Base+0x8e1c>
  40d058:	adrp	x0, 441000 <PC+0x788>
  40d05c:	add	x0, x0, #0x7f8
  40d060:	mov	x1, #0x1                   	// #1
  40d064:	str	x1, [x0]
  40d068:	adrp	x0, 441000 <PC+0x788>
  40d06c:	add	x0, x0, #0x7f8
  40d070:	ldr	x0, [x0]
  40d074:	bl	4200bc <winch@@Base+0x6ec>
  40d078:	str	x0, [sp, #80]
  40d07c:	ldr	x0, [sp, #80]
  40d080:	cmp	x0, #0x0
  40d084:	b.ne	40d09c <clear@@Base+0x8e50>  // b.any
  40d088:	mov	x1, #0x0                   	// #0
  40d08c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d090:	add	x0, x0, #0x1d8
  40d094:	bl	41b35c <error@@Base>
  40d098:	b	40d76c <clear@@Base+0x9520>
  40d09c:	bl	40a764 <clear@@Base+0x6518>
  40d0a0:	ldr	x0, [sp, #80]
  40d0a4:	bl	40f0cc <clear@@Base+0xae80>
  40d0a8:	cmp	w0, #0x0
  40d0ac:	b.ne	40d738 <clear@@Base+0x94ec>  // b.any
  40d0b0:	bl	420030 <winch@@Base+0x660>
  40d0b4:	str	x0, [sp, #72]
  40d0b8:	ldr	x0, [sp, #72]
  40d0bc:	cmn	x0, #0x1
  40d0c0:	b.eq	40d738 <clear@@Base+0x94ec>  // b.none
  40d0c4:	adrp	x0, 445000 <PC+0x4788>
  40d0c8:	add	x0, x0, #0x27c
  40d0cc:	ldr	w0, [x0]
  40d0d0:	mov	w1, w0
  40d0d4:	ldr	x0, [sp, #72]
  40d0d8:	bl	4131c4 <clear@@Base+0xef78>
  40d0dc:	b	40d738 <clear@@Base+0x94ec>
  40d0e0:	adrp	x0, 441000 <PC+0x788>
  40d0e4:	add	x0, x0, #0x7f8
  40d0e8:	ldr	x0, [x0]
  40d0ec:	cmp	x0, #0x0
  40d0f0:	b.gt	40d104 <clear@@Base+0x8eb8>
  40d0f4:	adrp	x0, 441000 <PC+0x788>
  40d0f8:	add	x0, x0, #0x7f8
  40d0fc:	mov	x1, #0x1                   	// #1
  40d100:	str	x1, [x0]
  40d104:	adrp	x0, 441000 <PC+0x788>
  40d108:	add	x0, x0, #0x7f8
  40d10c:	ldr	x0, [x0]
  40d110:	bl	40fa30 <clear@@Base+0xb7e4>
  40d114:	cmp	w0, #0x0
  40d118:	b.eq	40d740 <clear@@Base+0x94f4>  // b.none
  40d11c:	mov	x1, #0x0                   	// #0
  40d120:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d124:	add	x0, x0, #0x1e8
  40d128:	bl	41b35c <error@@Base>
  40d12c:	b	40d740 <clear@@Base+0x94f4>
  40d130:	bl	4064a4 <clear@@Base+0x2258>
  40d134:	and	w0, w0, #0x8
  40d138:	cmp	w0, #0x0
  40d13c:	b.ne	40d748 <clear@@Base+0x94fc>  // b.any
  40d140:	adrp	x0, 440000 <winch@@Base+0x20630>
  40d144:	add	x0, x0, #0x888
  40d148:	ldr	x0, [x0]
  40d14c:	str	x0, [sp, #56]
  40d150:	adrp	x0, 440000 <winch@@Base+0x20630>
  40d154:	add	x0, x0, #0x888
  40d158:	ldr	x0, [x0]
  40d15c:	bl	4120b4 <clear@@Base+0xde68>
  40d160:	str	x0, [sp, #48]
  40d164:	ldr	x0, [sp, #48]
  40d168:	cmp	x0, #0x0
  40d16c:	b.ne	40d178 <clear@@Base+0x8f2c>  // b.any
  40d170:	bl	404218 <setlocale@plt+0x25f8>
  40d174:	b	40d76c <clear@@Base+0x9520>
  40d178:	ldr	x0, [sp, #48]
  40d17c:	bl	40f114 <clear@@Base+0xaec8>
  40d180:	cmp	w0, #0x0
  40d184:	b.eq	40d194 <clear@@Base+0x8f48>  // b.none
  40d188:	ldr	x0, [sp, #56]
  40d18c:	bl	40fafc <clear@@Base+0xb8b0>
  40d190:	b	40d76c <clear@@Base+0x9520>
  40d194:	ldr	x0, [sp, #56]
  40d198:	bl	411f78 <clear@@Base+0xdd2c>
  40d19c:	b	40d76c <clear@@Base+0x9520>
  40d1a0:	adrp	x0, 441000 <PC+0x788>
  40d1a4:	add	x0, x0, #0x814
  40d1a8:	mov	w1, #0x1                   	// #1
  40d1ac:	str	w1, [x0]
  40d1b0:	adrp	x0, 441000 <PC+0x788>
  40d1b4:	add	x0, x0, #0x818
  40d1b8:	str	wzr, [x0]
  40d1bc:	bl	40aa00 <clear@@Base+0x67b4>
  40d1c0:	bl	40bc88 <clear@@Base+0x7a3c>
  40d1c4:	str	w0, [sp, #108]
  40d1c8:	b	40c16c <clear@@Base+0x7f20>
  40d1cc:	adrp	x0, 441000 <PC+0x788>
  40d1d0:	add	x0, x0, #0x814
  40d1d4:	str	wzr, [x0]
  40d1d8:	adrp	x0, 441000 <PC+0x788>
  40d1dc:	add	x0, x0, #0x818
  40d1e0:	str	wzr, [x0]
  40d1e4:	bl	40aa00 <clear@@Base+0x67b4>
  40d1e8:	bl	40bc88 <clear@@Base+0x7a3c>
  40d1ec:	str	w0, [sp, #108]
  40d1f0:	b	40c16c <clear@@Base+0x7f20>
  40d1f4:	mov	w3, #0x0                   	// #0
  40d1f8:	mov	x2, #0x0                   	// #0
  40d1fc:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d200:	add	x1, x0, #0x48
  40d204:	mov	w0, #0xa                   	// #10
  40d208:	bl	40a7f4 <clear@@Base+0x65a8>
  40d20c:	bl	40bc88 <clear@@Base+0x7a3c>
  40d210:	str	w0, [sp, #108]
  40d214:	b	40c16c <clear@@Base+0x7f20>
  40d218:	adrp	x0, 445000 <PC+0x4788>
  40d21c:	add	x0, x0, #0x19c
  40d220:	ldr	w0, [x0]
  40d224:	cmp	w0, #0x0
  40d228:	b.ne	40d25c <clear@@Base+0x9010>  // b.any
  40d22c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40d230:	add	x0, x0, #0x518
  40d234:	ldr	x0, [x0]
  40d238:	mov	w3, #0x0                   	// #0
  40d23c:	mov	x2, x0
  40d240:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d244:	add	x1, x0, #0x50
  40d248:	mov	w0, #0x1b                  	// #27
  40d24c:	bl	40a7f4 <clear@@Base+0x65a8>
  40d250:	bl	40bc88 <clear@@Base+0x7a3c>
  40d254:	str	w0, [sp, #108]
  40d258:	b	40c16c <clear@@Base+0x7f20>
  40d25c:	mov	x1, #0x0                   	// #0
  40d260:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d264:	add	x0, x0, #0x108
  40d268:	bl	41b35c <error@@Base>
  40d26c:	b	40d76c <clear@@Base+0x9520>
  40d270:	bl	4064a4 <clear@@Base+0x2258>
  40d274:	and	w0, w0, #0x8
  40d278:	cmp	w0, #0x0
  40d27c:	b.ne	40d750 <clear@@Base+0x9504>  // b.any
  40d280:	mov	w3, #0x0                   	// #0
  40d284:	mov	x2, #0x0                   	// #0
  40d288:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d28c:	add	x1, x0, #0x1f8
  40d290:	mov	w0, #0x1a                  	// #26
  40d294:	bl	40a7f4 <clear@@Base+0x65a8>
  40d298:	bl	40bc88 <clear@@Base+0x7a3c>
  40d29c:	str	w0, [sp, #108]
  40d2a0:	ldr	w0, [sp, #108]
  40d2a4:	bl	40ae78 <clear@@Base+0x6c2c>
  40d2a8:	cmp	w0, #0x0
  40d2ac:	b.ne	40d758 <clear@@Base+0x950c>  // b.any
  40d2b0:	ldr	w0, [sp, #108]
  40d2b4:	bl	40aedc <clear@@Base+0x6c90>
  40d2b8:	cmp	w0, #0x0
  40d2bc:	b.ne	40d758 <clear@@Base+0x950c>  // b.any
  40d2c0:	ldr	w0, [sp, #104]
  40d2c4:	cmp	w0, #0x3f
  40d2c8:	b.ne	40d2d4 <clear@@Base+0x9088>  // b.any
  40d2cc:	mov	w0, #0xffffffff            	// #-1
  40d2d0:	b	40d2d8 <clear@@Base+0x908c>
  40d2d4:	mov	w0, #0x0                   	// #0
  40d2d8:	mov	w1, w0
  40d2dc:	ldr	w0, [sp, #108]
  40d2e0:	bl	4176e4 <clear@@Base+0x13498>
  40d2e4:	bl	413038 <clear@@Base+0xedec>
  40d2e8:	b	40d76c <clear@@Base+0x9520>
  40d2ec:	mov	w3, #0x0                   	// #0
  40d2f0:	mov	x2, #0x0                   	// #0
  40d2f4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d2f8:	add	x1, x0, #0x208
  40d2fc:	mov	w0, #0x3e                  	// #62
  40d300:	bl	40a7f4 <clear@@Base+0x65a8>
  40d304:	bl	40bc88 <clear@@Base+0x7a3c>
  40d308:	str	w0, [sp, #108]
  40d30c:	ldr	w0, [sp, #108]
  40d310:	bl	40ae78 <clear@@Base+0x6c2c>
  40d314:	cmp	w0, #0x0
  40d318:	b.ne	40d758 <clear@@Base+0x950c>  // b.any
  40d31c:	ldr	w0, [sp, #108]
  40d320:	bl	40aedc <clear@@Base+0x6c90>
  40d324:	cmp	w0, #0x0
  40d328:	b.ne	40d758 <clear@@Base+0x950c>  // b.any
  40d32c:	ldr	w0, [sp, #108]
  40d330:	bl	417774 <clear@@Base+0x13528>
  40d334:	bl	413038 <clear@@Base+0xedec>
  40d338:	b	40d76c <clear@@Base+0x9520>
  40d33c:	mov	w3, #0x0                   	// #0
  40d340:	mov	x2, #0x0                   	// #0
  40d344:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d348:	add	x1, x0, #0x218
  40d34c:	mov	w0, #0x12                  	// #18
  40d350:	bl	40a7f4 <clear@@Base+0x65a8>
  40d354:	bl	40bc88 <clear@@Base+0x7a3c>
  40d358:	str	w0, [sp, #108]
  40d35c:	ldr	w0, [sp, #108]
  40d360:	bl	40ae78 <clear@@Base+0x6c2c>
  40d364:	cmp	w0, #0x0
  40d368:	b.ne	40d758 <clear@@Base+0x950c>  // b.any
  40d36c:	ldr	w0, [sp, #108]
  40d370:	bl	40aedc <clear@@Base+0x6c90>
  40d374:	cmp	w0, #0x0
  40d378:	b.ne	40d758 <clear@@Base+0x950c>  // b.any
  40d37c:	bl	40a764 <clear@@Base+0x6518>
  40d380:	ldr	w0, [sp, #108]
  40d384:	bl	417850 <clear@@Base+0x13604>
  40d388:	b	40d76c <clear@@Base+0x9520>
  40d38c:	adrp	x0, 445000 <PC+0x4788>
  40d390:	add	x0, x0, #0x19c
  40d394:	ldr	w0, [x0]
  40d398:	cmp	w0, #0x0
  40d39c:	b.ne	40d43c <clear@@Base+0x91f0>  // b.any
  40d3a0:	mov	w3, #0x0                   	// #0
  40d3a4:	mov	x2, #0x0                   	// #0
  40d3a8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d3ac:	add	x1, x0, #0x228
  40d3b0:	mov	w0, #0x25                  	// #37
  40d3b4:	bl	40a7f4 <clear@@Base+0x65a8>
  40d3b8:	bl	40bc88 <clear@@Base+0x7a3c>
  40d3bc:	str	w0, [sp, #108]
  40d3c0:	ldr	w0, [sp, #108]
  40d3c4:	bl	40ae78 <clear@@Base+0x6c2c>
  40d3c8:	cmp	w0, #0x0
  40d3cc:	b.ne	40d760 <clear@@Base+0x9514>  // b.any
  40d3d0:	ldr	w0, [sp, #108]
  40d3d4:	bl	40aedc <clear@@Base+0x6c90>
  40d3d8:	cmp	w0, #0x0
  40d3dc:	b.eq	40d3e8 <clear@@Base+0x919c>  // b.none
  40d3e0:	mov	w0, #0x2e                  	// #46
  40d3e4:	str	w0, [sp, #108]
  40d3e8:	ldr	w0, [sp, #108]
  40d3ec:	bl	4176bc <clear@@Base+0x13470>
  40d3f0:	cmp	w0, #0x0
  40d3f4:	b.ne	40d768 <clear@@Base+0x951c>  // b.any
  40d3f8:	ldr	w0, [sp, #108]
  40d3fc:	and	w1, w0, #0xff
  40d400:	adrp	x0, 441000 <PC+0x788>
  40d404:	add	x0, x0, #0x830
  40d408:	strb	w1, [x0]
  40d40c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40d410:	add	x0, x0, #0x518
  40d414:	ldr	x0, [x0]
  40d418:	mov	w3, #0x0                   	// #0
  40d41c:	mov	x2, x0
  40d420:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d424:	add	x1, x0, #0x50
  40d428:	mov	w0, #0x25                  	// #37
  40d42c:	bl	40a7f4 <clear@@Base+0x65a8>
  40d430:	bl	40bc88 <clear@@Base+0x7a3c>
  40d434:	str	w0, [sp, #108]
  40d438:	b	40c16c <clear@@Base+0x7f20>
  40d43c:	mov	x1, #0x0                   	// #0
  40d440:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d444:	add	x0, x0, #0x108
  40d448:	bl	41b35c <error@@Base>
  40d44c:	b	40d76c <clear@@Base+0x9520>
  40d450:	mov	w3, #0x0                   	// #0
  40d454:	mov	x2, #0x0                   	// #0
  40d458:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d45c:	add	x1, x0, #0x230
  40d460:	ldr	w0, [sp, #104]
  40d464:	bl	40a7f4 <clear@@Base+0x65a8>
  40d468:	bl	40bc88 <clear@@Base+0x7a3c>
  40d46c:	str	w0, [sp, #108]
  40d470:	b	40c16c <clear@@Base+0x7f20>
  40d474:	adrp	x0, 441000 <PC+0x788>
  40d478:	add	x0, x0, #0x7f8
  40d47c:	ldr	x0, [x0]
  40d480:	cmp	x0, #0x0
  40d484:	b.le	40d4a8 <clear@@Base+0x925c>
  40d488:	adrp	x0, 441000 <PC+0x788>
  40d48c:	add	x0, x0, #0x7f8
  40d490:	ldr	x0, [x0]
  40d494:	mov	w1, w0
  40d498:	adrp	x0, 445000 <PC+0x4788>
  40d49c:	add	x0, x0, #0x264
  40d4a0:	str	w1, [x0]
  40d4a4:	b	40d4f8 <clear@@Base+0x92ac>
  40d4a8:	adrp	x0, 445000 <PC+0x4788>
  40d4ac:	add	x0, x0, #0x264
  40d4b0:	ldr	w0, [x0]
  40d4b4:	cmp	w0, #0x0
  40d4b8:	b.gt	40d4dc <clear@@Base+0x9290>
  40d4bc:	adrp	x0, 445000 <PC+0x4788>
  40d4c0:	add	x0, x0, #0x1d4
  40d4c4:	ldr	w0, [x0]
  40d4c8:	lsr	w1, w0, #31
  40d4cc:	add	w0, w1, w0
  40d4d0:	asr	w0, w0, #1
  40d4d4:	sxtw	x0, w0
  40d4d8:	b	40d4ec <clear@@Base+0x92a0>
  40d4dc:	adrp	x0, 445000 <PC+0x4788>
  40d4e0:	add	x0, x0, #0x264
  40d4e4:	ldr	w0, [x0]
  40d4e8:	sxtw	x0, w0
  40d4ec:	adrp	x1, 441000 <PC+0x788>
  40d4f0:	add	x1, x1, #0x7f8
  40d4f4:	str	x0, [x1]
  40d4f8:	adrp	x0, 445000 <PC+0x4788>
  40d4fc:	add	x0, x0, #0x230
  40d500:	ldr	w0, [x0]
  40d504:	sxtw	x1, w0
  40d508:	adrp	x0, 441000 <PC+0x788>
  40d50c:	add	x0, x0, #0x7f8
  40d510:	ldr	x0, [x0]
  40d514:	cmp	x1, x0
  40d518:	b.ge	40d538 <clear@@Base+0x92ec>  // b.tcont
  40d51c:	adrp	x0, 445000 <PC+0x4788>
  40d520:	add	x0, x0, #0x230
  40d524:	ldr	w0, [x0]
  40d528:	sxtw	x1, w0
  40d52c:	adrp	x0, 441000 <PC+0x788>
  40d530:	add	x0, x0, #0x7f8
  40d534:	str	x1, [x0]
  40d538:	adrp	x0, 445000 <PC+0x4788>
  40d53c:	add	x0, x0, #0x230
  40d540:	ldr	w0, [x0]
  40d544:	mov	w1, w0
  40d548:	adrp	x0, 441000 <PC+0x788>
  40d54c:	add	x0, x0, #0x7f8
  40d550:	ldr	x0, [x0]
  40d554:	sub	w0, w1, w0
  40d558:	mov	w1, w0
  40d55c:	adrp	x0, 445000 <PC+0x4788>
  40d560:	add	x0, x0, #0x230
  40d564:	str	w1, [x0]
  40d568:	adrp	x0, 445000 <PC+0x4788>
  40d56c:	add	x0, x0, #0x21c
  40d570:	mov	w1, #0x1                   	// #1
  40d574:	str	w1, [x0]
  40d578:	b	40d76c <clear@@Base+0x9520>
  40d57c:	adrp	x0, 441000 <PC+0x788>
  40d580:	add	x0, x0, #0x7f8
  40d584:	ldr	x0, [x0]
  40d588:	cmp	x0, #0x0
  40d58c:	b.le	40d5b0 <clear@@Base+0x9364>
  40d590:	adrp	x0, 441000 <PC+0x788>
  40d594:	add	x0, x0, #0x7f8
  40d598:	ldr	x0, [x0]
  40d59c:	mov	w1, w0
  40d5a0:	adrp	x0, 445000 <PC+0x4788>
  40d5a4:	add	x0, x0, #0x264
  40d5a8:	str	w1, [x0]
  40d5ac:	b	40d600 <clear@@Base+0x93b4>
  40d5b0:	adrp	x0, 445000 <PC+0x4788>
  40d5b4:	add	x0, x0, #0x264
  40d5b8:	ldr	w0, [x0]
  40d5bc:	cmp	w0, #0x0
  40d5c0:	b.gt	40d5e4 <clear@@Base+0x9398>
  40d5c4:	adrp	x0, 445000 <PC+0x4788>
  40d5c8:	add	x0, x0, #0x1d4
  40d5cc:	ldr	w0, [x0]
  40d5d0:	lsr	w1, w0, #31
  40d5d4:	add	w0, w1, w0
  40d5d8:	asr	w0, w0, #1
  40d5dc:	sxtw	x0, w0
  40d5e0:	b	40d5f4 <clear@@Base+0x93a8>
  40d5e4:	adrp	x0, 445000 <PC+0x4788>
  40d5e8:	add	x0, x0, #0x264
  40d5ec:	ldr	w0, [x0]
  40d5f0:	sxtw	x0, w0
  40d5f4:	adrp	x1, 441000 <PC+0x788>
  40d5f8:	add	x1, x1, #0x7f8
  40d5fc:	str	x0, [x1]
  40d600:	adrp	x0, 441000 <PC+0x788>
  40d604:	add	x0, x0, #0x7f8
  40d608:	ldr	x0, [x0]
  40d60c:	mov	w1, w0
  40d610:	adrp	x0, 445000 <PC+0x4788>
  40d614:	add	x0, x0, #0x230
  40d618:	ldr	w0, [x0]
  40d61c:	add	w0, w1, w0
  40d620:	mov	w1, w0
  40d624:	adrp	x0, 445000 <PC+0x4788>
  40d628:	add	x0, x0, #0x230
  40d62c:	str	w1, [x0]
  40d630:	adrp	x0, 445000 <PC+0x4788>
  40d634:	add	x0, x0, #0x21c
  40d638:	mov	w1, #0x1                   	// #1
  40d63c:	str	w1, [x0]
  40d640:	b	40d76c <clear@@Base+0x9520>
  40d644:	adrp	x0, 445000 <PC+0x4788>
  40d648:	add	x0, x0, #0x230
  40d64c:	str	wzr, [x0]
  40d650:	adrp	x0, 445000 <PC+0x4788>
  40d654:	add	x0, x0, #0x21c
  40d658:	mov	w1, #0x1                   	// #1
  40d65c:	str	w1, [x0]
  40d660:	b	40d76c <clear@@Base+0x9520>
  40d664:	bl	416270 <clear@@Base+0x12024>
  40d668:	mov	w1, w0
  40d66c:	adrp	x0, 445000 <PC+0x4788>
  40d670:	add	x0, x0, #0x230
  40d674:	str	w1, [x0]
  40d678:	adrp	x0, 445000 <PC+0x4788>
  40d67c:	add	x0, x0, #0x21c
  40d680:	mov	w1, #0x1                   	// #1
  40d684:	str	w1, [x0]
  40d688:	b	40d76c <clear@@Base+0x9520>
  40d68c:	adrp	x0, 441000 <PC+0x788>
  40d690:	add	x0, x0, #0x7f0
  40d694:	ldr	w0, [x0]
  40d698:	cmp	w0, #0x16
  40d69c:	b.eq	40d6c4 <clear@@Base+0x9478>  // b.none
  40d6a0:	bl	407c68 <clear@@Base+0x3a1c>
  40d6a4:	mov	w3, #0x1                   	// #1
  40d6a8:	mov	x2, #0x0                   	// #0
  40d6ac:	adrp	x0, 422000 <winch@@Base+0x2630>
  40d6b0:	add	x1, x0, #0x240
  40d6b4:	mov	w0, #0x16                  	// #22
  40d6b8:	bl	40a7f4 <clear@@Base+0x65a8>
  40d6bc:	ldr	w0, [sp, #108]
  40d6c0:	bl	409a6c <clear@@Base+0x5820>
  40d6c4:	bl	40bc88 <clear@@Base+0x7a3c>
  40d6c8:	str	w0, [sp, #108]
  40d6cc:	b	40c16c <clear@@Base+0x7f20>
  40d6d0:	bl	404218 <setlocale@plt+0x25f8>
  40d6d4:	b	40d76c <clear@@Base+0x9520>
  40d6d8:	nop
  40d6dc:	b	40c0dc <clear@@Base+0x7e90>
  40d6e0:	nop
  40d6e4:	b	40c0dc <clear@@Base+0x7e90>
  40d6e8:	nop
  40d6ec:	b	40c0dc <clear@@Base+0x7e90>
  40d6f0:	nop
  40d6f4:	b	40c0dc <clear@@Base+0x7e90>
  40d6f8:	nop
  40d6fc:	b	40c0dc <clear@@Base+0x7e90>
  40d700:	nop
  40d704:	b	40c0dc <clear@@Base+0x7e90>
  40d708:	nop
  40d70c:	b	40c0dc <clear@@Base+0x7e90>
  40d710:	nop
  40d714:	b	40c0dc <clear@@Base+0x7e90>
  40d718:	nop
  40d71c:	b	40c0dc <clear@@Base+0x7e90>
  40d720:	nop
  40d724:	b	40c0dc <clear@@Base+0x7e90>
  40d728:	nop
  40d72c:	b	40c0dc <clear@@Base+0x7e90>
  40d730:	nop
  40d734:	b	40c0dc <clear@@Base+0x7e90>
  40d738:	nop
  40d73c:	b	40c0dc <clear@@Base+0x7e90>
  40d740:	nop
  40d744:	b	40c0dc <clear@@Base+0x7e90>
  40d748:	nop
  40d74c:	b	40c0dc <clear@@Base+0x7e90>
  40d750:	nop
  40d754:	b	40c0dc <clear@@Base+0x7e90>
  40d758:	nop
  40d75c:	b	40c0dc <clear@@Base+0x7e90>
  40d760:	nop
  40d764:	b	40c0dc <clear@@Base+0x7e90>
  40d768:	nop
  40d76c:	b	40c0dc <clear@@Base+0x7e90>
  40d770:	sub	sp, sp, #0x10
  40d774:	str	w0, [sp, #12]
  40d778:	str	w1, [sp, #8]
  40d77c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40d780:	add	x0, x0, #0xe20
  40d784:	ldr	w0, [x0]
  40d788:	cmp	w0, #0x0
  40d78c:	b.eq	40d79c <clear@@Base+0x9550>  // b.none
  40d790:	ldr	w0, [sp, #12]
  40d794:	lsl	w0, w0, #2
  40d798:	str	w0, [sp, #12]
  40d79c:	ldr	w0, [sp, #12]
  40d7a0:	add	w0, w0, #0x1
  40d7a4:	add	sp, sp, #0x10
  40d7a8:	ret
  40d7ac:	stp	x29, x30, [sp, #-48]!
  40d7b0:	mov	x29, sp
  40d7b4:	str	w0, [sp, #28]
  40d7b8:	ldr	w0, [sp, #28]
  40d7bc:	mov	w1, w0
  40d7c0:	mov	w0, #0x4                   	// #4
  40d7c4:	bl	402344 <setlocale@plt+0x724>
  40d7c8:	str	x0, [sp, #32]
  40d7cc:	str	wzr, [sp, #44]
  40d7d0:	b	40d7f8 <clear@@Base+0x95ac>
  40d7d4:	ldrsw	x0, [sp, #44]
  40d7d8:	lsl	x0, x0, #2
  40d7dc:	ldr	x1, [sp, #32]
  40d7e0:	add	x0, x1, x0
  40d7e4:	mov	w1, #0xffffffff            	// #-1
  40d7e8:	str	w1, [x0]
  40d7ec:	ldr	w0, [sp, #44]
  40d7f0:	add	w0, w0, #0x1
  40d7f4:	str	w0, [sp, #44]
  40d7f8:	ldr	w1, [sp, #44]
  40d7fc:	ldr	w0, [sp, #28]
  40d800:	cmp	w1, w0
  40d804:	b.lt	40d7d4 <clear@@Base+0x9588>  // b.tstop
  40d808:	ldr	x0, [sp, #32]
  40d80c:	ldp	x29, x30, [sp], #48
  40d810:	ret
  40d814:	stp	x29, x30, [sp, #-112]!
  40d818:	mov	x29, sp
  40d81c:	str	x0, [sp, #56]
  40d820:	str	x1, [sp, #48]
  40d824:	str	x2, [sp, #40]
  40d828:	str	x3, [sp, #32]
  40d82c:	str	w4, [sp, #28]
  40d830:	ldr	x0, [sp, #56]
  40d834:	str	x0, [sp, #104]
  40d838:	ldr	x0, [sp, #32]
  40d83c:	cmp	x0, #0x0
  40d840:	b.eq	40d860 <clear@@Base+0x9614>  // b.none
  40d844:	ldr	x0, [sp, #32]
  40d848:	ldr	w0, [x0]
  40d84c:	sxtw	x0, w0
  40d850:	ldr	x1, [sp, #48]
  40d854:	add	x0, x1, x0
  40d858:	str	x0, [sp, #96]
  40d85c:	b	40d878 <clear@@Base+0x962c>
  40d860:	ldr	x0, [sp, #48]
  40d864:	bl	4017b0 <strlen@plt>
  40d868:	mov	x1, x0
  40d86c:	ldr	x0, [sp, #48]
  40d870:	add	x0, x0, x1
  40d874:	str	x0, [sp, #96]
  40d878:	ldr	x0, [sp, #48]
  40d87c:	str	x0, [sp, #64]
  40d880:	ldr	x0, [sp, #56]
  40d884:	str	x0, [sp, #72]
  40d888:	b	40da50 <clear@@Base+0x9804>
  40d88c:	ldr	x1, [sp, #64]
  40d890:	ldr	x0, [sp, #48]
  40d894:	sub	x0, x1, x0
  40d898:	str	w0, [sp, #84]
  40d89c:	ldr	x1, [sp, #72]
  40d8a0:	ldr	x0, [sp, #56]
  40d8a4:	sub	x0, x1, x0
  40d8a8:	str	w0, [sp, #80]
  40d8ac:	add	x0, sp, #0x40
  40d8b0:	ldr	x2, [sp, #96]
  40d8b4:	mov	w1, #0x1                   	// #1
  40d8b8:	bl	407874 <clear@@Base+0x3628>
  40d8bc:	str	x0, [sp, #88]
  40d8c0:	ldr	w0, [sp, #28]
  40d8c4:	and	w0, w0, #0x2
  40d8c8:	cmp	w0, #0x0
  40d8cc:	b.eq	40d95c <clear@@Base+0x9710>  // b.none
  40d8d0:	ldr	x0, [sp, #88]
  40d8d4:	cmp	x0, #0x8
  40d8d8:	b.ne	40d95c <clear@@Base+0x9710>  // b.any
  40d8dc:	ldr	x0, [sp, #72]
  40d8e0:	ldr	x1, [sp, #56]
  40d8e4:	cmp	x1, x0
  40d8e8:	b.cs	40d95c <clear@@Base+0x9710>  // b.hs, b.nlast
  40d8ec:	ldr	x0, [sp, #72]
  40d8f0:	sub	x0, x0, #0x1
  40d8f4:	str	x0, [sp, #72]
  40d8f8:	ldr	x0, [sp, #72]
  40d8fc:	ldr	x1, [sp, #56]
  40d900:	cmp	x1, x0
  40d904:	b.cs	40da34 <clear@@Base+0x97e8>  // b.hs, b.nlast
  40d908:	adrp	x0, 440000 <winch@@Base+0x20630>
  40d90c:	add	x0, x0, #0xe20
  40d910:	ldr	w0, [x0]
  40d914:	cmp	w0, #0x0
  40d918:	b.eq	40da34 <clear@@Base+0x97e8>  // b.none
  40d91c:	ldr	x0, [sp, #72]
  40d920:	ldrb	w0, [x0]
  40d924:	sxtb	w0, w0
  40d928:	cmp	w0, #0x0
  40d92c:	b.ge	40da34 <clear@@Base+0x97e8>  // b.tcont
  40d930:	ldr	x0, [sp, #72]
  40d934:	ldrb	w0, [x0]
  40d938:	and	w0, w0, #0xc0
  40d93c:	cmp	w0, #0xc0
  40d940:	b.ne	40d8ec <clear@@Base+0x96a0>  // b.any
  40d944:	ldr	x0, [sp, #72]
  40d948:	ldrb	w0, [x0]
  40d94c:	and	w0, w0, #0xfe
  40d950:	cmp	w0, #0xfe
  40d954:	b.eq	40d8ec <clear@@Base+0x96a0>  // b.none
  40d958:	b	40da34 <clear@@Base+0x97e8>
  40d95c:	ldr	w0, [sp, #28]
  40d960:	and	w0, w0, #0x8
  40d964:	cmp	w0, #0x0
  40d968:	b.eq	40d9d0 <clear@@Base+0x9784>  // b.none
  40d96c:	ldr	x0, [sp, #88]
  40d970:	cmp	x0, #0x1b
  40d974:	b.eq	40d984 <clear@@Base+0x9738>  // b.none
  40d978:	ldr	x0, [sp, #88]
  40d97c:	cmp	x0, #0x9b
  40d980:	b.ne	40d9d0 <clear@@Base+0x9784>  // b.any
  40d984:	ldr	x0, [sp, #64]
  40d988:	add	x0, x0, #0x1
  40d98c:	str	x0, [sp, #64]
  40d990:	b	40d9b4 <clear@@Base+0x9768>
  40d994:	ldr	x0, [sp, #64]
  40d998:	add	x1, x0, #0x1
  40d99c:	str	x1, [sp, #64]
  40d9a0:	ldrb	w0, [x0]
  40d9a4:	and	x0, x0, #0xff
  40d9a8:	bl	414884 <clear@@Base+0x10638>
  40d9ac:	cmp	w0, #0x0
  40d9b0:	b.eq	40d9c8 <clear@@Base+0x977c>  // b.none
  40d9b4:	ldr	x0, [sp, #64]
  40d9b8:	ldr	x1, [sp, #96]
  40d9bc:	cmp	x1, x0
  40d9c0:	b.hi	40d994 <clear@@Base+0x9748>  // b.pmore
  40d9c4:	b	40da38 <clear@@Base+0x97ec>
  40d9c8:	nop
  40d9cc:	b	40da38 <clear@@Base+0x97ec>
  40d9d0:	ldr	w0, [sp, #28]
  40d9d4:	and	w0, w0, #0x1
  40d9d8:	cmp	w0, #0x0
  40d9dc:	b.eq	40da00 <clear@@Base+0x97b4>  // b.none
  40d9e0:	ldr	x0, [sp, #88]
  40d9e4:	bl	401b00 <iswupper@plt>
  40d9e8:	cmp	w0, #0x0
  40d9ec:	b.eq	40da00 <clear@@Base+0x97b4>  // b.none
  40d9f0:	ldr	x0, [sp, #88]
  40d9f4:	bl	401bd0 <towlower@plt>
  40d9f8:	mov	w0, w0
  40d9fc:	str	x0, [sp, #88]
  40da00:	add	x0, sp, #0x48
  40da04:	ldr	x1, [sp, #88]
  40da08:	bl	4073d0 <clear@@Base+0x3184>
  40da0c:	ldr	x0, [sp, #40]
  40da10:	cmp	x0, #0x0
  40da14:	b.eq	40da38 <clear@@Base+0x97ec>  // b.none
  40da18:	ldrsw	x0, [sp, #80]
  40da1c:	lsl	x0, x0, #2
  40da20:	ldr	x1, [sp, #40]
  40da24:	add	x0, x1, x0
  40da28:	ldr	w1, [sp, #84]
  40da2c:	str	w1, [x0]
  40da30:	b	40da38 <clear@@Base+0x97ec>
  40da34:	nop
  40da38:	ldr	x0, [sp, #72]
  40da3c:	ldr	x1, [sp, #104]
  40da40:	cmp	x1, x0
  40da44:	b.cs	40da50 <clear@@Base+0x9804>  // b.hs, b.nlast
  40da48:	ldr	x0, [sp, #72]
  40da4c:	str	x0, [sp, #104]
  40da50:	ldr	x0, [sp, #64]
  40da54:	ldr	x1, [sp, #96]
  40da58:	cmp	x1, x0
  40da5c:	b.hi	40d88c <clear@@Base+0x9640>  // b.pmore
  40da60:	ldr	w0, [sp, #28]
  40da64:	and	w0, w0, #0x4
  40da68:	cmp	w0, #0x0
  40da6c:	b.eq	40daa0 <clear@@Base+0x9854>  // b.none
  40da70:	ldr	x1, [sp, #104]
  40da74:	ldr	x0, [sp, #56]
  40da78:	cmp	x1, x0
  40da7c:	b.ls	40daa0 <clear@@Base+0x9854>  // b.plast
  40da80:	ldr	x0, [sp, #104]
  40da84:	sub	x0, x0, #0x1
  40da88:	ldrb	w0, [x0]
  40da8c:	cmp	w0, #0xd
  40da90:	b.ne	40daa0 <clear@@Base+0x9854>  // b.any
  40da94:	ldr	x0, [sp, #104]
  40da98:	sub	x0, x0, #0x1
  40da9c:	str	x0, [sp, #104]
  40daa0:	ldr	x0, [sp, #104]
  40daa4:	strb	wzr, [x0]
  40daa8:	ldr	x0, [sp, #32]
  40daac:	cmp	x0, #0x0
  40dab0:	b.eq	40dacc <clear@@Base+0x9880>  // b.none
  40dab4:	ldr	x1, [sp, #104]
  40dab8:	ldr	x0, [sp, #56]
  40dabc:	sub	x0, x1, x0
  40dac0:	mov	w1, w0
  40dac4:	ldr	x0, [sp, #32]
  40dac8:	str	w1, [x0]
  40dacc:	nop
  40dad0:	ldp	x29, x30, [sp], #112
  40dad4:	ret
  40dad8:	stp	x29, x30, [sp, #-64]!
  40dadc:	mov	x29, sp
  40dae0:	str	x0, [sp, #24]
  40dae4:	str	w1, [sp, #20]
  40dae8:	ldr	x0, [sp, #24]
  40daec:	str	x0, [sp, #56]
  40daf0:	b	40dc64 <clear@@Base+0x9a18>
  40daf4:	ldr	x0, [sp, #56]
  40daf8:	str	x0, [sp, #48]
  40dafc:	b	40dbcc <clear@@Base+0x9980>
  40db00:	ldr	x0, [sp, #56]
  40db04:	ldrb	w0, [x0]
  40db08:	cmp	w0, #0xb
  40db0c:	b.eq	40db34 <clear@@Base+0x98e8>  // b.none
  40db10:	ldr	x1, [sp, #56]
  40db14:	add	x0, x1, #0x1
  40db18:	str	x0, [sp, #56]
  40db1c:	ldr	x0, [sp, #48]
  40db20:	add	x2, x0, #0x1
  40db24:	str	x2, [sp, #48]
  40db28:	ldrb	w1, [x1]
  40db2c:	strb	w1, [x0]
  40db30:	b	40dbcc <clear@@Base+0x9980>
  40db34:	ldr	x0, [sp, #56]
  40db38:	add	x0, x0, #0x1
  40db3c:	ldrb	w0, [x0]
  40db40:	bl	402dec <setlocale@plt+0x11cc>
  40db44:	str	x0, [sp, #40]
  40db48:	ldr	x0, [sp, #56]
  40db4c:	add	x0, x0, #0x2
  40db50:	ldrb	w0, [x0]
  40db54:	str	w0, [sp, #32]
  40db58:	ldrsw	x0, [sp, #32]
  40db5c:	ldr	x1, [sp, #56]
  40db60:	add	x0, x1, x0
  40db64:	str	x0, [sp, #56]
  40db68:	ldr	x0, [sp, #40]
  40db6c:	cmp	x0, #0x0
  40db70:	b.eq	40db8c <clear@@Base+0x9940>  // b.none
  40db74:	ldr	x0, [sp, #40]
  40db78:	bl	4017b0 <strlen@plt>
  40db7c:	mov	w1, w0
  40db80:	ldr	w0, [sp, #32]
  40db84:	cmp	w0, w1
  40db88:	b.ge	40dbbc <clear@@Base+0x9970>  // b.tcont
  40db8c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40db90:	add	x0, x0, #0x3d8
  40db94:	str	x0, [sp, #40]
  40db98:	b	40dbbc <clear@@Base+0x9970>
  40db9c:	ldr	x1, [sp, #40]
  40dba0:	add	x0, x1, #0x1
  40dba4:	str	x0, [sp, #40]
  40dba8:	ldr	x0, [sp, #48]
  40dbac:	add	x2, x0, #0x1
  40dbb0:	str	x2, [sp, #48]
  40dbb4:	ldrb	w1, [x1]
  40dbb8:	strb	w1, [x0]
  40dbbc:	ldr	x0, [sp, #40]
  40dbc0:	ldrb	w0, [x0]
  40dbc4:	cmp	w0, #0x0
  40dbc8:	b.ne	40db9c <clear@@Base+0x9950>  // b.any
  40dbcc:	ldr	x0, [sp, #56]
  40dbd0:	ldrb	w0, [x0]
  40dbd4:	cmp	w0, #0x0
  40dbd8:	b.ne	40db00 <clear@@Base+0x98b4>  // b.any
  40dbdc:	ldr	x0, [sp, #48]
  40dbe0:	add	x1, x0, #0x1
  40dbe4:	str	x1, [sp, #48]
  40dbe8:	strb	wzr, [x0]
  40dbec:	b	40dc04 <clear@@Base+0x99b8>
  40dbf0:	ldr	x0, [sp, #48]
  40dbf4:	add	x1, x0, #0x1
  40dbf8:	str	x1, [sp, #48]
  40dbfc:	mov	w1, #0x7f                  	// #127
  40dc00:	strb	w1, [x0]
  40dc04:	ldr	x1, [sp, #48]
  40dc08:	ldr	x0, [sp, #56]
  40dc0c:	cmp	x1, x0
  40dc10:	b.ls	40dbf0 <clear@@Base+0x99a4>  // b.plast
  40dc14:	ldr	x0, [sp, #56]
  40dc18:	add	x0, x0, #0x1
  40dc1c:	str	x0, [sp, #56]
  40dc20:	ldr	x0, [sp, #56]
  40dc24:	add	x1, x0, #0x1
  40dc28:	str	x1, [sp, #56]
  40dc2c:	ldrb	w0, [x0]
  40dc30:	str	w0, [sp, #36]
  40dc34:	ldr	w0, [sp, #36]
  40dc38:	and	w0, w0, #0x80
  40dc3c:	cmp	w0, #0x0
  40dc40:	b.eq	40dc64 <clear@@Base+0x9a18>  // b.none
  40dc44:	b	40dc4c <clear@@Base+0x9a00>
  40dc48:	nop
  40dc4c:	ldr	x0, [sp, #56]
  40dc50:	add	x1, x0, #0x1
  40dc54:	str	x1, [sp, #56]
  40dc58:	ldrb	w0, [x0]
  40dc5c:	cmp	w0, #0x0
  40dc60:	b.ne	40dc48 <clear@@Base+0x99fc>  // b.any
  40dc64:	ldrsw	x0, [sp, #20]
  40dc68:	ldr	x1, [sp, #24]
  40dc6c:	add	x0, x1, x0
  40dc70:	ldr	x1, [sp, #56]
  40dc74:	cmp	x1, x0
  40dc78:	b.cc	40daf4 <clear@@Base+0x98a8>  // b.lo, b.ul, b.last
  40dc7c:	nop
  40dc80:	nop
  40dc84:	ldp	x29, x30, [sp], #64
  40dc88:	ret
  40dc8c:	stp	x29, x30, [sp, #-48]!
  40dc90:	mov	x29, sp
  40dc94:	str	x0, [sp, #24]
  40dc98:	ldr	x0, [sp, #24]
  40dc9c:	str	x0, [sp, #40]
  40dca0:	b	40dcd8 <clear@@Base+0x9a8c>
  40dca4:	ldr	x0, [sp, #40]
  40dca8:	ldr	x2, [x0, #8]
  40dcac:	ldr	x0, [sp, #40]
  40dcb0:	ldr	x1, [x0, #16]
  40dcb4:	ldr	x0, [sp, #40]
  40dcb8:	ldr	x0, [x0, #8]
  40dcbc:	sub	x0, x1, x0
  40dcc0:	mov	x1, x0
  40dcc4:	mov	x0, x2
  40dcc8:	bl	40dad8 <clear@@Base+0x988c>
  40dccc:	ldr	x0, [sp, #40]
  40dcd0:	ldr	x0, [x0]
  40dcd4:	str	x0, [sp, #40]
  40dcd8:	ldr	x0, [sp, #40]
  40dcdc:	cmp	x0, #0x0
  40dce0:	b.ne	40dca4 <clear@@Base+0x9a58>  // b.any
  40dce4:	nop
  40dce8:	nop
  40dcec:	ldp	x29, x30, [sp], #48
  40dcf0:	ret
  40dcf4:	stp	x29, x30, [sp, #-16]!
  40dcf8:	mov	x29, sp
  40dcfc:	adrp	x0, 441000 <PC+0x788>
  40dd00:	add	x0, x0, #0x840
  40dd04:	ldr	x0, [x0]
  40dd08:	bl	40dc8c <clear@@Base+0x9a40>
  40dd0c:	adrp	x0, 441000 <PC+0x788>
  40dd10:	add	x0, x0, #0x848
  40dd14:	ldr	x0, [x0]
  40dd18:	bl	40dc8c <clear@@Base+0x9a40>
  40dd1c:	adrp	x0, 441000 <PC+0x788>
  40dd20:	add	x0, x0, #0x850
  40dd24:	ldr	x0, [x0]
  40dd28:	bl	40dc8c <clear@@Base+0x9a40>
  40dd2c:	adrp	x0, 441000 <PC+0x788>
  40dd30:	add	x0, x0, #0x858
  40dd34:	ldr	x0, [x0]
  40dd38:	bl	40dc8c <clear@@Base+0x9a40>
  40dd3c:	nop
  40dd40:	ldp	x29, x30, [sp], #16
  40dd44:	ret
  40dd48:	stp	x29, x30, [sp, #-16]!
  40dd4c:	mov	x29, sp
  40dd50:	mov	w1, #0x1f1                 	// #497
  40dd54:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40dd58:	add	x0, x0, #0x520
  40dd5c:	bl	40de54 <clear@@Base+0x9c08>
  40dd60:	mov	w1, #0xc9                  	// #201
  40dd64:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40dd68:	add	x0, x0, #0x718
  40dd6c:	bl	40de9c <clear@@Base+0x9c50>
  40dd70:	mov	w2, #0x1                   	// #1
  40dd74:	adrp	x0, 422000 <winch@@Base+0x2630>
  40dd78:	add	x1, x0, #0x3e0
  40dd7c:	mov	x0, #0x0                   	// #0
  40dd80:	bl	40e9c0 <clear@@Base+0xa774>
  40dd84:	mov	w2, #0x1                   	// #1
  40dd88:	adrp	x0, 422000 <winch@@Base+0x2630>
  40dd8c:	add	x1, x0, #0x3f8
  40dd90:	adrp	x0, 422000 <winch@@Base+0x2630>
  40dd94:	add	x0, x0, #0x408
  40dd98:	bl	40e9c0 <clear@@Base+0xa774>
  40dd9c:	mov	w2, #0x0                   	// #0
  40dda0:	adrp	x0, 422000 <winch@@Base+0x2630>
  40dda4:	add	x1, x0, #0x418
  40dda8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ddac:	add	x0, x0, #0x420
  40ddb0:	bl	40e9c0 <clear@@Base+0xa774>
  40ddb4:	nop
  40ddb8:	ldp	x29, x30, [sp], #16
  40ddbc:	ret
  40ddc0:	stp	x29, x30, [sp, #-64]!
  40ddc4:	mov	x29, sp
  40ddc8:	str	x0, [sp, #40]
  40ddcc:	str	x1, [sp, #32]
  40ddd0:	str	w2, [sp, #28]
  40ddd4:	ldr	w0, [sp, #28]
  40ddd8:	cmp	w0, #0x0
  40dddc:	b.ne	40dde8 <clear@@Base+0x9b9c>  // b.any
  40dde0:	mov	w0, #0x0                   	// #0
  40dde4:	b	40de4c <clear@@Base+0x9c00>
  40dde8:	mov	x1, #0x18                  	// #24
  40ddec:	mov	x0, #0x1                   	// #1
  40ddf0:	bl	4019e0 <calloc@plt>
  40ddf4:	str	x0, [sp, #56]
  40ddf8:	ldr	x0, [sp, #56]
  40ddfc:	cmp	x0, #0x0
  40de00:	b.ne	40de0c <clear@@Base+0x9bc0>  // b.any
  40de04:	mov	w0, #0xffffffff            	// #-1
  40de08:	b	40de4c <clear@@Base+0x9c00>
  40de0c:	ldr	x0, [sp, #56]
  40de10:	ldr	x1, [sp, #32]
  40de14:	str	x1, [x0, #8]
  40de18:	ldrsw	x0, [sp, #28]
  40de1c:	ldr	x1, [sp, #32]
  40de20:	add	x1, x1, x0
  40de24:	ldr	x0, [sp, #56]
  40de28:	str	x1, [x0, #16]
  40de2c:	ldr	x0, [sp, #40]
  40de30:	ldr	x1, [x0]
  40de34:	ldr	x0, [sp, #56]
  40de38:	str	x1, [x0]
  40de3c:	ldr	x0, [sp, #40]
  40de40:	ldr	x1, [sp, #56]
  40de44:	str	x1, [x0]
  40de48:	mov	w0, #0x0                   	// #0
  40de4c:	ldp	x29, x30, [sp], #64
  40de50:	ret
  40de54:	stp	x29, x30, [sp, #-32]!
  40de58:	mov	x29, sp
  40de5c:	str	x0, [sp, #24]
  40de60:	str	w1, [sp, #20]
  40de64:	ldr	w2, [sp, #20]
  40de68:	ldr	x1, [sp, #24]
  40de6c:	adrp	x0, 441000 <PC+0x788>
  40de70:	add	x0, x0, #0x840
  40de74:	bl	40ddc0 <clear@@Base+0x9b74>
  40de78:	cmp	w0, #0x0
  40de7c:	b.ge	40de90 <clear@@Base+0x9c44>  // b.tcont
  40de80:	mov	x1, #0x0                   	// #0
  40de84:	adrp	x0, 422000 <winch@@Base+0x2630>
  40de88:	add	x0, x0, #0x428
  40de8c:	bl	41b35c <error@@Base>
  40de90:	nop
  40de94:	ldp	x29, x30, [sp], #32
  40de98:	ret
  40de9c:	stp	x29, x30, [sp, #-32]!
  40dea0:	mov	x29, sp
  40dea4:	str	x0, [sp, #24]
  40dea8:	str	w1, [sp, #20]
  40deac:	ldr	w2, [sp, #20]
  40deb0:	ldr	x1, [sp, #24]
  40deb4:	adrp	x0, 441000 <PC+0x788>
  40deb8:	add	x0, x0, #0x848
  40debc:	bl	40ddc0 <clear@@Base+0x9b74>
  40dec0:	cmp	w0, #0x0
  40dec4:	b.ge	40ded8 <clear@@Base+0x9c8c>  // b.tcont
  40dec8:	mov	x1, #0x0                   	// #0
  40decc:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ded0:	add	x0, x0, #0x448
  40ded4:	bl	41b35c <error@@Base>
  40ded8:	nop
  40dedc:	ldp	x29, x30, [sp], #32
  40dee0:	ret
  40dee4:	stp	x29, x30, [sp, #-48]!
  40dee8:	mov	x29, sp
  40deec:	str	x0, [sp, #40]
  40def0:	str	x1, [sp, #32]
  40def4:	str	w2, [sp, #28]
  40def8:	ldr	w2, [sp, #28]
  40defc:	ldr	x1, [sp, #32]
  40df00:	ldr	x0, [sp, #40]
  40df04:	bl	40ddc0 <clear@@Base+0x9b74>
  40df08:	cmp	w0, #0x0
  40df0c:	b.ge	40df20 <clear@@Base+0x9cd4>  // b.tcont
  40df10:	mov	x1, #0x0                   	// #0
  40df14:	adrp	x0, 422000 <winch@@Base+0x2630>
  40df18:	add	x0, x0, #0x470
  40df1c:	bl	41b35c <error@@Base>
  40df20:	nop
  40df24:	ldp	x29, x30, [sp], #48
  40df28:	ret
  40df2c:	adrp	x0, 445000 <PC+0x4788>
  40df30:	add	x0, x0, #0x248
  40df34:	ldr	w0, [x0]
  40df38:	cmp	w0, #0x2
  40df3c:	b.ne	40df48 <clear@@Base+0x9cfc>  // b.any
  40df40:	mov	w0, #0x43                  	// #67
  40df44:	b	40df4c <clear@@Base+0x9d00>
  40df48:	mov	w0, #0x42                  	// #66
  40df4c:	ret
  40df50:	adrp	x0, 445000 <PC+0x4788>
  40df54:	add	x0, x0, #0x248
  40df58:	ldr	w0, [x0]
  40df5c:	cmp	w0, #0x2
  40df60:	b.ne	40df6c <clear@@Base+0x9d20>  // b.any
  40df64:	mov	w0, #0x42                  	// #66
  40df68:	b	40df70 <clear@@Base+0x9d24>
  40df6c:	mov	w0, #0x43                  	// #67
  40df70:	ret
  40df74:	stp	x29, x30, [sp, #-32]!
  40df78:	mov	x29, sp
  40df7c:	str	w0, [sp, #28]
  40df80:	str	w1, [sp, #24]
  40df84:	adrp	x0, 445000 <PC+0x4788>
  40df88:	add	x0, x0, #0x1c8
  40df8c:	ldr	w0, [x0]
  40df90:	sub	w0, w0, #0x1
  40df94:	ldr	w1, [sp, #24]
  40df98:	cmp	w1, w0
  40df9c:	b.ge	40dfbc <clear@@Base+0x9d70>  // b.tcont
  40dfa0:	ldr	w1, [sp, #24]
  40dfa4:	mov	w0, #0x23                  	// #35
  40dfa8:	bl	4176e4 <clear@@Base+0x13498>
  40dfac:	adrp	x0, 445000 <PC+0x4788>
  40dfb0:	add	x0, x0, #0x21c
  40dfb4:	mov	w1, #0x1                   	// #1
  40dfb8:	str	w1, [x0]
  40dfbc:	mov	w0, #0x65                  	// #101
  40dfc0:	ldp	x29, x30, [sp], #32
  40dfc4:	ret
  40dfc8:	stp	x29, x30, [sp, #-48]!
  40dfcc:	mov	x29, sp
  40dfd0:	str	x0, [sp, #24]
  40dfd4:	str	wzr, [sp, #44]
  40dfd8:	str	wzr, [sp, #40]
  40dfdc:	bl	40bc88 <clear@@Base+0x7a3c>
  40dfe0:	strb	w0, [sp, #39]
  40dfe4:	ldrb	w0, [sp, #39]
  40dfe8:	cmp	w0, #0x2f
  40dfec:	b.ls	40dffc <clear@@Base+0x9db0>  // b.plast
  40dff0:	ldrb	w0, [sp, #39]
  40dff4:	cmp	w0, #0x39
  40dff8:	b.ls	40e030 <clear@@Base+0x9de4>  // b.plast
  40dffc:	ldr	x0, [sp, #24]
  40e000:	cmp	x0, #0x0
  40e004:	b.eq	40e014 <clear@@Base+0x9dc8>  // b.none
  40e008:	ldr	x0, [sp, #24]
  40e00c:	ldrb	w1, [sp, #39]
  40e010:	strb	w1, [x0]
  40e014:	ldr	w0, [sp, #40]
  40e018:	cmp	w0, #0x0
  40e01c:	b.ne	40e028 <clear@@Base+0x9ddc>  // b.any
  40e020:	mov	w0, #0xffffffff            	// #-1
  40e024:	b	40e068 <clear@@Base+0x9e1c>
  40e028:	ldr	w0, [sp, #44]
  40e02c:	b	40e068 <clear@@Base+0x9e1c>
  40e030:	ldr	w1, [sp, #44]
  40e034:	mov	w0, w1
  40e038:	lsl	w0, w0, #2
  40e03c:	add	w0, w0, w1
  40e040:	lsl	w0, w0, #1
  40e044:	mov	w1, w0
  40e048:	ldrb	w0, [sp, #39]
  40e04c:	sub	w0, w0, #0x30
  40e050:	add	w0, w1, w0
  40e054:	str	w0, [sp, #44]
  40e058:	ldr	w0, [sp, #40]
  40e05c:	add	w0, w0, #0x1
  40e060:	str	w0, [sp, #40]
  40e064:	b	40dfdc <clear@@Base+0x9d90>
  40e068:	ldp	x29, x30, [sp], #48
  40e06c:	ret
  40e070:	stp	x29, x30, [sp, #-32]!
  40e074:	mov	x29, sp
  40e078:	bl	40bc88 <clear@@Base+0x7a3c>
  40e07c:	sub	w0, w0, #0x20
  40e080:	str	w0, [sp, #28]
  40e084:	bl	40bc88 <clear@@Base+0x7a3c>
  40e088:	sub	w0, w0, #0x21
  40e08c:	str	w0, [sp, #24]
  40e090:	bl	40bc88 <clear@@Base+0x7a3c>
  40e094:	sub	w0, w0, #0x21
  40e098:	str	w0, [sp, #20]
  40e09c:	ldr	w0, [sp, #28]
  40e0a0:	cmp	w0, #0x41
  40e0a4:	b.eq	40e0d4 <clear@@Base+0x9e88>  // b.none
  40e0a8:	ldr	w0, [sp, #28]
  40e0ac:	cmp	w0, #0x41
  40e0b0:	b.gt	40e0cc <clear@@Base+0x9e80>
  40e0b4:	ldr	w0, [sp, #28]
  40e0b8:	cmp	w0, #0x3
  40e0bc:	b.eq	40e0e4 <clear@@Base+0x9e98>  // b.none
  40e0c0:	ldr	w0, [sp, #28]
  40e0c4:	cmp	w0, #0x40
  40e0c8:	b.eq	40e0dc <clear@@Base+0x9e90>  // b.none
  40e0cc:	mov	w0, #0x65                  	// #101
  40e0d0:	b	40e0f0 <clear@@Base+0x9ea4>
  40e0d4:	bl	40df2c <clear@@Base+0x9ce0>
  40e0d8:	b	40e0f0 <clear@@Base+0x9ea4>
  40e0dc:	bl	40df50 <clear@@Base+0x9d04>
  40e0e0:	b	40e0f0 <clear@@Base+0x9ea4>
  40e0e4:	ldr	w1, [sp, #20]
  40e0e8:	ldr	w0, [sp, #24]
  40e0ec:	bl	40df74 <clear@@Base+0x9d28>
  40e0f0:	ldp	x29, x30, [sp], #32
  40e0f4:	ret
  40e0f8:	stp	x29, x30, [sp, #-32]!
  40e0fc:	mov	x29, sp
  40e100:	add	x0, sp, #0x13
  40e104:	bl	40dfc8 <clear@@Base+0x9d7c>
  40e108:	str	w0, [sp, #28]
  40e10c:	ldr	w0, [sp, #28]
  40e110:	cmp	w0, #0x0
  40e114:	b.lt	40e124 <clear@@Base+0x9ed8>  // b.tstop
  40e118:	ldrb	w0, [sp, #19]
  40e11c:	cmp	w0, #0x3b
  40e120:	b.eq	40e12c <clear@@Base+0x9ee0>  // b.none
  40e124:	mov	w0, #0x65                  	// #101
  40e128:	b	40e1c8 <clear@@Base+0x9f7c>
  40e12c:	add	x0, sp, #0x13
  40e130:	bl	40dfc8 <clear@@Base+0x9d7c>
  40e134:	sub	w0, w0, #0x1
  40e138:	str	w0, [sp, #24]
  40e13c:	ldr	w0, [sp, #24]
  40e140:	cmp	w0, #0x0
  40e144:	b.lt	40e154 <clear@@Base+0x9f08>  // b.tstop
  40e148:	ldrb	w0, [sp, #19]
  40e14c:	cmp	w0, #0x3b
  40e150:	b.eq	40e15c <clear@@Base+0x9f10>  // b.none
  40e154:	mov	w0, #0x65                  	// #101
  40e158:	b	40e1c8 <clear@@Base+0x9f7c>
  40e15c:	add	x0, sp, #0x13
  40e160:	bl	40dfc8 <clear@@Base+0x9d7c>
  40e164:	sub	w0, w0, #0x1
  40e168:	str	w0, [sp, #20]
  40e16c:	ldr	w0, [sp, #20]
  40e170:	cmp	w0, #0x0
  40e174:	b.ge	40e180 <clear@@Base+0x9f34>  // b.tcont
  40e178:	mov	w0, #0x65                  	// #101
  40e17c:	b	40e1c8 <clear@@Base+0x9f7c>
  40e180:	ldr	w0, [sp, #28]
  40e184:	cmp	w0, #0x40
  40e188:	b.eq	40e1a0 <clear@@Base+0x9f54>  // b.none
  40e18c:	ldr	w0, [sp, #28]
  40e190:	cmp	w0, #0x41
  40e194:	b.ne	40e1a8 <clear@@Base+0x9f5c>  // b.any
  40e198:	bl	40df2c <clear@@Base+0x9ce0>
  40e19c:	b	40e1c8 <clear@@Base+0x9f7c>
  40e1a0:	bl	40df50 <clear@@Base+0x9d04>
  40e1a4:	b	40e1c8 <clear@@Base+0x9f7c>
  40e1a8:	ldrb	w0, [sp, #19]
  40e1ac:	cmp	w0, #0x6d
  40e1b0:	b.eq	40e1bc <clear@@Base+0x9f70>  // b.none
  40e1b4:	mov	w0, #0x65                  	// #101
  40e1b8:	b	40e1c8 <clear@@Base+0x9f7c>
  40e1bc:	ldr	w1, [sp, #20]
  40e1c0:	ldr	w0, [sp, #24]
  40e1c4:	bl	40df74 <clear@@Base+0x9d28>
  40e1c8:	ldp	x29, x30, [sp], #32
  40e1cc:	ret
  40e1d0:	stp	x29, x30, [sp, #-80]!
  40e1d4:	mov	x29, sp
  40e1d8:	str	x0, [sp, #40]
  40e1dc:	str	x1, [sp, #32]
  40e1e0:	str	x2, [sp, #24]
  40e1e4:	str	x3, [sp, #16]
  40e1e8:	ldr	x0, [sp, #16]
  40e1ec:	str	xzr, [x0]
  40e1f0:	ldr	x0, [sp, #32]
  40e1f4:	str	x0, [sp, #72]
  40e1f8:	ldr	x0, [sp, #40]
  40e1fc:	str	x0, [sp, #64]
  40e200:	b	40e3c4 <clear@@Base+0xa178>
  40e204:	ldr	x0, [sp, #72]
  40e208:	ldrb	w1, [x0]
  40e20c:	ldr	x0, [sp, #64]
  40e210:	ldrb	w0, [x0]
  40e214:	cmp	w1, w0
  40e218:	b.ne	40e2e8 <clear@@Base+0xa09c>  // b.any
  40e21c:	ldr	x0, [sp, #72]
  40e220:	ldrb	w0, [x0]
  40e224:	cmp	w0, #0x0
  40e228:	b.ne	40e3ac <clear@@Base+0xa160>  // b.any
  40e22c:	ldr	x0, [sp, #72]
  40e230:	add	x0, x0, #0x1
  40e234:	str	x0, [sp, #72]
  40e238:	ldr	x0, [sp, #72]
  40e23c:	ldrb	w0, [x0]
  40e240:	str	w0, [sp, #60]
  40e244:	b	40e260 <clear@@Base+0xa014>
  40e248:	ldr	x0, [sp, #72]
  40e24c:	add	x0, x0, #0x1
  40e250:	str	x0, [sp, #72]
  40e254:	ldr	x0, [sp, #72]
  40e258:	ldrb	w0, [x0]
  40e25c:	str	w0, [sp, #60]
  40e260:	ldr	w0, [sp, #60]
  40e264:	cmp	w0, #0x7f
  40e268:	b.eq	40e248 <clear@@Base+0x9ffc>  // b.none
  40e26c:	ldr	w0, [sp, #60]
  40e270:	cmp	w0, #0x67
  40e274:	b.ne	40e280 <clear@@Base+0xa034>  // b.any
  40e278:	mov	w0, #0x66                  	// #102
  40e27c:	b	40e3d8 <clear@@Base+0xa18c>
  40e280:	ldr	w0, [sp, #60]
  40e284:	and	w0, w0, #0x80
  40e288:	cmp	w0, #0x0
  40e28c:	b.eq	40e2b4 <clear@@Base+0xa068>  // b.none
  40e290:	ldr	x0, [sp, #72]
  40e294:	add	x0, x0, #0x1
  40e298:	str	x0, [sp, #72]
  40e29c:	ldr	x0, [sp, #16]
  40e2a0:	ldr	x1, [sp, #72]
  40e2a4:	str	x1, [x0]
  40e2a8:	ldr	w0, [sp, #60]
  40e2ac:	and	w0, w0, #0xffffff7f
  40e2b0:	str	w0, [sp, #60]
  40e2b4:	ldr	w0, [sp, #60]
  40e2b8:	cmp	w0, #0x40
  40e2bc:	b.ne	40e2cc <clear@@Base+0xa080>  // b.any
  40e2c0:	bl	40e070 <clear@@Base+0x9e24>
  40e2c4:	str	w0, [sp, #60]
  40e2c8:	b	40e2e0 <clear@@Base+0xa094>
  40e2cc:	ldr	w0, [sp, #60]
  40e2d0:	cmp	w0, #0x44
  40e2d4:	b.ne	40e2e0 <clear@@Base+0xa094>  // b.any
  40e2d8:	bl	40e0f8 <clear@@Base+0x9eac>
  40e2dc:	str	w0, [sp, #60]
  40e2e0:	ldr	w0, [sp, #60]
  40e2e4:	b	40e3d8 <clear@@Base+0xa18c>
  40e2e8:	ldr	x0, [sp, #64]
  40e2ec:	ldrb	w0, [x0]
  40e2f0:	cmp	w0, #0x0
  40e2f4:	b.ne	40e300 <clear@@Base+0xa0b4>  // b.any
  40e2f8:	mov	w0, #0x16                  	// #22
  40e2fc:	b	40e3d8 <clear@@Base+0xa18c>
  40e300:	ldr	x0, [sp, #72]
  40e304:	ldrb	w0, [x0]
  40e308:	cmp	w0, #0x0
  40e30c:	b.ne	40e330 <clear@@Base+0xa0e4>  // b.any
  40e310:	ldr	x0, [sp, #72]
  40e314:	add	x0, x0, #0x1
  40e318:	ldrb	w0, [x0]
  40e31c:	cmp	w0, #0x67
  40e320:	b.ne	40e330 <clear@@Base+0xa0e4>  // b.any
  40e324:	mov	w0, #0x66                  	// #102
  40e328:	b	40e3d8 <clear@@Base+0xa18c>
  40e32c:	nop
  40e330:	ldr	x0, [sp, #72]
  40e334:	add	x1, x0, #0x1
  40e338:	str	x1, [sp, #72]
  40e33c:	ldrb	w0, [x0]
  40e340:	cmp	w0, #0x0
  40e344:	b.ne	40e32c <clear@@Base+0xa0e0>  // b.any
  40e348:	b	40e358 <clear@@Base+0xa10c>
  40e34c:	ldr	x0, [sp, #72]
  40e350:	add	x0, x0, #0x1
  40e354:	str	x0, [sp, #72]
  40e358:	ldr	x0, [sp, #72]
  40e35c:	ldrb	w0, [x0]
  40e360:	cmp	w0, #0x7f
  40e364:	b.eq	40e34c <clear@@Base+0xa100>  // b.none
  40e368:	ldr	x0, [sp, #72]
  40e36c:	ldrb	w0, [x0]
  40e370:	sxtb	w0, w0
  40e374:	cmp	w0, #0x0
  40e378:	b.ge	40e3a0 <clear@@Base+0xa154>  // b.tcont
  40e37c:	b	40e384 <clear@@Base+0xa138>
  40e380:	nop
  40e384:	ldr	x0, [sp, #72]
  40e388:	add	x0, x0, #0x1
  40e38c:	str	x0, [sp, #72]
  40e390:	ldr	x0, [sp, #72]
  40e394:	ldrb	w0, [x0]
  40e398:	cmp	w0, #0x0
  40e39c:	b.ne	40e380 <clear@@Base+0xa134>  // b.any
  40e3a0:	ldr	x0, [sp, #40]
  40e3a4:	sub	x0, x0, #0x1
  40e3a8:	str	x0, [sp, #64]
  40e3ac:	ldr	x0, [sp, #72]
  40e3b0:	add	x0, x0, #0x1
  40e3b4:	str	x0, [sp, #72]
  40e3b8:	ldr	x0, [sp, #64]
  40e3bc:	add	x0, x0, #0x1
  40e3c0:	str	x0, [sp, #64]
  40e3c4:	ldr	x1, [sp, #72]
  40e3c8:	ldr	x0, [sp, #24]
  40e3cc:	cmp	x1, x0
  40e3d0:	b.cc	40e204 <clear@@Base+0x9fb8>  // b.lo, b.ul, b.last
  40e3d4:	mov	w0, #0x64                  	// #100
  40e3d8:	ldp	x29, x30, [sp], #80
  40e3dc:	ret
  40e3e0:	stp	x29, x30, [sp, #-64]!
  40e3e4:	mov	x29, sp
  40e3e8:	str	x0, [sp, #40]
  40e3ec:	str	x1, [sp, #32]
  40e3f0:	str	x2, [sp, #24]
  40e3f4:	mov	w0, #0x64                  	// #100
  40e3f8:	str	w0, [sp, #52]
  40e3fc:	ldr	x0, [sp, #40]
  40e400:	str	x0, [sp, #56]
  40e404:	b	40e444 <clear@@Base+0xa1f8>
  40e408:	ldr	x0, [sp, #56]
  40e40c:	ldr	x1, [x0, #8]
  40e410:	ldr	x0, [sp, #56]
  40e414:	ldr	x0, [x0, #16]
  40e418:	ldr	x3, [sp, #24]
  40e41c:	mov	x2, x0
  40e420:	ldr	x0, [sp, #32]
  40e424:	bl	40e1d0 <clear@@Base+0x9f84>
  40e428:	str	w0, [sp, #52]
  40e42c:	ldr	w0, [sp, #52]
  40e430:	cmp	w0, #0x64
  40e434:	b.ne	40e454 <clear@@Base+0xa208>  // b.any
  40e438:	ldr	x0, [sp, #56]
  40e43c:	ldr	x0, [x0]
  40e440:	str	x0, [sp, #56]
  40e444:	ldr	x0, [sp, #56]
  40e448:	cmp	x0, #0x0
  40e44c:	b.ne	40e408 <clear@@Base+0xa1bc>  // b.any
  40e450:	b	40e458 <clear@@Base+0xa20c>
  40e454:	nop
  40e458:	ldr	w0, [sp, #52]
  40e45c:	cmp	w0, #0x66
  40e460:	b.ne	40e46c <clear@@Base+0xa220>  // b.any
  40e464:	mov	w0, #0x64                  	// #100
  40e468:	str	w0, [sp, #52]
  40e46c:	ldr	w0, [sp, #52]
  40e470:	ldp	x29, x30, [sp], #64
  40e474:	ret
  40e478:	stp	x29, x30, [sp, #-32]!
  40e47c:	mov	x29, sp
  40e480:	str	x0, [sp, #24]
  40e484:	str	x1, [sp, #16]
  40e488:	adrp	x0, 441000 <PC+0x788>
  40e48c:	add	x0, x0, #0x840
  40e490:	ldr	x0, [x0]
  40e494:	ldr	x2, [sp, #16]
  40e498:	ldr	x1, [sp, #24]
  40e49c:	bl	40e3e0 <clear@@Base+0xa194>
  40e4a0:	ldp	x29, x30, [sp], #32
  40e4a4:	ret
  40e4a8:	stp	x29, x30, [sp, #-32]!
  40e4ac:	mov	x29, sp
  40e4b0:	str	x0, [sp, #24]
  40e4b4:	str	x1, [sp, #16]
  40e4b8:	adrp	x0, 441000 <PC+0x788>
  40e4bc:	add	x0, x0, #0x848
  40e4c0:	ldr	x0, [x0]
  40e4c4:	ldr	x2, [sp, #16]
  40e4c8:	ldr	x1, [sp, #24]
  40e4cc:	bl	40e3e0 <clear@@Base+0xa194>
  40e4d0:	ldp	x29, x30, [sp], #32
  40e4d4:	ret
  40e4d8:	stp	x29, x30, [sp, #-48]!
  40e4dc:	mov	x29, sp
  40e4e0:	str	x0, [sp, #24]
  40e4e4:	adrp	x0, 441000 <PC+0x788>
  40e4e8:	add	x0, x0, #0x850
  40e4ec:	ldr	x0, [x0]
  40e4f0:	add	x1, sp, #0x20
  40e4f4:	mov	x2, x1
  40e4f8:	ldr	x1, [sp, #24]
  40e4fc:	bl	40e3e0 <clear@@Base+0xa194>
  40e500:	str	w0, [sp, #44]
  40e504:	ldr	w0, [sp, #44]
  40e508:	cmp	w0, #0x1
  40e50c:	b.ne	40e518 <clear@@Base+0xa2cc>  // b.any
  40e510:	ldr	x0, [sp, #32]
  40e514:	b	40e580 <clear@@Base+0xa334>
  40e518:	ldr	x0, [sp, #24]
  40e51c:	bl	401bb0 <getenv@plt>
  40e520:	str	x0, [sp, #32]
  40e524:	ldr	x0, [sp, #32]
  40e528:	cmp	x0, #0x0
  40e52c:	b.eq	40e548 <clear@@Base+0xa2fc>  // b.none
  40e530:	ldr	x0, [sp, #32]
  40e534:	ldrb	w0, [x0]
  40e538:	cmp	w0, #0x0
  40e53c:	b.eq	40e548 <clear@@Base+0xa2fc>  // b.none
  40e540:	ldr	x0, [sp, #32]
  40e544:	b	40e580 <clear@@Base+0xa334>
  40e548:	adrp	x0, 441000 <PC+0x788>
  40e54c:	add	x0, x0, #0x858
  40e550:	ldr	x0, [x0]
  40e554:	add	x1, sp, #0x20
  40e558:	mov	x2, x1
  40e55c:	ldr	x1, [sp, #24]
  40e560:	bl	40e3e0 <clear@@Base+0xa194>
  40e564:	str	w0, [sp, #44]
  40e568:	ldr	w0, [sp, #44]
  40e56c:	cmp	w0, #0x1
  40e570:	b.ne	40e57c <clear@@Base+0xa330>  // b.any
  40e574:	ldr	x0, [sp, #32]
  40e578:	b	40e580 <clear@@Base+0xa334>
  40e57c:	mov	x0, #0x0                   	// #0
  40e580:	ldp	x29, x30, [sp], #48
  40e584:	ret
  40e588:	sub	sp, sp, #0x10
  40e58c:	str	x0, [sp, #8]
  40e590:	ldr	x0, [sp, #8]
  40e594:	cmp	x0, #0x0
  40e598:	b.eq	40e5ac <clear@@Base+0xa360>  // b.none
  40e59c:	ldr	x0, [sp, #8]
  40e5a0:	ldrb	w0, [x0]
  40e5a4:	cmp	w0, #0x0
  40e5a8:	b.ne	40e5b4 <clear@@Base+0xa368>  // b.any
  40e5ac:	mov	w0, #0x1                   	// #1
  40e5b0:	b	40e5b8 <clear@@Base+0xa36c>
  40e5b4:	mov	w0, #0x0                   	// #0
  40e5b8:	add	sp, sp, #0x10
  40e5bc:	ret
  40e5c0:	sub	sp, sp, #0x20
  40e5c4:	str	x0, [sp, #8]
  40e5c8:	ldr	x0, [sp, #8]
  40e5cc:	ldr	x0, [x0]
  40e5d0:	add	x2, x0, #0x1
  40e5d4:	ldr	x1, [sp, #8]
  40e5d8:	str	x2, [x1]
  40e5dc:	ldrb	w0, [x0]
  40e5e0:	str	w0, [sp, #28]
  40e5e4:	ldr	x0, [sp, #8]
  40e5e8:	ldr	x0, [x0]
  40e5ec:	add	x2, x0, #0x1
  40e5f0:	ldr	x1, [sp, #8]
  40e5f4:	str	x2, [x1]
  40e5f8:	ldrb	w0, [x0]
  40e5fc:	lsl	w0, w0, #6
  40e600:	ldr	w1, [sp, #28]
  40e604:	add	w0, w1, w0
  40e608:	str	w0, [sp, #28]
  40e60c:	ldr	w0, [sp, #28]
  40e610:	add	sp, sp, #0x20
  40e614:	ret
  40e618:	stp	x29, x30, [sp, #-32]!
  40e61c:	mov	x29, sp
  40e620:	str	x0, [sp, #24]
  40e624:	str	w1, [sp, #20]
  40e628:	ldrsw	x0, [sp, #20]
  40e62c:	sub	x0, x0, #0x1
  40e630:	ldr	x1, [sp, #24]
  40e634:	add	x0, x1, x0
  40e638:	ldrb	w0, [x0]
  40e63c:	cmp	w0, #0x0
  40e640:	b.eq	40e668 <clear@@Base+0xa41c>  // b.none
  40e644:	ldrsw	x0, [sp, #20]
  40e648:	sub	x0, x0, #0x2
  40e64c:	ldr	x1, [sp, #24]
  40e650:	add	x0, x1, x0
  40e654:	ldrb	w0, [x0]
  40e658:	cmp	w0, #0x0
  40e65c:	b.eq	40e668 <clear@@Base+0xa41c>  // b.none
  40e660:	mov	w0, #0xffffffff            	// #-1
  40e664:	b	40e678 <clear@@Base+0xa42c>
  40e668:	ldr	w1, [sp, #20]
  40e66c:	ldr	x0, [sp, #24]
  40e670:	bl	40de54 <clear@@Base+0x9c08>
  40e674:	mov	w0, #0x0                   	// #0
  40e678:	ldp	x29, x30, [sp], #32
  40e67c:	ret
  40e680:	stp	x29, x30, [sp, #-48]!
  40e684:	mov	x29, sp
  40e688:	str	x0, [sp, #24]
  40e68c:	str	w1, [sp, #20]
  40e690:	str	w2, [sp, #16]
  40e694:	ldrsw	x0, [sp, #20]
  40e698:	sub	x0, x0, #0x3
  40e69c:	ldr	x1, [sp, #24]
  40e6a0:	add	x0, x1, x0
  40e6a4:	ldrb	w0, [x0]
  40e6a8:	cmp	w0, #0x45
  40e6ac:	b.ne	40e6e8 <clear@@Base+0xa49c>  // b.any
  40e6b0:	ldrsw	x0, [sp, #20]
  40e6b4:	sub	x0, x0, #0x2
  40e6b8:	ldr	x1, [sp, #24]
  40e6bc:	add	x0, x1, x0
  40e6c0:	ldrb	w0, [x0]
  40e6c4:	cmp	w0, #0x6e
  40e6c8:	b.ne	40e6e8 <clear@@Base+0xa49c>  // b.any
  40e6cc:	ldrsw	x0, [sp, #20]
  40e6d0:	sub	x0, x0, #0x1
  40e6d4:	ldr	x1, [sp, #24]
  40e6d8:	add	x0, x1, x0
  40e6dc:	ldrb	w0, [x0]
  40e6e0:	cmp	w0, #0x64
  40e6e4:	b.eq	40e6f0 <clear@@Base+0xa4a4>  // b.none
  40e6e8:	mov	w0, #0xffffffff            	// #-1
  40e6ec:	b	40e814 <clear@@Base+0xa5c8>
  40e6f0:	ldr	x0, [sp, #24]
  40e6f4:	add	x0, x0, #0x4
  40e6f8:	str	x0, [sp, #32]
  40e6fc:	ldr	x0, [sp, #32]
  40e700:	add	x1, x0, #0x1
  40e704:	str	x1, [sp, #32]
  40e708:	ldrb	w0, [x0]
  40e70c:	str	w0, [sp, #44]
  40e710:	ldr	w0, [sp, #44]
  40e714:	cmp	w0, #0x78
  40e718:	b.eq	40e800 <clear@@Base+0xa5b4>  // b.none
  40e71c:	ldr	w0, [sp, #44]
  40e720:	cmp	w0, #0x78
  40e724:	b.gt	40e808 <clear@@Base+0xa5bc>
  40e728:	ldr	w0, [sp, #44]
  40e72c:	cmp	w0, #0x76
  40e730:	b.eq	40e7b4 <clear@@Base+0xa568>  // b.none
  40e734:	ldr	w0, [sp, #44]
  40e738:	cmp	w0, #0x76
  40e73c:	b.gt	40e808 <clear@@Base+0xa5bc>
  40e740:	ldr	w0, [sp, #44]
  40e744:	cmp	w0, #0x63
  40e748:	b.eq	40e75c <clear@@Base+0xa510>  // b.none
  40e74c:	ldr	w0, [sp, #44]
  40e750:	cmp	w0, #0x65
  40e754:	b.eq	40e788 <clear@@Base+0xa53c>  // b.none
  40e758:	b	40e808 <clear@@Base+0xa5bc>
  40e75c:	add	x0, sp, #0x20
  40e760:	bl	40e5c0 <clear@@Base+0xa374>
  40e764:	str	w0, [sp, #40]
  40e768:	ldr	x0, [sp, #32]
  40e76c:	ldr	w1, [sp, #40]
  40e770:	bl	40de54 <clear@@Base+0x9c08>
  40e774:	ldr	x1, [sp, #32]
  40e778:	ldrsw	x0, [sp, #40]
  40e77c:	add	x0, x1, x0
  40e780:	str	x0, [sp, #32]
  40e784:	b	40e810 <clear@@Base+0xa5c4>
  40e788:	add	x0, sp, #0x20
  40e78c:	bl	40e5c0 <clear@@Base+0xa374>
  40e790:	str	w0, [sp, #40]
  40e794:	ldr	x0, [sp, #32]
  40e798:	ldr	w1, [sp, #40]
  40e79c:	bl	40de9c <clear@@Base+0x9c50>
  40e7a0:	ldr	x1, [sp, #32]
  40e7a4:	ldrsw	x0, [sp, #40]
  40e7a8:	add	x0, x1, x0
  40e7ac:	str	x0, [sp, #32]
  40e7b0:	b	40e810 <clear@@Base+0xa5c4>
  40e7b4:	add	x0, sp, #0x20
  40e7b8:	bl	40e5c0 <clear@@Base+0xa374>
  40e7bc:	str	w0, [sp, #40]
  40e7c0:	ldr	w0, [sp, #16]
  40e7c4:	cmp	w0, #0x0
  40e7c8:	b.eq	40e7d8 <clear@@Base+0xa58c>  // b.none
  40e7cc:	adrp	x0, 441000 <PC+0x788>
  40e7d0:	add	x0, x0, #0x858
  40e7d4:	b	40e7e0 <clear@@Base+0xa594>
  40e7d8:	adrp	x0, 441000 <PC+0x788>
  40e7dc:	add	x0, x0, #0x850
  40e7e0:	ldr	x1, [sp, #32]
  40e7e4:	ldr	w2, [sp, #40]
  40e7e8:	bl	40dee4 <clear@@Base+0x9c98>
  40e7ec:	ldr	x1, [sp, #32]
  40e7f0:	ldrsw	x0, [sp, #40]
  40e7f4:	add	x0, x1, x0
  40e7f8:	str	x0, [sp, #32]
  40e7fc:	b	40e810 <clear@@Base+0xa5c4>
  40e800:	mov	w0, #0x0                   	// #0
  40e804:	b	40e814 <clear@@Base+0xa5c8>
  40e808:	mov	w0, #0xffffffff            	// #-1
  40e80c:	b	40e814 <clear@@Base+0xa5c8>
  40e810:	b	40e6fc <clear@@Base+0xa4b0>
  40e814:	ldp	x29, x30, [sp], #48
  40e818:	ret
  40e81c:	stp	x29, x30, [sp, #-64]!
  40e820:	mov	x29, sp
  40e824:	str	x0, [sp, #24]
  40e828:	str	w1, [sp, #20]
  40e82c:	adrp	x0, 445000 <PC+0x4788>
  40e830:	add	x0, x0, #0x19c
  40e834:	ldr	w0, [x0]
  40e838:	cmp	w0, #0x0
  40e83c:	b.eq	40e848 <clear@@Base+0xa5fc>  // b.none
  40e840:	mov	w0, #0x1                   	// #1
  40e844:	b	40e9b8 <clear@@Base+0xa76c>
  40e848:	mov	w1, #0x0                   	// #0
  40e84c:	ldr	x0, [sp, #24]
  40e850:	bl	401930 <open@plt>
  40e854:	str	w0, [sp, #60]
  40e858:	ldr	w0, [sp, #60]
  40e85c:	cmp	w0, #0x0
  40e860:	b.ge	40e86c <clear@@Base+0xa620>  // b.tcont
  40e864:	mov	w0, #0x1                   	// #1
  40e868:	b	40e9b8 <clear@@Base+0xa76c>
  40e86c:	ldr	w0, [sp, #60]
  40e870:	bl	41131c <clear@@Base+0xd0d0>
  40e874:	str	x0, [sp, #48]
  40e878:	ldr	x0, [sp, #48]
  40e87c:	cmn	x0, #0x1
  40e880:	b.eq	40e890 <clear@@Base+0xa644>  // b.none
  40e884:	ldr	x0, [sp, #48]
  40e888:	cmp	x0, #0x2
  40e88c:	b.gt	40e8a0 <clear@@Base+0xa654>
  40e890:	ldr	w0, [sp, #60]
  40e894:	bl	401a30 <close@plt>
  40e898:	mov	w0, #0xffffffff            	// #-1
  40e89c:	b	40e9b8 <clear@@Base+0xa76c>
  40e8a0:	ldr	x0, [sp, #48]
  40e8a4:	sxtw	x0, w0
  40e8a8:	mov	x1, #0x1                   	// #1
  40e8ac:	bl	4019e0 <calloc@plt>
  40e8b0:	str	x0, [sp, #40]
  40e8b4:	ldr	x0, [sp, #40]
  40e8b8:	cmp	x0, #0x0
  40e8bc:	b.ne	40e8d0 <clear@@Base+0xa684>  // b.any
  40e8c0:	ldr	w0, [sp, #60]
  40e8c4:	bl	401a30 <close@plt>
  40e8c8:	mov	w0, #0xffffffff            	// #-1
  40e8cc:	b	40e9b8 <clear@@Base+0xa76c>
  40e8d0:	mov	w2, #0x0                   	// #0
  40e8d4:	mov	x1, #0x0                   	// #0
  40e8d8:	ldr	w0, [sp, #60]
  40e8dc:	bl	401850 <lseek@plt>
  40e8e0:	cmn	x0, #0x1
  40e8e4:	b.ne	40e900 <clear@@Base+0xa6b4>  // b.any
  40e8e8:	ldr	x0, [sp, #40]
  40e8ec:	bl	401a90 <free@plt>
  40e8f0:	ldr	w0, [sp, #60]
  40e8f4:	bl	401a30 <close@plt>
  40e8f8:	mov	w0, #0xffffffff            	// #-1
  40e8fc:	b	40e9b8 <clear@@Base+0xa76c>
  40e900:	ldr	x0, [sp, #48]
  40e904:	mov	w0, w0
  40e908:	mov	x2, x0
  40e90c:	ldr	x1, [sp, #40]
  40e910:	ldr	w0, [sp, #60]
  40e914:	bl	401ad0 <read@plt>
  40e918:	str	x0, [sp, #32]
  40e91c:	ldr	w0, [sp, #60]
  40e920:	bl	401a30 <close@plt>
  40e924:	ldr	x1, [sp, #32]
  40e928:	ldr	x0, [sp, #48]
  40e92c:	cmp	x1, x0
  40e930:	b.eq	40e944 <clear@@Base+0xa6f8>  // b.none
  40e934:	ldr	x0, [sp, #40]
  40e938:	bl	401a90 <free@plt>
  40e93c:	mov	w0, #0xffffffff            	// #-1
  40e940:	b	40e9b8 <clear@@Base+0xa76c>
  40e944:	ldr	x0, [sp, #40]
  40e948:	ldrb	w0, [x0]
  40e94c:	cmp	w0, #0x0
  40e950:	b.ne	40e990 <clear@@Base+0xa744>  // b.any
  40e954:	ldr	x0, [sp, #40]
  40e958:	add	x0, x0, #0x1
  40e95c:	ldrb	w0, [x0]
  40e960:	cmp	w0, #0x4d
  40e964:	b.ne	40e990 <clear@@Base+0xa744>  // b.any
  40e968:	ldr	x0, [sp, #40]
  40e96c:	add	x0, x0, #0x2
  40e970:	ldrb	w0, [x0]
  40e974:	cmp	w0, #0x2b
  40e978:	b.ne	40e990 <clear@@Base+0xa744>  // b.any
  40e97c:	ldr	x0, [sp, #40]
  40e980:	add	x0, x0, #0x3
  40e984:	ldrb	w0, [x0]
  40e988:	cmp	w0, #0x47
  40e98c:	b.eq	40e9a4 <clear@@Base+0xa758>  // b.none
  40e990:	ldr	x0, [sp, #48]
  40e994:	mov	w1, w0
  40e998:	ldr	x0, [sp, #40]
  40e99c:	bl	40e618 <clear@@Base+0xa3cc>
  40e9a0:	b	40e9b8 <clear@@Base+0xa76c>
  40e9a4:	ldr	x0, [sp, #48]
  40e9a8:	ldr	w2, [sp, #20]
  40e9ac:	mov	w1, w0
  40e9b0:	ldr	x0, [sp, #40]
  40e9b4:	bl	40e680 <clear@@Base+0xa434>
  40e9b8:	ldp	x29, x30, [sp], #64
  40e9bc:	ret
  40e9c0:	stp	x29, x30, [sp, #-64]!
  40e9c4:	mov	x29, sp
  40e9c8:	str	x0, [sp, #40]
  40e9cc:	str	x1, [sp, #32]
  40e9d0:	str	w2, [sp, #28]
  40e9d4:	ldr	x0, [sp, #40]
  40e9d8:	cmp	x0, #0x0
  40e9dc:	b.eq	40ea08 <clear@@Base+0xa7bc>  // b.none
  40e9e0:	ldr	x0, [sp, #40]
  40e9e4:	bl	40e4d8 <clear@@Base+0xa28c>
  40e9e8:	str	x0, [sp, #56]
  40e9ec:	ldr	x0, [sp, #56]
  40e9f0:	cmp	x0, #0x0
  40e9f4:	b.eq	40ea08 <clear@@Base+0xa7bc>  // b.none
  40e9f8:	ldr	x0, [sp, #56]
  40e9fc:	bl	402308 <setlocale@plt+0x6e8>
  40ea00:	str	x0, [sp, #56]
  40ea04:	b	40ea30 <clear@@Base+0xa7e4>
  40ea08:	ldr	w0, [sp, #28]
  40ea0c:	cmp	w0, #0x0
  40ea10:	b.eq	40ea24 <clear@@Base+0xa7d8>  // b.none
  40ea14:	ldr	x0, [sp, #32]
  40ea18:	bl	402308 <setlocale@plt+0x6e8>
  40ea1c:	str	x0, [sp, #56]
  40ea20:	b	40ea30 <clear@@Base+0xa7e4>
  40ea24:	ldr	x0, [sp, #32]
  40ea28:	bl	410394 <clear@@Base+0xc148>
  40ea2c:	str	x0, [sp, #56]
  40ea30:	ldr	x0, [sp, #56]
  40ea34:	cmp	x0, #0x0
  40ea38:	b.eq	40ea78 <clear@@Base+0xa82c>  // b.none
  40ea3c:	ldr	w1, [sp, #28]
  40ea40:	ldr	x0, [sp, #56]
  40ea44:	bl	40e81c <clear@@Base+0xa5d0>
  40ea48:	cmp	w0, #0x0
  40ea4c:	b.ge	40ea6c <clear@@Base+0xa820>  // b.tcont
  40ea50:	ldr	x0, [sp, #56]
  40ea54:	str	x0, [sp, #48]
  40ea58:	add	x0, sp, #0x30
  40ea5c:	mov	x1, x0
  40ea60:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ea64:	add	x0, x0, #0x4b0
  40ea68:	bl	41b35c <error@@Base>
  40ea6c:	ldr	x0, [sp, #56]
  40ea70:	bl	401a90 <free@plt>
  40ea74:	b	40ea7c <clear@@Base+0xa830>
  40ea78:	nop
  40ea7c:	ldp	x29, x30, [sp], #64
  40ea80:	ret
  40ea84:	stp	x29, x30, [sp, #-80]!
  40ea88:	mov	x29, sp
  40ea8c:	str	w0, [sp, #28]
  40ea90:	str	w1, [sp, #24]
  40ea94:	adrp	x0, 445000 <PC+0x4788>
  40ea98:	add	x0, x0, #0x1c4
  40ea9c:	ldr	w0, [x0]
  40eaa0:	ldr	w1, [sp, #28]
  40eaa4:	cmp	w1, w0
  40eaa8:	b.eq	40eac4 <clear@@Base+0xa878>  // b.none
  40eaac:	adrp	x0, 445000 <PC+0x4788>
  40eab0:	add	x0, x0, #0x1dc
  40eab4:	ldr	w0, [x0]
  40eab8:	ldr	w1, [sp, #28]
  40eabc:	cmp	w1, w0
  40eac0:	b.ne	40eacc <clear@@Base+0xa880>  // b.any
  40eac4:	mov	w0, #0x1                   	// #1
  40eac8:	b	40ec64 <clear@@Base+0xaa18>
  40eacc:	adrp	x0, 445000 <PC+0x4788>
  40ead0:	add	x0, x0, #0x1c0
  40ead4:	ldr	w0, [x0]
  40ead8:	ldr	w1, [sp, #28]
  40eadc:	cmp	w1, w0
  40eae0:	b.ne	40eaec <clear@@Base+0xa8a0>  // b.any
  40eae4:	mov	w0, #0x2                   	// #2
  40eae8:	b	40ec64 <clear@@Base+0xaa18>
  40eaec:	str	wzr, [sp, #72]
  40eaf0:	ldr	w0, [sp, #72]
  40eaf4:	cmp	w0, #0x0
  40eaf8:	b.le	40eb04 <clear@@Base+0xa8b8>
  40eafc:	bl	40bc88 <clear@@Base+0x7a3c>
  40eb00:	str	w0, [sp, #28]
  40eb04:	ldr	w0, [sp, #28]
  40eb08:	and	w2, w0, #0xff
  40eb0c:	ldrsw	x0, [sp, #72]
  40eb10:	add	x1, sp, #0x28
  40eb14:	strb	w2, [x1, x0]
  40eb18:	ldr	w0, [sp, #72]
  40eb1c:	add	w0, w0, #0x1
  40eb20:	sxtw	x0, w0
  40eb24:	add	x1, sp, #0x28
  40eb28:	strb	wzr, [x1, x0]
  40eb2c:	ldr	w0, [sp, #72]
  40eb30:	add	w0, w0, #0x1
  40eb34:	str	w0, [sp, #72]
  40eb38:	add	x1, sp, #0x40
  40eb3c:	add	x0, sp, #0x28
  40eb40:	bl	40e4a8 <clear@@Base+0xa25c>
  40eb44:	str	w0, [sp, #76]
  40eb48:	ldr	w0, [sp, #76]
  40eb4c:	cmp	w0, #0x16
  40eb50:	b.eq	40eaf0 <clear@@Base+0xa8a4>  // b.none
  40eb54:	ldr	w0, [sp, #24]
  40eb58:	and	w0, w0, #0x8
  40eb5c:	cmp	w0, #0x0
  40eb60:	b.eq	40eb80 <clear@@Base+0xa934>  // b.none
  40eb64:	ldr	w0, [sp, #76]
  40eb68:	sub	w0, w0, #0x3
  40eb6c:	cmp	w0, #0x1
  40eb70:	b.hi	40eb84 <clear@@Base+0xa938>  // b.pmore
  40eb74:	mov	w0, #0x64                  	// #100
  40eb78:	str	w0, [sp, #76]
  40eb7c:	b	40eb84 <clear@@Base+0xa938>
  40eb80:	nop
  40eb84:	ldr	w0, [sp, #24]
  40eb88:	and	w0, w0, #0x2
  40eb8c:	cmp	w0, #0x0
  40eb90:	b.eq	40ebb0 <clear@@Base+0xa964>  // b.none
  40eb94:	ldr	w0, [sp, #76]
  40eb98:	sub	w0, w0, #0xd
  40eb9c:	cmp	w0, #0x1
  40eba0:	b.hi	40ebb4 <clear@@Base+0xa968>  // b.pmore
  40eba4:	mov	w0, #0x64                  	// #100
  40eba8:	str	w0, [sp, #76]
  40ebac:	b	40ebb4 <clear@@Base+0xa968>
  40ebb0:	nop
  40ebb4:	ldr	w0, [sp, #24]
  40ebb8:	and	w0, w0, #0x4
  40ebbc:	cmp	w0, #0x0
  40ebc0:	b.eq	40ebf8 <clear@@Base+0xa9ac>  // b.none
  40ebc4:	ldr	w0, [sp, #76]
  40ebc8:	cmp	w0, #0xf
  40ebcc:	b.eq	40ebec <clear@@Base+0xa9a0>  // b.none
  40ebd0:	ldr	w0, [sp, #76]
  40ebd4:	cmp	w0, #0xf
  40ebd8:	b.lt	40ebfc <clear@@Base+0xa9b0>  // b.tstop
  40ebdc:	ldr	w0, [sp, #76]
  40ebe0:	sub	w0, w0, #0x11
  40ebe4:	cmp	w0, #0x1
  40ebe8:	b.hi	40ebfc <clear@@Base+0xa9b0>  // b.pmore
  40ebec:	mov	w0, #0x64                  	// #100
  40ebf0:	str	w0, [sp, #76]
  40ebf4:	b	40ebfc <clear@@Base+0xa9b0>
  40ebf8:	nop
  40ebfc:	ldr	w0, [sp, #24]
  40ec00:	and	w0, w0, #0x1
  40ec04:	cmp	w0, #0x0
  40ec08:	b.ne	40ec3c <clear@@Base+0xa9f0>  // b.any
  40ec0c:	ldr	w0, [sp, #76]
  40ec10:	cmp	w0, #0x64
  40ec14:	b.ne	40ec4c <clear@@Base+0xaa00>  // b.any
  40ec18:	b	40ec3c <clear@@Base+0xa9f0>
  40ec1c:	ldr	w0, [sp, #72]
  40ec20:	sub	w0, w0, #0x1
  40ec24:	str	w0, [sp, #72]
  40ec28:	ldrsw	x0, [sp, #72]
  40ec2c:	add	x1, sp, #0x28
  40ec30:	ldrb	w0, [x1, x0]
  40ec34:	and	x0, x0, #0xff
  40ec38:	bl	40bcc4 <clear@@Base+0x7a78>
  40ec3c:	ldr	w0, [sp, #72]
  40ec40:	cmp	w0, #0x1
  40ec44:	b.gt	40ec1c <clear@@Base+0xa9d0>
  40ec48:	b	40ec60 <clear@@Base+0xaa14>
  40ec4c:	ldr	x0, [sp, #64]
  40ec50:	cmp	x0, #0x0
  40ec54:	b.eq	40ec60 <clear@@Base+0xaa14>  // b.none
  40ec58:	ldr	x0, [sp, #64]
  40ec5c:	bl	40bd1c <clear@@Base+0x7ad0>
  40ec60:	ldr	w0, [sp, #76]
  40ec64:	ldp	x29, x30, [sp], #80
  40ec68:	ret
  40ec6c:	stp	x29, x30, [sp, #-80]!
  40ec70:	mov	x29, sp
  40ec74:	str	x19, [sp, #16]
  40ec78:	str	x0, [sp, #40]
  40ec7c:	str	x1, [sp, #32]
  40ec80:	str	wzr, [sp, #68]
  40ec84:	str	wzr, [sp, #64]
  40ec88:	bl	40ffe0 <clear@@Base+0xbd94>
  40ec8c:	str	x0, [sp, #56]
  40ec90:	ldr	x0, [sp, #56]
  40ec94:	bl	4017b0 <strlen@plt>
  40ec98:	str	w0, [sp, #52]
  40ec9c:	ldr	x0, [sp, #32]
  40eca0:	bl	40239c <setlocale@plt+0x77c>
  40eca4:	mov	x1, x0
  40eca8:	ldr	x0, [sp, #40]
  40ecac:	str	x1, [x0]
  40ecb0:	ldr	x0, [sp, #40]
  40ecb4:	ldr	x19, [x0]
  40ecb8:	ldr	x0, [sp, #40]
  40ecbc:	ldr	x0, [x0]
  40ecc0:	bl	4017b0 <strlen@plt>
  40ecc4:	add	x1, x19, x0
  40ecc8:	ldr	x0, [sp, #40]
  40eccc:	str	x1, [x0, #8]
  40ecd0:	ldr	x0, [sp, #32]
  40ecd4:	str	x0, [sp, #72]
  40ecd8:	b	40edd0 <clear@@Base+0xab84>
  40ecdc:	ldr	w0, [sp, #68]
  40ece0:	cmp	w0, #0x0
  40ece4:	b.eq	40ecf0 <clear@@Base+0xaaa4>  // b.none
  40ece8:	str	wzr, [sp, #68]
  40ecec:	b	40edc4 <clear@@Base+0xab78>
  40ecf0:	ldr	w0, [sp, #52]
  40ecf4:	cmp	w0, #0x0
  40ecf8:	b.le	40ed54 <clear@@Base+0xab08>
  40ecfc:	ldrsw	x0, [sp, #52]
  40ed00:	ldr	x1, [sp, #72]
  40ed04:	add	x1, x1, x0
  40ed08:	ldr	x0, [sp, #40]
  40ed0c:	ldr	x0, [x0, #8]
  40ed10:	cmp	x1, x0
  40ed14:	b.cs	40ed54 <clear@@Base+0xab08>  // b.hs, b.nlast
  40ed18:	ldrsw	x0, [sp, #52]
  40ed1c:	mov	x2, x0
  40ed20:	ldr	x1, [sp, #56]
  40ed24:	ldr	x0, [sp, #72]
  40ed28:	bl	401960 <strncmp@plt>
  40ed2c:	cmp	w0, #0x0
  40ed30:	b.ne	40ed54 <clear@@Base+0xab08>  // b.any
  40ed34:	mov	w0, #0x1                   	// #1
  40ed38:	str	w0, [sp, #68]
  40ed3c:	ldrsw	x0, [sp, #52]
  40ed40:	sub	x0, x0, #0x1
  40ed44:	ldr	x1, [sp, #72]
  40ed48:	add	x0, x1, x0
  40ed4c:	str	x0, [sp, #72]
  40ed50:	b	40edc4 <clear@@Base+0xab78>
  40ed54:	ldr	w0, [sp, #64]
  40ed58:	cmp	w0, #0x0
  40ed5c:	b.eq	40ed84 <clear@@Base+0xab38>  // b.none
  40ed60:	ldr	x0, [sp, #72]
  40ed64:	ldrb	w1, [x0]
  40ed68:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40ed6c:	add	x0, x0, #0x48d
  40ed70:	ldrb	w0, [x0]
  40ed74:	cmp	w1, w0
  40ed78:	b.ne	40edc4 <clear@@Base+0xab78>  // b.any
  40ed7c:	str	wzr, [sp, #64]
  40ed80:	b	40edc4 <clear@@Base+0xab78>
  40ed84:	ldr	x0, [sp, #72]
  40ed88:	ldrb	w1, [x0]
  40ed8c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40ed90:	add	x0, x0, #0x48c
  40ed94:	ldrb	w0, [x0]
  40ed98:	cmp	w1, w0
  40ed9c:	b.ne	40edac <clear@@Base+0xab60>  // b.any
  40eda0:	mov	w0, #0x1                   	// #1
  40eda4:	str	w0, [sp, #64]
  40eda8:	b	40edc4 <clear@@Base+0xab78>
  40edac:	ldr	x0, [sp, #72]
  40edb0:	ldrb	w0, [x0]
  40edb4:	cmp	w0, #0x20
  40edb8:	b.ne	40edc4 <clear@@Base+0xab78>  // b.any
  40edbc:	ldr	x0, [sp, #72]
  40edc0:	strb	wzr, [x0]
  40edc4:	ldr	x0, [sp, #72]
  40edc8:	add	x0, x0, #0x1
  40edcc:	str	x0, [sp, #72]
  40edd0:	ldr	x0, [sp, #40]
  40edd4:	ldr	x0, [x0, #8]
  40edd8:	ldr	x1, [sp, #72]
  40eddc:	cmp	x1, x0
  40ede0:	b.cc	40ecdc <clear@@Base+0xaa90>  // b.lo, b.ul, b.last
  40ede4:	nop
  40ede8:	nop
  40edec:	ldr	x19, [sp, #16]
  40edf0:	ldp	x29, x30, [sp], #80
  40edf4:	ret
  40edf8:	stp	x29, x30, [sp, #-48]!
  40edfc:	mov	x29, sp
  40ee00:	str	x0, [sp, #24]
  40ee04:	str	x1, [sp, #16]
  40ee08:	ldr	x0, [sp, #16]
  40ee0c:	cmp	x0, #0x0
  40ee10:	b.ne	40ee24 <clear@@Base+0xabd8>  // b.any
  40ee14:	ldr	x0, [sp, #24]
  40ee18:	ldr	x0, [x0]
  40ee1c:	str	x0, [sp, #40]
  40ee20:	b	40ee3c <clear@@Base+0xabf0>
  40ee24:	ldr	x0, [sp, #16]
  40ee28:	bl	4017b0 <strlen@plt>
  40ee2c:	mov	x1, x0
  40ee30:	ldr	x0, [sp, #16]
  40ee34:	add	x0, x0, x1
  40ee38:	str	x0, [sp, #40]
  40ee3c:	ldr	x0, [sp, #24]
  40ee40:	ldr	x0, [x0, #8]
  40ee44:	ldr	x1, [sp, #40]
  40ee48:	cmp	x1, x0
  40ee4c:	b.cc	40ee64 <clear@@Base+0xac18>  // b.lo, b.ul, b.last
  40ee50:	mov	x0, #0x0                   	// #0
  40ee54:	b	40ee94 <clear@@Base+0xac48>
  40ee58:	ldr	x0, [sp, #40]
  40ee5c:	add	x0, x0, #0x1
  40ee60:	str	x0, [sp, #40]
  40ee64:	ldr	x0, [sp, #40]
  40ee68:	ldrb	w0, [x0]
  40ee6c:	cmp	w0, #0x0
  40ee70:	b.eq	40ee58 <clear@@Base+0xac0c>  // b.none
  40ee74:	ldr	x0, [sp, #24]
  40ee78:	ldr	x0, [x0, #8]
  40ee7c:	ldr	x1, [sp, #40]
  40ee80:	cmp	x1, x0
  40ee84:	b.cc	40ee90 <clear@@Base+0xac44>  // b.lo, b.ul, b.last
  40ee88:	mov	x0, #0x0                   	// #0
  40ee8c:	b	40ee94 <clear@@Base+0xac48>
  40ee90:	ldr	x0, [sp, #40]
  40ee94:	ldp	x29, x30, [sp], #48
  40ee98:	ret
  40ee9c:	sub	sp, sp, #0x20
  40eea0:	str	x0, [sp, #8]
  40eea4:	str	x1, [sp]
  40eea8:	ldr	x0, [sp]
  40eeac:	cmp	x0, #0x0
  40eeb0:	b.ne	40eec4 <clear@@Base+0xac78>  // b.any
  40eeb4:	ldr	x0, [sp, #8]
  40eeb8:	ldr	x0, [x0, #8]
  40eebc:	str	x0, [sp, #24]
  40eec0:	b	40eefc <clear@@Base+0xacb0>
  40eec4:	ldr	x0, [sp, #8]
  40eec8:	ldr	x0, [x0]
  40eecc:	ldr	x1, [sp]
  40eed0:	cmp	x1, x0
  40eed4:	b.hi	40eee0 <clear@@Base+0xac94>  // b.pmore
  40eed8:	mov	x0, #0x0                   	// #0
  40eedc:	b	40ef60 <clear@@Base+0xad14>
  40eee0:	ldr	x0, [sp]
  40eee4:	sub	x0, x0, #0x1
  40eee8:	str	x0, [sp, #24]
  40eeec:	b	40eefc <clear@@Base+0xacb0>
  40eef0:	ldr	x0, [sp, #24]
  40eef4:	sub	x0, x0, #0x1
  40eef8:	str	x0, [sp, #24]
  40eefc:	ldr	x0, [sp, #24]
  40ef00:	ldrb	w0, [x0]
  40ef04:	cmp	w0, #0x0
  40ef08:	b.eq	40eef0 <clear@@Base+0xaca4>  // b.none
  40ef0c:	ldr	x0, [sp, #8]
  40ef10:	ldr	x0, [x0]
  40ef14:	ldr	x1, [sp, #24]
  40ef18:	cmp	x1, x0
  40ef1c:	b.hi	40ef34 <clear@@Base+0xace8>  // b.pmore
  40ef20:	mov	x0, #0x0                   	// #0
  40ef24:	b	40ef60 <clear@@Base+0xad14>
  40ef28:	ldr	x0, [sp, #24]
  40ef2c:	sub	x0, x0, #0x1
  40ef30:	str	x0, [sp, #24]
  40ef34:	ldr	x0, [sp, #24]
  40ef38:	sub	x0, x0, #0x1
  40ef3c:	ldrb	w0, [x0]
  40ef40:	cmp	w0, #0x0
  40ef44:	b.eq	40ef5c <clear@@Base+0xad10>  // b.none
  40ef48:	ldr	x0, [sp, #8]
  40ef4c:	ldr	x0, [x0]
  40ef50:	ldr	x1, [sp, #24]
  40ef54:	cmp	x1, x0
  40ef58:	b.hi	40ef28 <clear@@Base+0xacdc>  // b.pmore
  40ef5c:	ldr	x0, [sp, #24]
  40ef60:	add	sp, sp, #0x20
  40ef64:	ret
  40ef68:	stp	x29, x30, [sp, #-32]!
  40ef6c:	mov	x29, sp
  40ef70:	str	x0, [sp, #24]
  40ef74:	ldr	x0, [sp, #24]
  40ef78:	cmp	x0, #0x0
  40ef7c:	b.eq	40ef8c <clear@@Base+0xad40>  // b.none
  40ef80:	ldr	x0, [sp, #24]
  40ef84:	bl	401b90 <pclose@plt>
  40ef88:	b	40ef90 <clear@@Base+0xad44>
  40ef8c:	nop
  40ef90:	ldp	x29, x30, [sp], #32
  40ef94:	ret
  40ef98:	stp	x29, x30, [sp, #-64]!
  40ef9c:	mov	x29, sp
  40efa0:	adrp	x0, 440000 <winch@@Base+0x20630>
  40efa4:	add	x0, x0, #0x888
  40efa8:	ldr	x0, [x0]
  40efac:	cmp	x0, #0x0
  40efb0:	b.eq	40f0c0 <clear@@Base+0xae74>  // b.none
  40efb4:	add	x0, sp, #0x18
  40efb8:	mov	w1, #0x0                   	// #0
  40efbc:	bl	41bf64 <error@@Base+0xc08>
  40efc0:	ldr	x0, [sp, #24]
  40efc4:	cmn	x0, #0x1
  40efc8:	b.eq	40efe4 <clear@@Base+0xad98>  // b.none
  40efcc:	adrp	x0, 440000 <winch@@Base+0x20630>
  40efd0:	add	x0, x0, #0x888
  40efd4:	ldr	x0, [x0]
  40efd8:	add	x1, sp, #0x18
  40efdc:	bl	412298 <clear@@Base+0xe04c>
  40efe0:	bl	4177dc <clear@@Base+0x13590>
  40efe4:	bl	4064a4 <clear@@Base+0x2258>
  40efe8:	str	w0, [sp, #60]
  40efec:	bl	406368 <clear@@Base+0x211c>
  40eff0:	adrp	x0, 440000 <winch@@Base+0x20630>
  40eff4:	add	x0, x0, #0x888
  40eff8:	ldr	x0, [x0]
  40effc:	bl	41242c <clear@@Base+0xe1e0>
  40f000:	str	x0, [sp, #48]
  40f004:	ldr	x0, [sp, #48]
  40f008:	cmp	x0, #0x0
  40f00c:	b.eq	40f08c <clear@@Base+0xae40>  // b.none
  40f010:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f014:	add	x0, x0, #0x888
  40f018:	ldr	x0, [x0]
  40f01c:	bl	4123c8 <clear@@Base+0xe17c>
  40f020:	str	x0, [sp, #40]
  40f024:	ldr	x0, [sp, #40]
  40f028:	cmp	x0, #0x0
  40f02c:	b.eq	40f05c <clear@@Base+0xae10>  // b.none
  40f030:	ldr	w0, [sp, #60]
  40f034:	and	w0, w0, #0x2
  40f038:	cmp	w0, #0x0
  40f03c:	b.ne	40f05c <clear@@Base+0xae10>  // b.any
  40f040:	ldr	x0, [sp, #40]
  40f044:	bl	40ef68 <clear@@Base+0xad1c>
  40f048:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f04c:	add	x0, x0, #0x888
  40f050:	ldr	x0, [x0]
  40f054:	mov	x1, #0x0                   	// #0
  40f058:	bl	4123a4 <clear@@Base+0xe158>
  40f05c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f060:	add	x0, x0, #0x888
  40f064:	ldr	x0, [x0]
  40f068:	bl	412254 <clear@@Base+0xe008>
  40f06c:	mov	x1, x0
  40f070:	ldr	x0, [sp, #48]
  40f074:	bl	4110ac <clear@@Base+0xce60>
  40f078:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f07c:	add	x0, x0, #0x888
  40f080:	ldr	x0, [x0]
  40f084:	mov	x1, #0x0                   	// #0
  40f088:	bl	4123e0 <clear@@Base+0xe194>
  40f08c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f090:	add	x0, x0, #0x888
  40f094:	str	xzr, [x0]
  40f098:	adrp	x0, 445000 <PC+0x4788>
  40f09c:	add	x0, x0, #0x210
  40f0a0:	str	xzr, [x0]
  40f0a4:	adrp	x0, 445000 <PC+0x4788>
  40f0a8:	add	x0, x0, #0x210
  40f0ac:	ldr	x1, [x0]
  40f0b0:	adrp	x0, 445000 <PC+0x4788>
  40f0b4:	add	x0, x0, #0x208
  40f0b8:	str	x1, [x0]
  40f0bc:	b	40f0c4 <clear@@Base+0xae78>
  40f0c0:	nop
  40f0c4:	ldp	x29, x30, [sp], #64
  40f0c8:	ret
  40f0cc:	stp	x29, x30, [sp, #-32]!
  40f0d0:	mov	x29, sp
  40f0d4:	str	x0, [sp, #24]
  40f0d8:	ldr	x0, [sp, #24]
  40f0dc:	cmp	x0, #0x0
  40f0e0:	b.ne	40f0f0 <clear@@Base+0xaea4>  // b.any
  40f0e4:	mov	x0, #0x0                   	// #0
  40f0e8:	bl	40f114 <clear@@Base+0xaec8>
  40f0ec:	b	40f10c <clear@@Base+0xaec0>
  40f0f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f0f4:	add	x0, x0, #0x888
  40f0f8:	ldr	x0, [x0]
  40f0fc:	mov	x1, x0
  40f100:	ldr	x0, [sp, #24]
  40f104:	bl	412210 <clear@@Base+0xdfc4>
  40f108:	bl	40f114 <clear@@Base+0xaec8>
  40f10c:	ldp	x29, x30, [sp], #32
  40f110:	ret
  40f114:	stp	x29, x30, [sp, #-256]!
  40f118:	mov	x29, sp
  40f11c:	str	x0, [sp, #24]
  40f120:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f124:	add	x0, x0, #0x888
  40f128:	ldr	x0, [x0]
  40f12c:	ldr	x1, [sp, #24]
  40f130:	cmp	x1, x0
  40f134:	b.ne	40f140 <clear@@Base+0xaef4>  // b.any
  40f138:	mov	w0, #0x0                   	// #0
  40f13c:	b	40f730 <clear@@Base+0xb4e4>
  40f140:	bl	4052ac <clear@@Base+0x1060>
  40f144:	bl	40fa88 <clear@@Base+0xb83c>
  40f148:	str	x0, [sp, #224]
  40f14c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f150:	add	x0, x0, #0x888
  40f154:	ldr	x0, [x0]
  40f158:	cmp	x0, #0x0
  40f15c:	b.eq	40f1a4 <clear@@Base+0xaf58>  // b.none
  40f160:	bl	4064a4 <clear@@Base+0x2258>
  40f164:	str	w0, [sp, #252]
  40f168:	bl	40ef98 <clear@@Base+0xad4c>
  40f16c:	ldr	w0, [sp, #252]
  40f170:	and	w0, w0, #0x8
  40f174:	cmp	w0, #0x0
  40f178:	b.eq	40f1a4 <clear@@Base+0xaf58>  // b.none
  40f17c:	ldr	x0, [sp, #224]
  40f180:	bl	412350 <clear@@Base+0xe104>
  40f184:	cmp	w0, #0x1
  40f188:	b.gt	40f1a4 <clear@@Base+0xaf58>
  40f18c:	ldr	x0, [sp, #224]
  40f190:	bl	411f78 <clear@@Base+0xdd2c>
  40f194:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f198:	add	x0, x0, #0x890
  40f19c:	ldr	x0, [x0]
  40f1a0:	str	x0, [sp, #224]
  40f1a4:	ldr	x0, [sp, #24]
  40f1a8:	cmp	x0, #0x0
  40f1ac:	b.ne	40f1c0 <clear@@Base+0xaf74>  // b.any
  40f1b0:	ldr	x0, [sp, #224]
  40f1b4:	bl	40facc <clear@@Base+0xb880>
  40f1b8:	mov	w0, #0x0                   	// #0
  40f1bc:	b	40f730 <clear@@Base+0xb4e4>
  40f1c0:	ldr	x0, [sp, #24]
  40f1c4:	bl	412254 <clear@@Base+0xe008>
  40f1c8:	bl	402308 <setlocale@plt+0x6e8>
  40f1cc:	str	x0, [sp, #216]
  40f1d0:	ldr	x0, [sp, #24]
  40f1d4:	bl	4123c8 <clear@@Base+0xe17c>
  40f1d8:	str	x0, [sp, #176]
  40f1dc:	ldr	x0, [sp, #176]
  40f1e0:	cmp	x0, #0x0
  40f1e4:	b.eq	40f220 <clear@@Base+0xafd4>  // b.none
  40f1e8:	str	wzr, [sp, #252]
  40f1ec:	mov	w0, #0xffffffff            	// #-1
  40f1f0:	str	w0, [sp, #188]
  40f1f4:	ldr	x0, [sp, #24]
  40f1f8:	bl	41242c <clear@@Base+0xe1e0>
  40f1fc:	str	x0, [sp, #232]
  40f200:	ldr	x0, [sp, #232]
  40f204:	cmp	x0, #0x0
  40f208:	b.eq	40f214 <clear@@Base+0xafc8>  // b.none
  40f20c:	ldr	x0, [sp, #232]
  40f210:	b	40f218 <clear@@Base+0xafcc>
  40f214:	ldr	x0, [sp, #216]
  40f218:	str	x0, [sp, #240]
  40f21c:	b	40f4cc <clear@@Base+0xb280>
  40f220:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f224:	add	x1, x0, #0x4d0
  40f228:	ldr	x0, [sp, #216]
  40f22c:	bl	401a70 <strcmp@plt>
  40f230:	cmp	w0, #0x0
  40f234:	b.eq	40f250 <clear@@Base+0xb004>  // b.none
  40f238:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f23c:	add	x1, x0, #0x4e8
  40f240:	ldr	x0, [sp, #216]
  40f244:	bl	401a70 <strcmp@plt>
  40f248:	cmp	w0, #0x0
  40f24c:	b.ne	40f258 <clear@@Base+0xb00c>  // b.any
  40f250:	str	xzr, [sp, #232]
  40f254:	b	40f274 <clear@@Base+0xb028>
  40f258:	add	x1, sp, #0xb0
  40f25c:	add	x0, sp, #0xbc
  40f260:	mov	x2, x1
  40f264:	mov	x1, x0
  40f268:	ldr	x0, [sp, #216]
  40f26c:	bl	410e30 <clear@@Base+0xcbe4>
  40f270:	str	x0, [sp, #232]
  40f274:	ldr	x0, [sp, #232]
  40f278:	cmp	x0, #0x0
  40f27c:	b.eq	40f288 <clear@@Base+0xb03c>  // b.none
  40f280:	ldr	x0, [sp, #232]
  40f284:	b	40f28c <clear@@Base+0xb040>
  40f288:	ldr	x0, [sp, #216]
  40f28c:	str	x0, [sp, #240]
  40f290:	str	wzr, [sp, #252]
  40f294:	ldr	x0, [sp, #176]
  40f298:	cmp	x0, #0x0
  40f29c:	b.eq	40f2d4 <clear@@Base+0xb088>  // b.none
  40f2a0:	ldr	w0, [sp, #252]
  40f2a4:	orr	w0, w0, #0x4
  40f2a8:	str	w0, [sp, #252]
  40f2ac:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f2b0:	add	x1, x0, #0x500
  40f2b4:	ldr	x0, [sp, #216]
  40f2b8:	bl	401a70 <strcmp@plt>
  40f2bc:	cmp	w0, #0x0
  40f2c0:	b.ne	40f4cc <clear@@Base+0xb280>  // b.any
  40f2c4:	ldr	w0, [sp, #252]
  40f2c8:	orr	w0, w0, #0x2
  40f2cc:	str	w0, [sp, #252]
  40f2d0:	b	40f4cc <clear@@Base+0xb280>
  40f2d4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f2d8:	add	x1, x0, #0x500
  40f2dc:	ldr	x0, [sp, #216]
  40f2e0:	bl	401a70 <strcmp@plt>
  40f2e4:	cmp	w0, #0x0
  40f2e8:	b.ne	40f30c <clear@@Base+0xb0c0>  // b.any
  40f2ec:	adrp	x0, 441000 <PC+0x788>
  40f2f0:	add	x0, x0, #0x860
  40f2f4:	ldr	w0, [x0]
  40f2f8:	str	w0, [sp, #188]
  40f2fc:	ldr	w0, [sp, #252]
  40f300:	orr	w0, w0, #0x2
  40f304:	str	w0, [sp, #252]
  40f308:	b	40f4cc <clear@@Base+0xb280>
  40f30c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f310:	add	x1, x0, #0x4e8
  40f314:	ldr	x0, [sp, #240]
  40f318:	bl	401a70 <strcmp@plt>
  40f31c:	cmp	w0, #0x0
  40f320:	b.ne	40f33c <clear@@Base+0xb0f0>  // b.any
  40f324:	mov	w0, #0xffffffff            	// #-1
  40f328:	str	w0, [sp, #188]
  40f32c:	ldr	w0, [sp, #252]
  40f330:	orr	w0, w0, #0x10
  40f334:	str	w0, [sp, #252]
  40f338:	b	40f4cc <clear@@Base+0xb280>
  40f33c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f340:	add	x1, x0, #0x4d0
  40f344:	ldr	x0, [sp, #240]
  40f348:	bl	401a70 <strcmp@plt>
  40f34c:	cmp	w0, #0x0
  40f350:	b.ne	40f36c <clear@@Base+0xb120>  // b.any
  40f354:	mov	w0, #0xffffffff            	// #-1
  40f358:	str	w0, [sp, #188]
  40f35c:	ldr	w0, [sp, #252]
  40f360:	orr	w0, w0, #0x8
  40f364:	str	w0, [sp, #252]
  40f368:	b	40f4cc <clear@@Base+0xb280>
  40f36c:	ldr	x0, [sp, #240]
  40f370:	bl	411214 <clear@@Base+0xcfc8>
  40f374:	str	x0, [sp, #168]
  40f378:	ldr	x0, [sp, #168]
  40f37c:	cmp	x0, #0x0
  40f380:	b.eq	40f400 <clear@@Base+0xb1b4>  // b.none
  40f384:	add	x0, sp, #0xa8
  40f388:	mov	x1, x0
  40f38c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f390:	add	x0, x0, #0x508
  40f394:	bl	41b35c <error@@Base>
  40f398:	ldr	x0, [sp, #168]
  40f39c:	bl	401a90 <free@plt>
  40f3a0:	ldr	x0, [sp, #232]
  40f3a4:	cmp	x0, #0x0
  40f3a8:	b.eq	40f3c8 <clear@@Base+0xb17c>  // b.none
  40f3ac:	ldr	x0, [sp, #176]
  40f3b0:	bl	40ef68 <clear@@Base+0xad1c>
  40f3b4:	ldr	x1, [sp, #216]
  40f3b8:	ldr	x0, [sp, #232]
  40f3bc:	bl	4110ac <clear@@Base+0xce60>
  40f3c0:	ldr	x0, [sp, #232]
  40f3c4:	bl	401a90 <free@plt>
  40f3c8:	ldr	x0, [sp, #24]
  40f3cc:	bl	411f78 <clear@@Base+0xdd2c>
  40f3d0:	ldr	x0, [sp, #216]
  40f3d4:	bl	401a90 <free@plt>
  40f3d8:	ldr	x1, [sp, #224]
  40f3dc:	ldr	x0, [sp, #24]
  40f3e0:	cmp	x1, x0
  40f3e4:	b.ne	40f3f0 <clear@@Base+0xb1a4>  // b.any
  40f3e8:	mov	w0, #0x1                   	// #1
  40f3ec:	bl	4024f4 <setlocale@plt+0x8d4>
  40f3f0:	ldr	x0, [sp, #224]
  40f3f4:	bl	40fafc <clear@@Base+0xb8b0>
  40f3f8:	mov	w0, #0x1                   	// #1
  40f3fc:	b	40f730 <clear@@Base+0xb4e4>
  40f400:	mov	w1, #0x0                   	// #0
  40f404:	ldr	x0, [sp, #240]
  40f408:	bl	401930 <open@plt>
  40f40c:	str	w0, [sp, #188]
  40f410:	ldr	w0, [sp, #188]
  40f414:	cmp	w0, #0x0
  40f418:	b.ge	40f448 <clear@@Base+0xb1fc>  // b.tcont
  40f41c:	ldr	x0, [sp, #216]
  40f420:	bl	41a930 <clear@@Base+0x166e4>
  40f424:	str	x0, [sp, #168]
  40f428:	add	x0, sp, #0xa8
  40f42c:	mov	x1, x0
  40f430:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f434:	add	x0, x0, #0x508
  40f438:	bl	41b35c <error@@Base>
  40f43c:	ldr	x0, [sp, #168]
  40f440:	bl	401a90 <free@plt>
  40f444:	b	40f3a0 <clear@@Base+0xb154>
  40f448:	ldr	w0, [sp, #252]
  40f44c:	orr	w0, w0, #0x1
  40f450:	str	w0, [sp, #252]
  40f454:	adrp	x0, 445000 <PC+0x4788>
  40f458:	add	x0, x0, #0x284
  40f45c:	ldr	w0, [x0]
  40f460:	cmp	w0, #0x0
  40f464:	b.ne	40f4cc <clear@@Base+0xb280>  // b.any
  40f468:	ldr	x0, [sp, #24]
  40f46c:	bl	412308 <clear@@Base+0xe0bc>
  40f470:	cmp	w0, #0x0
  40f474:	b.ne	40f4cc <clear@@Base+0xb280>  // b.any
  40f478:	ldr	w0, [sp, #188]
  40f47c:	bl	410760 <clear@@Base+0xc514>
  40f480:	cmp	w0, #0x0
  40f484:	b.eq	40f4cc <clear@@Base+0xb280>  // b.none
  40f488:	ldr	x0, [sp, #216]
  40f48c:	str	x0, [sp, #168]
  40f490:	add	x0, sp, #0xa8
  40f494:	mov	x1, x0
  40f498:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f49c:	add	x0, x0, #0x510
  40f4a0:	bl	41b50c <error@@Base+0x1b0>
  40f4a4:	str	w0, [sp, #212]
  40f4a8:	ldr	w0, [sp, #212]
  40f4ac:	cmp	w0, #0x79
  40f4b0:	b.eq	40f4cc <clear@@Base+0xb280>  // b.none
  40f4b4:	ldr	w0, [sp, #212]
  40f4b8:	cmp	w0, #0x59
  40f4bc:	b.eq	40f4cc <clear@@Base+0xb280>  // b.none
  40f4c0:	ldr	w0, [sp, #188]
  40f4c4:	bl	401a30 <close@plt>
  40f4c8:	b	40f3a0 <clear@@Base+0xb154>
  40f4cc:	ldr	x0, [sp, #224]
  40f4d0:	cmp	x0, #0x0
  40f4d4:	b.eq	40f4f0 <clear@@Base+0xb2a4>  // b.none
  40f4d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f4dc:	add	x0, x0, #0x890
  40f4e0:	ldr	x1, [sp, #224]
  40f4e4:	str	x1, [x0]
  40f4e8:	ldr	x0, [sp, #224]
  40f4ec:	bl	40facc <clear@@Base+0xb880>
  40f4f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f4f4:	add	x0, x0, #0x888
  40f4f8:	ldr	x1, [sp, #24]
  40f4fc:	str	x1, [x0]
  40f500:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f504:	add	x0, x0, #0x888
  40f508:	ldr	x0, [x0]
  40f50c:	ldr	x1, [sp, #232]
  40f510:	bl	4123e0 <clear@@Base+0xe194>
  40f514:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f518:	add	x0, x0, #0x888
  40f51c:	ldr	x0, [x0]
  40f520:	ldr	x1, [sp, #176]
  40f524:	bl	4123a4 <clear@@Base+0xe158>
  40f528:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f52c:	add	x0, x0, #0x888
  40f530:	ldr	x0, [x0]
  40f534:	bl	4122e8 <clear@@Base+0xe09c>
  40f538:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f53c:	add	x0, x0, #0x888
  40f540:	ldr	x2, [x0]
  40f544:	adrp	x0, 445000 <PC+0x4788>
  40f548:	add	x1, x0, #0x178
  40f54c:	mov	x0, x2
  40f550:	bl	4122c0 <clear@@Base+0xe074>
  40f554:	adrp	x0, 445000 <PC+0x4788>
  40f558:	add	x0, x0, #0x1a0
  40f55c:	mov	w1, #0x1                   	// #1
  40f560:	str	w1, [x0]
  40f564:	ldr	w0, [sp, #188]
  40f568:	ldr	w1, [sp, #252]
  40f56c:	bl	406188 <clear@@Base+0x1f3c>
  40f570:	ldr	w0, [sp, #252]
  40f574:	and	w0, w0, #0x8
  40f578:	cmp	w0, #0x0
  40f57c:	b.ne	40f63c <clear@@Base+0xb3f0>  // b.any
  40f580:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f584:	add	x0, x0, #0x8a0
  40f588:	ldr	x0, [x0]
  40f58c:	cmp	x0, #0x0
  40f590:	b.eq	40f5b8 <clear@@Base+0xb36c>  // b.none
  40f594:	adrp	x0, 445000 <PC+0x4788>
  40f598:	add	x0, x0, #0x18c
  40f59c:	ldr	w0, [x0]
  40f5a0:	cmp	w0, #0x0
  40f5a4:	b.eq	40f5b8 <clear@@Base+0xb36c>  // b.none
  40f5a8:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f5ac:	add	x0, x0, #0x8a0
  40f5b0:	ldr	x0, [x0]
  40f5b4:	bl	40fc4c <clear@@Base+0xba00>
  40f5b8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f5bc:	add	x1, x0, #0x500
  40f5c0:	ldr	x0, [sp, #240]
  40f5c4:	bl	401a70 <strcmp@plt>
  40f5c8:	cmp	w0, #0x0
  40f5cc:	b.eq	40f610 <clear@@Base+0xb3c4>  // b.none
  40f5d0:	add	x0, sp, #0x28
  40f5d4:	mov	x1, x0
  40f5d8:	ldr	x0, [sp, #240]
  40f5dc:	bl	421280 <winch@@Base+0x18b0>
  40f5e0:	str	w0, [sp, #208]
  40f5e4:	ldr	w0, [sp, #208]
  40f5e8:	cmp	w0, #0x0
  40f5ec:	b.ne	40f610 <clear@@Base+0xb3c4>  // b.any
  40f5f0:	ldr	x1, [sp, #48]
  40f5f4:	adrp	x0, 445000 <PC+0x4788>
  40f5f8:	add	x0, x0, #0x208
  40f5fc:	str	x1, [x0]
  40f600:	ldr	x1, [sp, #40]
  40f604:	adrp	x0, 445000 <PC+0x4788>
  40f608:	add	x0, x0, #0x210
  40f60c:	str	x1, [x0]
  40f610:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f614:	add	x0, x0, #0x880
  40f618:	ldr	x0, [x0]
  40f61c:	cmp	x0, #0x0
  40f620:	b.eq	40f63c <clear@@Base+0xb3f0>  // b.none
  40f624:	mov	x0, #0x40000000            	// #1073741824
  40f628:	bl	40bcc4 <clear@@Base+0x7a78>
  40f62c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f630:	add	x0, x0, #0x880
  40f634:	ldr	x0, [x0]
  40f638:	bl	40bd1c <clear@@Base+0x7ad0>
  40f63c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f640:	add	x0, x0, #0x898
  40f644:	ldr	w0, [x0]
  40f648:	cmp	w0, #0x0
  40f64c:	cset	w0, eq  // eq = none
  40f650:	and	w0, w0, #0xff
  40f654:	str	w0, [sp, #204]
  40f658:	bl	41ab60 <clear@@Base+0x16914>
  40f65c:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f660:	add	x0, x0, #0x898
  40f664:	mov	w1, #0x1                   	// #1
  40f668:	str	w1, [x0]
  40f66c:	adrp	x0, 445000 <PC+0x4788>
  40f670:	add	x0, x0, #0x18c
  40f674:	ldr	w0, [x0]
  40f678:	cmp	w0, #0x0
  40f67c:	b.eq	40f724 <clear@@Base+0xb4d8>  // b.none
  40f680:	bl	41bcc4 <error@@Base+0x968>
  40f684:	bl	41636c <clear@@Base+0x12120>
  40f688:	bl	41d88c <error@@Base+0x2530>
  40f68c:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f690:	add	x1, x0, #0x4d0
  40f694:	ldr	x0, [sp, #216]
  40f698:	bl	401a70 <strcmp@plt>
  40f69c:	cmp	w0, #0x0
  40f6a0:	b.eq	40f6e8 <clear@@Base+0xb49c>  // b.none
  40f6a4:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f6a8:	add	x1, x0, #0x4e8
  40f6ac:	ldr	x0, [sp, #216]
  40f6b0:	bl	401a70 <strcmp@plt>
  40f6b4:	cmp	w0, #0x0
  40f6b8:	b.eq	40f6e8 <clear@@Base+0xb49c>  // b.none
  40f6bc:	ldr	x0, [sp, #216]
  40f6c0:	bl	4100c8 <clear@@Base+0xbe7c>
  40f6c4:	str	x0, [sp, #192]
  40f6c8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40f6cc:	add	x0, x0, #0x4e8
  40f6d0:	ldr	x0, [x0]
  40f6d4:	mov	w2, #0x1                   	// #1
  40f6d8:	ldr	x1, [sp, #192]
  40f6dc:	bl	408e50 <clear@@Base+0x4c04>
  40f6e0:	ldr	x0, [sp, #192]
  40f6e4:	bl	401a90 <free@plt>
  40f6e8:	ldr	w0, [sp, #204]
  40f6ec:	cmp	w0, #0x0
  40f6f0:	b.eq	40f724 <clear@@Base+0xb4d8>  // b.none
  40f6f4:	adrp	x0, 445000 <PC+0x4788>
  40f6f8:	add	x0, x0, #0x2d4
  40f6fc:	ldr	w0, [x0]
  40f700:	cmp	w0, #0x0
  40f704:	b.le	40f724 <clear@@Base+0xb4d8>
  40f708:	ldr	x0, [sp, #216]
  40f70c:	str	x0, [sp, #168]
  40f710:	add	x0, sp, #0xa8
  40f714:	mov	x1, x0
  40f718:	adrp	x0, 422000 <winch@@Base+0x2630>
  40f71c:	add	x0, x0, #0x508
  40f720:	bl	41b35c <error@@Base>
  40f724:	ldr	x0, [sp, #216]
  40f728:	bl	401a90 <free@plt>
  40f72c:	mov	w0, #0x0                   	// #0
  40f730:	ldp	x29, x30, [sp], #256
  40f734:	ret
  40f738:	stp	x29, x30, [sp, #-112]!
  40f73c:	mov	x29, sp
  40f740:	str	x0, [sp, #24]
  40f744:	bl	40fa88 <clear@@Base+0xb83c>
  40f748:	str	x0, [sp, #80]
  40f74c:	str	xzr, [sp, #104]
  40f750:	add	x0, sp, #0x30
  40f754:	ldr	x1, [sp, #24]
  40f758:	bl	40ec6c <clear@@Base+0xaa20>
  40f75c:	str	xzr, [sp, #96]
  40f760:	b	40f7ec <clear@@Base+0xb5a0>
  40f764:	ldr	x0, [sp, #96]
  40f768:	bl	410b18 <clear@@Base+0xc8cc>
  40f76c:	str	x0, [sp, #72]
  40f770:	add	x0, sp, #0x20
  40f774:	ldr	x1, [sp, #72]
  40f778:	bl	40ec6c <clear@@Base+0xaa20>
  40f77c:	str	xzr, [sp, #88]
  40f780:	b	40f7c8 <clear@@Base+0xb57c>
  40f784:	ldr	x0, [sp, #88]
  40f788:	bl	40fe70 <clear@@Base+0xbc24>
  40f78c:	str	x0, [sp, #64]
  40f790:	ldr	x0, [sp, #64]
  40f794:	bl	40f0cc <clear@@Base+0xae80>
  40f798:	cmp	w0, #0x0
  40f79c:	b.ne	40f7c0 <clear@@Base+0xb574>  // b.any
  40f7a0:	ldr	x0, [sp, #104]
  40f7a4:	cmp	x0, #0x0
  40f7a8:	b.ne	40f7c0 <clear@@Base+0xb574>  // b.any
  40f7ac:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f7b0:	add	x0, x0, #0x888
  40f7b4:	ldr	x0, [x0]
  40f7b8:	bl	412254 <clear@@Base+0xe008>
  40f7bc:	str	x0, [sp, #104]
  40f7c0:	ldr	x0, [sp, #64]
  40f7c4:	bl	401a90 <free@plt>
  40f7c8:	add	x0, sp, #0x20
  40f7cc:	ldr	x1, [sp, #88]
  40f7d0:	bl	40edf8 <clear@@Base+0xabac>
  40f7d4:	str	x0, [sp, #88]
  40f7d8:	ldr	x0, [sp, #88]
  40f7dc:	cmp	x0, #0x0
  40f7e0:	b.ne	40f784 <clear@@Base+0xb538>  // b.any
  40f7e4:	ldr	x0, [sp, #72]
  40f7e8:	bl	401a90 <free@plt>
  40f7ec:	add	x0, sp, #0x30
  40f7f0:	ldr	x1, [sp, #96]
  40f7f4:	bl	40edf8 <clear@@Base+0xabac>
  40f7f8:	str	x0, [sp, #96]
  40f7fc:	ldr	x0, [sp, #96]
  40f800:	cmp	x0, #0x0
  40f804:	b.ne	40f764 <clear@@Base+0xb518>  // b.any
  40f808:	ldr	x0, [sp, #104]
  40f80c:	cmp	x0, #0x0
  40f810:	b.ne	40f824 <clear@@Base+0xb5d8>  // b.any
  40f814:	ldr	x0, [sp, #80]
  40f818:	bl	40facc <clear@@Base+0xb880>
  40f81c:	mov	w0, #0x1                   	// #1
  40f820:	b	40f874 <clear@@Base+0xb628>
  40f824:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f828:	add	x0, x0, #0x888
  40f82c:	ldr	x0, [x0]
  40f830:	mov	x1, x0
  40f834:	ldr	x0, [sp, #104]
  40f838:	bl	412210 <clear@@Base+0xdfc4>
  40f83c:	mov	x1, x0
  40f840:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f844:	add	x0, x0, #0x888
  40f848:	ldr	x0, [x0]
  40f84c:	cmp	x1, x0
  40f850:	b.ne	40f864 <clear@@Base+0xb618>  // b.any
  40f854:	ldr	x0, [sp, #80]
  40f858:	bl	40facc <clear@@Base+0xb880>
  40f85c:	mov	w0, #0x0                   	// #0
  40f860:	b	40f874 <clear@@Base+0xb628>
  40f864:	ldr	x0, [sp, #80]
  40f868:	bl	40fafc <clear@@Base+0xb8b0>
  40f86c:	ldr	x0, [sp, #104]
  40f870:	bl	40f0cc <clear@@Base+0xae80>
  40f874:	ldp	x29, x30, [sp], #112
  40f878:	ret
  40f87c:	stp	x29, x30, [sp, #-16]!
  40f880:	mov	x29, sp
  40f884:	bl	41210c <clear@@Base+0xdec0>
  40f888:	cmp	w0, #0x0
  40f88c:	b.ne	40f898 <clear@@Base+0xb64c>  // b.any
  40f890:	bl	40fbc8 <clear@@Base+0xb97c>
  40f894:	b	40f8ac <clear@@Base+0xb660>
  40f898:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f89c:	add	x0, x0, #0x888
  40f8a0:	str	xzr, [x0]
  40f8a4:	mov	w0, #0x1                   	// #1
  40f8a8:	bl	40f9b0 <clear@@Base+0xb764>
  40f8ac:	ldp	x29, x30, [sp], #16
  40f8b0:	ret
  40f8b4:	stp	x29, x30, [sp, #-16]!
  40f8b8:	mov	x29, sp
  40f8bc:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f8c0:	add	x0, x0, #0x888
  40f8c4:	str	xzr, [x0]
  40f8c8:	mov	w0, #0x1                   	// #1
  40f8cc:	bl	40fa04 <clear@@Base+0xb7b8>
  40f8d0:	ldp	x29, x30, [sp], #16
  40f8d4:	ret
  40f8d8:	stp	x29, x30, [sp, #-48]!
  40f8dc:	mov	x29, sp
  40f8e0:	str	x0, [sp, #24]
  40f8e4:	str	w1, [sp, #20]
  40f8e8:	str	w2, [sp, #16]
  40f8ec:	ldr	w0, [sp, #16]
  40f8f0:	cmp	w0, #0x0
  40f8f4:	b.le	40f904 <clear@@Base+0xb6b8>
  40f8f8:	ldr	x0, [sp, #24]
  40f8fc:	bl	412004 <clear@@Base+0xddb8>
  40f900:	b	40f90c <clear@@Base+0xb6c0>
  40f904:	ldr	x0, [sp, #24]
  40f908:	bl	41205c <clear@@Base+0xde10>
  40f90c:	str	x0, [sp, #40]
  40f910:	ldr	w0, [sp, #20]
  40f914:	sub	w0, w0, #0x1
  40f918:	str	w0, [sp, #20]
  40f91c:	ldr	w0, [sp, #20]
  40f920:	cmp	w0, #0x0
  40f924:	b.ge	40f938 <clear@@Base+0xb6ec>  // b.tcont
  40f928:	ldr	x0, [sp, #24]
  40f92c:	bl	40f114 <clear@@Base+0xaec8>
  40f930:	cmp	w0, #0x0
  40f934:	b.eq	40f978 <clear@@Base+0xb72c>  // b.none
  40f938:	ldr	x0, [sp, #40]
  40f93c:	cmp	x0, #0x0
  40f940:	b.ne	40f94c <clear@@Base+0xb700>  // b.any
  40f944:	mov	w0, #0x1                   	// #1
  40f948:	b	40f980 <clear@@Base+0xb734>
  40f94c:	adrp	x0, 445000 <PC+0x4788>
  40f950:	add	x0, x0, #0x300
  40f954:	ldr	w0, [x0]
  40f958:	and	w0, w0, #0x3
  40f95c:	cmp	w0, #0x0
  40f960:	b.eq	40f96c <clear@@Base+0xb720>  // b.none
  40f964:	mov	w0, #0x1                   	// #1
  40f968:	b	40f980 <clear@@Base+0xb734>
  40f96c:	ldr	x0, [sp, #40]
  40f970:	str	x0, [sp, #24]
  40f974:	b	40f8ec <clear@@Base+0xb6a0>
  40f978:	nop
  40f97c:	mov	w0, #0x0                   	// #0
  40f980:	ldp	x29, x30, [sp], #48
  40f984:	ret
  40f988:	stp	x29, x30, [sp, #-32]!
  40f98c:	mov	x29, sp
  40f990:	str	x0, [sp, #24]
  40f994:	str	w1, [sp, #20]
  40f998:	mov	w2, #0x1                   	// #1
  40f99c:	ldr	w1, [sp, #20]
  40f9a0:	ldr	x0, [sp, #24]
  40f9a4:	bl	40f8d8 <clear@@Base+0xb68c>
  40f9a8:	ldp	x29, x30, [sp], #32
  40f9ac:	ret
  40f9b0:	stp	x29, x30, [sp, #-32]!
  40f9b4:	mov	x29, sp
  40f9b8:	str	w0, [sp, #28]
  40f9bc:	adrp	x0, 440000 <winch@@Base+0x20630>
  40f9c0:	add	x0, x0, #0x888
  40f9c4:	ldr	x0, [x0]
  40f9c8:	mov	w2, #0x1                   	// #1
  40f9cc:	ldr	w1, [sp, #28]
  40f9d0:	bl	40f8d8 <clear@@Base+0xb68c>
  40f9d4:	ldp	x29, x30, [sp], #32
  40f9d8:	ret
  40f9dc:	stp	x29, x30, [sp, #-32]!
  40f9e0:	mov	x29, sp
  40f9e4:	str	x0, [sp, #24]
  40f9e8:	str	w1, [sp, #20]
  40f9ec:	mov	w2, #0xffffffff            	// #-1
  40f9f0:	ldr	w1, [sp, #20]
  40f9f4:	ldr	x0, [sp, #24]
  40f9f8:	bl	40f8d8 <clear@@Base+0xb68c>
  40f9fc:	ldp	x29, x30, [sp], #32
  40fa00:	ret
  40fa04:	stp	x29, x30, [sp, #-32]!
  40fa08:	mov	x29, sp
  40fa0c:	str	w0, [sp, #28]
  40fa10:	adrp	x0, 440000 <winch@@Base+0x20630>
  40fa14:	add	x0, x0, #0x888
  40fa18:	ldr	x0, [x0]
  40fa1c:	mov	w2, #0xffffffff            	// #-1
  40fa20:	ldr	w1, [sp, #28]
  40fa24:	bl	40f8d8 <clear@@Base+0xb68c>
  40fa28:	ldp	x29, x30, [sp], #32
  40fa2c:	ret
  40fa30:	stp	x29, x30, [sp, #-48]!
  40fa34:	mov	x29, sp
  40fa38:	str	w0, [sp, #28]
  40fa3c:	str	xzr, [sp, #40]
  40fa40:	ldr	x0, [sp, #40]
  40fa44:	bl	412004 <clear@@Base+0xddb8>
  40fa48:	str	x0, [sp, #40]
  40fa4c:	ldr	x0, [sp, #40]
  40fa50:	cmp	x0, #0x0
  40fa54:	b.ne	40fa60 <clear@@Base+0xb814>  // b.any
  40fa58:	mov	w0, #0x1                   	// #1
  40fa5c:	b	40fa80 <clear@@Base+0xb834>
  40fa60:	ldr	x0, [sp, #40]
  40fa64:	bl	412280 <clear@@Base+0xe034>
  40fa68:	mov	w1, w0
  40fa6c:	ldr	w0, [sp, #28]
  40fa70:	cmp	w0, w1
  40fa74:	b.ne	40fa40 <clear@@Base+0xb7f4>  // b.any
  40fa78:	ldr	x0, [sp, #40]
  40fa7c:	bl	40f114 <clear@@Base+0xaec8>
  40fa80:	ldp	x29, x30, [sp], #48
  40fa84:	ret
  40fa88:	stp	x29, x30, [sp, #-16]!
  40fa8c:	mov	x29, sp
  40fa90:	adrp	x0, 440000 <winch@@Base+0x20630>
  40fa94:	add	x0, x0, #0x888
  40fa98:	ldr	x0, [x0]
  40fa9c:	cmp	x0, #0x0
  40faa0:	b.eq	40fab8 <clear@@Base+0xb86c>  // b.none
  40faa4:	adrp	x0, 440000 <winch@@Base+0x20630>
  40faa8:	add	x0, x0, #0x888
  40faac:	ldr	x0, [x0]
  40fab0:	mov	w1, #0x1                   	// #1
  40fab4:	bl	412320 <clear@@Base+0xe0d4>
  40fab8:	adrp	x0, 440000 <winch@@Base+0x20630>
  40fabc:	add	x0, x0, #0x888
  40fac0:	ldr	x0, [x0]
  40fac4:	ldp	x29, x30, [sp], #16
  40fac8:	ret
  40facc:	stp	x29, x30, [sp, #-32]!
  40fad0:	mov	x29, sp
  40fad4:	str	x0, [sp, #24]
  40fad8:	ldr	x0, [sp, #24]
  40fadc:	cmp	x0, #0x0
  40fae0:	b.eq	40faf0 <clear@@Base+0xb8a4>  // b.none
  40fae4:	mov	w1, #0xffffffff            	// #-1
  40fae8:	ldr	x0, [sp, #24]
  40faec:	bl	412320 <clear@@Base+0xe0d4>
  40faf0:	nop
  40faf4:	ldp	x29, x30, [sp], #32
  40faf8:	ret
  40fafc:	stp	x29, x30, [sp, #-48]!
  40fb00:	mov	x29, sp
  40fb04:	str	x0, [sp, #24]
  40fb08:	ldr	x0, [sp, #24]
  40fb0c:	bl	40facc <clear@@Base+0xb880>
  40fb10:	ldr	x0, [sp, #24]
  40fb14:	bl	412004 <clear@@Base+0xddb8>
  40fb18:	str	x0, [sp, #40]
  40fb1c:	ldr	x0, [sp, #24]
  40fb20:	bl	41205c <clear@@Base+0xde10>
  40fb24:	str	x0, [sp, #32]
  40fb28:	ldr	x0, [sp, #24]
  40fb2c:	bl	40f114 <clear@@Base+0xaec8>
  40fb30:	cmp	w0, #0x0
  40fb34:	b.eq	40fb84 <clear@@Base+0xb938>  // b.none
  40fb38:	ldr	x0, [sp, #40]
  40fb3c:	cmp	x0, #0x0
  40fb40:	b.eq	40fb58 <clear@@Base+0xb90c>  // b.none
  40fb44:	mov	w1, #0x0                   	// #0
  40fb48:	ldr	x0, [sp, #40]
  40fb4c:	bl	40f988 <clear@@Base+0xb73c>
  40fb50:	cmp	w0, #0x0
  40fb54:	b.eq	40fb8c <clear@@Base+0xb940>  // b.none
  40fb58:	ldr	x0, [sp, #32]
  40fb5c:	cmp	x0, #0x0
  40fb60:	b.eq	40fb78 <clear@@Base+0xb92c>  // b.none
  40fb64:	mov	w1, #0x0                   	// #0
  40fb68:	ldr	x0, [sp, #32]
  40fb6c:	bl	40f9dc <clear@@Base+0xb790>
  40fb70:	cmp	w0, #0x0
  40fb74:	b.eq	40fb94 <clear@@Base+0xb948>  // b.none
  40fb78:	mov	w0, #0x1                   	// #1
  40fb7c:	bl	4024f4 <setlocale@plt+0x8d4>
  40fb80:	b	40fb98 <clear@@Base+0xb94c>
  40fb84:	nop
  40fb88:	b	40fb98 <clear@@Base+0xb94c>
  40fb8c:	nop
  40fb90:	b	40fb98 <clear@@Base+0xb94c>
  40fb94:	nop
  40fb98:	ldp	x29, x30, [sp], #48
  40fb9c:	ret
  40fba0:	stp	x29, x30, [sp, #-32]!
  40fba4:	mov	x29, sp
  40fba8:	bl	40fa88 <clear@@Base+0xb83c>
  40fbac:	str	x0, [sp, #24]
  40fbb0:	bl	40ef98 <clear@@Base+0xad4c>
  40fbb4:	ldr	x0, [sp, #24]
  40fbb8:	bl	40fafc <clear@@Base+0xb8b0>
  40fbbc:	nop
  40fbc0:	ldp	x29, x30, [sp], #32
  40fbc4:	ret
  40fbc8:	stp	x29, x30, [sp, #-16]!
  40fbcc:	mov	x29, sp
  40fbd0:	adrp	x0, 441000 <PC+0x788>
  40fbd4:	add	x0, x0, #0x860
  40fbd8:	ldr	w0, [x0]
  40fbdc:	bl	401af0 <isatty@plt>
  40fbe0:	cmp	w0, #0x0
  40fbe4:	b.eq	40fc00 <clear@@Base+0xb9b4>  // b.none
  40fbe8:	mov	x1, #0x0                   	// #0
  40fbec:	adrp	x0, 422000 <winch@@Base+0x2630>
  40fbf0:	add	x0, x0, #0x540
  40fbf4:	bl	41b35c <error@@Base>
  40fbf8:	mov	w0, #0x0                   	// #0
  40fbfc:	bl	4024f4 <setlocale@plt+0x8d4>
  40fc00:	adrp	x0, 422000 <winch@@Base+0x2630>
  40fc04:	add	x0, x0, #0x500
  40fc08:	bl	40f0cc <clear@@Base+0xae80>
  40fc0c:	ldp	x29, x30, [sp], #16
  40fc10:	ret
  40fc14:	stp	x29, x30, [sp, #-32]!
  40fc18:	mov	x29, sp
  40fc1c:	b	40fc28 <clear@@Base+0xb9dc>
  40fc20:	ldr	w0, [sp, #28]
  40fc24:	bl	41ac10 <clear@@Base+0x169c4>
  40fc28:	bl	405a9c <clear@@Base+0x1850>
  40fc2c:	str	w0, [sp, #28]
  40fc30:	ldr	w0, [sp, #28]
  40fc34:	cmn	w0, #0x1
  40fc38:	b.ne	40fc20 <clear@@Base+0xb9d4>  // b.any
  40fc3c:	bl	41ab60 <clear@@Base+0x16914>
  40fc40:	nop
  40fc44:	ldp	x29, x30, [sp], #32
  40fc48:	ret
  40fc4c:	stp	x29, x30, [sp, #-48]!
  40fc50:	mov	x29, sp
  40fc54:	str	x0, [sp, #24]
  40fc58:	bl	4064a4 <clear@@Base+0x2258>
  40fc5c:	and	w0, w0, #0x1
  40fc60:	cmp	w0, #0x0
  40fc64:	b.ne	40fe64 <clear@@Base+0xbc18>  // b.any
  40fc68:	mov	w1, #0x0                   	// #0
  40fc6c:	ldr	x0, [sp, #24]
  40fc70:	bl	401930 <open@plt>
  40fc74:	str	w0, [sp, #40]
  40fc78:	ldr	w0, [sp, #40]
  40fc7c:	cmp	w0, #0x0
  40fc80:	b.lt	40fc8c <clear@@Base+0xba40>  // b.tstop
  40fc84:	ldr	w0, [sp, #40]
  40fc88:	bl	401a30 <close@plt>
  40fc8c:	ldr	w0, [sp, #40]
  40fc90:	mvn	w0, w0
  40fc94:	lsr	w0, w0, #31
  40fc98:	and	w0, w0, #0xff
  40fc9c:	str	w0, [sp, #40]
  40fca0:	ldr	w0, [sp, #40]
  40fca4:	cmp	w0, #0x0
  40fca8:	b.eq	40fcc0 <clear@@Base+0xba74>  // b.none
  40fcac:	adrp	x0, 440000 <winch@@Base+0x20630>
  40fcb0:	add	x0, x0, #0x89c
  40fcb4:	ldr	w0, [x0]
  40fcb8:	cmp	w0, #0x0
  40fcbc:	b.eq	40fccc <clear@@Base+0xba80>  // b.none
  40fcc0:	mov	w0, #0x4f                  	// #79
  40fcc4:	str	w0, [sp, #44]
  40fcc8:	b	40fcec <clear@@Base+0xbaa0>
  40fccc:	ldr	x0, [sp, #24]
  40fcd0:	str	x0, [sp, #32]
  40fcd4:	add	x0, sp, #0x20
  40fcd8:	mov	x1, x0
  40fcdc:	adrp	x0, 422000 <winch@@Base+0x2630>
  40fce0:	add	x0, x0, #0x570
  40fce4:	bl	41b50c <error@@Base+0x1b0>
  40fce8:	str	w0, [sp, #44]
  40fcec:	ldr	w0, [sp, #44]
  40fcf0:	cmp	w0, #0x71
  40fcf4:	b.eq	40fe0c <clear@@Base+0xbbc0>  // b.none
  40fcf8:	ldr	w0, [sp, #44]
  40fcfc:	cmp	w0, #0x71
  40fd00:	b.gt	40fe14 <clear@@Base+0xbbc8>
  40fd04:	ldr	w0, [sp, #44]
  40fd08:	cmp	w0, #0x6f
  40fd0c:	b.eq	40fd80 <clear@@Base+0xbb34>  // b.none
  40fd10:	ldr	w0, [sp, #44]
  40fd14:	cmp	w0, #0x6f
  40fd18:	b.gt	40fe14 <clear@@Base+0xbbc8>
  40fd1c:	ldr	w0, [sp, #44]
  40fd20:	cmp	w0, #0x64
  40fd24:	b.eq	40fe00 <clear@@Base+0xbbb4>  // b.none
  40fd28:	ldr	w0, [sp, #44]
  40fd2c:	cmp	w0, #0x64
  40fd30:	b.gt	40fe14 <clear@@Base+0xbbc8>
  40fd34:	ldr	w0, [sp, #44]
  40fd38:	cmp	w0, #0x61
  40fd3c:	b.eq	40fda0 <clear@@Base+0xbb54>  // b.none
  40fd40:	ldr	w0, [sp, #44]
  40fd44:	cmp	w0, #0x61
  40fd48:	b.gt	40fe14 <clear@@Base+0xbbc8>
  40fd4c:	ldr	w0, [sp, #44]
  40fd50:	cmp	w0, #0x4f
  40fd54:	b.eq	40fd80 <clear@@Base+0xbb34>  // b.none
  40fd58:	ldr	w0, [sp, #44]
  40fd5c:	cmp	w0, #0x4f
  40fd60:	b.gt	40fe14 <clear@@Base+0xbbc8>
  40fd64:	ldr	w0, [sp, #44]
  40fd68:	cmp	w0, #0x41
  40fd6c:	b.eq	40fda0 <clear@@Base+0xbb54>  // b.none
  40fd70:	ldr	w0, [sp, #44]
  40fd74:	cmp	w0, #0x44
  40fd78:	b.eq	40fe00 <clear@@Base+0xbbb4>  // b.none
  40fd7c:	b	40fe14 <clear@@Base+0xbbc8>
  40fd80:	mov	w1, #0x1a4                 	// #420
  40fd84:	ldr	x0, [sp, #24]
  40fd88:	bl	401c00 <creat@plt>
  40fd8c:	mov	w1, w0
  40fd90:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40fd94:	add	x0, x0, #0x268
  40fd98:	str	w1, [x0]
  40fd9c:	b	40fe30 <clear@@Base+0xbbe4>
  40fda0:	mov	w1, #0x401                 	// #1025
  40fda4:	ldr	x0, [sp, #24]
  40fda8:	bl	401930 <open@plt>
  40fdac:	mov	w1, w0
  40fdb0:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40fdb4:	add	x0, x0, #0x268
  40fdb8:	str	w1, [x0]
  40fdbc:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40fdc0:	add	x0, x0, #0x268
  40fdc4:	ldr	w0, [x0]
  40fdc8:	mov	w2, #0x2                   	// #2
  40fdcc:	mov	x1, #0x0                   	// #0
  40fdd0:	bl	401850 <lseek@plt>
  40fdd4:	cmn	x0, #0x1
  40fdd8:	b.ne	40fe2c <clear@@Base+0xbbe0>  // b.any
  40fddc:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40fde0:	add	x0, x0, #0x268
  40fde4:	ldr	w0, [x0]
  40fde8:	bl	401a30 <close@plt>
  40fdec:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40fdf0:	add	x0, x0, #0x268
  40fdf4:	mov	w1, #0xffffffff            	// #-1
  40fdf8:	str	w1, [x0]
  40fdfc:	b	40fe2c <clear@@Base+0xbbe0>
  40fe00:	ldr	x0, [sp, #24]
  40fe04:	bl	401a90 <free@plt>
  40fe08:	b	40fe68 <clear@@Base+0xbc1c>
  40fe0c:	mov	w0, #0x0                   	// #0
  40fe10:	bl	4024f4 <setlocale@plt+0x8d4>
  40fe14:	mov	x1, #0x0                   	// #0
  40fe18:	adrp	x0, 422000 <winch@@Base+0x2630>
  40fe1c:	add	x0, x0, #0x5a8
  40fe20:	bl	41b50c <error@@Base+0x1b0>
  40fe24:	str	w0, [sp, #44]
  40fe28:	b	40fcec <clear@@Base+0xbaa0>
  40fe2c:	nop
  40fe30:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  40fe34:	add	x0, x0, #0x268
  40fe38:	ldr	w0, [x0]
  40fe3c:	cmp	w0, #0x0
  40fe40:	b.ge	40fe68 <clear@@Base+0xbc1c>  // b.tcont
  40fe44:	ldr	x0, [sp, #24]
  40fe48:	str	x0, [sp, #32]
  40fe4c:	add	x0, sp, #0x20
  40fe50:	mov	x1, x0
  40fe54:	adrp	x0, 422000 <winch@@Base+0x2630>
  40fe58:	add	x0, x0, #0x5e8
  40fe5c:	bl	41b35c <error@@Base>
  40fe60:	b	40fe68 <clear@@Base+0xbc1c>
  40fe64:	nop
  40fe68:	ldp	x29, x30, [sp], #48
  40fe6c:	ret
  40fe70:	stp	x29, x30, [sp, #-64]!
  40fe74:	mov	x29, sp
  40fe78:	str	x0, [sp, #24]
  40fe7c:	ldr	x0, [sp, #24]
  40fe80:	bl	4017b0 <strlen@plt>
  40fe84:	add	w0, w0, #0x1
  40fe88:	mov	w1, #0x1                   	// #1
  40fe8c:	bl	402344 <setlocale@plt+0x724>
  40fe90:	str	x0, [sp, #56]
  40fe94:	ldr	x0, [sp, #56]
  40fe98:	str	x0, [sp, #48]
  40fe9c:	ldr	x0, [sp, #24]
  40fea0:	ldrb	w1, [x0]
  40fea4:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40fea8:	add	x0, x0, #0x48c
  40feac:	ldrb	w0, [x0]
  40feb0:	cmp	w1, w0
  40feb4:	b.ne	40ff44 <clear@@Base+0xbcf8>  // b.any
  40feb8:	ldr	x0, [sp, #24]
  40febc:	add	x0, x0, #0x1
  40fec0:	str	x0, [sp, #24]
  40fec4:	b	40ff30 <clear@@Base+0xbce4>
  40fec8:	ldr	x0, [sp, #24]
  40fecc:	ldrb	w1, [x0]
  40fed0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40fed4:	add	x0, x0, #0x48d
  40fed8:	ldrb	w0, [x0]
  40fedc:	cmp	w1, w0
  40fee0:	b.ne	40ff10 <clear@@Base+0xbcc4>  // b.any
  40fee4:	ldr	x0, [sp, #24]
  40fee8:	add	x0, x0, #0x1
  40feec:	ldrb	w1, [x0]
  40fef0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  40fef4:	add	x0, x0, #0x48d
  40fef8:	ldrb	w0, [x0]
  40fefc:	cmp	w1, w0
  40ff00:	b.ne	40ffc8 <clear@@Base+0xbd7c>  // b.any
  40ff04:	ldr	x0, [sp, #24]
  40ff08:	add	x0, x0, #0x1
  40ff0c:	str	x0, [sp, #24]
  40ff10:	ldr	x1, [sp, #24]
  40ff14:	add	x0, x1, #0x1
  40ff18:	str	x0, [sp, #24]
  40ff1c:	ldr	x0, [sp, #56]
  40ff20:	add	x2, x0, #0x1
  40ff24:	str	x2, [sp, #56]
  40ff28:	ldrb	w1, [x1]
  40ff2c:	strb	w1, [x0]
  40ff30:	ldr	x0, [sp, #24]
  40ff34:	ldrb	w0, [x0]
  40ff38:	cmp	w0, #0x0
  40ff3c:	b.ne	40fec8 <clear@@Base+0xbc7c>  // b.any
  40ff40:	b	40ffcc <clear@@Base+0xbd80>
  40ff44:	bl	40ffe0 <clear@@Base+0xbd94>
  40ff48:	str	x0, [sp, #40]
  40ff4c:	ldr	x0, [sp, #40]
  40ff50:	bl	4017b0 <strlen@plt>
  40ff54:	str	w0, [sp, #36]
  40ff58:	b	40ffb4 <clear@@Base+0xbd68>
  40ff5c:	ldr	w0, [sp, #36]
  40ff60:	cmp	w0, #0x0
  40ff64:	b.le	40ff94 <clear@@Base+0xbd48>
  40ff68:	ldrsw	x0, [sp, #36]
  40ff6c:	mov	x2, x0
  40ff70:	ldr	x1, [sp, #40]
  40ff74:	ldr	x0, [sp, #24]
  40ff78:	bl	401960 <strncmp@plt>
  40ff7c:	cmp	w0, #0x0
  40ff80:	b.ne	40ff94 <clear@@Base+0xbd48>  // b.any
  40ff84:	ldrsw	x0, [sp, #36]
  40ff88:	ldr	x1, [sp, #24]
  40ff8c:	add	x0, x1, x0
  40ff90:	str	x0, [sp, #24]
  40ff94:	ldr	x1, [sp, #24]
  40ff98:	add	x0, x1, #0x1
  40ff9c:	str	x0, [sp, #24]
  40ffa0:	ldr	x0, [sp, #56]
  40ffa4:	add	x2, x0, #0x1
  40ffa8:	str	x2, [sp, #56]
  40ffac:	ldrb	w1, [x1]
  40ffb0:	strb	w1, [x0]
  40ffb4:	ldr	x0, [sp, #24]
  40ffb8:	ldrb	w0, [x0]
  40ffbc:	cmp	w0, #0x0
  40ffc0:	b.ne	40ff5c <clear@@Base+0xbd10>  // b.any
  40ffc4:	b	40ffcc <clear@@Base+0xbd80>
  40ffc8:	nop
  40ffcc:	ldr	x0, [sp, #56]
  40ffd0:	strb	wzr, [x0]
  40ffd4:	ldr	x0, [sp, #48]
  40ffd8:	ldp	x29, x30, [sp], #64
  40ffdc:	ret
  40ffe0:	stp	x29, x30, [sp, #-32]!
  40ffe4:	mov	x29, sp
  40ffe8:	adrp	x0, 422000 <winch@@Base+0x2630>
  40ffec:	add	x0, x0, #0x600
  40fff0:	bl	40e4d8 <clear@@Base+0xa28c>
  40fff4:	str	x0, [sp, #24]
  40fff8:	ldr	x0, [sp, #24]
  40fffc:	cmp	x0, #0x0
  410000:	b.ne	410010 <clear@@Base+0xbdc4>  // b.any
  410004:	adrp	x0, 422000 <winch@@Base+0x2630>
  410008:	add	x0, x0, #0x610
  41000c:	str	x0, [sp, #24]
  410010:	ldr	x0, [sp, #24]
  410014:	ldp	x29, x30, [sp], #32
  410018:	ret
  41001c:	stp	x29, x30, [sp, #-16]!
  410020:	mov	x29, sp
  410024:	adrp	x0, 441000 <PC+0x788>
  410028:	add	x0, x0, #0x868
  41002c:	ldr	x0, [x0]
  410030:	cmp	x0, #0x0
  410034:	b.ne	41007c <clear@@Base+0xbe30>  // b.any
  410038:	adrp	x0, 422000 <winch@@Base+0x2630>
  41003c:	add	x0, x0, #0x618
  410040:	bl	40e4d8 <clear@@Base+0xa28c>
  410044:	mov	x1, x0
  410048:	adrp	x0, 441000 <PC+0x788>
  41004c:	add	x0, x0, #0x868
  410050:	str	x1, [x0]
  410054:	adrp	x0, 441000 <PC+0x788>
  410058:	add	x0, x0, #0x868
  41005c:	ldr	x0, [x0]
  410060:	cmp	x0, #0x0
  410064:	b.ne	41007c <clear@@Base+0xbe30>  // b.any
  410068:	adrp	x0, 441000 <PC+0x788>
  41006c:	add	x0, x0, #0x868
  410070:	adrp	x1, 422000 <winch@@Base+0x2630>
  410074:	add	x1, x1, #0x628
  410078:	str	x1, [x0]
  41007c:	adrp	x0, 441000 <PC+0x788>
  410080:	add	x0, x0, #0x868
  410084:	ldr	x0, [x0]
  410088:	ldp	x29, x30, [sp], #16
  41008c:	ret
  410090:	stp	x29, x30, [sp, #-32]!
  410094:	mov	x29, sp
  410098:	strb	w0, [sp, #28]
  41009c:	bl	41001c <clear@@Base+0xbdd0>
  4100a0:	mov	x2, x0
  4100a4:	ldrb	w0, [sp, #28]
  4100a8:	mov	w1, w0
  4100ac:	mov	x0, x2
  4100b0:	bl	401aa0 <strchr@plt>
  4100b4:	cmp	x0, #0x0
  4100b8:	cset	w0, ne  // ne = any
  4100bc:	and	w0, w0, #0xff
  4100c0:	ldp	x29, x30, [sp], #32
  4100c4:	ret
  4100c8:	stp	x29, x30, [sp, #-80]!
  4100cc:	mov	x29, sp
  4100d0:	str	x0, [sp, #24]
  4100d4:	bl	40ffe0 <clear@@Base+0xbd94>
  4100d8:	str	x0, [sp, #48]
  4100dc:	ldr	x0, [sp, #48]
  4100e0:	bl	4017b0 <strlen@plt>
  4100e4:	str	w0, [sp, #44]
  4100e8:	str	wzr, [sp, #64]
  4100ec:	str	wzr, [sp, #60]
  4100f0:	mov	w0, #0x1                   	// #1
  4100f4:	str	w0, [sp, #68]
  4100f8:	ldr	x0, [sp, #24]
  4100fc:	str	x0, [sp, #72]
  410100:	b	410198 <clear@@Base+0xbf4c>
  410104:	ldr	w0, [sp, #68]
  410108:	add	w0, w0, #0x1
  41010c:	str	w0, [sp, #68]
  410110:	ldr	x0, [sp, #72]
  410114:	ldrb	w1, [x0]
  410118:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41011c:	add	x0, x0, #0x48c
  410120:	ldrb	w0, [x0]
  410124:	cmp	w1, w0
  410128:	b.eq	410148 <clear@@Base+0xbefc>  // b.none
  41012c:	ldr	x0, [sp, #72]
  410130:	ldrb	w1, [x0]
  410134:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  410138:	add	x0, x0, #0x48d
  41013c:	ldrb	w0, [x0]
  410140:	cmp	w1, w0
  410144:	b.ne	410150 <clear@@Base+0xbf04>  // b.any
  410148:	mov	w0, #0x1                   	// #1
  41014c:	str	w0, [sp, #60]
  410150:	ldr	x0, [sp, #72]
  410154:	ldrb	w0, [x0]
  410158:	bl	410090 <clear@@Base+0xbe44>
  41015c:	cmp	w0, #0x0
  410160:	b.eq	41018c <clear@@Base+0xbf40>  // b.none
  410164:	ldr	w0, [sp, #44]
  410168:	cmp	w0, #0x0
  41016c:	b.ne	41017c <clear@@Base+0xbf30>  // b.any
  410170:	mov	w0, #0x1                   	// #1
  410174:	str	w0, [sp, #64]
  410178:	b	41018c <clear@@Base+0xbf40>
  41017c:	ldr	w1, [sp, #68]
  410180:	ldr	w0, [sp, #44]
  410184:	add	w0, w1, w0
  410188:	str	w0, [sp, #68]
  41018c:	ldr	x0, [sp, #72]
  410190:	add	x0, x0, #0x1
  410194:	str	x0, [sp, #72]
  410198:	ldr	x0, [sp, #72]
  41019c:	ldrb	w0, [x0]
  4101a0:	cmp	w0, #0x0
  4101a4:	b.ne	410104 <clear@@Base+0xbeb8>  // b.any
  4101a8:	ldr	w0, [sp, #64]
  4101ac:	cmp	w0, #0x0
  4101b0:	b.eq	4101d8 <clear@@Base+0xbf8c>  // b.none
  4101b4:	ldr	w0, [sp, #60]
  4101b8:	cmp	w0, #0x0
  4101bc:	b.eq	4101c8 <clear@@Base+0xbf7c>  // b.none
  4101c0:	mov	x0, #0x0                   	// #0
  4101c4:	b	4102a8 <clear@@Base+0xc05c>
  4101c8:	ldr	x0, [sp, #24]
  4101cc:	bl	4017b0 <strlen@plt>
  4101d0:	add	w0, w0, #0x3
  4101d4:	str	w0, [sp, #68]
  4101d8:	mov	w1, #0x1                   	// #1
  4101dc:	ldr	w0, [sp, #68]
  4101e0:	bl	402344 <setlocale@plt+0x724>
  4101e4:	str	x0, [sp, #72]
  4101e8:	ldr	x0, [sp, #72]
  4101ec:	str	x0, [sp, #32]
  4101f0:	ldr	w0, [sp, #64]
  4101f4:	cmp	w0, #0x0
  4101f8:	b.eq	41028c <clear@@Base+0xc040>  // b.none
  4101fc:	ldrsw	x1, [sp, #68]
  410200:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  410204:	add	x0, x0, #0x48c
  410208:	ldrb	w0, [x0]
  41020c:	mov	w2, w0
  410210:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  410214:	add	x0, x0, #0x48d
  410218:	ldrb	w0, [x0]
  41021c:	mov	w5, w0
  410220:	ldr	x4, [sp, #24]
  410224:	mov	w3, w2
  410228:	adrp	x0, 422000 <winch@@Base+0x2630>
  41022c:	add	x2, x0, #0x648
  410230:	ldr	x0, [sp, #32]
  410234:	bl	401870 <snprintf@plt>
  410238:	b	4102a4 <clear@@Base+0xc058>
  41023c:	ldr	x0, [sp, #24]
  410240:	ldrb	w0, [x0]
  410244:	bl	410090 <clear@@Base+0xbe44>
  410248:	cmp	w0, #0x0
  41024c:	b.eq	41026c <clear@@Base+0xc020>  // b.none
  410250:	ldr	x1, [sp, #48]
  410254:	ldr	x0, [sp, #72]
  410258:	bl	401ac0 <strcpy@plt>
  41025c:	ldrsw	x0, [sp, #44]
  410260:	ldr	x1, [sp, #72]
  410264:	add	x0, x1, x0
  410268:	str	x0, [sp, #72]
  41026c:	ldr	x1, [sp, #24]
  410270:	add	x0, x1, #0x1
  410274:	str	x0, [sp, #24]
  410278:	ldr	x0, [sp, #72]
  41027c:	add	x2, x0, #0x1
  410280:	str	x2, [sp, #72]
  410284:	ldrb	w1, [x1]
  410288:	strb	w1, [x0]
  41028c:	ldr	x0, [sp, #24]
  410290:	ldrb	w0, [x0]
  410294:	cmp	w0, #0x0
  410298:	b.ne	41023c <clear@@Base+0xbff0>  // b.any
  41029c:	ldr	x0, [sp, #72]
  4102a0:	strb	wzr, [x0]
  4102a4:	ldr	x0, [sp, #32]
  4102a8:	ldp	x29, x30, [sp], #80
  4102ac:	ret
  4102b0:	stp	x29, x30, [sp, #-64]!
  4102b4:	mov	x29, sp
  4102b8:	str	x19, [sp, #16]
  4102bc:	str	x0, [sp, #40]
  4102c0:	str	x1, [sp, #32]
  4102c4:	ldr	x0, [sp, #40]
  4102c8:	cmp	x0, #0x0
  4102cc:	b.eq	4102e0 <clear@@Base+0xc094>  // b.none
  4102d0:	ldr	x0, [sp, #40]
  4102d4:	ldrb	w0, [x0]
  4102d8:	cmp	w0, #0x0
  4102dc:	b.ne	4102e8 <clear@@Base+0xc09c>  // b.any
  4102e0:	mov	x0, #0x0                   	// #0
  4102e4:	b	410388 <clear@@Base+0xc13c>
  4102e8:	ldr	x0, [sp, #40]
  4102ec:	bl	4017b0 <strlen@plt>
  4102f0:	mov	w19, w0
  4102f4:	ldr	x0, [sp, #32]
  4102f8:	bl	4017b0 <strlen@plt>
  4102fc:	add	w0, w19, w0
  410300:	add	w0, w0, #0x2
  410304:	str	w0, [sp, #52]
  410308:	ldrsw	x0, [sp, #52]
  41030c:	mov	x1, #0x1                   	// #1
  410310:	bl	4019e0 <calloc@plt>
  410314:	str	x0, [sp, #56]
  410318:	ldr	x0, [sp, #56]
  41031c:	cmp	x0, #0x0
  410320:	b.ne	41032c <clear@@Base+0xc0e0>  // b.any
  410324:	mov	x0, #0x0                   	// #0
  410328:	b	410388 <clear@@Base+0xc13c>
  41032c:	ldrsw	x1, [sp, #52]
  410330:	ldr	x5, [sp, #32]
  410334:	adrp	x0, 422000 <winch@@Base+0x2630>
  410338:	add	x4, x0, #0x650
  41033c:	ldr	x3, [sp, #40]
  410340:	adrp	x0, 422000 <winch@@Base+0x2630>
  410344:	add	x2, x0, #0x658
  410348:	ldr	x0, [sp, #56]
  41034c:	bl	401870 <snprintf@plt>
  410350:	mov	w1, #0x0                   	// #0
  410354:	ldr	x0, [sp, #56]
  410358:	bl	401930 <open@plt>
  41035c:	str	w0, [sp, #48]
  410360:	ldr	w0, [sp, #48]
  410364:	cmp	w0, #0x0
  410368:	b.ge	41037c <clear@@Base+0xc130>  // b.tcont
  41036c:	ldr	x0, [sp, #56]
  410370:	bl	401a90 <free@plt>
  410374:	str	xzr, [sp, #56]
  410378:	b	410384 <clear@@Base+0xc138>
  41037c:	ldr	w0, [sp, #48]
  410380:	bl	401a30 <close@plt>
  410384:	ldr	x0, [sp, #56]
  410388:	ldr	x19, [sp, #16]
  41038c:	ldp	x29, x30, [sp], #64
  410390:	ret
  410394:	stp	x29, x30, [sp, #-48]!
  410398:	mov	x29, sp
  41039c:	str	x0, [sp, #24]
  4103a0:	adrp	x0, 422000 <winch@@Base+0x2630>
  4103a4:	add	x0, x0, #0x660
  4103a8:	bl	40e4d8 <clear@@Base+0xa28c>
  4103ac:	ldr	x1, [sp, #24]
  4103b0:	bl	4102b0 <clear@@Base+0xc064>
  4103b4:	str	x0, [sp, #40]
  4103b8:	ldr	x0, [sp, #40]
  4103bc:	cmp	x0, #0x0
  4103c0:	b.eq	4103cc <clear@@Base+0xc180>  // b.none
  4103c4:	ldr	x0, [sp, #40]
  4103c8:	b	4103d0 <clear@@Base+0xc184>
  4103cc:	mov	x0, #0x0                   	// #0
  4103d0:	ldp	x29, x30, [sp], #48
  4103d4:	ret
  4103d8:	stp	x29, x30, [sp, #-80]!
  4103dc:	mov	x29, sp
  4103e0:	str	x0, [sp, #24]
  4103e4:	str	wzr, [sp, #60]
  4103e8:	ldr	x0, [sp, #24]
  4103ec:	str	x0, [sp, #72]
  4103f0:	b	410508 <clear@@Base+0xc2bc>
  4103f4:	ldr	x0, [sp, #72]
  4103f8:	ldrb	w0, [x0]
  4103fc:	cmp	w0, #0x23
  410400:	b.eq	41040c <clear@@Base+0xc1c0>  // b.none
  410404:	cmp	w0, #0x25
  410408:	b.ne	4104e8 <clear@@Base+0xc29c>  // b.any
  41040c:	ldr	x1, [sp, #72]
  410410:	ldr	x0, [sp, #24]
  410414:	cmp	x1, x0
  410418:	b.ls	410448 <clear@@Base+0xc1fc>  // b.plast
  41041c:	ldr	x0, [sp, #72]
  410420:	sub	x0, x0, #0x1
  410424:	ldrb	w1, [x0]
  410428:	ldr	x0, [sp, #72]
  41042c:	ldrb	w0, [x0]
  410430:	cmp	w1, w0
  410434:	b.ne	410448 <clear@@Base+0xc1fc>  // b.any
  410438:	ldr	w0, [sp, #60]
  41043c:	add	w0, w0, #0x1
  410440:	str	w0, [sp, #60]
  410444:	b	4104f8 <clear@@Base+0xc2ac>
  410448:	ldr	x0, [sp, #72]
  41044c:	add	x0, x0, #0x1
  410450:	ldrb	w1, [x0]
  410454:	ldr	x0, [sp, #72]
  410458:	ldrb	w0, [x0]
  41045c:	cmp	w1, w0
  410460:	b.eq	4104f8 <clear@@Base+0xc2ac>  // b.none
  410464:	ldr	x0, [sp, #72]
  410468:	ldrb	w0, [x0]
  41046c:	cmp	w0, #0x25
  410470:	b.eq	41049c <clear@@Base+0xc250>  // b.none
  410474:	ldr	x0, [sp, #72]
  410478:	ldrb	w0, [x0]
  41047c:	cmp	w0, #0x23
  410480:	b.ne	410494 <clear@@Base+0xc248>  // b.any
  410484:	adrp	x0, 440000 <winch@@Base+0x20630>
  410488:	add	x0, x0, #0x890
  41048c:	ldr	x0, [x0]
  410490:	b	4104a8 <clear@@Base+0xc25c>
  410494:	mov	x0, #0x0                   	// #0
  410498:	b	4104a8 <clear@@Base+0xc25c>
  41049c:	adrp	x0, 440000 <winch@@Base+0x20630>
  4104a0:	add	x0, x0, #0x888
  4104a4:	ldr	x0, [x0]
  4104a8:	str	x0, [sp, #40]
  4104ac:	ldr	x0, [sp, #40]
  4104b0:	cmp	x0, #0x0
  4104b4:	b.ne	4104c8 <clear@@Base+0xc27c>  // b.any
  4104b8:	ldr	w0, [sp, #60]
  4104bc:	add	w0, w0, #0x1
  4104c0:	str	w0, [sp, #60]
  4104c4:	b	4104f8 <clear@@Base+0xc2ac>
  4104c8:	ldr	x0, [sp, #40]
  4104cc:	bl	412254 <clear@@Base+0xe008>
  4104d0:	bl	4017b0 <strlen@plt>
  4104d4:	mov	w1, w0
  4104d8:	ldr	w0, [sp, #60]
  4104dc:	add	w0, w0, w1
  4104e0:	str	w0, [sp, #60]
  4104e4:	b	4104f8 <clear@@Base+0xc2ac>
  4104e8:	ldr	w0, [sp, #60]
  4104ec:	add	w0, w0, #0x1
  4104f0:	str	w0, [sp, #60]
  4104f4:	b	4104fc <clear@@Base+0xc2b0>
  4104f8:	nop
  4104fc:	ldr	x0, [sp, #72]
  410500:	add	x0, x0, #0x1
  410504:	str	x0, [sp, #72]
  410508:	ldr	x0, [sp, #72]
  41050c:	ldrb	w0, [x0]
  410510:	cmp	w0, #0x0
  410514:	b.ne	4103f4 <clear@@Base+0xc1a8>  // b.any
  410518:	ldr	w0, [sp, #60]
  41051c:	add	w0, w0, #0x1
  410520:	mov	w1, #0x1                   	// #1
  410524:	bl	402344 <setlocale@plt+0x724>
  410528:	str	x0, [sp, #48]
  41052c:	ldr	x0, [sp, #48]
  410530:	str	x0, [sp, #64]
  410534:	ldr	x0, [sp, #24]
  410538:	str	x0, [sp, #72]
  41053c:	b	410688 <clear@@Base+0xc43c>
  410540:	ldr	x0, [sp, #72]
  410544:	ldrb	w0, [x0]
  410548:	cmp	w0, #0x23
  41054c:	b.eq	410558 <clear@@Base+0xc30c>  // b.none
  410550:	cmp	w0, #0x25
  410554:	b.ne	41065c <clear@@Base+0xc410>  // b.any
  410558:	ldr	x1, [sp, #72]
  41055c:	ldr	x0, [sp, #24]
  410560:	cmp	x1, x0
  410564:	b.ls	4105a0 <clear@@Base+0xc354>  // b.plast
  410568:	ldr	x0, [sp, #72]
  41056c:	sub	x0, x0, #0x1
  410570:	ldrb	w1, [x0]
  410574:	ldr	x0, [sp, #72]
  410578:	ldrb	w0, [x0]
  41057c:	cmp	w1, w0
  410580:	b.ne	4105a0 <clear@@Base+0xc354>  // b.any
  410584:	ldr	x0, [sp, #64]
  410588:	add	x1, x0, #0x1
  41058c:	str	x1, [sp, #64]
  410590:	ldr	x1, [sp, #72]
  410594:	ldrb	w1, [x1]
  410598:	strb	w1, [x0]
  41059c:	b	410678 <clear@@Base+0xc42c>
  4105a0:	ldr	x0, [sp, #72]
  4105a4:	add	x0, x0, #0x1
  4105a8:	ldrb	w1, [x0]
  4105ac:	ldr	x0, [sp, #72]
  4105b0:	ldrb	w0, [x0]
  4105b4:	cmp	w1, w0
  4105b8:	b.eq	410678 <clear@@Base+0xc42c>  // b.none
  4105bc:	ldr	x0, [sp, #72]
  4105c0:	ldrb	w0, [x0]
  4105c4:	cmp	w0, #0x25
  4105c8:	b.eq	4105f4 <clear@@Base+0xc3a8>  // b.none
  4105cc:	ldr	x0, [sp, #72]
  4105d0:	ldrb	w0, [x0]
  4105d4:	cmp	w0, #0x23
  4105d8:	b.ne	4105ec <clear@@Base+0xc3a0>  // b.any
  4105dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4105e0:	add	x0, x0, #0x890
  4105e4:	ldr	x0, [x0]
  4105e8:	b	410600 <clear@@Base+0xc3b4>
  4105ec:	mov	x0, #0x0                   	// #0
  4105f0:	b	410600 <clear@@Base+0xc3b4>
  4105f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4105f8:	add	x0, x0, #0x888
  4105fc:	ldr	x0, [x0]
  410600:	str	x0, [sp, #40]
  410604:	ldr	x0, [sp, #40]
  410608:	cmp	x0, #0x0
  41060c:	b.ne	41062c <clear@@Base+0xc3e0>  // b.any
  410610:	ldr	x0, [sp, #64]
  410614:	add	x1, x0, #0x1
  410618:	str	x1, [sp, #64]
  41061c:	ldr	x1, [sp, #72]
  410620:	ldrb	w1, [x1]
  410624:	strb	w1, [x0]
  410628:	b	410678 <clear@@Base+0xc42c>
  41062c:	ldr	x0, [sp, #40]
  410630:	bl	412254 <clear@@Base+0xe008>
  410634:	mov	x1, x0
  410638:	ldr	x0, [sp, #64]
  41063c:	bl	401ac0 <strcpy@plt>
  410640:	ldr	x0, [sp, #64]
  410644:	bl	4017b0 <strlen@plt>
  410648:	mov	x1, x0
  41064c:	ldr	x0, [sp, #64]
  410650:	add	x0, x0, x1
  410654:	str	x0, [sp, #64]
  410658:	b	410678 <clear@@Base+0xc42c>
  41065c:	ldr	x0, [sp, #64]
  410660:	add	x1, x0, #0x1
  410664:	str	x1, [sp, #64]
  410668:	ldr	x1, [sp, #72]
  41066c:	ldrb	w1, [x1]
  410670:	strb	w1, [x0]
  410674:	b	41067c <clear@@Base+0xc430>
  410678:	nop
  41067c:	ldr	x0, [sp, #72]
  410680:	add	x0, x0, #0x1
  410684:	str	x0, [sp, #72]
  410688:	ldr	x0, [sp, #72]
  41068c:	ldrb	w0, [x0]
  410690:	cmp	w0, #0x0
  410694:	b.ne	410540 <clear@@Base+0xc2f4>  // b.any
  410698:	ldr	x0, [sp, #64]
  41069c:	strb	wzr, [x0]
  4106a0:	ldr	x0, [sp, #48]
  4106a4:	ldp	x29, x30, [sp], #80
  4106a8:	ret
  4106ac:	stp	x29, x30, [sp, #-64]!
  4106b0:	mov	x29, sp
  4106b4:	str	x0, [sp, #24]
  4106b8:	adrp	x0, 445000 <PC+0x4788>
  4106bc:	add	x0, x0, #0x19c
  4106c0:	ldr	w0, [x0]
  4106c4:	cmp	w0, #0x0
  4106c8:	b.eq	4106d4 <clear@@Base+0xc488>  // b.none
  4106cc:	mov	x0, #0x0                   	// #0
  4106d0:	b	410758 <clear@@Base+0xc50c>
  4106d4:	ldr	x0, [sp, #24]
  4106d8:	bl	4017b0 <strlen@plt>
  4106dc:	add	w0, w0, #0x2
  4106e0:	str	w0, [sp, #52]
  4106e4:	mov	w1, #0x1                   	// #1
  4106e8:	ldr	w0, [sp, #52]
  4106ec:	bl	402344 <setlocale@plt+0x724>
  4106f0:	str	x0, [sp, #40]
  4106f4:	ldrsw	x1, [sp, #52]
  4106f8:	ldr	x3, [sp, #24]
  4106fc:	adrp	x0, 422000 <winch@@Base+0x2630>
  410700:	add	x2, x0, #0x668
  410704:	ldr	x0, [sp, #40]
  410708:	bl	401870 <snprintf@plt>
  41070c:	ldr	x0, [sp, #40]
  410710:	bl	410b18 <clear@@Base+0xc8cc>
  410714:	str	x0, [sp, #56]
  410718:	ldr	x0, [sp, #56]
  41071c:	bl	40fe70 <clear@@Base+0xbc24>
  410720:	str	x0, [sp, #24]
  410724:	ldr	x1, [sp, #40]
  410728:	ldr	x0, [sp, #24]
  41072c:	bl	401a70 <strcmp@plt>
  410730:	cmp	w0, #0x0
  410734:	b.ne	410744 <clear@@Base+0xc4f8>  // b.any
  410738:	ldr	x0, [sp, #56]
  41073c:	bl	401a90 <free@plt>
  410740:	str	xzr, [sp, #56]
  410744:	ldr	x0, [sp, #24]
  410748:	bl	401a90 <free@plt>
  41074c:	ldr	x0, [sp, #40]
  410750:	bl	401a90 <free@plt>
  410754:	ldr	x0, [sp, #56]
  410758:	ldp	x29, x30, [sp], #64
  41075c:	ret
  410760:	stp	x29, x30, [sp, #-320]!
  410764:	mov	x29, sp
  410768:	str	w0, [sp, #28]
  41076c:	str	wzr, [sp, #316]
  410770:	ldr	w0, [sp, #28]
  410774:	bl	406128 <clear@@Base+0x1edc>
  410778:	cmp	w0, #0x0
  41077c:	b.ne	410788 <clear@@Base+0xc53c>  // b.any
  410780:	mov	w0, #0x0                   	// #0
  410784:	b	4108d0 <clear@@Base+0xc684>
  410788:	mov	w2, #0x0                   	// #0
  41078c:	mov	x1, #0x0                   	// #0
  410790:	ldr	w0, [sp, #28]
  410794:	bl	401850 <lseek@plt>
  410798:	cmn	x0, #0x1
  41079c:	b.ne	4107a8 <clear@@Base+0xc55c>  // b.any
  4107a0:	mov	w0, #0x0                   	// #0
  4107a4:	b	4108d0 <clear@@Base+0xc684>
  4107a8:	add	x0, sp, #0x28
  4107ac:	mov	x2, #0x100                 	// #256
  4107b0:	mov	x1, x0
  4107b4:	ldr	w0, [sp, #28]
  4107b8:	bl	401ad0 <read@plt>
  4107bc:	str	w0, [sp, #312]
  4107c0:	ldr	w0, [sp, #312]
  4107c4:	cmp	w0, #0x0
  4107c8:	b.gt	4107d4 <clear@@Base+0xc588>
  4107cc:	mov	w0, #0x0                   	// #0
  4107d0:	b	4108d0 <clear@@Base+0xc684>
  4107d4:	add	x1, sp, #0x28
  4107d8:	ldrsw	x0, [sp, #312]
  4107dc:	add	x0, x1, x0
  4107e0:	str	x0, [sp, #304]
  4107e4:	add	x0, sp, #0x28
  4107e8:	str	x0, [sp, #32]
  4107ec:	b	4108b0 <clear@@Base+0xc664>
  4107f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4107f4:	add	x0, x0, #0xe20
  4107f8:	ldr	w0, [x0]
  4107fc:	cmp	w0, #0x0
  410800:	b.eq	410844 <clear@@Base+0xc5f8>  // b.none
  410804:	ldr	x2, [sp, #32]
  410808:	add	x0, sp, #0x28
  41080c:	ldr	x1, [sp, #304]
  410810:	sub	x0, x1, x0
  410814:	mov	w1, w0
  410818:	mov	x0, x2
  41081c:	bl	406fc8 <clear@@Base+0x2d7c>
  410820:	cmp	w0, #0x0
  410824:	b.ne	410844 <clear@@Base+0xc5f8>  // b.any
  410828:	ldr	w0, [sp, #316]
  41082c:	add	w0, w0, #0x1
  410830:	str	w0, [sp, #316]
  410834:	add	x0, sp, #0x20
  410838:	ldr	x1, [sp, #304]
  41083c:	bl	407110 <clear@@Base+0x2ec4>
  410840:	b	4108b0 <clear@@Base+0xc664>
  410844:	add	x0, sp, #0x20
  410848:	ldr	x2, [sp, #304]
  41084c:	mov	w1, #0x1                   	// #1
  410850:	bl	407874 <clear@@Base+0x3628>
  410854:	str	x0, [sp, #296]
  410858:	adrp	x0, 445000 <PC+0x4788>
  41085c:	add	x0, x0, #0x2a0
  410860:	ldr	w0, [x0]
  410864:	cmp	w0, #0x2
  410868:	b.ne	410894 <clear@@Base+0xc648>  // b.any
  41086c:	ldr	x0, [sp, #296]
  410870:	cmp	x0, #0x1b
  410874:	b.eq	410884 <clear@@Base+0xc638>  // b.none
  410878:	ldr	x0, [sp, #296]
  41087c:	cmp	x0, #0x9b
  410880:	b.ne	410894 <clear@@Base+0xc648>  // b.any
  410884:	add	x0, sp, #0x20
  410888:	ldr	x1, [sp, #304]
  41088c:	bl	4148ec <clear@@Base+0x106a0>
  410890:	b	4108b0 <clear@@Base+0xc664>
  410894:	ldr	x0, [sp, #296]
  410898:	bl	406c50 <clear@@Base+0x2a04>
  41089c:	cmp	w0, #0x0
  4108a0:	b.eq	4108b0 <clear@@Base+0xc664>  // b.none
  4108a4:	ldr	w0, [sp, #316]
  4108a8:	add	w0, w0, #0x1
  4108ac:	str	w0, [sp, #316]
  4108b0:	ldr	x0, [sp, #32]
  4108b4:	ldr	x1, [sp, #304]
  4108b8:	cmp	x1, x0
  4108bc:	b.hi	4107f0 <clear@@Base+0xc5a4>  // b.pmore
  4108c0:	ldr	w0, [sp, #316]
  4108c4:	cmp	w0, #0x5
  4108c8:	cset	w0, gt
  4108cc:	and	w0, w0, #0xff
  4108d0:	ldp	x29, x30, [sp], #320
  4108d4:	ret
  4108d8:	stp	x29, x30, [sp, #-48]!
  4108dc:	mov	x29, sp
  4108e0:	str	w0, [sp, #28]
  4108e4:	mov	w2, #0x2                   	// #2
  4108e8:	mov	x1, #0x0                   	// #0
  4108ec:	ldr	w0, [sp, #28]
  4108f0:	bl	401850 <lseek@plt>
  4108f4:	str	x0, [sp, #40]
  4108f8:	ldr	x0, [sp, #40]
  4108fc:	cmn	x0, #0x1
  410900:	b.ne	41090c <clear@@Base+0xc6c0>  // b.any
  410904:	mov	x0, #0xffffffffffffffff    	// #-1
  410908:	b	410910 <clear@@Base+0xc6c4>
  41090c:	ldr	x0, [sp, #40]
  410910:	ldp	x29, x30, [sp], #48
  410914:	ret
  410918:	stp	x29, x30, [sp, #-64]!
  41091c:	mov	x29, sp
  410920:	str	x0, [sp, #24]
  410924:	mov	w0, #0x64                  	// #100
  410928:	str	w0, [sp, #60]
  41092c:	mov	w1, #0x1                   	// #1
  410930:	ldr	w0, [sp, #60]
  410934:	bl	402344 <setlocale@plt+0x724>
  410938:	str	x0, [sp, #48]
  41093c:	ldr	x0, [sp, #48]
  410940:	str	x0, [sp, #40]
  410944:	ldr	x0, [sp, #24]
  410948:	bl	401a00 <getc@plt>
  41094c:	str	w0, [sp, #36]
  410950:	ldr	w0, [sp, #36]
  410954:	cmp	w0, #0xa
  410958:	b.eq	410a00 <clear@@Base+0xc7b4>  // b.none
  41095c:	ldr	w0, [sp, #36]
  410960:	cmn	w0, #0x1
  410964:	b.eq	410a00 <clear@@Base+0xc7b4>  // b.none
  410968:	ldr	x1, [sp, #40]
  41096c:	ldr	x0, [sp, #48]
  410970:	sub	x1, x1, x0
  410974:	ldr	w0, [sp, #60]
  410978:	sub	w0, w0, #0x1
  41097c:	sxtw	x0, w0
  410980:	cmp	x1, x0
  410984:	b.lt	4109e0 <clear@@Base+0xc794>  // b.tstop
  410988:	ldr	w0, [sp, #60]
  41098c:	lsl	w0, w0, #1
  410990:	str	w0, [sp, #60]
  410994:	ldr	x0, [sp, #40]
  410998:	strb	wzr, [x0]
  41099c:	mov	w1, #0x1                   	// #1
  4109a0:	ldr	w0, [sp, #60]
  4109a4:	bl	402344 <setlocale@plt+0x724>
  4109a8:	str	x0, [sp, #40]
  4109ac:	ldr	x1, [sp, #48]
  4109b0:	ldr	x0, [sp, #40]
  4109b4:	bl	401ac0 <strcpy@plt>
  4109b8:	ldr	x0, [sp, #48]
  4109bc:	bl	401a90 <free@plt>
  4109c0:	ldr	x0, [sp, #40]
  4109c4:	str	x0, [sp, #48]
  4109c8:	ldr	x0, [sp, #48]
  4109cc:	bl	4017b0 <strlen@plt>
  4109d0:	mov	x1, x0
  4109d4:	ldr	x0, [sp, #48]
  4109d8:	add	x0, x0, x1
  4109dc:	str	x0, [sp, #40]
  4109e0:	ldr	w0, [sp, #36]
  4109e4:	and	w1, w0, #0xff
  4109e8:	ldr	x0, [sp, #40]
  4109ec:	strb	w1, [x0]
  4109f0:	ldr	x0, [sp, #40]
  4109f4:	add	x0, x0, #0x1
  4109f8:	str	x0, [sp, #40]
  4109fc:	b	410944 <clear@@Base+0xc6f8>
  410a00:	ldr	x0, [sp, #40]
  410a04:	strb	wzr, [x0]
  410a08:	ldr	x0, [sp, #48]
  410a0c:	ldp	x29, x30, [sp], #64
  410a10:	ret
  410a14:	stp	x29, x30, [sp, #-96]!
  410a18:	mov	x29, sp
  410a1c:	str	x19, [sp, #16]
  410a20:	str	x0, [sp, #40]
  410a24:	adrp	x0, 422000 <winch@@Base+0x2630>
  410a28:	add	x0, x0, #0x670
  410a2c:	bl	40e4d8 <clear@@Base+0xa28c>
  410a30:	str	x0, [sp, #80]
  410a34:	ldr	x0, [sp, #80]
  410a38:	bl	40e588 <clear@@Base+0xa33c>
  410a3c:	cmp	w0, #0x0
  410a40:	b.ne	410af4 <clear@@Base+0xc8a8>  // b.any
  410a44:	ldr	x0, [sp, #40]
  410a48:	bl	4100c8 <clear@@Base+0xbe7c>
  410a4c:	str	x0, [sp, #72]
  410a50:	ldr	x0, [sp, #72]
  410a54:	cmp	x0, #0x0
  410a58:	b.ne	410a74 <clear@@Base+0xc828>  // b.any
  410a5c:	adrp	x0, 422000 <winch@@Base+0x2630>
  410a60:	add	x1, x0, #0x678
  410a64:	ldr	x0, [sp, #40]
  410a68:	bl	401940 <popen@plt>
  410a6c:	str	x0, [sp, #88]
  410a70:	b	410b08 <clear@@Base+0xc8bc>
  410a74:	ldr	x0, [sp, #80]
  410a78:	bl	4017b0 <strlen@plt>
  410a7c:	mov	w19, w0
  410a80:	ldr	x0, [sp, #72]
  410a84:	bl	4017b0 <strlen@plt>
  410a88:	add	w0, w19, w0
  410a8c:	add	w0, w0, #0x5
  410a90:	str	w0, [sp, #68]
  410a94:	mov	w1, #0x1                   	// #1
  410a98:	ldr	w0, [sp, #68]
  410a9c:	bl	402344 <setlocale@plt+0x724>
  410aa0:	str	x0, [sp, #56]
  410aa4:	ldrsw	x19, [sp, #68]
  410aa8:	bl	411358 <clear@@Base+0xd10c>
  410aac:	ldr	x5, [sp, #72]
  410ab0:	mov	x4, x0
  410ab4:	ldr	x3, [sp, #80]
  410ab8:	adrp	x0, 422000 <winch@@Base+0x2630>
  410abc:	add	x2, x0, #0x680
  410ac0:	mov	x1, x19
  410ac4:	ldr	x0, [sp, #56]
  410ac8:	bl	401870 <snprintf@plt>
  410acc:	ldr	x0, [sp, #72]
  410ad0:	bl	401a90 <free@plt>
  410ad4:	adrp	x0, 422000 <winch@@Base+0x2630>
  410ad8:	add	x1, x0, #0x678
  410adc:	ldr	x0, [sp, #56]
  410ae0:	bl	401940 <popen@plt>
  410ae4:	str	x0, [sp, #88]
  410ae8:	ldr	x0, [sp, #56]
  410aec:	bl	401a90 <free@plt>
  410af0:	b	410b08 <clear@@Base+0xc8bc>
  410af4:	adrp	x0, 422000 <winch@@Base+0x2630>
  410af8:	add	x1, x0, #0x678
  410afc:	ldr	x0, [sp, #40]
  410b00:	bl	401940 <popen@plt>
  410b04:	str	x0, [sp, #88]
  410b08:	ldr	x0, [sp, #88]
  410b0c:	ldr	x19, [sp, #16]
  410b10:	ldp	x29, x30, [sp], #96
  410b14:	ret
  410b18:	stp	x29, x30, [sp, #-112]!
  410b1c:	mov	x29, sp
  410b20:	str	x19, [sp, #16]
  410b24:	str	x0, [sp, #40]
  410b28:	ldr	x0, [sp, #40]
  410b2c:	bl	4103d8 <clear@@Base+0xc18c>
  410b30:	str	x0, [sp, #40]
  410b34:	adrp	x0, 445000 <PC+0x4788>
  410b38:	add	x0, x0, #0x19c
  410b3c:	ldr	w0, [x0]
  410b40:	cmp	w0, #0x0
  410b44:	b.eq	410b50 <clear@@Base+0xc904>  // b.none
  410b48:	ldr	x0, [sp, #40]
  410b4c:	b	410d3c <clear@@Base+0xcaf0>
  410b50:	bl	40ffe0 <clear@@Base+0xbd94>
  410b54:	str	x0, [sp, #88]
  410b58:	ldr	x0, [sp, #88]
  410b5c:	ldrb	w0, [x0]
  410b60:	cmp	w0, #0x0
  410b64:	b.ne	410b74 <clear@@Base+0xc928>  // b.any
  410b68:	adrp	x0, 422000 <winch@@Base+0x2630>
  410b6c:	add	x0, x0, #0x690
  410b70:	str	x0, [sp, #88]
  410b74:	ldr	x0, [sp, #88]
  410b78:	bl	4100c8 <clear@@Base+0xbe7c>
  410b7c:	str	x0, [sp, #88]
  410b80:	ldr	x0, [sp, #88]
  410b84:	cmp	x0, #0x0
  410b88:	b.ne	410b94 <clear@@Base+0xc948>  // b.any
  410b8c:	ldr	x0, [sp, #40]
  410b90:	b	410d3c <clear@@Base+0xcaf0>
  410b94:	adrp	x0, 422000 <winch@@Base+0x2630>
  410b98:	add	x0, x0, #0x698
  410b9c:	bl	40e4d8 <clear@@Base+0xa28c>
  410ba0:	str	x0, [sp, #96]
  410ba4:	ldr	x0, [sp, #96]
  410ba8:	bl	40e588 <clear@@Base+0xa33c>
  410bac:	cmp	w0, #0x0
  410bb0:	b.eq	410bc0 <clear@@Base+0xc974>  // b.none
  410bb4:	adrp	x0, 422000 <winch@@Base+0x2630>
  410bb8:	add	x0, x0, #0x6a8
  410bbc:	str	x0, [sp, #96]
  410bc0:	ldr	x0, [sp, #96]
  410bc4:	bl	4017b0 <strlen@plt>
  410bc8:	mov	w19, w0
  410bcc:	ldr	x0, [sp, #40]
  410bd0:	bl	4017b0 <strlen@plt>
  410bd4:	add	w19, w19, w0
  410bd8:	bl	41001c <clear@@Base+0xbdd0>
  410bdc:	bl	4017b0 <strlen@plt>
  410be0:	mov	w1, w0
  410be4:	mov	w0, w1
  410be8:	lsl	w0, w0, #3
  410bec:	sub	w0, w0, w1
  410bf0:	add	w0, w19, w0
  410bf4:	add	w0, w0, #0x18
  410bf8:	str	w0, [sp, #84]
  410bfc:	mov	w1, #0x1                   	// #1
  410c00:	ldr	w0, [sp, #84]
  410c04:	bl	402344 <setlocale@plt+0x724>
  410c08:	str	x0, [sp, #72]
  410c0c:	ldrsw	x1, [sp, #84]
  410c10:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  410c14:	add	x0, x0, #0x48c
  410c18:	ldrb	w0, [x0]
  410c1c:	mov	w2, w0
  410c20:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  410c24:	add	x0, x0, #0x48d
  410c28:	ldrb	w0, [x0]
  410c2c:	ldr	x6, [sp, #88]
  410c30:	mov	w5, w0
  410c34:	mov	w4, w2
  410c38:	ldr	x3, [sp, #96]
  410c3c:	adrp	x0, 422000 <winch@@Base+0x2630>
  410c40:	add	x2, x0, #0x6b8
  410c44:	ldr	x0, [sp, #72]
  410c48:	bl	401870 <snprintf@plt>
  410c4c:	ldr	x0, [sp, #88]
  410c50:	bl	401a90 <free@plt>
  410c54:	bl	41001c <clear@@Base+0xbdd0>
  410c58:	str	x0, [sp, #104]
  410c5c:	b	410c9c <clear@@Base+0xca50>
  410c60:	ldr	x0, [sp, #72]
  410c64:	bl	4017b0 <strlen@plt>
  410c68:	mov	x1, x0
  410c6c:	ldr	x0, [sp, #72]
  410c70:	add	x3, x0, x1
  410c74:	ldr	x0, [sp, #104]
  410c78:	ldrb	w0, [x0]
  410c7c:	mov	w2, w0
  410c80:	adrp	x0, 422000 <winch@@Base+0x2630>
  410c84:	add	x1, x0, #0x6d0
  410c88:	mov	x0, x3
  410c8c:	bl	401820 <sprintf@plt>
  410c90:	ldr	x0, [sp, #104]
  410c94:	add	x0, x0, #0x1
  410c98:	str	x0, [sp, #104]
  410c9c:	ldr	x0, [sp, #104]
  410ca0:	ldrb	w0, [x0]
  410ca4:	cmp	w0, #0x0
  410ca8:	b.ne	410c60 <clear@@Base+0xca14>  // b.any
  410cac:	ldr	x0, [sp, #72]
  410cb0:	bl	4017b0 <strlen@plt>
  410cb4:	mov	x1, x0
  410cb8:	ldr	x0, [sp, #72]
  410cbc:	add	x3, x0, x1
  410cc0:	ldr	x2, [sp, #40]
  410cc4:	adrp	x0, 422000 <winch@@Base+0x2630>
  410cc8:	add	x1, x0, #0x6d8
  410ccc:	mov	x0, x3
  410cd0:	bl	401820 <sprintf@plt>
  410cd4:	ldr	x0, [sp, #72]
  410cd8:	bl	410a14 <clear@@Base+0xc7c8>
  410cdc:	str	x0, [sp, #64]
  410ce0:	ldr	x0, [sp, #72]
  410ce4:	bl	401a90 <free@plt>
  410ce8:	ldr	x0, [sp, #64]
  410cec:	cmp	x0, #0x0
  410cf0:	b.ne	410cfc <clear@@Base+0xcab0>  // b.any
  410cf4:	ldr	x0, [sp, #40]
  410cf8:	b	410d3c <clear@@Base+0xcaf0>
  410cfc:	ldr	x0, [sp, #64]
  410d00:	bl	410918 <clear@@Base+0xc6cc>
  410d04:	str	x0, [sp, #56]
  410d08:	ldr	x0, [sp, #64]
  410d0c:	bl	401b90 <pclose@plt>
  410d10:	ldr	x0, [sp, #56]
  410d14:	ldrb	w0, [x0]
  410d18:	cmp	w0, #0x0
  410d1c:	b.ne	410d30 <clear@@Base+0xcae4>  // b.any
  410d20:	ldr	x0, [sp, #56]
  410d24:	bl	401a90 <free@plt>
  410d28:	ldr	x0, [sp, #40]
  410d2c:	b	410d3c <clear@@Base+0xcaf0>
  410d30:	ldr	x0, [sp, #40]
  410d34:	bl	401a90 <free@plt>
  410d38:	ldr	x0, [sp, #56]
  410d3c:	ldr	x19, [sp, #16]
  410d40:	ldp	x29, x30, [sp], #112
  410d44:	ret
  410d48:	mov	x12, #0x1020                	// #4128
  410d4c:	sub	sp, sp, x12
  410d50:	stp	x29, x30, [sp]
  410d54:	mov	x29, sp
  410d58:	str	x0, [sp, #24]
  410d5c:	add	x0, sp, #0x20
  410d60:	mov	x1, x0
  410d64:	ldr	x0, [sp, #24]
  410d68:	bl	401b40 <realpath@plt>
  410d6c:	cmp	x0, #0x0
  410d70:	b.eq	410d80 <clear@@Base+0xcb34>  // b.none
  410d74:	add	x0, sp, #0x20
  410d78:	bl	402308 <setlocale@plt+0x6e8>
  410d7c:	b	410d88 <clear@@Base+0xcb3c>
  410d80:	ldr	x0, [sp, #24]
  410d84:	bl	402308 <setlocale@plt+0x6e8>
  410d88:	ldp	x29, x30, [sp]
  410d8c:	mov	x12, #0x1020                	// #4128
  410d90:	add	sp, sp, x12
  410d94:	ret
  410d98:	sub	sp, sp, #0x20
  410d9c:	str	x0, [sp, #8]
  410da0:	str	wzr, [sp, #28]
  410da4:	b	410e14 <clear@@Base+0xcbc8>
  410da8:	ldr	x0, [sp, #8]
  410dac:	ldrb	w0, [x0]
  410db0:	cmp	w0, #0x25
  410db4:	b.ne	410e08 <clear@@Base+0xcbbc>  // b.any
  410db8:	ldr	x0, [sp, #8]
  410dbc:	add	x0, x0, #0x1
  410dc0:	ldrb	w0, [x0]
  410dc4:	cmp	w0, #0x25
  410dc8:	b.ne	410ddc <clear@@Base+0xcb90>  // b.any
  410dcc:	ldr	x0, [sp, #8]
  410dd0:	add	x0, x0, #0x1
  410dd4:	str	x0, [sp, #8]
  410dd8:	b	410e08 <clear@@Base+0xcbbc>
  410ddc:	ldr	x0, [sp, #8]
  410de0:	add	x0, x0, #0x1
  410de4:	ldrb	w0, [x0]
  410de8:	cmp	w0, #0x73
  410dec:	b.ne	410e00 <clear@@Base+0xcbb4>  // b.any
  410df0:	ldr	w0, [sp, #28]
  410df4:	add	w0, w0, #0x1
  410df8:	str	w0, [sp, #28]
  410dfc:	b	410e08 <clear@@Base+0xcbbc>
  410e00:	mov	w0, #0x3e7                 	// #999
  410e04:	b	410e28 <clear@@Base+0xcbdc>
  410e08:	ldr	x0, [sp, #8]
  410e0c:	add	x0, x0, #0x1
  410e10:	str	x0, [sp, #8]
  410e14:	ldr	x0, [sp, #8]
  410e18:	ldrb	w0, [x0]
  410e1c:	cmp	w0, #0x0
  410e20:	b.ne	410da8 <clear@@Base+0xcb5c>  // b.any
  410e24:	ldr	w0, [sp, #28]
  410e28:	add	sp, sp, #0x20
  410e2c:	ret
  410e30:	stp	x29, x30, [sp, #-128]!
  410e34:	mov	x29, sp
  410e38:	str	x19, [sp, #16]
  410e3c:	str	x0, [sp, #56]
  410e40:	str	x1, [sp, #48]
  410e44:	str	x2, [sp, #40]
  410e48:	str	wzr, [sp, #116]
  410e4c:	adrp	x0, 445000 <PC+0x4788>
  410e50:	add	x0, x0, #0x2c8
  410e54:	ldr	w0, [x0]
  410e58:	cmp	w0, #0x0
  410e5c:	b.eq	410e74 <clear@@Base+0xcc28>  // b.none
  410e60:	adrp	x0, 445000 <PC+0x4788>
  410e64:	add	x0, x0, #0x19c
  410e68:	ldr	w0, [x0]
  410e6c:	cmp	w0, #0x0
  410e70:	b.eq	410e7c <clear@@Base+0xcc30>  // b.none
  410e74:	mov	x0, #0x0                   	// #0
  410e78:	b	4110a0 <clear@@Base+0xce54>
  410e7c:	mov	w0, #0xffffffff            	// #-1
  410e80:	bl	405254 <clear@@Base+0x1008>
  410e84:	adrp	x0, 422000 <winch@@Base+0x2630>
  410e88:	add	x0, x0, #0x6e0
  410e8c:	bl	40e4d8 <clear@@Base+0xa28c>
  410e90:	str	x0, [sp, #120]
  410e94:	ldr	x0, [sp, #120]
  410e98:	cmp	x0, #0x0
  410e9c:	b.ne	410ec0 <clear@@Base+0xcc74>  // b.any
  410ea0:	mov	x0, #0x0                   	// #0
  410ea4:	b	4110a0 <clear@@Base+0xce54>
  410ea8:	ldr	x0, [sp, #120]
  410eac:	add	x0, x0, #0x1
  410eb0:	str	x0, [sp, #120]
  410eb4:	ldr	w0, [sp, #116]
  410eb8:	add	w0, w0, #0x1
  410ebc:	str	w0, [sp, #116]
  410ec0:	ldr	x0, [sp, #120]
  410ec4:	ldrb	w0, [x0]
  410ec8:	cmp	w0, #0x7c
  410ecc:	b.eq	410ea8 <clear@@Base+0xcc5c>  // b.none
  410ed0:	ldr	x0, [sp, #120]
  410ed4:	ldrb	w0, [x0]
  410ed8:	cmp	w0, #0x2d
  410edc:	b.ne	410ef0 <clear@@Base+0xcca4>  // b.any
  410ee0:	ldr	x0, [sp, #120]
  410ee4:	add	x0, x0, #0x1
  410ee8:	str	x0, [sp, #120]
  410eec:	b	410f10 <clear@@Base+0xccc4>
  410ef0:	adrp	x0, 422000 <winch@@Base+0x2630>
  410ef4:	add	x1, x0, #0x690
  410ef8:	ldr	x0, [sp, #56]
  410efc:	bl	401a70 <strcmp@plt>
  410f00:	cmp	w0, #0x0
  410f04:	b.ne	410f10 <clear@@Base+0xccc4>  // b.any
  410f08:	mov	x0, #0x0                   	// #0
  410f0c:	b	4110a0 <clear@@Base+0xce54>
  410f10:	ldr	x0, [sp, #120]
  410f14:	bl	410d98 <clear@@Base+0xcb4c>
  410f18:	cmp	w0, #0x1
  410f1c:	b.eq	410f38 <clear@@Base+0xccec>  // b.none
  410f20:	mov	x1, #0x0                   	// #0
  410f24:	adrp	x0, 422000 <winch@@Base+0x2630>
  410f28:	add	x0, x0, #0x6f0
  410f2c:	bl	41b35c <error@@Base>
  410f30:	mov	x0, #0x0                   	// #0
  410f34:	b	4110a0 <clear@@Base+0xce54>
  410f38:	ldr	x0, [sp, #56]
  410f3c:	bl	4100c8 <clear@@Base+0xbe7c>
  410f40:	str	x0, [sp, #104]
  410f44:	ldr	x0, [sp, #120]
  410f48:	bl	4017b0 <strlen@plt>
  410f4c:	mov	w19, w0
  410f50:	ldr	x0, [sp, #104]
  410f54:	bl	4017b0 <strlen@plt>
  410f58:	add	w0, w19, w0
  410f5c:	add	w0, w0, #0x2
  410f60:	str	w0, [sp, #100]
  410f64:	mov	w1, #0x1                   	// #1
  410f68:	ldr	w0, [sp, #100]
  410f6c:	bl	402344 <setlocale@plt+0x724>
  410f70:	str	x0, [sp, #88]
  410f74:	ldrsw	x0, [sp, #100]
  410f78:	ldr	x3, [sp, #104]
  410f7c:	ldr	x2, [sp, #120]
  410f80:	mov	x1, x0
  410f84:	ldr	x0, [sp, #88]
  410f88:	bl	401870 <snprintf@plt>
  410f8c:	ldr	x0, [sp, #104]
  410f90:	bl	401a90 <free@plt>
  410f94:	ldr	x0, [sp, #88]
  410f98:	bl	410a14 <clear@@Base+0xc7c8>
  410f9c:	str	x0, [sp, #80]
  410fa0:	ldr	x0, [sp, #88]
  410fa4:	bl	401a90 <free@plt>
  410fa8:	ldr	x0, [sp, #80]
  410fac:	cmp	x0, #0x0
  410fb0:	b.ne	410fbc <clear@@Base+0xcd70>  // b.any
  410fb4:	mov	x0, #0x0                   	// #0
  410fb8:	b	4110a0 <clear@@Base+0xce54>
  410fbc:	ldr	w0, [sp, #116]
  410fc0:	cmp	w0, #0x0
  410fc4:	b.eq	411070 <clear@@Base+0xce24>  // b.none
  410fc8:	ldr	x0, [sp, #80]
  410fcc:	bl	401890 <fileno@plt>
  410fd0:	str	w0, [sp, #76]
  410fd4:	add	x0, sp, #0x47
  410fd8:	mov	x2, #0x1                   	// #1
  410fdc:	mov	x1, x0
  410fe0:	ldr	w0, [sp, #76]
  410fe4:	bl	401ad0 <read@plt>
  410fe8:	cmp	x0, #0x1
  410fec:	b.eq	411040 <clear@@Base+0xcdf4>  // b.none
  410ff0:	ldr	x0, [sp, #80]
  410ff4:	bl	401b90 <pclose@plt>
  410ff8:	str	w0, [sp, #72]
  410ffc:	ldr	w0, [sp, #116]
  411000:	cmp	w0, #0x1
  411004:	b.le	411038 <clear@@Base+0xcdec>
  411008:	ldr	w0, [sp, #72]
  41100c:	cmp	w0, #0x0
  411010:	b.ne	411038 <clear@@Base+0xcdec>  // b.any
  411014:	ldr	x0, [sp, #40]
  411018:	str	xzr, [x0]
  41101c:	ldr	x0, [sp, #48]
  411020:	mov	w1, #0xffffffff            	// #-1
  411024:	str	w1, [x0]
  411028:	adrp	x0, 422000 <winch@@Base+0x2630>
  41102c:	add	x0, x0, #0x720
  411030:	bl	402308 <setlocale@plt+0x6e8>
  411034:	b	4110a0 <clear@@Base+0xce54>
  411038:	mov	x0, #0x0                   	// #0
  41103c:	b	4110a0 <clear@@Base+0xce54>
  411040:	ldrb	w0, [sp, #71]
  411044:	bl	405254 <clear@@Base+0x1008>
  411048:	ldr	x0, [sp, #40]
  41104c:	ldr	x1, [sp, #80]
  411050:	str	x1, [x0]
  411054:	ldr	x0, [sp, #48]
  411058:	ldr	w1, [sp, #76]
  41105c:	str	w1, [x0]
  411060:	adrp	x0, 422000 <winch@@Base+0x2630>
  411064:	add	x0, x0, #0x690
  411068:	bl	402308 <setlocale@plt+0x6e8>
  41106c:	b	4110a0 <clear@@Base+0xce54>
  411070:	ldr	x0, [sp, #80]
  411074:	bl	410918 <clear@@Base+0xc6cc>
  411078:	str	x0, [sp, #88]
  41107c:	ldr	x0, [sp, #80]
  411080:	bl	401b90 <pclose@plt>
  411084:	ldr	x0, [sp, #88]
  411088:	ldrb	w0, [x0]
  41108c:	cmp	w0, #0x0
  411090:	b.ne	41109c <clear@@Base+0xce50>  // b.any
  411094:	mov	x0, #0x0                   	// #0
  411098:	b	4110a0 <clear@@Base+0xce54>
  41109c:	ldr	x0, [sp, #88]
  4110a0:	ldr	x19, [sp, #16]
  4110a4:	ldp	x29, x30, [sp], #128
  4110a8:	ret
  4110ac:	stp	x29, x30, [sp, #-80]!
  4110b0:	mov	x29, sp
  4110b4:	str	x19, [sp, #16]
  4110b8:	str	x0, [sp, #40]
  4110bc:	str	x1, [sp, #32]
  4110c0:	adrp	x0, 445000 <PC+0x4788>
  4110c4:	add	x0, x0, #0x19c
  4110c8:	ldr	w0, [x0]
  4110cc:	cmp	w0, #0x0
  4110d0:	b.ne	4111a0 <clear@@Base+0xcf54>  // b.any
  4110d4:	mov	w0, #0xffffffff            	// #-1
  4110d8:	bl	405254 <clear@@Base+0x1008>
  4110dc:	adrp	x0, 422000 <winch@@Base+0x2630>
  4110e0:	add	x0, x0, #0x738
  4110e4:	bl	40e4d8 <clear@@Base+0xa28c>
  4110e8:	str	x0, [sp, #72]
  4110ec:	ldr	x0, [sp, #72]
  4110f0:	cmp	x0, #0x0
  4110f4:	b.eq	4111a8 <clear@@Base+0xcf5c>  // b.none
  4110f8:	ldr	x0, [sp, #72]
  4110fc:	bl	410d98 <clear@@Base+0xcb4c>
  411100:	cmp	w0, #0x2
  411104:	b.le	41111c <clear@@Base+0xced0>
  411108:	mov	x1, #0x0                   	// #0
  41110c:	adrp	x0, 422000 <winch@@Base+0x2630>
  411110:	add	x0, x0, #0x748
  411114:	bl	41b35c <error@@Base>
  411118:	b	4111ac <clear@@Base+0xcf60>
  41111c:	ldr	x0, [sp, #72]
  411120:	bl	4017b0 <strlen@plt>
  411124:	mov	w19, w0
  411128:	ldr	x0, [sp, #32]
  41112c:	bl	4017b0 <strlen@plt>
  411130:	add	w19, w19, w0
  411134:	ldr	x0, [sp, #40]
  411138:	bl	4017b0 <strlen@plt>
  41113c:	add	w0, w19, w0
  411140:	add	w0, w0, #0x2
  411144:	str	w0, [sp, #68]
  411148:	mov	w1, #0x1                   	// #1
  41114c:	ldr	w0, [sp, #68]
  411150:	bl	402344 <setlocale@plt+0x724>
  411154:	str	x0, [sp, #56]
  411158:	ldrsw	x0, [sp, #68]
  41115c:	ldr	x4, [sp, #40]
  411160:	ldr	x3, [sp, #32]
  411164:	ldr	x2, [sp, #72]
  411168:	mov	x1, x0
  41116c:	ldr	x0, [sp, #56]
  411170:	bl	401870 <snprintf@plt>
  411174:	ldr	x0, [sp, #56]
  411178:	bl	410a14 <clear@@Base+0xc7c8>
  41117c:	str	x0, [sp, #48]
  411180:	ldr	x0, [sp, #56]
  411184:	bl	401a90 <free@plt>
  411188:	ldr	x0, [sp, #48]
  41118c:	cmp	x0, #0x0
  411190:	b.eq	4111ac <clear@@Base+0xcf60>  // b.none
  411194:	ldr	x0, [sp, #48]
  411198:	bl	401b90 <pclose@plt>
  41119c:	b	4111ac <clear@@Base+0xcf60>
  4111a0:	nop
  4111a4:	b	4111ac <clear@@Base+0xcf60>
  4111a8:	nop
  4111ac:	ldr	x19, [sp, #16]
  4111b0:	ldp	x29, x30, [sp], #80
  4111b4:	ret
  4111b8:	stp	x29, x30, [sp, #-176]!
  4111bc:	mov	x29, sp
  4111c0:	str	x0, [sp, #24]
  4111c4:	str	wzr, [sp, #172]
  4111c8:	add	x0, sp, #0x28
  4111cc:	mov	x1, x0
  4111d0:	ldr	x0, [sp, #24]
  4111d4:	bl	421280 <winch@@Base+0x18b0>
  4111d8:	str	w0, [sp, #168]
  4111dc:	ldr	w0, [sp, #168]
  4111e0:	cmp	w0, #0x0
  4111e4:	b.lt	411200 <clear@@Base+0xcfb4>  // b.tstop
  4111e8:	ldr	w0, [sp, #56]
  4111ec:	and	w0, w0, #0xf000
  4111f0:	cmp	w0, #0x4, lsl #12
  4111f4:	b.ne	411200 <clear@@Base+0xcfb4>  // b.any
  4111f8:	mov	w0, #0x1                   	// #1
  4111fc:	b	411204 <clear@@Base+0xcfb8>
  411200:	mov	w0, #0x0                   	// #0
  411204:	str	w0, [sp, #172]
  411208:	ldr	w0, [sp, #172]
  41120c:	ldp	x29, x30, [sp], #176
  411210:	ret
  411214:	stp	x29, x30, [sp, #-176]!
  411218:	mov	x29, sp
  41121c:	str	x0, [sp, #24]
  411220:	str	xzr, [sp, #168]
  411224:	adrp	x0, 445000 <PC+0x4788>
  411228:	add	x0, x0, #0x284
  41122c:	ldr	w0, [x0]
  411230:	cmp	w0, #0x0
  411234:	b.ne	411280 <clear@@Base+0xd034>  // b.any
  411238:	ldr	x0, [sp, #24]
  41123c:	bl	4111b8 <clear@@Base+0xcf6c>
  411240:	cmp	w0, #0x0
  411244:	b.eq	411280 <clear@@Base+0xd034>  // b.none
  411248:	ldr	x0, [sp, #24]
  41124c:	bl	4017b0 <strlen@plt>
  411250:	add	w0, w0, #0x10
  411254:	mov	w1, #0x1                   	// #1
  411258:	bl	402344 <setlocale@plt+0x724>
  41125c:	str	x0, [sp, #168]
  411260:	ldr	x1, [sp, #24]
  411264:	ldr	x0, [sp, #168]
  411268:	bl	401ac0 <strcpy@plt>
  41126c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411270:	add	x1, x0, #0x7e8
  411274:	ldr	x0, [sp, #168]
  411278:	bl	401980 <strcat@plt>
  41127c:	b	411310 <clear@@Base+0xd0c4>
  411280:	add	x0, sp, #0x20
  411284:	mov	x1, x0
  411288:	ldr	x0, [sp, #24]
  41128c:	bl	421280 <winch@@Base+0x18b0>
  411290:	str	w0, [sp, #164]
  411294:	ldr	w0, [sp, #164]
  411298:	cmp	w0, #0x0
  41129c:	b.ge	4112b0 <clear@@Base+0xd064>  // b.tcont
  4112a0:	ldr	x0, [sp, #24]
  4112a4:	bl	41a930 <clear@@Base+0x166e4>
  4112a8:	str	x0, [sp, #168]
  4112ac:	b	411310 <clear@@Base+0xd0c4>
  4112b0:	adrp	x0, 445000 <PC+0x4788>
  4112b4:	add	x0, x0, #0x284
  4112b8:	ldr	w0, [x0]
  4112bc:	cmp	w0, #0x0
  4112c0:	b.eq	4112cc <clear@@Base+0xd080>  // b.none
  4112c4:	str	xzr, [sp, #168]
  4112c8:	b	411310 <clear@@Base+0xd0c4>
  4112cc:	ldr	w0, [sp, #48]
  4112d0:	and	w0, w0, #0xf000
  4112d4:	cmp	w0, #0x8, lsl #12
  4112d8:	b.eq	411310 <clear@@Base+0xd0c4>  // b.none
  4112dc:	ldr	x0, [sp, #24]
  4112e0:	bl	4017b0 <strlen@plt>
  4112e4:	add	w0, w0, #0x2a
  4112e8:	mov	w1, #0x1                   	// #1
  4112ec:	bl	402344 <setlocale@plt+0x724>
  4112f0:	str	x0, [sp, #168]
  4112f4:	ldr	x1, [sp, #24]
  4112f8:	ldr	x0, [sp, #168]
  4112fc:	bl	401ac0 <strcpy@plt>
  411300:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411304:	add	x1, x0, #0x7f8
  411308:	ldr	x0, [sp, #168]
  41130c:	bl	401980 <strcat@plt>
  411310:	ldr	x0, [sp, #168]
  411314:	ldp	x29, x30, [sp], #176
  411318:	ret
  41131c:	stp	x29, x30, [sp, #-160]!
  411320:	mov	x29, sp
  411324:	str	w0, [sp, #28]
  411328:	add	x0, sp, #0x20
  41132c:	mov	x1, x0
  411330:	ldr	w0, [sp, #28]
  411334:	bl	421290 <winch@@Base+0x18c0>
  411338:	cmp	w0, #0x0
  41133c:	b.lt	411348 <clear@@Base+0xd0fc>  // b.tstop
  411340:	ldr	x0, [sp, #80]
  411344:	b	411350 <clear@@Base+0xd104>
  411348:	ldr	w0, [sp, #28]
  41134c:	bl	4108d8 <clear@@Base+0xc68c>
  411350:	ldp	x29, x30, [sp], #160
  411354:	ret
  411358:	adrp	x0, 422000 <winch@@Base+0x2630>
  41135c:	add	x0, x0, #0x780
  411360:	ret
  411364:	stp	x29, x30, [sp, #-48]!
  411368:	mov	x29, sp
  41136c:	str	x0, [sp, #24]
  411370:	ldr	x0, [sp, #24]
  411374:	bl	4017b0 <strlen@plt>
  411378:	mov	x1, x0
  41137c:	ldr	x0, [sp, #24]
  411380:	add	x0, x0, x1
  411384:	str	x0, [sp, #40]
  411388:	b	4113c8 <clear@@Base+0xd17c>
  41138c:	ldr	x0, [sp, #40]
  411390:	sub	x0, x0, #0x1
  411394:	str	x0, [sp, #40]
  411398:	ldr	x0, [sp, #40]
  41139c:	ldrb	w1, [x0]
  4113a0:	mov	w0, #0x2f                  	// #47
  4113a4:	cmp	w1, w0
  4113a8:	b.eq	4113bc <clear@@Base+0xd170>  // b.none
  4113ac:	ldr	x0, [sp, #40]
  4113b0:	ldrb	w0, [x0]
  4113b4:	cmp	w0, #0x2f
  4113b8:	b.ne	4113c8 <clear@@Base+0xd17c>  // b.any
  4113bc:	ldr	x0, [sp, #40]
  4113c0:	add	x0, x0, #0x1
  4113c4:	b	4113dc <clear@@Base+0xd190>
  4113c8:	ldr	x1, [sp, #40]
  4113cc:	ldr	x0, [sp, #24]
  4113d0:	cmp	x1, x0
  4113d4:	b.hi	41138c <clear@@Base+0xd140>  // b.pmore
  4113d8:	ldr	x0, [sp, #24]
  4113dc:	ldp	x29, x30, [sp], #48
  4113e0:	ret
  4113e4:	stp	x29, x30, [sp, #-16]!
  4113e8:	mov	x29, sp
  4113ec:	adrp	x0, 445000 <PC+0x4788>
  4113f0:	add	x0, x0, #0x274
  4113f4:	ldr	w0, [x0]
  4113f8:	cmp	w0, #0x0
  4113fc:	b.ne	411408 <clear@@Base+0xd1bc>  // b.any
  411400:	bl	404218 <setlocale@plt+0x25f8>
  411404:	b	41140c <clear@@Base+0xd1c0>
  411408:	bl	4041a4 <setlocale@plt+0x2584>
  41140c:	nop
  411410:	ldp	x29, x30, [sp], #16
  411414:	ret
  411418:	stp	x29, x30, [sp, #-32]!
  41141c:	mov	x29, sp
  411420:	adrp	x0, 445000 <PC+0x4788>
  411424:	add	x0, x0, #0x204
  411428:	ldr	w0, [x0]
  41142c:	cmp	w0, #0x0
  411430:	b.eq	41143c <clear@@Base+0xd1f0>  // b.none
  411434:	mov	w0, #0x0                   	// #0
  411438:	b	411488 <clear@@Base+0xd23c>
  41143c:	bl	40599c <clear@@Base+0x1750>
  411440:	cmn	x0, #0x1
  411444:	b.ne	411450 <clear@@Base+0xd204>  // b.any
  411448:	mov	w0, #0x0                   	// #0
  41144c:	b	411488 <clear@@Base+0xd23c>
  411450:	mov	w0, #0xfffffffe            	// #-2
  411454:	bl	41bacc <error@@Base+0x770>
  411458:	str	x0, [sp, #24]
  41145c:	ldr	x0, [sp, #24]
  411460:	cmn	x0, #0x1
  411464:	b.eq	41147c <clear@@Base+0xd230>  // b.none
  411468:	bl	40599c <clear@@Base+0x1750>
  41146c:	mov	x1, x0
  411470:	ldr	x0, [sp, #24]
  411474:	cmp	x0, x1
  411478:	b.ne	411484 <clear@@Base+0xd238>  // b.any
  41147c:	mov	w0, #0x1                   	// #1
  411480:	b	411488 <clear@@Base+0xd23c>
  411484:	mov	w0, #0x0                   	// #0
  411488:	ldp	x29, x30, [sp], #32
  41148c:	ret
  411490:	stp	x29, x30, [sp, #-32]!
  411494:	mov	x29, sp
  411498:	bl	411418 <clear@@Base+0xd1cc>
  41149c:	cmp	w0, #0x0
  4114a0:	b.ne	4114ac <clear@@Base+0xd260>  // b.any
  4114a4:	mov	w0, #0x0                   	// #0
  4114a8:	b	4114dc <clear@@Base+0xd290>
  4114ac:	mov	w0, #0x0                   	// #0
  4114b0:	bl	41bacc <error@@Base+0x770>
  4114b4:	str	x0, [sp, #24]
  4114b8:	ldr	x0, [sp, #24]
  4114bc:	cmn	x0, #0x1
  4114c0:	b.eq	4114d0 <clear@@Base+0xd284>  // b.none
  4114c4:	ldr	x0, [sp, #24]
  4114c8:	cmp	x0, #0x0
  4114cc:	b.ne	4114d8 <clear@@Base+0xd28c>  // b.any
  4114d0:	mov	w0, #0x1                   	// #1
  4114d4:	b	4114dc <clear@@Base+0xd290>
  4114d8:	mov	w0, #0x0                   	// #0
  4114dc:	ldp	x29, x30, [sp], #32
  4114e0:	ret
  4114e4:	stp	x29, x30, [sp, #-16]!
  4114e8:	mov	x29, sp
  4114ec:	adrp	x0, 445000 <PC+0x4788>
  4114f0:	add	x0, x0, #0x218
  4114f4:	ldr	w0, [x0]
  4114f8:	cmp	w0, #0x0
  4114fc:	b.eq	411514 <clear@@Base+0xd2c8>  // b.none
  411500:	adrp	x0, 445000 <PC+0x4788>
  411504:	add	x0, x0, #0x218
  411508:	str	wzr, [x0]
  41150c:	bl	413038 <clear@@Base+0xedec>
  411510:	b	411518 <clear@@Base+0xd2cc>
  411514:	nop
  411518:	ldp	x29, x30, [sp], #16
  41151c:	ret
  411520:	stp	x29, x30, [sp, #-64]!
  411524:	mov	x29, sp
  411528:	str	w0, [sp, #44]
  41152c:	str	x1, [sp, #32]
  411530:	str	w2, [sp, #40]
  411534:	str	w3, [sp, #28]
  411538:	str	w4, [sp, #24]
  41153c:	str	wzr, [sp, #60]
  411540:	bl	4114e4 <clear@@Base+0xd298>
  411544:	ldr	w0, [sp, #28]
  411548:	cmp	w0, #0x0
  41154c:	b.eq	411568 <clear@@Base+0xd31c>  // b.none
  411550:	adrp	x0, 445000 <PC+0x4788>
  411554:	add	x0, x0, #0x1c8
  411558:	ldr	w0, [x0]
  41155c:	ldr	w1, [sp, #44]
  411560:	cmp	w1, w0
  411564:	b.ge	4115b0 <clear@@Base+0xd364>  // b.tcont
  411568:	adrp	x0, 445000 <PC+0x4788>
  41156c:	add	x0, x0, #0x2bc
  411570:	ldr	w0, [x0]
  411574:	cmp	w0, #0x0
  411578:	b.lt	4115b8 <clear@@Base+0xd36c>  // b.tstop
  41157c:	adrp	x0, 445000 <PC+0x4788>
  411580:	add	x0, x0, #0x2bc
  411584:	ldr	w0, [x0]
  411588:	ldr	w1, [sp, #44]
  41158c:	cmp	w1, w0
  411590:	b.le	4115b8 <clear@@Base+0xd36c>
  411594:	adrp	x0, 445000 <PC+0x4788>
  411598:	add	x0, x0, #0x1c8
  41159c:	ldr	w0, [x0]
  4115a0:	sub	w0, w0, #0x1
  4115a4:	ldr	w1, [sp, #44]
  4115a8:	cmp	w1, w0
  4115ac:	b.eq	4115b8 <clear@@Base+0xd36c>  // b.none
  4115b0:	mov	w0, #0x1                   	// #1
  4115b4:	b	4115bc <clear@@Base+0xd370>
  4115b8:	mov	w0, #0x0                   	// #0
  4115bc:	str	w0, [sp, #56]
  4115c0:	adrp	x0, 445000 <PC+0x4788>
  4115c4:	add	x0, x0, #0x2c4
  4115c8:	ldr	w0, [x0]
  4115cc:	cmp	w0, #0x2
  4115d0:	b.eq	4115f4 <clear@@Base+0xd3a8>  // b.none
  4115d4:	bl	41f8e0 <error@@Base+0x4584>
  4115d8:	cmp	w0, #0x0
  4115dc:	b.ne	4115f4 <clear@@Base+0xd3a8>  // b.any
  4115e0:	adrp	x0, 445000 <PC+0x4788>
  4115e4:	add	x0, x0, #0x258
  4115e8:	ldr	w0, [x0]
  4115ec:	cmp	w0, #0x0
  4115f0:	b.eq	411648 <clear@@Base+0xd3fc>  // b.none
  4115f4:	adrp	x0, 441000 <PC+0x788>
  4115f8:	add	x0, x0, #0x878
  4115fc:	ldr	w0, [x0]
  411600:	lsl	w0, w0, #2
  411604:	sxtw	x1, w0
  411608:	ldr	x0, [sp, #32]
  41160c:	add	x1, x1, x0
  411610:	adrp	x0, 445000 <PC+0x4788>
  411614:	add	x0, x0, #0x204
  411618:	ldr	w0, [x0]
  41161c:	cmp	w0, #0x0
  411620:	b.eq	41162c <clear@@Base+0xd3e0>  // b.none
  411624:	mov	w0, #0x1                   	// #1
  411628:	b	411630 <clear@@Base+0xd3e4>
  41162c:	mov	w0, #0xffffffff            	// #-1
  411630:	mov	w2, w0
  411634:	ldr	x0, [sp, #32]
  411638:	bl	41f3f8 <error@@Base+0x409c>
  41163c:	ldr	x0, [sp, #32]
  411640:	bl	41dc34 <error@@Base+0x28d8>
  411644:	str	x0, [sp, #32]
  411648:	ldr	w0, [sp, #56]
  41164c:	cmp	w0, #0x0
  411650:	b.ne	411890 <clear@@Base+0xd644>  // b.any
  411654:	adrp	x0, 445000 <PC+0x4788>
  411658:	add	x0, x0, #0x254
  41165c:	ldr	w0, [x0]
  411660:	cmp	w0, #0x0
  411664:	b.eq	4116b4 <clear@@Base+0xd468>  // b.none
  411668:	adrp	x0, 445000 <PC+0x4788>
  41166c:	add	x0, x0, #0x1c8
  411670:	ldr	w0, [x0]
  411674:	sub	w0, w0, #0x1
  411678:	ldr	w1, [sp, #44]
  41167c:	cmp	w1, w0
  411680:	b.lt	4116b4 <clear@@Base+0xd468>  // b.tstop
  411684:	bl	40599c <clear@@Base+0x1750>
  411688:	mov	x1, x0
  41168c:	ldr	x0, [sp, #32]
  411690:	cmp	x0, x1
  411694:	b.eq	4116b4 <clear@@Base+0xd468>  // b.none
  411698:	bl	41bcc4 <error@@Base+0x968>
  41169c:	ldr	x0, [sp, #32]
  4116a0:	bl	41bb80 <error@@Base+0x824>
  4116a4:	mov	w0, #0x1                   	// #1
  4116a8:	str	w0, [sp, #40]
  4116ac:	bl	40424c <clear@@Base>
  4116b0:	bl	404064 <setlocale@plt+0x2444>
  4116b4:	mov	w0, #0xfffffffe            	// #-2
  4116b8:	bl	41bacc <error@@Base+0x770>
  4116bc:	mov	x1, x0
  4116c0:	ldr	x0, [sp, #32]
  4116c4:	cmp	x0, x1
  4116c8:	b.ne	4116d8 <clear@@Base+0xd48c>  // b.any
  4116cc:	bl	41bea8 <error@@Base+0xb4c>
  4116d0:	cmp	w0, #0x0
  4116d4:	b.eq	411890 <clear@@Base+0xd644>  // b.none
  4116d8:	bl	41bcc4 <error@@Base+0x968>
  4116dc:	ldr	x0, [sp, #32]
  4116e0:	bl	41bb80 <error@@Base+0x824>
  4116e4:	mov	w0, #0x1                   	// #1
  4116e8:	str	w0, [sp, #40]
  4116ec:	adrp	x0, 445000 <PC+0x4788>
  4116f0:	add	x0, x0, #0x254
  4116f4:	ldr	w0, [x0]
  4116f8:	cmp	w0, #0x0
  4116fc:	b.eq	41170c <clear@@Base+0xd4c0>  // b.none
  411700:	bl	40424c <clear@@Base>
  411704:	bl	404064 <setlocale@plt+0x2444>
  411708:	b	411890 <clear@@Base+0xd644>
  41170c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411710:	add	x0, x0, #0x828
  411714:	ldr	w0, [x0]
  411718:	cmp	w0, #0x0
  41171c:	b.ne	411890 <clear@@Base+0xd644>  // b.any
  411720:	adrp	x0, 422000 <winch@@Base+0x2630>
  411724:	add	x0, x0, #0x788
  411728:	bl	41aca0 <clear@@Base+0x16a54>
  41172c:	b	411890 <clear@@Base+0xd644>
  411730:	ldr	w0, [sp, #24]
  411734:	cmp	w0, #0x0
  411738:	b.le	41175c <clear@@Base+0xd510>
  41173c:	ldr	w0, [sp, #24]
  411740:	sub	w0, w0, #0x1
  411744:	str	w0, [sp, #24]
  411748:	ldr	w0, [sp, #24]
  41174c:	cmp	w0, #0x0
  411750:	b.ne	4117e8 <clear@@Base+0xd59c>  // b.any
  411754:	str	xzr, [sp, #32]
  411758:	b	4117e8 <clear@@Base+0xd59c>
  41175c:	ldr	x0, [sp, #32]
  411760:	bl	412444 <clear@@Base+0xe1f8>
  411764:	str	x0, [sp, #32]
  411768:	ldr	x0, [sp, #32]
  41176c:	bl	41dc34 <error@@Base+0x28d8>
  411770:	str	x0, [sp, #32]
  411774:	ldr	x0, [sp, #32]
  411778:	cmn	x0, #0x1
  41177c:	b.ne	4117e8 <clear@@Base+0xd59c>  // b.any
  411780:	ldr	w0, [sp, #40]
  411784:	cmp	w0, #0x0
  411788:	b.ne	41179c <clear@@Base+0xd550>  // b.any
  41178c:	mov	w0, #0x0                   	// #0
  411790:	bl	41bacc <error@@Base+0x770>
  411794:	cmn	x0, #0x1
  411798:	b.ne	4118ac <clear@@Base+0xd660>  // b.any
  41179c:	mov	w1, #0x0                   	// #0
  4117a0:	mov	w0, #0x0                   	// #0
  4117a4:	bl	41bed4 <error@@Base+0xb78>
  4117a8:	cmp	w0, #0x0
  4117ac:	b.ne	4117e8 <clear@@Base+0xd59c>  // b.any
  4117b0:	mov	w1, #0x1                   	// #1
  4117b4:	mov	w0, #0x1                   	// #1
  4117b8:	bl	41bed4 <error@@Base+0xb78>
  4117bc:	cmp	w0, #0x0
  4117c0:	b.ne	4117e8 <clear@@Base+0xd59c>  // b.any
  4117c4:	adrp	x0, 445000 <PC+0x4788>
  4117c8:	add	x0, x0, #0x1c8
  4117cc:	ldr	w0, [x0]
  4117d0:	sub	w0, w0, #0x1
  4117d4:	mov	w1, w0
  4117d8:	mov	w0, #0x2                   	// #2
  4117dc:	bl	41bed4 <error@@Base+0xb78>
  4117e0:	cmp	w0, #0x0
  4117e4:	b.ne	4118b4 <clear@@Base+0xd668>  // b.any
  4117e8:	ldr	x0, [sp, #32]
  4117ec:	bl	41bb80 <error@@Base+0x824>
  4117f0:	ldr	w0, [sp, #60]
  4117f4:	add	w0, w0, #0x1
  4117f8:	str	w0, [sp, #60]
  4117fc:	ldr	w0, [sp, #56]
  411800:	cmp	w0, #0x0
  411804:	b.eq	41180c <clear@@Base+0xd5c0>  // b.none
  411808:	b	411890 <clear@@Base+0xd644>
  41180c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411810:	add	x0, x0, #0x828
  411814:	ldr	w0, [x0]
  411818:	cmp	w0, #0x0
  41181c:	b.eq	41187c <clear@@Base+0xd630>  // b.none
  411820:	ldr	x0, [sp, #32]
  411824:	cmn	x0, #0x1
  411828:	b.ne	41187c <clear@@Base+0xd630>  // b.any
  41182c:	adrp	x0, 445000 <PC+0x4788>
  411830:	add	x0, x0, #0x254
  411834:	ldr	w0, [x0]
  411838:	cmp	w0, #0x0
  41183c:	b.ne	41187c <clear@@Base+0xd630>  // b.any
  411840:	adrp	x0, 444000 <PC+0x3788>
  411844:	add	x0, x0, #0x318
  411848:	ldr	x0, [x0]
  41184c:	cmp	x0, #0x0
  411850:	b.ne	41187c <clear@@Base+0xd630>  // b.any
  411854:	adrp	x0, 444000 <PC+0x3788>
  411858:	add	x0, x0, #0x320
  41185c:	ldr	w0, [x0]
  411860:	cmp	w0, #0x0
  411864:	b.ne	41187c <clear@@Base+0xd630>  // b.any
  411868:	adrp	x0, 445000 <PC+0x4788>
  41186c:	add	x0, x0, #0x218
  411870:	mov	w1, #0x1                   	// #1
  411874:	str	w1, [x0]
  411878:	b	411890 <clear@@Base+0xd644>
  41187c:	bl	41aaac <clear@@Base+0x16860>
  411880:	adrp	x0, 445000 <PC+0x4788>
  411884:	add	x0, x0, #0x220
  411888:	mov	w1, #0x1                   	// #1
  41188c:	str	w1, [x0]
  411890:	ldr	w0, [sp, #44]
  411894:	sub	w0, w0, #0x1
  411898:	str	w0, [sp, #44]
  41189c:	ldr	w0, [sp, #44]
  4118a0:	cmp	w0, #0x0
  4118a4:	b.ge	411730 <clear@@Base+0xd4e4>  // b.tcont
  4118a8:	b	4118b8 <clear@@Base+0xd66c>
  4118ac:	nop
  4118b0:	b	4118b8 <clear@@Base+0xd66c>
  4118b4:	nop
  4118b8:	ldr	w0, [sp, #60]
  4118bc:	cmp	w0, #0x0
  4118c0:	b.ne	4118f4 <clear@@Base+0xd6a8>  // b.any
  4118c4:	adrp	x0, 445000 <PC+0x4788>
  4118c8:	add	x0, x0, #0x204
  4118cc:	ldr	w0, [x0]
  4118d0:	cmp	w0, #0x0
  4118d4:	b.ne	4118f4 <clear@@Base+0xd6a8>  // b.any
  4118d8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4118dc:	add	x0, x0, #0x824
  4118e0:	ldr	w0, [x0]
  4118e4:	cmp	w0, #0x0
  4118e8:	b.eq	4118f4 <clear@@Base+0xd6a8>  // b.none
  4118ec:	bl	4113e4 <clear@@Base+0xd198>
  4118f0:	b	411904 <clear@@Base+0xd6b8>
  4118f4:	ldr	w0, [sp, #56]
  4118f8:	cmp	w0, #0x0
  4118fc:	b.eq	411904 <clear@@Base+0xd6b8>  // b.none
  411900:	bl	413038 <clear@@Base+0xedec>
  411904:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411908:	add	x0, x0, #0x828
  41190c:	str	wzr, [x0]
  411910:	mov	w0, #0xffffffff            	// #-1
  411914:	bl	416ccc <clear@@Base+0x12a80>
  411918:	nop
  41191c:	ldp	x29, x30, [sp], #64
  411920:	ret
  411924:	stp	x29, x30, [sp, #-64]!
  411928:	mov	x29, sp
  41192c:	str	w0, [sp, #44]
  411930:	str	x1, [sp, #32]
  411934:	str	w2, [sp, #40]
  411938:	str	w3, [sp, #28]
  41193c:	str	wzr, [sp, #60]
  411940:	bl	4114e4 <clear@@Base+0xd298>
  411944:	bl	411ca4 <clear@@Base+0xda58>
  411948:	mov	w1, w0
  41194c:	ldr	w0, [sp, #44]
  411950:	cmp	w0, w1
  411954:	b.gt	41197c <clear@@Base+0xd730>
  411958:	ldr	w0, [sp, #28]
  41195c:	cmp	w0, #0x0
  411960:	b.eq	411984 <clear@@Base+0xd738>  // b.none
  411964:	adrp	x0, 445000 <PC+0x4788>
  411968:	add	x0, x0, #0x1c8
  41196c:	ldr	w0, [x0]
  411970:	ldr	w1, [sp, #44]
  411974:	cmp	w1, w0
  411978:	b.lt	411984 <clear@@Base+0xd738>  // b.tstop
  41197c:	mov	w0, #0x1                   	// #1
  411980:	b	411988 <clear@@Base+0xd73c>
  411984:	mov	w0, #0x0                   	// #0
  411988:	str	w0, [sp, #56]
  41198c:	adrp	x0, 445000 <PC+0x4788>
  411990:	add	x0, x0, #0x2c4
  411994:	ldr	w0, [x0]
  411998:	cmp	w0, #0x2
  41199c:	b.eq	4119c0 <clear@@Base+0xd774>  // b.none
  4119a0:	bl	41f8e0 <error@@Base+0x4584>
  4119a4:	cmp	w0, #0x0
  4119a8:	b.ne	4119c0 <clear@@Base+0xd774>  // b.any
  4119ac:	adrp	x0, 445000 <PC+0x4788>
  4119b0:	add	x0, x0, #0x258
  4119b4:	ldr	w0, [x0]
  4119b8:	cmp	w0, #0x0
  4119bc:	b.eq	411a80 <clear@@Base+0xd834>  // b.none
  4119c0:	adrp	x0, 441000 <PC+0x788>
  4119c4:	add	x0, x0, #0x878
  4119c8:	ldr	w1, [x0]
  4119cc:	mov	w0, w1
  4119d0:	lsl	w0, w0, #1
  4119d4:	add	w0, w0, w1
  4119d8:	sxtw	x0, w0
  4119dc:	ldr	x1, [sp, #32]
  4119e0:	cmp	x1, x0
  4119e4:	b.lt	411a10 <clear@@Base+0xd7c4>  // b.tstop
  4119e8:	adrp	x0, 441000 <PC+0x788>
  4119ec:	add	x0, x0, #0x878
  4119f0:	ldr	w1, [x0]
  4119f4:	mov	w0, w1
  4119f8:	lsl	w0, w0, #1
  4119fc:	add	w0, w0, w1
  411a00:	sxtw	x0, w0
  411a04:	ldr	x1, [sp, #32]
  411a08:	sub	x0, x1, x0
  411a0c:	b	411a14 <clear@@Base+0xd7c8>
  411a10:	mov	x0, #0x0                   	// #0
  411a14:	mov	w2, #0xffffffff            	// #-1
  411a18:	ldr	x1, [sp, #32]
  411a1c:	bl	41f3f8 <error@@Base+0x409c>
  411a20:	b	411a80 <clear@@Base+0xd834>
  411a24:	ldr	x0, [sp, #32]
  411a28:	bl	41dcb4 <error@@Base+0x2958>
  411a2c:	str	x0, [sp, #32]
  411a30:	ldr	x0, [sp, #32]
  411a34:	bl	412930 <clear@@Base+0xe6e4>
  411a38:	str	x0, [sp, #32]
  411a3c:	ldr	x0, [sp, #32]
  411a40:	cmn	x0, #0x1
  411a44:	b.ne	411a54 <clear@@Base+0xd808>  // b.any
  411a48:	ldr	w0, [sp, #40]
  411a4c:	cmp	w0, #0x0
  411a50:	b.eq	411a9c <clear@@Base+0xd850>  // b.none
  411a54:	ldr	x0, [sp, #32]
  411a58:	bl	41bc30 <error@@Base+0x8d4>
  411a5c:	ldr	w0, [sp, #60]
  411a60:	add	w0, w0, #0x1
  411a64:	str	w0, [sp, #60]
  411a68:	ldr	w0, [sp, #56]
  411a6c:	cmp	w0, #0x0
  411a70:	b.ne	411a80 <clear@@Base+0xd834>  // b.any
  411a74:	bl	404064 <setlocale@plt+0x2444>
  411a78:	bl	404098 <setlocale@plt+0x2478>
  411a7c:	bl	41aaac <clear@@Base+0x16860>
  411a80:	ldr	w0, [sp, #44]
  411a84:	sub	w0, w0, #0x1
  411a88:	str	w0, [sp, #44]
  411a8c:	ldr	w0, [sp, #44]
  411a90:	cmp	w0, #0x0
  411a94:	b.ge	411a24 <clear@@Base+0xd7d8>  // b.tcont
  411a98:	b	411aa0 <clear@@Base+0xd854>
  411a9c:	nop
  411aa0:	ldr	w0, [sp, #60]
  411aa4:	cmp	w0, #0x0
  411aa8:	b.ne	411ac8 <clear@@Base+0xd87c>  // b.any
  411aac:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411ab0:	add	x0, x0, #0x824
  411ab4:	ldr	w0, [x0]
  411ab8:	cmp	w0, #0x0
  411abc:	b.eq	411ac8 <clear@@Base+0xd87c>  // b.none
  411ac0:	bl	4113e4 <clear@@Base+0xd198>
  411ac4:	b	411af4 <clear@@Base+0xd8a8>
  411ac8:	ldr	w0, [sp, #56]
  411acc:	cmp	w0, #0x0
  411ad0:	b.eq	411adc <clear@@Base+0xd890>  // b.none
  411ad4:	bl	413038 <clear@@Base+0xedec>
  411ad8:	b	411af4 <clear@@Base+0xd8a8>
  411adc:	adrp	x0, 445000 <PC+0x4788>
  411ae0:	add	x0, x0, #0x2b8
  411ae4:	ldr	w0, [x0]
  411ae8:	cmp	w0, #0x0
  411aec:	b.ne	411af4 <clear@@Base+0xd8a8>  // b.any
  411af0:	bl	4040d4 <setlocale@plt+0x24b4>
  411af4:	mov	w0, #0xffffffff            	// #-1
  411af8:	bl	416ccc <clear@@Base+0x12a80>
  411afc:	nop
  411b00:	ldp	x29, x30, [sp], #64
  411b04:	ret
  411b08:	stp	x29, x30, [sp, #-48]!
  411b0c:	mov	x29, sp
  411b10:	str	w0, [sp, #28]
  411b14:	str	w1, [sp, #24]
  411b18:	str	w2, [sp, #20]
  411b1c:	bl	41a3b4 <clear@@Base+0x16168>
  411b20:	cmp	w0, #0x0
  411b24:	b.eq	411b60 <clear@@Base+0xd914>  // b.none
  411b28:	bl	411418 <clear@@Base+0xd1cc>
  411b2c:	cmp	w0, #0x0
  411b30:	b.eq	411b60 <clear@@Base+0xd914>  // b.none
  411b34:	bl	4064a4 <clear@@Base+0x2258>
  411b38:	and	w0, w0, #0x8
  411b3c:	cmp	w0, #0x0
  411b40:	b.ne	411b60 <clear@@Base+0xd914>  // b.any
  411b44:	mov	w0, #0x1                   	// #1
  411b48:	bl	40f9b0 <clear@@Base+0xb764>
  411b4c:	cmp	w0, #0x0
  411b50:	b.eq	411c2c <clear@@Base+0xd9e0>  // b.none
  411b54:	mov	w0, #0x0                   	// #0
  411b58:	bl	4024f4 <setlocale@plt+0x8d4>
  411b5c:	b	411c2c <clear@@Base+0xd9e0>
  411b60:	mov	w0, #0xfffffffe            	// #-2
  411b64:	bl	41bacc <error@@Base+0x770>
  411b68:	str	x0, [sp, #40]
  411b6c:	ldr	x0, [sp, #40]
  411b70:	cmn	x0, #0x1
  411b74:	b.ne	411c10 <clear@@Base+0xd9c4>  // b.any
  411b78:	ldr	w0, [sp, #24]
  411b7c:	cmp	w0, #0x0
  411b80:	b.eq	411ba8 <clear@@Base+0xd95c>  // b.none
  411b84:	adrp	x0, 445000 <PC+0x4788>
  411b88:	add	x0, x0, #0x1c8
  411b8c:	ldr	w0, [x0]
  411b90:	sub	w0, w0, #0x1
  411b94:	mov	w1, w0
  411b98:	mov	w0, #0x2                   	// #2
  411b9c:	bl	41bed4 <error@@Base+0xb78>
  411ba0:	cmp	w0, #0x0
  411ba4:	b.eq	411c10 <clear@@Base+0xd9c4>  // b.none
  411ba8:	adrp	x0, 445000 <PC+0x4788>
  411bac:	add	x0, x0, #0x204
  411bb0:	ldr	w0, [x0]
  411bb4:	cmp	w0, #0x0
  411bb8:	b.eq	411c08 <clear@@Base+0xd9bc>  // b.none
  411bbc:	bl	41bea8 <error@@Base+0xb4c>
  411bc0:	cmp	w0, #0x0
  411bc4:	b.eq	411bd0 <clear@@Base+0xd984>  // b.none
  411bc8:	str	xzr, [sp, #40]
  411bcc:	b	411c10 <clear@@Base+0xd9c4>
  411bd0:	mov	w0, #0x0                   	// #0
  411bd4:	bl	41bacc <error@@Base+0x770>
  411bd8:	mov	w3, #0x0                   	// #0
  411bdc:	mov	w2, #0x1                   	// #1
  411be0:	mov	x1, x0
  411be4:	mov	w0, #0x1                   	// #1
  411be8:	bl	411924 <clear@@Base+0xd6d8>
  411bec:	mov	w0, #0xfffffffe            	// #-2
  411bf0:	bl	41bacc <error@@Base+0x770>
  411bf4:	str	x0, [sp, #40]
  411bf8:	ldr	x0, [sp, #40]
  411bfc:	cmn	x0, #0x1
  411c00:	b.eq	411bd0 <clear@@Base+0xd984>  // b.none
  411c04:	b	411c10 <clear@@Base+0xd9c4>
  411c08:	bl	4113e4 <clear@@Base+0xd198>
  411c0c:	b	411c30 <clear@@Base+0xd9e4>
  411c10:	mov	w4, #0x0                   	// #0
  411c14:	ldr	w3, [sp, #20]
  411c18:	ldr	w2, [sp, #24]
  411c1c:	ldr	x1, [sp, #40]
  411c20:	ldr	w0, [sp, #28]
  411c24:	bl	411520 <clear@@Base+0xd2d4>
  411c28:	b	411c30 <clear@@Base+0xd9e4>
  411c2c:	nop
  411c30:	ldp	x29, x30, [sp], #48
  411c34:	ret
  411c38:	stp	x29, x30, [sp, #-48]!
  411c3c:	mov	x29, sp
  411c40:	str	w0, [sp, #28]
  411c44:	str	w1, [sp, #24]
  411c48:	str	w2, [sp, #20]
  411c4c:	mov	w0, #0x0                   	// #0
  411c50:	bl	41bacc <error@@Base+0x770>
  411c54:	str	x0, [sp, #40]
  411c58:	ldr	x0, [sp, #40]
  411c5c:	cmn	x0, #0x1
  411c60:	b.ne	411c88 <clear@@Base+0xda3c>  // b.any
  411c64:	ldr	w0, [sp, #24]
  411c68:	cmp	w0, #0x0
  411c6c:	b.eq	411c80 <clear@@Base+0xda34>  // b.none
  411c70:	mov	w0, #0xffffffff            	// #-1
  411c74:	bl	41bacc <error@@Base+0x770>
  411c78:	cmp	x0, #0x0
  411c7c:	b.ne	411c88 <clear@@Base+0xda3c>  // b.any
  411c80:	bl	4113e4 <clear@@Base+0xd198>
  411c84:	b	411c9c <clear@@Base+0xda50>
  411c88:	ldr	w3, [sp, #20]
  411c8c:	ldr	w2, [sp, #24]
  411c90:	ldr	x1, [sp, #40]
  411c94:	ldr	w0, [sp, #28]
  411c98:	bl	411924 <clear@@Base+0xd6d8>
  411c9c:	ldp	x29, x30, [sp], #48
  411ca0:	ret
  411ca4:	adrp	x0, 441000 <PC+0x788>
  411ca8:	add	x0, x0, #0x870
  411cac:	ldr	w0, [x0]
  411cb0:	cmp	w0, #0x0
  411cb4:	b.eq	411cc0 <clear@@Base+0xda74>  // b.none
  411cb8:	mov	w0, #0x0                   	// #0
  411cbc:	b	411d10 <clear@@Base+0xdac4>
  411cc0:	adrp	x0, 445000 <PC+0x4788>
  411cc4:	add	x0, x0, #0x24c
  411cc8:	ldr	w0, [x0]
  411ccc:	cmp	w0, #0x0
  411cd0:	b.lt	411ce4 <clear@@Base+0xda98>  // b.tstop
  411cd4:	adrp	x0, 445000 <PC+0x4788>
  411cd8:	add	x0, x0, #0x24c
  411cdc:	ldr	w0, [x0]
  411ce0:	b	411d10 <clear@@Base+0xdac4>
  411ce4:	adrp	x0, 445000 <PC+0x4788>
  411ce8:	add	x0, x0, #0x254
  411cec:	ldr	w0, [x0]
  411cf0:	cmp	w0, #0x0
  411cf4:	b.eq	411d0c <clear@@Base+0xdac0>  // b.none
  411cf8:	adrp	x0, 445000 <PC+0x4788>
  411cfc:	add	x0, x0, #0x1c8
  411d00:	ldr	w0, [x0]
  411d04:	sub	w0, w0, #0x2
  411d08:	b	411d10 <clear@@Base+0xdac4>
  411d0c:	mov	w0, #0x2710                	// #10000
  411d10:	ret
  411d14:	stp	x29, x30, [sp, #-32]!
  411d18:	mov	x29, sp
  411d1c:	str	xzr, [sp, #16]
  411d20:	str	wzr, [sp, #28]
  411d24:	b	411d4c <clear@@Base+0xdb00>
  411d28:	ldr	x0, [sp, #16]
  411d2c:	bl	412444 <clear@@Base+0xe1f8>
  411d30:	str	x0, [sp, #16]
  411d34:	ldr	x0, [sp, #16]
  411d38:	cmn	x0, #0x1
  411d3c:	b.eq	411d68 <clear@@Base+0xdb1c>  // b.none
  411d40:	ldr	w0, [sp, #28]
  411d44:	add	w0, w0, #0x1
  411d48:	str	w0, [sp, #28]
  411d4c:	adrp	x0, 445000 <PC+0x4788>
  411d50:	add	x0, x0, #0x1c8
  411d54:	ldr	w0, [x0]
  411d58:	ldr	w1, [sp, #28]
  411d5c:	cmp	w1, w0
  411d60:	b.lt	411d28 <clear@@Base+0xdadc>  // b.tstop
  411d64:	b	411d6c <clear@@Base+0xdb20>
  411d68:	nop
  411d6c:	adrp	x0, 445000 <PC+0x4788>
  411d70:	add	x0, x0, #0x1c8
  411d74:	ldr	w0, [x0]
  411d78:	ldr	w1, [sp, #28]
  411d7c:	cmp	w1, w0
  411d80:	cset	w0, lt  // lt = tstop
  411d84:	and	w0, w0, #0xff
  411d88:	ldp	x29, x30, [sp], #32
  411d8c:	ret
  411d90:	sub	sp, sp, #0x10
  411d94:	str	x0, [sp, #8]
  411d98:	str	w1, [sp, #4]
  411d9c:	b	411dc4 <clear@@Base+0xdb78>
  411da0:	ldr	x0, [sp, #8]
  411da4:	ldr	w1, [x0, #32]
  411da8:	ldr	w0, [sp, #4]
  411dac:	add	w1, w1, w0
  411db0:	ldr	x0, [sp, #8]
  411db4:	str	w1, [x0, #32]
  411db8:	ldr	x0, [sp, #8]
  411dbc:	ldr	x0, [x0]
  411dc0:	str	x0, [sp, #8]
  411dc4:	ldr	x1, [sp, #8]
  411dc8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411dcc:	add	x0, x0, #0x830
  411dd0:	cmp	x1, x0
  411dd4:	b.ne	411da0 <clear@@Base+0xdb54>  // b.any
  411dd8:	nop
  411ddc:	nop
  411de0:	add	sp, sp, #0x10
  411de4:	ret
  411de8:	stp	x29, x30, [sp, #-32]!
  411dec:	mov	x29, sp
  411df0:	str	x0, [sp, #24]
  411df4:	str	x1, [sp, #16]
  411df8:	ldr	x0, [sp, #16]
  411dfc:	cmp	x0, #0x0
  411e00:	b.ne	411e10 <clear@@Base+0xdbc4>  // b.any
  411e04:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  411e08:	add	x0, x0, #0x830
  411e0c:	str	x0, [sp, #16]
  411e10:	ldr	x0, [sp, #16]
  411e14:	ldr	x1, [x0]
  411e18:	ldr	x0, [sp, #24]
  411e1c:	str	x1, [x0]
  411e20:	ldr	x0, [sp, #24]
  411e24:	ldr	x1, [sp, #16]
  411e28:	str	x1, [x0, #8]
  411e2c:	ldr	x0, [sp, #16]
  411e30:	ldr	x0, [x0]
  411e34:	ldr	x1, [sp, #24]
  411e38:	str	x1, [x0, #8]
  411e3c:	ldr	x0, [sp, #16]
  411e40:	ldr	x1, [sp, #24]
  411e44:	str	x1, [x0]
  411e48:	ldr	x0, [sp, #16]
  411e4c:	ldr	w0, [x0, #32]
  411e50:	add	w1, w0, #0x1
  411e54:	ldr	x0, [sp, #24]
  411e58:	str	w1, [x0, #32]
  411e5c:	ldr	x0, [sp, #24]
  411e60:	ldr	x0, [x0]
  411e64:	mov	w1, #0x1                   	// #1
  411e68:	bl	411d90 <clear@@Base+0xdb44>
  411e6c:	adrp	x0, 441000 <PC+0x788>
  411e70:	add	x0, x0, #0x874
  411e74:	ldr	w0, [x0]
  411e78:	add	w1, w0, #0x1
  411e7c:	adrp	x0, 441000 <PC+0x788>
  411e80:	add	x0, x0, #0x874
  411e84:	str	w1, [x0]
  411e88:	nop
  411e8c:	ldp	x29, x30, [sp], #32
  411e90:	ret
  411e94:	stp	x29, x30, [sp, #-32]!
  411e98:	mov	x29, sp
  411e9c:	str	x0, [sp, #24]
  411ea0:	ldr	x0, [sp, #24]
  411ea4:	ldr	x0, [x0]
  411ea8:	ldr	x1, [sp, #24]
  411eac:	ldr	x1, [x1, #8]
  411eb0:	str	x1, [x0, #8]
  411eb4:	ldr	x0, [sp, #24]
  411eb8:	ldr	x0, [x0, #8]
  411ebc:	ldr	x1, [sp, #24]
  411ec0:	ldr	x1, [x1]
  411ec4:	str	x1, [x0]
  411ec8:	ldr	x0, [sp, #24]
  411ecc:	ldr	x0, [x0]
  411ed0:	mov	w1, #0xffffffff            	// #-1
  411ed4:	bl	411d90 <clear@@Base+0xdb44>
  411ed8:	adrp	x0, 441000 <PC+0x788>
  411edc:	add	x0, x0, #0x874
  411ee0:	ldr	w0, [x0]
  411ee4:	sub	w1, w0, #0x1
  411ee8:	adrp	x0, 441000 <PC+0x788>
  411eec:	add	x0, x0, #0x874
  411ef0:	str	w1, [x0]
  411ef4:	nop
  411ef8:	ldp	x29, x30, [sp], #32
  411efc:	ret
  411f00:	stp	x29, x30, [sp, #-48]!
  411f04:	mov	x29, sp
  411f08:	str	x0, [sp, #24]
  411f0c:	str	x1, [sp, #16]
  411f10:	mov	w1, #0x50                  	// #80
  411f14:	mov	w0, #0x1                   	// #1
  411f18:	bl	402344 <setlocale@plt+0x724>
  411f1c:	str	x0, [sp, #40]
  411f20:	ldr	x0, [sp, #24]
  411f24:	bl	402308 <setlocale@plt+0x6e8>
  411f28:	mov	x1, x0
  411f2c:	ldr	x0, [sp, #40]
  411f30:	str	x1, [x0, #16]
  411f34:	ldr	x0, [sp, #40]
  411f38:	mov	x1, #0xffffffffffffffff    	// #-1
  411f3c:	str	x1, [x0, #48]
  411f40:	ldr	x0, [sp, #40]
  411f44:	strb	wzr, [x0, #40]
  411f48:	ldr	x0, [sp, #40]
  411f4c:	str	wzr, [x0, #36]
  411f50:	ldr	x0, [sp, #40]
  411f54:	str	xzr, [x0, #24]
  411f58:	ldr	x1, [sp, #16]
  411f5c:	ldr	x0, [sp, #40]
  411f60:	bl	411de8 <clear@@Base+0xdb9c>
  411f64:	ldr	x0, [sp, #40]
  411f68:	bl	417b0c <clear@@Base+0x138c0>
  411f6c:	ldr	x0, [sp, #40]
  411f70:	ldp	x29, x30, [sp], #48
  411f74:	ret
  411f78:	stp	x29, x30, [sp, #-48]!
  411f7c:	mov	x29, sp
  411f80:	str	x0, [sp, #24]
  411f84:	ldr	x0, [sp, #24]
  411f88:	cmp	x0, #0x0
  411f8c:	b.eq	411ff8 <clear@@Base+0xddac>  // b.none
  411f90:	ldr	x0, [sp, #24]
  411f94:	bl	417a7c <clear@@Base+0x13830>
  411f98:	adrp	x0, 440000 <winch@@Base+0x20630>
  411f9c:	add	x0, x0, #0x888
  411fa0:	ldr	x0, [x0]
  411fa4:	ldr	x1, [sp, #24]
  411fa8:	cmp	x1, x0
  411fac:	b.ne	411fd0 <clear@@Base+0xdd84>  // b.any
  411fb0:	adrp	x0, 440000 <winch@@Base+0x20630>
  411fb4:	add	x0, x0, #0x888
  411fb8:	ldr	x0, [x0]
  411fbc:	bl	4120b4 <clear@@Base+0xde68>
  411fc0:	mov	x1, x0
  411fc4:	adrp	x0, 440000 <winch@@Base+0x20630>
  411fc8:	add	x0, x0, #0x888
  411fcc:	str	x1, [x0]
  411fd0:	ldr	x0, [sp, #24]
  411fd4:	str	x0, [sp, #40]
  411fd8:	ldr	x0, [sp, #40]
  411fdc:	bl	411e94 <clear@@Base+0xdc48>
  411fe0:	ldr	x0, [sp, #40]
  411fe4:	ldr	x0, [x0, #16]
  411fe8:	bl	401a90 <free@plt>
  411fec:	ldr	x0, [sp, #40]
  411ff0:	bl	401a90 <free@plt>
  411ff4:	b	411ffc <clear@@Base+0xddb0>
  411ff8:	nop
  411ffc:	ldp	x29, x30, [sp], #48
  412000:	ret
  412004:	sub	sp, sp, #0x20
  412008:	str	x0, [sp, #8]
  41200c:	ldr	x0, [sp, #8]
  412010:	cmp	x0, #0x0
  412014:	b.eq	412020 <clear@@Base+0xddd4>  // b.none
  412018:	ldr	x0, [sp, #8]
  41201c:	b	412028 <clear@@Base+0xdddc>
  412020:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  412024:	add	x0, x0, #0x830
  412028:	str	x0, [sp, #24]
  41202c:	ldr	x0, [sp, #24]
  412030:	ldr	x1, [x0]
  412034:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  412038:	add	x0, x0, #0x830
  41203c:	cmp	x1, x0
  412040:	b.ne	41204c <clear@@Base+0xde00>  // b.any
  412044:	mov	x0, #0x0                   	// #0
  412048:	b	412054 <clear@@Base+0xde08>
  41204c:	ldr	x0, [sp, #24]
  412050:	ldr	x0, [x0]
  412054:	add	sp, sp, #0x20
  412058:	ret
  41205c:	sub	sp, sp, #0x20
  412060:	str	x0, [sp, #8]
  412064:	ldr	x0, [sp, #8]
  412068:	cmp	x0, #0x0
  41206c:	b.eq	412078 <clear@@Base+0xde2c>  // b.none
  412070:	ldr	x0, [sp, #8]
  412074:	b	412080 <clear@@Base+0xde34>
  412078:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41207c:	add	x0, x0, #0x830
  412080:	str	x0, [sp, #24]
  412084:	ldr	x0, [sp, #24]
  412088:	ldr	x1, [x0, #8]
  41208c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  412090:	add	x0, x0, #0x830
  412094:	cmp	x1, x0
  412098:	b.ne	4120a4 <clear@@Base+0xde58>  // b.any
  41209c:	mov	x0, #0x0                   	// #0
  4120a0:	b	4120ac <clear@@Base+0xde60>
  4120a4:	ldr	x0, [sp, #24]
  4120a8:	ldr	x0, [x0, #8]
  4120ac:	add	sp, sp, #0x20
  4120b0:	ret
  4120b4:	stp	x29, x30, [sp, #-48]!
  4120b8:	mov	x29, sp
  4120bc:	str	x0, [sp, #24]
  4120c0:	ldr	x0, [sp, #24]
  4120c4:	bl	41205c <clear@@Base+0xde10>
  4120c8:	str	x0, [sp, #40]
  4120cc:	ldr	x0, [sp, #40]
  4120d0:	cmp	x0, #0x0
  4120d4:	b.eq	4120e0 <clear@@Base+0xde94>  // b.none
  4120d8:	ldr	x0, [sp, #40]
  4120dc:	b	412104 <clear@@Base+0xdeb8>
  4120e0:	ldr	x0, [sp, #24]
  4120e4:	bl	412004 <clear@@Base+0xddb8>
  4120e8:	str	x0, [sp, #40]
  4120ec:	ldr	x0, [sp, #40]
  4120f0:	cmp	x0, #0x0
  4120f4:	b.eq	412100 <clear@@Base+0xdeb4>  // b.none
  4120f8:	ldr	x0, [sp, #40]
  4120fc:	b	412104 <clear@@Base+0xdeb8>
  412100:	mov	x0, #0x0                   	// #0
  412104:	ldp	x29, x30, [sp], #48
  412108:	ret
  41210c:	adrp	x0, 441000 <PC+0x788>
  412110:	add	x0, x0, #0x874
  412114:	ldr	w0, [x0]
  412118:	ret
  41211c:	stp	x29, x30, [sp, #-64]!
  412120:	mov	x29, sp
  412124:	str	x19, [sp, #16]
  412128:	str	x0, [sp, #40]
  41212c:	ldr	x0, [sp, #40]
  412130:	bl	410d48 <clear@@Base+0xcafc>
  412134:	str	x0, [sp, #48]
  412138:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41213c:	add	x0, x0, #0x830
  412140:	ldr	x0, [x0]
  412144:	str	x0, [sp, #56]
  412148:	b	4121c4 <clear@@Base+0xdf78>
  41214c:	ldr	x0, [sp, #56]
  412150:	ldr	x0, [x0, #16]
  412154:	mov	x1, x0
  412158:	ldr	x0, [sp, #40]
  41215c:	bl	401a70 <strcmp@plt>
  412160:	cmp	w0, #0x0
  412164:	b.eq	412184 <clear@@Base+0xdf38>  // b.none
  412168:	ldr	x0, [sp, #56]
  41216c:	ldr	x0, [x0, #16]
  412170:	mov	x1, x0
  412174:	ldr	x0, [sp, #48]
  412178:	bl	401a70 <strcmp@plt>
  41217c:	cmp	w0, #0x0
  412180:	b.ne	4121b8 <clear@@Base+0xdf6c>  // b.any
  412184:	ldr	x0, [sp, #40]
  412188:	bl	4017b0 <strlen@plt>
  41218c:	mov	x19, x0
  412190:	ldr	x0, [sp, #56]
  412194:	ldr	x0, [x0, #16]
  412198:	bl	4017b0 <strlen@plt>
  41219c:	cmp	x19, x0
  4121a0:	b.cs	4121dc <clear@@Base+0xdf90>  // b.hs, b.nlast
  4121a4:	ldr	x0, [sp, #56]
  4121a8:	ldr	x0, [x0, #16]
  4121ac:	ldr	x1, [sp, #40]
  4121b0:	bl	401ac0 <strcpy@plt>
  4121b4:	b	4121dc <clear@@Base+0xdf90>
  4121b8:	ldr	x0, [sp, #56]
  4121bc:	ldr	x0, [x0]
  4121c0:	str	x0, [sp, #56]
  4121c4:	ldr	x1, [sp, #56]
  4121c8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4121cc:	add	x0, x0, #0x830
  4121d0:	cmp	x1, x0
  4121d4:	b.ne	41214c <clear@@Base+0xdf00>  // b.any
  4121d8:	b	4121e0 <clear@@Base+0xdf94>
  4121dc:	nop
  4121e0:	ldr	x0, [sp, #48]
  4121e4:	bl	401a90 <free@plt>
  4121e8:	ldr	x1, [sp, #56]
  4121ec:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4121f0:	add	x0, x0, #0x830
  4121f4:	cmp	x1, x0
  4121f8:	b.ne	412200 <clear@@Base+0xdfb4>  // b.any
  4121fc:	str	xzr, [sp, #56]
  412200:	ldr	x0, [sp, #56]
  412204:	ldr	x19, [sp, #16]
  412208:	ldp	x29, x30, [sp], #64
  41220c:	ret
  412210:	stp	x29, x30, [sp, #-48]!
  412214:	mov	x29, sp
  412218:	str	x0, [sp, #24]
  41221c:	str	x1, [sp, #16]
  412220:	ldr	x0, [sp, #24]
  412224:	bl	41211c <clear@@Base+0xded0>
  412228:	str	x0, [sp, #40]
  41222c:	ldr	x0, [sp, #40]
  412230:	cmp	x0, #0x0
  412234:	b.ne	412248 <clear@@Base+0xdffc>  // b.any
  412238:	ldr	x1, [sp, #16]
  41223c:	ldr	x0, [sp, #24]
  412240:	bl	411f00 <clear@@Base+0xdcb4>
  412244:	str	x0, [sp, #40]
  412248:	ldr	x0, [sp, #40]
  41224c:	ldp	x29, x30, [sp], #48
  412250:	ret
  412254:	sub	sp, sp, #0x10
  412258:	str	x0, [sp, #8]
  41225c:	ldr	x0, [sp, #8]
  412260:	cmp	x0, #0x0
  412264:	b.ne	412270 <clear@@Base+0xe024>  // b.any
  412268:	mov	x0, #0x0                   	// #0
  41226c:	b	412278 <clear@@Base+0xe02c>
  412270:	ldr	x0, [sp, #8]
  412274:	ldr	x0, [x0, #16]
  412278:	add	sp, sp, #0x10
  41227c:	ret
  412280:	sub	sp, sp, #0x10
  412284:	str	x0, [sp, #8]
  412288:	ldr	x0, [sp, #8]
  41228c:	ldr	w0, [x0, #32]
  412290:	add	sp, sp, #0x10
  412294:	ret
  412298:	sub	sp, sp, #0x10
  41229c:	str	x0, [sp, #8]
  4122a0:	str	x1, [sp]
  4122a4:	ldr	x2, [sp, #8]
  4122a8:	ldr	x0, [sp]
  4122ac:	ldp	x0, x1, [x0]
  4122b0:	stp	x0, x1, [x2, #48]
  4122b4:	nop
  4122b8:	add	sp, sp, #0x10
  4122bc:	ret
  4122c0:	sub	sp, sp, #0x10
  4122c4:	str	x0, [sp, #8]
  4122c8:	str	x1, [sp]
  4122cc:	ldr	x2, [sp]
  4122d0:	ldr	x0, [sp, #8]
  4122d4:	ldp	x0, x1, [x0, #48]
  4122d8:	stp	x0, x1, [x2]
  4122dc:	nop
  4122e0:	add	sp, sp, #0x10
  4122e4:	ret
  4122e8:	sub	sp, sp, #0x10
  4122ec:	str	x0, [sp, #8]
  4122f0:	ldr	x0, [sp, #8]
  4122f4:	mov	w1, #0x1                   	// #1
  4122f8:	strb	w1, [x0, #40]
  4122fc:	nop
  412300:	add	sp, sp, #0x10
  412304:	ret
  412308:	sub	sp, sp, #0x10
  41230c:	str	x0, [sp, #8]
  412310:	ldr	x0, [sp, #8]
  412314:	ldrb	w0, [x0, #40]
  412318:	add	sp, sp, #0x10
  41231c:	ret
  412320:	sub	sp, sp, #0x10
  412324:	str	x0, [sp, #8]
  412328:	str	w1, [sp, #4]
  41232c:	ldr	x0, [sp, #8]
  412330:	ldr	w1, [x0, #36]
  412334:	ldr	w0, [sp, #4]
  412338:	add	w1, w1, w0
  41233c:	ldr	x0, [sp, #8]
  412340:	str	w1, [x0, #36]
  412344:	nop
  412348:	add	sp, sp, #0x10
  41234c:	ret
  412350:	sub	sp, sp, #0x10
  412354:	str	x0, [sp, #8]
  412358:	ldr	x0, [sp, #8]
  41235c:	ldr	w0, [x0, #36]
  412360:	add	sp, sp, #0x10
  412364:	ret
  412368:	sub	sp, sp, #0x10
  41236c:	str	x0, [sp, #8]
  412370:	ldr	x0, [sp, #8]
  412374:	ldr	x0, [x0, #24]
  412378:	add	sp, sp, #0x10
  41237c:	ret
  412380:	sub	sp, sp, #0x10
  412384:	str	x0, [sp, #8]
  412388:	str	x1, [sp]
  41238c:	ldr	x0, [sp, #8]
  412390:	ldr	x1, [sp]
  412394:	str	x1, [x0, #24]
  412398:	nop
  41239c:	add	sp, sp, #0x10
  4123a0:	ret
  4123a4:	sub	sp, sp, #0x10
  4123a8:	str	x0, [sp, #8]
  4123ac:	str	x1, [sp]
  4123b0:	ldr	x0, [sp, #8]
  4123b4:	ldr	x1, [sp]
  4123b8:	str	x1, [x0, #64]
  4123bc:	nop
  4123c0:	add	sp, sp, #0x10
  4123c4:	ret
  4123c8:	sub	sp, sp, #0x10
  4123cc:	str	x0, [sp, #8]
  4123d0:	ldr	x0, [sp, #8]
  4123d4:	ldr	x0, [x0, #64]
  4123d8:	add	sp, sp, #0x10
  4123dc:	ret
  4123e0:	stp	x29, x30, [sp, #-48]!
  4123e4:	mov	x29, sp
  4123e8:	str	x0, [sp, #24]
  4123ec:	str	x1, [sp, #16]
  4123f0:	ldr	x0, [sp, #24]
  4123f4:	str	x0, [sp, #40]
  4123f8:	ldr	x0, [sp, #40]
  4123fc:	ldr	x0, [x0, #72]
  412400:	cmp	x0, #0x0
  412404:	b.eq	412414 <clear@@Base+0xe1c8>  // b.none
  412408:	ldr	x0, [sp, #40]
  41240c:	ldr	x0, [x0, #72]
  412410:	bl	401a90 <free@plt>
  412414:	ldr	x0, [sp, #40]
  412418:	ldr	x1, [sp, #16]
  41241c:	str	x1, [x0, #72]
  412420:	nop
  412424:	ldp	x29, x30, [sp], #48
  412428:	ret
  41242c:	sub	sp, sp, #0x10
  412430:	str	x0, [sp, #8]
  412434:	ldr	x0, [sp, #8]
  412438:	ldr	x0, [x0, #72]
  41243c:	add	sp, sp, #0x10
  412440:	ret
  412444:	stp	x29, x30, [sp, #-96]!
  412448:	mov	x29, sp
  41244c:	str	x19, [sp, #16]
  412450:	str	x0, [sp, #40]
  412454:	ldr	x0, [sp, #40]
  412458:	cmn	x0, #0x1
  41245c:	b.ne	41246c <clear@@Base+0xe220>  // b.any
  412460:	bl	415ec0 <clear@@Base+0x11c74>
  412464:	mov	x0, #0xffffffffffffffff    	// #-1
  412468:	b	412924 <clear@@Base+0xe6d8>
  41246c:	adrp	x0, 445000 <PC+0x4788>
  412470:	add	x0, x0, #0x2c4
  412474:	ldr	w0, [x0]
  412478:	cmp	w0, #0x2
  41247c:	b.eq	4124a0 <clear@@Base+0xe254>  // b.none
  412480:	bl	41f8e0 <error@@Base+0x4584>
  412484:	cmp	w0, #0x0
  412488:	b.ne	4124a0 <clear@@Base+0xe254>  // b.any
  41248c:	adrp	x0, 445000 <PC+0x4788>
  412490:	add	x0, x0, #0x258
  412494:	ldr	w0, [x0]
  412498:	cmp	w0, #0x0
  41249c:	b.eq	4124fc <clear@@Base+0xe2b0>  // b.none
  4124a0:	adrp	x0, 441000 <PC+0x788>
  4124a4:	add	x0, x0, #0x878
  4124a8:	ldr	w1, [x0]
  4124ac:	mov	w0, w1
  4124b0:	lsl	w0, w0, #1
  4124b4:	add	w0, w0, w1
  4124b8:	sxtw	x1, w0
  4124bc:	ldr	x0, [sp, #40]
  4124c0:	add	x1, x1, x0
  4124c4:	adrp	x0, 445000 <PC+0x4788>
  4124c8:	add	x0, x0, #0x204
  4124cc:	ldr	w0, [x0]
  4124d0:	cmp	w0, #0x0
  4124d4:	b.eq	4124e0 <clear@@Base+0xe294>  // b.none
  4124d8:	mov	w0, #0x1                   	// #1
  4124dc:	b	4124e4 <clear@@Base+0xe298>
  4124e0:	mov	w0, #0xffffffff            	// #-1
  4124e4:	mov	w2, w0
  4124e8:	ldr	x0, [sp, #40]
  4124ec:	bl	41f3f8 <error@@Base+0x409c>
  4124f0:	ldr	x0, [sp, #40]
  4124f4:	bl	41dc34 <error@@Base+0x28d8>
  4124f8:	str	x0, [sp, #40]
  4124fc:	ldr	x0, [sp, #40]
  412500:	bl	40555c <clear@@Base+0x1310>
  412504:	cmp	w0, #0x0
  412508:	b.eq	412518 <clear@@Base+0xe2cc>  // b.none
  41250c:	bl	415ec0 <clear@@Base+0x11c74>
  412510:	mov	x0, #0xffffffffffffffff    	// #-1
  412514:	b	412924 <clear@@Base+0xe6d8>
  412518:	ldr	x0, [sp, #40]
  41251c:	str	x0, [sp, #88]
  412520:	adrp	x0, 445000 <PC+0x4788>
  412524:	add	x0, x0, #0x300
  412528:	ldr	w0, [x0]
  41252c:	and	w0, w0, #0x3
  412530:	cmp	w0, #0x0
  412534:	b.eq	412544 <clear@@Base+0xe2f8>  // b.none
  412538:	bl	415ec0 <clear@@Base+0x11c74>
  41253c:	mov	x0, #0xffffffffffffffff    	// #-1
  412540:	b	412924 <clear@@Base+0xe6d8>
  412544:	bl	405b60 <clear@@Base+0x1914>
  412548:	str	w0, [sp, #76]
  41254c:	ldr	w0, [sp, #76]
  412550:	cmn	w0, #0x1
  412554:	b.eq	41257c <clear@@Base+0xe330>  // b.none
  412558:	ldr	w0, [sp, #76]
  41255c:	cmp	w0, #0xa
  412560:	b.ne	41256c <clear@@Base+0xe320>  // b.any
  412564:	bl	405a9c <clear@@Base+0x1850>
  412568:	b	412580 <clear@@Base+0xe334>
  41256c:	ldr	x0, [sp, #88]
  412570:	sub	x0, x0, #0x1
  412574:	str	x0, [sp, #88]
  412578:	b	412520 <clear@@Base+0xe2d4>
  41257c:	nop
  412580:	bl	41374c <clear@@Base+0xf500>
  412584:	ldr	x0, [sp, #88]
  412588:	bl	4138d4 <clear@@Base+0xf688>
  41258c:	ldr	x0, [sp, #88]
  412590:	bl	40555c <clear@@Base+0x1310>
  412594:	ldr	x0, [sp, #88]
  412598:	str	x0, [sp, #80]
  41259c:	b	41262c <clear@@Base+0xe3e0>
  4125a0:	adrp	x0, 445000 <PC+0x4788>
  4125a4:	add	x0, x0, #0x300
  4125a8:	ldr	w0, [x0]
  4125ac:	and	w0, w0, #0x3
  4125b0:	cmp	w0, #0x0
  4125b4:	b.eq	4125c4 <clear@@Base+0xe378>  // b.none
  4125b8:	bl	415ec0 <clear@@Base+0x11c74>
  4125bc:	mov	x0, #0xffffffffffffffff    	// #-1
  4125c0:	b	412924 <clear@@Base+0xe6d8>
  4125c4:	bl	405a9c <clear@@Base+0x1850>
  4125c8:	str	w0, [sp, #76]
  4125cc:	ldr	w0, [sp, #76]
  4125d0:	and	w0, w0, #0xff
  4125d4:	ldr	x1, [sp, #80]
  4125d8:	bl	415068 <clear@@Base+0x10e1c>
  4125dc:	str	w0, [sp, #60]
  4125e0:	ldr	x0, [sp, #80]
  4125e4:	add	x0, x0, #0x1
  4125e8:	str	x0, [sp, #80]
  4125ec:	ldr	w0, [sp, #60]
  4125f0:	cmp	w0, #0x0
  4125f4:	b.le	41262c <clear@@Base+0xe3e0>
  4125f8:	bl	414234 <clear@@Base+0xffe8>
  4125fc:	ldrsw	x0, [sp, #60]
  412600:	ldr	x1, [sp, #80]
  412604:	sub	x0, x1, x0
  412608:	str	x0, [sp, #80]
  41260c:	b	412614 <clear@@Base+0xe3c8>
  412610:	bl	405b60 <clear@@Base+0x1914>
  412614:	ldr	w0, [sp, #60]
  412618:	sub	w0, w0, #0x1
  41261c:	str	w0, [sp, #60]
  412620:	ldr	w0, [sp, #60]
  412624:	cmp	w0, #0x0
  412628:	b.ge	412610 <clear@@Base+0xe3c4>  // b.tcont
  41262c:	ldr	x1, [sp, #80]
  412630:	ldr	x0, [sp, #40]
  412634:	cmp	x1, x0
  412638:	b.lt	4125a0 <clear@@Base+0xe354>  // b.tstop
  41263c:	bl	415a70 <clear@@Base+0x11824>
  412640:	bl	414234 <clear@@Base+0xffe8>
  412644:	bl	405a9c <clear@@Base+0x1850>
  412648:	str	w0, [sp, #76]
  41264c:	ldr	w0, [sp, #76]
  412650:	cmn	w0, #0x1
  412654:	b.ne	412664 <clear@@Base+0xe418>  // b.any
  412658:	bl	415ec0 <clear@@Base+0x11c74>
  41265c:	mov	x0, #0xffffffffffffffff    	// #-1
  412660:	b	412924 <clear@@Base+0xe6d8>
  412664:	ldr	w0, [sp, #76]
  412668:	cmp	w0, #0xa
  41266c:	b.eq	41267c <clear@@Base+0xe430>  // b.none
  412670:	ldr	w0, [sp, #76]
  412674:	cmp	w0, #0xd
  412678:	b.ne	412684 <clear@@Base+0xe438>  // b.any
  41267c:	mov	w0, #0x1                   	// #1
  412680:	b	412688 <clear@@Base+0xe43c>
  412684:	mov	w0, #0x0                   	// #0
  412688:	str	w0, [sp, #72]
  41268c:	str	wzr, [sp, #64]
  412690:	adrp	x0, 445000 <PC+0x4788>
  412694:	add	x0, x0, #0x300
  412698:	ldr	w0, [x0]
  41269c:	and	w0, w0, #0x3
  4126a0:	cmp	w0, #0x0
  4126a4:	b.eq	4126b4 <clear@@Base+0xe468>  // b.none
  4126a8:	bl	415ec0 <clear@@Base+0x11c74>
  4126ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4126b0:	b	412924 <clear@@Base+0xe6d8>
  4126b4:	ldr	w0, [sp, #76]
  4126b8:	cmp	w0, #0xa
  4126bc:	b.eq	4126cc <clear@@Base+0xe480>  // b.none
  4126c0:	ldr	w0, [sp, #76]
  4126c4:	cmn	w0, #0x1
  4126c8:	b.ne	41273c <clear@@Base+0xe4f0>  // b.any
  4126cc:	bl	415a70 <clear@@Base+0x11824>
  4126d0:	str	w0, [sp, #60]
  4126d4:	bl	405a48 <clear@@Base+0x17fc>
  4126d8:	str	x0, [sp, #80]
  4126dc:	ldr	w0, [sp, #60]
  4126e0:	cmp	w0, #0x0
  4126e4:	b.le	412730 <clear@@Base+0xe4e4>
  4126e8:	adrp	x0, 445000 <PC+0x4788>
  4126ec:	add	x0, x0, #0x268
  4126f0:	ldr	w0, [x0]
  4126f4:	cmp	w0, #0x0
  4126f8:	b.ne	412730 <clear@@Base+0xe4e4>  // b.any
  4126fc:	adrp	x0, 445000 <PC+0x4788>
  412700:	add	x0, x0, #0x230
  412704:	ldr	w0, [x0]
  412708:	cmp	w0, #0x0
  41270c:	b.ne	412730 <clear@@Base+0xe4e4>  // b.any
  412710:	ldr	w0, [sp, #60]
  412714:	add	w0, w0, #0x1
  412718:	sxtw	x0, w0
  41271c:	ldr	x1, [sp, #80]
  412720:	sub	x0, x1, x0
  412724:	str	x0, [sp, #80]
  412728:	str	wzr, [sp, #68]
  41272c:	b	412834 <clear@@Base+0xe5e8>
  412730:	mov	w0, #0x1                   	// #1
  412734:	str	w0, [sp, #68]
  412738:	b	412834 <clear@@Base+0xe5e8>
  41273c:	ldr	w0, [sp, #76]
  412740:	cmp	w0, #0xd
  412744:	b.eq	41274c <clear@@Base+0xe500>  // b.none
  412748:	str	wzr, [sp, #72]
  41274c:	ldr	w0, [sp, #76]
  412750:	and	w19, w0, #0xff
  412754:	bl	405a48 <clear@@Base+0x17fc>
  412758:	sub	x0, x0, #0x1
  41275c:	mov	x1, x0
  412760:	mov	w0, w19
  412764:	bl	415068 <clear@@Base+0x10e1c>
  412768:	str	w0, [sp, #60]
  41276c:	ldr	w0, [sp, #60]
  412770:	cmp	w0, #0x0
  412774:	b.le	412828 <clear@@Base+0xe5dc>
  412778:	adrp	x0, 445000 <PC+0x4788>
  41277c:	add	x0, x0, #0x268
  412780:	ldr	w0, [x0]
  412784:	cmp	w0, #0x0
  412788:	b.ne	4127a0 <clear@@Base+0xe554>  // b.any
  41278c:	adrp	x0, 445000 <PC+0x4788>
  412790:	add	x0, x0, #0x230
  412794:	ldr	w0, [x0]
  412798:	cmp	w0, #0x0
  41279c:	b.le	41280c <clear@@Base+0xe5c0>
  4127a0:	adrp	x0, 445000 <PC+0x4788>
  4127a4:	add	x0, x0, #0x300
  4127a8:	ldr	w0, [x0]
  4127ac:	and	w0, w0, #0x3
  4127b0:	cmp	w0, #0x0
  4127b4:	b.eq	4127c4 <clear@@Base+0xe578>  // b.none
  4127b8:	bl	415ec0 <clear@@Base+0x11c74>
  4127bc:	mov	x0, #0xffffffffffffffff    	// #-1
  4127c0:	b	412924 <clear@@Base+0xe6d8>
  4127c4:	bl	405a9c <clear@@Base+0x1850>
  4127c8:	str	w0, [sp, #76]
  4127cc:	ldr	w0, [sp, #76]
  4127d0:	cmp	w0, #0xa
  4127d4:	b.eq	4127e4 <clear@@Base+0xe598>  // b.none
  4127d8:	ldr	w0, [sp, #76]
  4127dc:	cmn	w0, #0x1
  4127e0:	b.ne	4127a0 <clear@@Base+0xe554>  // b.any
  4127e4:	bl	405a48 <clear@@Base+0x17fc>
  4127e8:	str	x0, [sp, #80]
  4127ec:	mov	w0, #0x1                   	// #1
  4127f0:	str	w0, [sp, #68]
  4127f4:	adrp	x0, 445000 <PC+0x4788>
  4127f8:	add	x0, x0, #0x25c
  4127fc:	str	wzr, [x0]
  412800:	mov	w0, #0x1                   	// #1
  412804:	str	w0, [sp, #64]
  412808:	b	412834 <clear@@Base+0xe5e8>
  41280c:	bl	405a48 <clear@@Base+0x17fc>
  412810:	mov	x1, x0
  412814:	ldrsw	x0, [sp, #60]
  412818:	sub	x0, x1, x0
  41281c:	str	x0, [sp, #80]
  412820:	str	wzr, [sp, #68]
  412824:	b	412834 <clear@@Base+0xe5e8>
  412828:	bl	405a9c <clear@@Base+0x1850>
  41282c:	str	w0, [sp, #76]
  412830:	b	412690 <clear@@Base+0xe444>
  412834:	mov	w2, #0x1                   	// #1
  412838:	ldr	w1, [sp, #64]
  41283c:	ldr	w0, [sp, #68]
  412840:	bl	415b38 <clear@@Base+0x118ec>
  412844:	ldr	x0, [sp, #88]
  412848:	bl	41dbc8 <error@@Base+0x286c>
  41284c:	cmp	w0, #0x0
  412850:	b.eq	412860 <clear@@Base+0xe614>  // b.none
  412854:	ldr	x0, [sp, #80]
  412858:	str	x0, [sp, #40]
  41285c:	b	412454 <clear@@Base+0xe208>
  412860:	adrp	x0, 445000 <PC+0x4788>
  412864:	add	x0, x0, #0x258
  412868:	ldr	w0, [x0]
  41286c:	cmp	w0, #0x0
  412870:	b.eq	4128a0 <clear@@Base+0xe654>  // b.none
  412874:	bl	405a48 <clear@@Base+0x17fc>
  412878:	sub	x0, x0, #0x1
  41287c:	mov	x3, #0x0                   	// #0
  412880:	mov	w2, #0x1                   	// #1
  412884:	mov	x1, x0
  412888:	ldr	x0, [sp, #88]
  41288c:	bl	41dd54 <error@@Base+0x29f8>
  412890:	cmp	w0, #0x0
  412894:	b.eq	4128a0 <clear@@Base+0xe654>  // b.none
  412898:	mov	w0, #0x2a                  	// #42
  41289c:	bl	415dcc <clear@@Base+0x11b80>
  4128a0:	adrp	x0, 445000 <PC+0x4788>
  4128a4:	add	x0, x0, #0x234
  4128a8:	ldr	w0, [x0]
  4128ac:	cmp	w0, #0x0
  4128b0:	b.eq	412920 <clear@@Base+0xe6d4>  // b.none
  4128b4:	ldr	w0, [sp, #72]
  4128b8:	cmp	w0, #0x0
  4128bc:	b.eq	412920 <clear@@Base+0xe6d4>  // b.none
  4128c0:	b	4128e8 <clear@@Base+0xe69c>
  4128c4:	adrp	x0, 445000 <PC+0x4788>
  4128c8:	add	x0, x0, #0x300
  4128cc:	ldr	w0, [x0]
  4128d0:	and	w0, w0, #0x3
  4128d4:	cmp	w0, #0x0
  4128d8:	b.eq	4128e8 <clear@@Base+0xe69c>  // b.none
  4128dc:	bl	415ec0 <clear@@Base+0x11c74>
  4128e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4128e4:	b	412924 <clear@@Base+0xe6d8>
  4128e8:	bl	405a9c <clear@@Base+0x1850>
  4128ec:	str	w0, [sp, #76]
  4128f0:	ldr	w0, [sp, #76]
  4128f4:	cmp	w0, #0xa
  4128f8:	b.eq	4128c4 <clear@@Base+0xe678>  // b.none
  4128fc:	ldr	w0, [sp, #76]
  412900:	cmp	w0, #0xd
  412904:	b.eq	4128c4 <clear@@Base+0xe678>  // b.none
  412908:	ldr	w0, [sp, #76]
  41290c:	cmn	w0, #0x1
  412910:	b.eq	412918 <clear@@Base+0xe6cc>  // b.none
  412914:	bl	405b60 <clear@@Base+0x1914>
  412918:	bl	405a48 <clear@@Base+0x17fc>
  41291c:	str	x0, [sp, #80]
  412920:	ldr	x0, [sp, #80]
  412924:	ldr	x19, [sp, #16]
  412928:	ldp	x29, x30, [sp], #96
  41292c:	ret
  412930:	stp	x29, x30, [sp, #-96]!
  412934:	mov	x29, sp
  412938:	str	x19, [sp, #16]
  41293c:	str	x0, [sp, #40]
  412940:	ldr	x0, [sp, #40]
  412944:	cmn	x0, #0x1
  412948:	b.eq	412958 <clear@@Base+0xe70c>  // b.none
  41294c:	ldr	x0, [sp, #40]
  412950:	cmp	x0, #0x0
  412954:	b.gt	412964 <clear@@Base+0xe718>
  412958:	bl	415ec0 <clear@@Base+0x11c74>
  41295c:	mov	x0, #0xffffffffffffffff    	// #-1
  412960:	b	412d3c <clear@@Base+0xeaf0>
  412964:	adrp	x0, 445000 <PC+0x4788>
  412968:	add	x0, x0, #0x2c4
  41296c:	ldr	w0, [x0]
  412970:	cmp	w0, #0x2
  412974:	b.eq	412998 <clear@@Base+0xe74c>  // b.none
  412978:	bl	41f8e0 <error@@Base+0x4584>
  41297c:	cmp	w0, #0x0
  412980:	b.ne	412998 <clear@@Base+0xe74c>  // b.any
  412984:	adrp	x0, 445000 <PC+0x4788>
  412988:	add	x0, x0, #0x258
  41298c:	ldr	w0, [x0]
  412990:	cmp	w0, #0x0
  412994:	b.eq	4129f8 <clear@@Base+0xe7ac>  // b.none
  412998:	adrp	x0, 441000 <PC+0x788>
  41299c:	add	x0, x0, #0x878
  4129a0:	ldr	w1, [x0]
  4129a4:	mov	w0, w1
  4129a8:	lsl	w0, w0, #1
  4129ac:	add	w0, w0, w1
  4129b0:	sxtw	x0, w0
  4129b4:	ldr	x1, [sp, #40]
  4129b8:	cmp	x1, x0
  4129bc:	b.lt	4129e8 <clear@@Base+0xe79c>  // b.tstop
  4129c0:	adrp	x0, 441000 <PC+0x788>
  4129c4:	add	x0, x0, #0x878
  4129c8:	ldr	w1, [x0]
  4129cc:	mov	w0, w1
  4129d0:	lsl	w0, w0, #1
  4129d4:	add	w0, w0, w1
  4129d8:	sxtw	x0, w0
  4129dc:	ldr	x1, [sp, #40]
  4129e0:	sub	x0, x1, x0
  4129e4:	b	4129ec <clear@@Base+0xe7a0>
  4129e8:	mov	x0, #0x0                   	// #0
  4129ec:	mov	w2, #0xffffffff            	// #-1
  4129f0:	ldr	x1, [sp, #40]
  4129f4:	bl	41f3f8 <error@@Base+0x409c>
  4129f8:	ldr	x0, [sp, #40]
  4129fc:	sub	x0, x0, #0x1
  412a00:	bl	40555c <clear@@Base+0x1310>
  412a04:	cmp	w0, #0x0
  412a08:	b.eq	412a18 <clear@@Base+0xe7cc>  // b.none
  412a0c:	bl	415ec0 <clear@@Base+0x11c74>
  412a10:	mov	x0, #0xffffffffffffffff    	// #-1
  412a14:	b	412d3c <clear@@Base+0xeaf0>
  412a18:	adrp	x0, 445000 <PC+0x4788>
  412a1c:	add	x0, x0, #0x234
  412a20:	ldr	w0, [x0]
  412a24:	cmp	w0, #0x0
  412a28:	b.eq	412abc <clear@@Base+0xe870>  // b.none
  412a2c:	bl	405a9c <clear@@Base+0x1850>
  412a30:	bl	405a9c <clear@@Base+0x1850>
  412a34:	str	w0, [sp, #64]
  412a38:	bl	405b60 <clear@@Base+0x1914>
  412a3c:	bl	405b60 <clear@@Base+0x1914>
  412a40:	ldr	w0, [sp, #64]
  412a44:	cmp	w0, #0xa
  412a48:	b.eq	412a80 <clear@@Base+0xe834>  // b.none
  412a4c:	ldr	w0, [sp, #64]
  412a50:	cmp	w0, #0xd
  412a54:	b.ne	412abc <clear@@Base+0xe870>  // b.any
  412a58:	b	412a80 <clear@@Base+0xe834>
  412a5c:	adrp	x0, 445000 <PC+0x4788>
  412a60:	add	x0, x0, #0x300
  412a64:	ldr	w0, [x0]
  412a68:	and	w0, w0, #0x3
  412a6c:	cmp	w0, #0x0
  412a70:	b.eq	412a80 <clear@@Base+0xe834>  // b.none
  412a74:	bl	415ec0 <clear@@Base+0x11c74>
  412a78:	mov	x0, #0xffffffffffffffff    	// #-1
  412a7c:	b	412d3c <clear@@Base+0xeaf0>
  412a80:	bl	405b60 <clear@@Base+0x1914>
  412a84:	str	w0, [sp, #64]
  412a88:	ldr	w0, [sp, #64]
  412a8c:	cmp	w0, #0xa
  412a90:	b.eq	412a5c <clear@@Base+0xe810>  // b.none
  412a94:	ldr	w0, [sp, #64]
  412a98:	cmp	w0, #0xd
  412a9c:	b.eq	412a5c <clear@@Base+0xe810>  // b.none
  412aa0:	ldr	w0, [sp, #64]
  412aa4:	cmn	w0, #0x1
  412aa8:	b.ne	412ab8 <clear@@Base+0xe86c>  // b.any
  412aac:	bl	415ec0 <clear@@Base+0x11c74>
  412ab0:	mov	x0, #0xffffffffffffffff    	// #-1
  412ab4:	b	412d3c <clear@@Base+0xeaf0>
  412ab8:	bl	405a9c <clear@@Base+0x1850>
  412abc:	adrp	x0, 445000 <PC+0x4788>
  412ac0:	add	x0, x0, #0x300
  412ac4:	ldr	w0, [x0]
  412ac8:	and	w0, w0, #0x3
  412acc:	cmp	w0, #0x0
  412ad0:	b.eq	412ae0 <clear@@Base+0xe894>  // b.none
  412ad4:	bl	415ec0 <clear@@Base+0x11c74>
  412ad8:	mov	x0, #0xffffffffffffffff    	// #-1
  412adc:	b	412d3c <clear@@Base+0xeaf0>
  412ae0:	bl	405b60 <clear@@Base+0x1914>
  412ae4:	str	w0, [sp, #64]
  412ae8:	ldr	w0, [sp, #64]
  412aec:	cmp	w0, #0xa
  412af0:	b.ne	412b04 <clear@@Base+0xe8b8>  // b.any
  412af4:	bl	405a48 <clear@@Base+0x17fc>
  412af8:	add	x0, x0, #0x1
  412afc:	str	x0, [sp, #80]
  412b00:	b	412b18 <clear@@Base+0xe8cc>
  412b04:	ldr	w0, [sp, #64]
  412b08:	cmn	w0, #0x1
  412b0c:	b.ne	412abc <clear@@Base+0xe870>  // b.any
  412b10:	bl	405a48 <clear@@Base+0x17fc>
  412b14:	str	x0, [sp, #80]
  412b18:	ldr	x0, [sp, #80]
  412b1c:	str	x0, [sp, #88]
  412b20:	ldr	x0, [sp, #88]
  412b24:	bl	40555c <clear@@Base+0x1310>
  412b28:	cmp	w0, #0x0
  412b2c:	b.eq	412b3c <clear@@Base+0xe8f0>  // b.none
  412b30:	bl	415ec0 <clear@@Base+0x11c74>
  412b34:	mov	x0, #0xffffffffffffffff    	// #-1
  412b38:	b	412d3c <clear@@Base+0xeaf0>
  412b3c:	str	wzr, [sp, #76]
  412b40:	bl	41374c <clear@@Base+0xf500>
  412b44:	ldr	x0, [sp, #88]
  412b48:	bl	4138d4 <clear@@Base+0xf688>
  412b4c:	ldr	x0, [sp, #88]
  412b50:	str	x0, [sp, #56]
  412b54:	ldr	x0, [sp, #88]
  412b58:	bl	40555c <clear@@Base+0x1310>
  412b5c:	str	wzr, [sp, #72]
  412b60:	bl	405a9c <clear@@Base+0x1850>
  412b64:	str	w0, [sp, #64]
  412b68:	ldr	w0, [sp, #64]
  412b6c:	cmn	w0, #0x1
  412b70:	b.eq	412b8c <clear@@Base+0xe940>  // b.none
  412b74:	adrp	x0, 445000 <PC+0x4788>
  412b78:	add	x0, x0, #0x300
  412b7c:	ldr	w0, [x0]
  412b80:	and	w0, w0, #0x3
  412b84:	cmp	w0, #0x0
  412b88:	b.eq	412b98 <clear@@Base+0xe94c>  // b.none
  412b8c:	bl	415ec0 <clear@@Base+0x11c74>
  412b90:	mov	x0, #0xffffffffffffffff    	// #-1
  412b94:	b	412d3c <clear@@Base+0xeaf0>
  412b98:	ldr	x0, [sp, #88]
  412b9c:	add	x0, x0, #0x1
  412ba0:	str	x0, [sp, #88]
  412ba4:	ldr	w0, [sp, #64]
  412ba8:	cmp	w0, #0xa
  412bac:	b.ne	412c08 <clear@@Base+0xe9bc>  // b.any
  412bb0:	bl	415a70 <clear@@Base+0x11824>
  412bb4:	str	w0, [sp, #68]
  412bb8:	ldr	w0, [sp, #68]
  412bbc:	cmp	w0, #0x0
  412bc0:	b.le	412bfc <clear@@Base+0xe9b0>
  412bc4:	adrp	x0, 445000 <PC+0x4788>
  412bc8:	add	x0, x0, #0x268
  412bcc:	ldr	w0, [x0]
  412bd0:	cmp	w0, #0x0
  412bd4:	b.ne	412bfc <clear@@Base+0xe9b0>  // b.any
  412bd8:	adrp	x0, 445000 <PC+0x4788>
  412bdc:	add	x0, x0, #0x230
  412be0:	ldr	w0, [x0]
  412be4:	cmp	w0, #0x0
  412be8:	b.ne	412bfc <clear@@Base+0xe9b0>  // b.any
  412bec:	ldr	w0, [sp, #68]
  412bf0:	add	w0, w0, #0x1
  412bf4:	str	w0, [sp, #68]
  412bf8:	b	412c80 <clear@@Base+0xea34>
  412bfc:	mov	w0, #0x1                   	// #1
  412c00:	str	w0, [sp, #76]
  412c04:	b	412cc0 <clear@@Base+0xea74>
  412c08:	ldr	w0, [sp, #64]
  412c0c:	and	w19, w0, #0xff
  412c10:	bl	405a48 <clear@@Base+0x17fc>
  412c14:	sub	x0, x0, #0x1
  412c18:	mov	x1, x0
  412c1c:	mov	w0, w19
  412c20:	bl	415068 <clear@@Base+0x10e1c>
  412c24:	str	w0, [sp, #68]
  412c28:	ldr	w0, [sp, #68]
  412c2c:	cmp	w0, #0x0
  412c30:	b.le	412cb0 <clear@@Base+0xea64>
  412c34:	adrp	x0, 445000 <PC+0x4788>
  412c38:	add	x0, x0, #0x268
  412c3c:	ldr	w0, [x0]
  412c40:	cmp	w0, #0x0
  412c44:	b.ne	412c5c <clear@@Base+0xea10>  // b.any
  412c48:	adrp	x0, 445000 <PC+0x4788>
  412c4c:	add	x0, x0, #0x230
  412c50:	ldr	w0, [x0]
  412c54:	cmp	w0, #0x0
  412c58:	b.le	412c7c <clear@@Base+0xea30>
  412c5c:	mov	w0, #0x1                   	// #1
  412c60:	str	w0, [sp, #76]
  412c64:	mov	w0, #0x1                   	// #1
  412c68:	str	w0, [sp, #72]
  412c6c:	adrp	x0, 445000 <PC+0x4788>
  412c70:	add	x0, x0, #0x25c
  412c74:	str	wzr, [x0]
  412c78:	b	412cc0 <clear@@Base+0xea74>
  412c7c:	nop
  412c80:	bl	414234 <clear@@Base+0xffe8>
  412c84:	b	412c98 <clear@@Base+0xea4c>
  412c88:	bl	405b60 <clear@@Base+0x1914>
  412c8c:	ldr	x0, [sp, #88]
  412c90:	sub	x0, x0, #0x1
  412c94:	str	x0, [sp, #88]
  412c98:	ldr	w0, [sp, #68]
  412c9c:	sub	w1, w0, #0x1
  412ca0:	str	w1, [sp, #68]
  412ca4:	cmp	w0, #0x0
  412ca8:	b.gt	412c88 <clear@@Base+0xea3c>
  412cac:	b	412b4c <clear@@Base+0xe900>
  412cb0:	ldr	x1, [sp, #88]
  412cb4:	ldr	x0, [sp, #40]
  412cb8:	cmp	x1, x0
  412cbc:	b.lt	412b60 <clear@@Base+0xe914>  // b.tstop
  412cc0:	mov	w2, #0x0                   	// #0
  412cc4:	ldr	w1, [sp, #72]
  412cc8:	ldr	w0, [sp, #76]
  412ccc:	bl	415b38 <clear@@Base+0x118ec>
  412cd0:	ldr	x0, [sp, #80]
  412cd4:	bl	41dbc8 <error@@Base+0x286c>
  412cd8:	cmp	w0, #0x0
  412cdc:	b.eq	412cec <clear@@Base+0xeaa0>  // b.none
  412ce0:	ldr	x0, [sp, #56]
  412ce4:	str	x0, [sp, #40]
  412ce8:	b	412940 <clear@@Base+0xe6f4>
  412cec:	adrp	x0, 445000 <PC+0x4788>
  412cf0:	add	x0, x0, #0x258
  412cf4:	ldr	w0, [x0]
  412cf8:	cmp	w0, #0x0
  412cfc:	b.eq	412d38 <clear@@Base+0xeaec>  // b.none
  412d00:	ldr	x0, [sp, #40]
  412d04:	cmp	x0, #0x0
  412d08:	b.le	412d38 <clear@@Base+0xeaec>
  412d0c:	ldr	x0, [sp, #40]
  412d10:	sub	x0, x0, #0x1
  412d14:	mov	x3, #0x0                   	// #0
  412d18:	mov	w2, #0x1                   	// #1
  412d1c:	mov	x1, x0
  412d20:	ldr	x0, [sp, #80]
  412d24:	bl	41dd54 <error@@Base+0x29f8>
  412d28:	cmp	w0, #0x0
  412d2c:	b.eq	412d38 <clear@@Base+0xeaec>  // b.none
  412d30:	mov	w0, #0x2a                  	// #42
  412d34:	bl	415dcc <clear@@Base+0x11b80>
  412d38:	ldr	x0, [sp, #56]
  412d3c:	ldr	x19, [sp, #16]
  412d40:	ldp	x29, x30, [sp], #96
  412d44:	ret
  412d48:	stp	x29, x30, [sp, #-48]!
  412d4c:	mov	x29, sp
  412d50:	str	x0, [sp, #24]
  412d54:	ldr	x0, [sp, #24]
  412d58:	cmn	x0, #0x1
  412d5c:	b.eq	412e04 <clear@@Base+0xebb8>  // b.none
  412d60:	ldr	x0, [sp, #24]
  412d64:	bl	40555c <clear@@Base+0x1310>
  412d68:	cmp	w0, #0x0
  412d6c:	b.ne	412e18 <clear@@Base+0xebcc>  // b.any
  412d70:	bl	405a9c <clear@@Base+0x1850>
  412d74:	str	w0, [sp, #44]
  412d78:	ldr	w0, [sp, #44]
  412d7c:	cmn	w0, #0x1
  412d80:	b.eq	412db4 <clear@@Base+0xeb68>  // b.none
  412d84:	ldr	w0, [sp, #44]
  412d88:	cmp	w0, #0xa
  412d8c:	b.eq	412d9c <clear@@Base+0xeb50>  // b.none
  412d90:	ldr	w0, [sp, #44]
  412d94:	cmp	w0, #0xd
  412d98:	b.ne	412da4 <clear@@Base+0xeb58>  // b.any
  412d9c:	bl	405b60 <clear@@Base+0x1914>
  412da0:	b	412db8 <clear@@Base+0xeb6c>
  412da4:	ldr	x0, [sp, #24]
  412da8:	add	x0, x0, #0x1
  412dac:	str	x0, [sp, #24]
  412db0:	b	412d70 <clear@@Base+0xeb24>
  412db4:	nop
  412db8:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  412dbc:	add	x0, x0, #0x260
  412dc0:	ldr	x1, [sp, #24]
  412dc4:	str	x1, [x0]
  412dc8:	bl	405b60 <clear@@Base+0x1914>
  412dcc:	str	w0, [sp, #44]
  412dd0:	ldr	w0, [sp, #44]
  412dd4:	cmn	w0, #0x1
  412dd8:	b.eq	412e04 <clear@@Base+0xebb8>  // b.none
  412ddc:	ldr	w0, [sp, #44]
  412de0:	cmp	w0, #0xa
  412de4:	b.eq	412e04 <clear@@Base+0xebb8>  // b.none
  412de8:	ldr	w0, [sp, #44]
  412dec:	cmp	w0, #0xd
  412df0:	b.eq	412e04 <clear@@Base+0xebb8>  // b.none
  412df4:	ldr	x0, [sp, #24]
  412df8:	sub	x0, x0, #0x1
  412dfc:	str	x0, [sp, #24]
  412e00:	b	412dc8 <clear@@Base+0xeb7c>
  412e04:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  412e08:	add	x0, x0, #0x258
  412e0c:	ldr	x1, [sp, #24]
  412e10:	str	x1, [x0]
  412e14:	b	412e1c <clear@@Base+0xebd0>
  412e18:	nop
  412e1c:	ldp	x29, x30, [sp], #48
  412e20:	ret
  412e24:	stp	x29, x30, [sp, #-32]!
  412e28:	mov	x29, sp
  412e2c:	bl	4056f8 <clear@@Base+0x14ac>
  412e30:	cmp	w0, #0x0
  412e34:	b.eq	412e4c <clear@@Base+0xec00>  // b.none
  412e38:	mov	x1, #0x0                   	// #0
  412e3c:	adrp	x0, 425000 <winch@@Base+0x5630>
  412e40:	add	x0, x0, #0x868
  412e44:	bl	41b35c <error@@Base>
  412e48:	b	412ed8 <clear@@Base+0xec8c>
  412e4c:	bl	4177dc <clear@@Base+0x13590>
  412e50:	bl	41bcc4 <error@@Base+0x968>
  412e54:	bl	405a48 <clear@@Base+0x17fc>
  412e58:	str	x0, [sp, #24]
  412e5c:	ldr	x0, [sp, #24]
  412e60:	bl	412930 <clear@@Base+0xe6e4>
  412e64:	str	x0, [sp, #16]
  412e68:	ldr	x0, [sp, #16]
  412e6c:	cmn	x0, #0x1
  412e70:	b.ne	412e94 <clear@@Base+0xec48>  // b.any
  412e74:	adrp	x0, 445000 <PC+0x4788>
  412e78:	add	x0, x0, #0x1c8
  412e7c:	ldr	w0, [x0]
  412e80:	sub	w0, w0, #0x1
  412e84:	mov	w1, w0
  412e88:	mov	x0, #0x0                   	// #0
  412e8c:	bl	4131c4 <clear@@Base+0xef78>
  412e90:	b	412ed8 <clear@@Base+0xec8c>
  412e94:	adrp	x0, 445000 <PC+0x4788>
  412e98:	add	x0, x0, #0x1c8
  412e9c:	ldr	w0, [x0]
  412ea0:	sub	w0, w0, #0x1
  412ea4:	mov	w1, w0
  412ea8:	ldr	x0, [sp, #16]
  412eac:	bl	4131c4 <clear@@Base+0xef78>
  412eb0:	adrp	x0, 445000 <PC+0x4788>
  412eb4:	add	x0, x0, #0x1c8
  412eb8:	ldr	w0, [x0]
  412ebc:	sub	w0, w0, #0x1
  412ec0:	bl	41bacc <error@@Base+0x770>
  412ec4:	mov	x1, x0
  412ec8:	ldr	x0, [sp, #24]
  412ecc:	cmp	x0, x1
  412ed0:	b.eq	412ed8 <clear@@Base+0xec8c>  // b.none
  412ed4:	bl	413038 <clear@@Base+0xedec>
  412ed8:	ldp	x29, x30, [sp], #32
  412edc:	ret
  412ee0:	stp	x29, x30, [sp, #-32]!
  412ee4:	mov	x29, sp
  412ee8:	bl	4057d0 <clear@@Base+0x1584>
  412eec:	cmp	w0, #0x0
  412ef0:	b.eq	412f08 <clear@@Base+0xecbc>  // b.none
  412ef4:	mov	x1, #0x0                   	// #0
  412ef8:	adrp	x0, 425000 <winch@@Base+0x5630>
  412efc:	add	x0, x0, #0x888
  412f00:	bl	41b35c <error@@Base>
  412f04:	b	412f4c <clear@@Base+0xed00>
  412f08:	bl	405a48 <clear@@Base+0x17fc>
  412f0c:	str	x0, [sp, #24]
  412f10:	ldr	x0, [sp, #24]
  412f14:	cmn	x0, #0x1
  412f18:	b.eq	412f4c <clear@@Base+0xed00>  // b.none
  412f1c:	ldr	x0, [sp, #24]
  412f20:	cmp	x0, #0x0
  412f24:	b.le	412f4c <clear@@Base+0xed00>
  412f28:	ldr	x0, [sp, #24]
  412f2c:	sub	x2, x0, #0x1
  412f30:	adrp	x0, 445000 <PC+0x4788>
  412f34:	add	x0, x0, #0x1c8
  412f38:	ldr	w0, [x0]
  412f3c:	sub	w0, w0, #0x1
  412f40:	mov	w1, w0
  412f44:	mov	x0, x2
  412f48:	bl	413134 <clear@@Base+0xeee8>
  412f4c:	ldp	x29, x30, [sp], #32
  412f50:	ret
  412f54:	stp	x29, x30, [sp, #-48]!
  412f58:	mov	x29, sp
  412f5c:	str	x0, [sp, #24]
  412f60:	ldr	x0, [sp, #24]
  412f64:	bl	416aa4 <clear@@Base+0x12858>
  412f68:	str	x0, [sp, #40]
  412f6c:	ldr	x0, [sp, #40]
  412f70:	cmn	x0, #0x1
  412f74:	b.eq	412fc0 <clear@@Base+0xed74>  // b.none
  412f78:	ldr	x0, [sp, #40]
  412f7c:	bl	40555c <clear@@Base+0x1310>
  412f80:	cmp	w0, #0x0
  412f84:	b.ne	412fc0 <clear@@Base+0xed74>  // b.any
  412f88:	adrp	x0, 445000 <PC+0x4788>
  412f8c:	add	x0, x0, #0x28c
  412f90:	ldr	w0, [x0]
  412f94:	cmp	w0, #0x0
  412f98:	b.eq	412fa4 <clear@@Base+0xed58>  // b.none
  412f9c:	ldr	x0, [sp, #40]
  412fa0:	bl	412d48 <clear@@Base+0xeafc>
  412fa4:	adrp	x0, 445000 <PC+0x4788>
  412fa8:	add	x0, x0, #0x27c
  412fac:	ldr	w0, [x0]
  412fb0:	mov	w1, w0
  412fb4:	ldr	x0, [sp, #40]
  412fb8:	bl	4131c4 <clear@@Base+0xef78>
  412fbc:	b	41302c <clear@@Base+0xede0>
  412fc0:	ldr	x0, [sp, #24]
  412fc4:	cmp	x0, #0x1
  412fc8:	b.gt	41300c <clear@@Base+0xedc0>
  412fcc:	bl	4058a8 <clear@@Base+0x165c>
  412fd0:	cmp	w0, #0x0
  412fd4:	b.ne	41300c <clear@@Base+0xedc0>  // b.any
  412fd8:	bl	405a48 <clear@@Base+0x17fc>
  412fdc:	mov	x2, x0
  412fe0:	adrp	x0, 445000 <PC+0x4788>
  412fe4:	add	x0, x0, #0x27c
  412fe8:	ldr	w0, [x0]
  412fec:	mov	w1, w0
  412ff0:	mov	x0, x2
  412ff4:	bl	4131c4 <clear@@Base+0xef78>
  412ff8:	mov	x1, #0x0                   	// #0
  412ffc:	adrp	x0, 425000 <winch@@Base+0x5630>
  413000:	add	x0, x0, #0x8a8
  413004:	bl	41b35c <error@@Base>
  413008:	b	41302c <clear@@Base+0xede0>
  41300c:	ldr	x0, [sp, #24]
  413010:	str	x0, [sp, #32]
  413014:	add	x0, sp, #0x20
  413018:	mov	x1, x0
  41301c:	adrp	x0, 425000 <winch@@Base+0x5630>
  413020:	add	x0, x0, #0x8d0
  413024:	bl	41b35c <error@@Base>
  413028:	nop
  41302c:	nop
  413030:	ldp	x29, x30, [sp], #48
  413034:	ret
  413038:	stp	x29, x30, [sp, #-32]!
  41303c:	mov	x29, sp
  413040:	add	x0, sp, #0x10
  413044:	mov	w1, #0x0                   	// #0
  413048:	bl	41bf64 <error@@Base+0xc08>
  41304c:	bl	41bcc4 <error@@Base+0x968>
  413050:	ldr	x0, [sp, #16]
  413054:	cmn	x0, #0x1
  413058:	b.ne	41306c <clear@@Base+0xee20>  // b.any
  41305c:	mov	w1, #0x1                   	// #1
  413060:	mov	x0, #0x0                   	// #0
  413064:	bl	4131c4 <clear@@Base+0xef78>
  413068:	b	413078 <clear@@Base+0xee2c>
  41306c:	ldr	x0, [sp, #16]
  413070:	ldr	w1, [sp, #24]
  413074:	bl	4131c4 <clear@@Base+0xef78>
  413078:	nop
  41307c:	ldp	x29, x30, [sp], #32
  413080:	ret
  413084:	stp	x29, x30, [sp, #-48]!
  413088:	mov	x29, sp
  41308c:	str	w0, [sp, #28]
  413090:	str	x1, [sp, #16]
  413094:	bl	40599c <clear@@Base+0x1750>
  413098:	str	x0, [sp, #32]
  41309c:	ldr	x0, [sp, #32]
  4130a0:	cmn	x0, #0x1
  4130a4:	b.ne	4130bc <clear@@Base+0xee70>  // b.any
  4130a8:	mov	x1, #0x0                   	// #0
  4130ac:	adrp	x0, 425000 <winch@@Base+0x5630>
  4130b0:	add	x0, x0, #0x8f0
  4130b4:	bl	41b4b0 <error@@Base+0x154>
  4130b8:	bl	4056f8 <clear@@Base+0x14ac>
  4130bc:	bl	40599c <clear@@Base+0x1750>
  4130c0:	str	x0, [sp, #32]
  4130c4:	ldr	x0, [sp, #32]
  4130c8:	cmn	x0, #0x1
  4130cc:	b.ne	4130e4 <clear@@Base+0xee98>  // b.any
  4130d0:	mov	x1, #0x0                   	// #0
  4130d4:	adrp	x0, 425000 <winch@@Base+0x5630>
  4130d8:	add	x0, x0, #0x910
  4130dc:	bl	41b35c <error@@Base>
  4130e0:	b	41312c <clear@@Base+0xeee0>
  4130e4:	ldr	x2, [sp, #16]
  4130e8:	ldr	w1, [sp, #28]
  4130ec:	ldr	x0, [sp, #32]
  4130f0:	bl	41aa24 <clear@@Base+0x167d8>
  4130f4:	str	x0, [sp, #40]
  4130f8:	ldr	x1, [sp, #40]
  4130fc:	ldr	x0, [sp, #32]
  413100:	cmp	x1, x0
  413104:	b.lt	413114 <clear@@Base+0xeec8>  // b.tstop
  413108:	ldr	x0, [sp, #32]
  41310c:	sub	x0, x0, #0x1
  413110:	str	x0, [sp, #40]
  413114:	adrp	x0, 445000 <PC+0x4788>
  413118:	add	x0, x0, #0x27c
  41311c:	ldr	w0, [x0]
  413120:	mov	w1, w0
  413124:	ldr	x0, [sp, #40]
  413128:	bl	413134 <clear@@Base+0xeee8>
  41312c:	ldp	x29, x30, [sp], #48
  413130:	ret
  413134:	stp	x29, x30, [sp, #-48]!
  413138:	mov	x29, sp
  41313c:	str	x0, [sp, #24]
  413140:	str	w1, [sp, #20]
  413144:	ldr	x0, [sp, #24]
  413148:	bl	40555c <clear@@Base+0x1310>
  41314c:	cmp	w0, #0x0
  413150:	b.ne	413190 <clear@@Base+0xef44>  // b.any
  413154:	nop
  413158:	bl	405b60 <clear@@Base+0x1914>
  41315c:	str	w0, [sp, #44]
  413160:	ldr	w0, [sp, #44]
  413164:	cmp	w0, #0xa
  413168:	b.eq	413178 <clear@@Base+0xef2c>  // b.none
  41316c:	ldr	w0, [sp, #44]
  413170:	cmn	w0, #0x1
  413174:	b.ne	413158 <clear@@Base+0xef0c>  // b.any
  413178:	ldr	w0, [sp, #44]
  41317c:	cmp	w0, #0xa
  413180:	b.ne	413188 <clear@@Base+0xef3c>  // b.any
  413184:	bl	405a9c <clear@@Base+0x1850>
  413188:	bl	405a48 <clear@@Base+0x17fc>
  41318c:	str	x0, [sp, #24]
  413190:	adrp	x0, 445000 <PC+0x4788>
  413194:	add	x0, x0, #0x28c
  413198:	ldr	w0, [x0]
  41319c:	cmp	w0, #0x0
  4131a0:	b.eq	4131ac <clear@@Base+0xef60>  // b.none
  4131a4:	ldr	x0, [sp, #24]
  4131a8:	bl	412d48 <clear@@Base+0xeafc>
  4131ac:	ldr	w1, [sp, #20]
  4131b0:	ldr	x0, [sp, #24]
  4131b4:	bl	4131c4 <clear@@Base+0xef78>
  4131b8:	nop
  4131bc:	ldp	x29, x30, [sp], #48
  4131c0:	ret
  4131c4:	stp	x29, x30, [sp, #-80]!
  4131c8:	mov	x29, sp
  4131cc:	str	x19, [sp, #16]
  4131d0:	str	x0, [sp, #40]
  4131d4:	str	w1, [sp, #36]
  4131d8:	ldr	w0, [sp, #36]
  4131dc:	bl	41c0b8 <error@@Base+0xd5c>
  4131e0:	str	w0, [sp, #72]
  4131e4:	ldr	x0, [sp, #40]
  4131e8:	bl	41be0c <error@@Base+0xab0>
  4131ec:	str	w0, [sp, #76]
  4131f0:	ldr	w0, [sp, #76]
  4131f4:	cmp	w0, #0x0
  4131f8:	b.lt	41328c <clear@@Base+0xf040>  // b.tstop
  4131fc:	ldr	w1, [sp, #76]
  413200:	ldr	w0, [sp, #72]
  413204:	sub	w0, w1, w0
  413208:	str	w0, [sp, #76]
  41320c:	ldr	w0, [sp, #76]
  413210:	cmp	w0, #0x0
  413214:	b.le	41323c <clear@@Base+0xeff0>
  413218:	mov	w0, #0xfffffffe            	// #-2
  41321c:	bl	41bacc <error@@Base+0x770>
  413220:	mov	w4, #0x0                   	// #0
  413224:	mov	w3, #0x0                   	// #0
  413228:	mov	w2, #0x1                   	// #1
  41322c:	mov	x1, x0
  413230:	ldr	w0, [sp, #76]
  413234:	bl	411520 <clear@@Base+0xd2d4>
  413238:	b	41326c <clear@@Base+0xf020>
  41323c:	ldr	w0, [sp, #76]
  413240:	cmp	w0, #0x0
  413244:	b.ge	41326c <clear@@Base+0xf020>  // b.tcont
  413248:	ldr	w0, [sp, #76]
  41324c:	neg	w19, w0
  413250:	mov	w0, #0x0                   	// #0
  413254:	bl	41bacc <error@@Base+0x770>
  413258:	mov	w3, #0x0                   	// #0
  41325c:	mov	w2, #0x1                   	// #1
  413260:	mov	x1, x0
  413264:	mov	w0, w19
  413268:	bl	411924 <clear@@Base+0xd6d8>
  41326c:	adrp	x0, 445000 <PC+0x4788>
  413270:	add	x0, x0, #0x28c
  413274:	ldr	w0, [x0]
  413278:	cmp	w0, #0x0
  41327c:	b.eq	4134f0 <clear@@Base+0xf2a4>  // b.none
  413280:	mov	w0, #0x1                   	// #1
  413284:	bl	41d4e0 <error@@Base+0x2184>
  413288:	b	4134f0 <clear@@Base+0xf2a4>
  41328c:	ldr	x0, [sp, #40]
  413290:	bl	40555c <clear@@Base+0x1310>
  413294:	cmp	w0, #0x0
  413298:	b.eq	4132b0 <clear@@Base+0xf064>  // b.none
  41329c:	mov	x1, #0x0                   	// #0
  4132a0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4132a4:	add	x0, x0, #0x930
  4132a8:	bl	41b35c <error@@Base>
  4132ac:	b	413504 <clear@@Base+0xf2b8>
  4132b0:	mov	w0, #0x0                   	// #0
  4132b4:	bl	41bacc <error@@Base+0x770>
  4132b8:	str	x0, [sp, #64]
  4132bc:	mov	w0, #0xfffffffe            	// #-2
  4132c0:	bl	41bacc <error@@Base+0x770>
  4132c4:	str	x0, [sp, #56]
  4132c8:	ldr	x0, [sp, #64]
  4132cc:	cmn	x0, #0x1
  4132d0:	b.eq	4132e4 <clear@@Base+0xf098>  // b.none
  4132d4:	ldr	x1, [sp, #40]
  4132d8:	ldr	x0, [sp, #64]
  4132dc:	cmp	x1, x0
  4132e0:	b.lt	4133ec <clear@@Base+0xf1a0>  // b.tstop
  4132e4:	str	wzr, [sp, #76]
  4132e8:	b	413380 <clear@@Base+0xf134>
  4132ec:	ldr	x0, [sp, #56]
  4132f0:	cmn	x0, #0x1
  4132f4:	b.eq	41335c <clear@@Base+0xf110>  // b.none
  4132f8:	ldr	x1, [sp, #40]
  4132fc:	ldr	x0, [sp, #56]
  413300:	cmp	x1, x0
  413304:	b.gt	41335c <clear@@Base+0xf110>
  413308:	adrp	x0, 445000 <PC+0x4788>
  41330c:	add	x0, x0, #0x1c8
  413310:	ldr	w1, [x0]
  413314:	ldr	w0, [sp, #72]
  413318:	sub	w1, w1, w0
  41331c:	ldr	w0, [sp, #76]
  413320:	add	w0, w1, w0
  413324:	sub	w0, w0, #0x1
  413328:	mov	w4, #0x0                   	// #0
  41332c:	mov	w3, #0x0                   	// #0
  413330:	mov	w2, #0x1                   	// #1
  413334:	ldr	x1, [sp, #56]
  413338:	bl	411520 <clear@@Base+0xd2d4>
  41333c:	adrp	x0, 445000 <PC+0x4788>
  413340:	add	x0, x0, #0x28c
  413344:	ldr	w0, [x0]
  413348:	cmp	w0, #0x0
  41334c:	b.eq	4134f8 <clear@@Base+0xf2ac>  // b.none
  413350:	mov	w0, #0x1                   	// #1
  413354:	bl	41d4e0 <error@@Base+0x2184>
  413358:	b	4134f8 <clear@@Base+0xf2ac>
  41335c:	ldr	x0, [sp, #40]
  413360:	bl	412930 <clear@@Base+0xe6e4>
  413364:	str	x0, [sp, #40]
  413368:	ldr	x0, [sp, #40]
  41336c:	cmn	x0, #0x1
  413370:	b.eq	413394 <clear@@Base+0xf148>  // b.none
  413374:	ldr	w0, [sp, #76]
  413378:	add	w0, w0, #0x1
  41337c:	str	w0, [sp, #76]
  413380:	ldr	w1, [sp, #76]
  413384:	ldr	w0, [sp, #72]
  413388:	cmp	w1, w0
  41338c:	b.lt	4132ec <clear@@Base+0xf0a0>  // b.tstop
  413390:	b	413398 <clear@@Base+0xf14c>
  413394:	nop
  413398:	bl	4177dc <clear@@Base+0x13590>
  41339c:	adrp	x0, 445000 <PC+0x4788>
  4133a0:	add	x0, x0, #0x218
  4133a4:	str	wzr, [x0]
  4133a8:	adrp	x0, 445000 <PC+0x4788>
  4133ac:	add	x0, x0, #0x21c
  4133b0:	str	wzr, [x0]
  4133b4:	adrp	x0, 445000 <PC+0x4788>
  4133b8:	add	x0, x0, #0x1c8
  4133bc:	ldr	w0, [x0]
  4133c0:	sub	w5, w0, #0x1
  4133c4:	ldr	w1, [sp, #72]
  4133c8:	ldr	w0, [sp, #76]
  4133cc:	sub	w0, w1, w0
  4133d0:	mov	w4, w0
  4133d4:	mov	w3, #0x0                   	// #0
  4133d8:	mov	w2, #0x1                   	// #1
  4133dc:	ldr	x1, [sp, #40]
  4133e0:	mov	w0, w5
  4133e4:	bl	411520 <clear@@Base+0xd2d4>
  4133e8:	b	413504 <clear@@Base+0xf2b8>
  4133ec:	ldr	w0, [sp, #72]
  4133f0:	str	w0, [sp, #76]
  4133f4:	b	413470 <clear@@Base+0xf224>
  4133f8:	ldr	x0, [sp, #40]
  4133fc:	bl	412444 <clear@@Base+0xe1f8>
  413400:	str	x0, [sp, #40]
  413404:	ldr	x0, [sp, #40]
  413408:	cmn	x0, #0x1
  41340c:	b.eq	413490 <clear@@Base+0xf244>  // b.none
  413410:	ldr	x0, [sp, #40]
  413414:	bl	41dc34 <error@@Base+0x28d8>
  413418:	str	x0, [sp, #40]
  41341c:	ldr	x1, [sp, #40]
  413420:	ldr	x0, [sp, #64]
  413424:	cmp	x1, x0
  413428:	b.lt	413464 <clear@@Base+0xf218>  // b.tstop
  41342c:	ldr	w0, [sp, #76]
  413430:	add	w0, w0, #0x1
  413434:	mov	w3, #0x0                   	// #0
  413438:	mov	w2, #0x1                   	// #1
  41343c:	ldr	x1, [sp, #64]
  413440:	bl	411924 <clear@@Base+0xd6d8>
  413444:	adrp	x0, 445000 <PC+0x4788>
  413448:	add	x0, x0, #0x28c
  41344c:	ldr	w0, [x0]
  413450:	cmp	w0, #0x0
  413454:	b.eq	413500 <clear@@Base+0xf2b4>  // b.none
  413458:	mov	w0, #0x1                   	// #1
  41345c:	bl	41d4e0 <error@@Base+0x2184>
  413460:	b	413500 <clear@@Base+0xf2b4>
  413464:	ldr	w0, [sp, #76]
  413468:	add	w0, w0, #0x1
  41346c:	str	w0, [sp, #76]
  413470:	adrp	x0, 445000 <PC+0x4788>
  413474:	add	x0, x0, #0x1c8
  413478:	ldr	w0, [x0]
  41347c:	sub	w0, w0, #0x1
  413480:	ldr	w1, [sp, #76]
  413484:	cmp	w1, w0
  413488:	b.lt	4133f8 <clear@@Base+0xf1ac>  // b.tstop
  41348c:	b	413494 <clear@@Base+0xf248>
  413490:	nop
  413494:	bl	4177dc <clear@@Base+0x13590>
  413498:	adrp	x0, 445000 <PC+0x4788>
  41349c:	add	x0, x0, #0x254
  4134a0:	ldr	w0, [x0]
  4134a4:	cmp	w0, #0x0
  4134a8:	b.ne	4134b4 <clear@@Base+0xf268>  // b.any
  4134ac:	bl	40424c <clear@@Base>
  4134b0:	b	4134b8 <clear@@Base+0xf26c>
  4134b4:	bl	404064 <setlocale@plt+0x2444>
  4134b8:	adrp	x0, 445000 <PC+0x4788>
  4134bc:	add	x0, x0, #0x21c
  4134c0:	str	wzr, [x0]
  4134c4:	ldr	x0, [sp, #40]
  4134c8:	bl	41bc30 <error@@Base+0x8d4>
  4134cc:	adrp	x0, 445000 <PC+0x4788>
  4134d0:	add	x0, x0, #0x1c8
  4134d4:	ldr	w0, [x0]
  4134d8:	sub	w0, w0, #0x1
  4134dc:	mov	w3, #0x0                   	// #0
  4134e0:	mov	w2, #0x1                   	// #1
  4134e4:	ldr	x1, [sp, #40]
  4134e8:	bl	411924 <clear@@Base+0xd6d8>
  4134ec:	b	413504 <clear@@Base+0xf2b8>
  4134f0:	nop
  4134f4:	b	413504 <clear@@Base+0xf2b8>
  4134f8:	nop
  4134fc:	b	413504 <clear@@Base+0xf2b8>
  413500:	nop
  413504:	ldr	x19, [sp, #16]
  413508:	ldp	x29, x30, [sp], #80
  41350c:	ret
  413510:	stp	x29, x30, [sp, #-16]!
  413514:	mov	x29, sp
  413518:	adrp	x0, 425000 <winch@@Base+0x5630>
  41351c:	add	x0, x0, #0x958
  413520:	bl	40e4d8 <clear@@Base+0xa28c>
  413524:	mov	x1, x0
  413528:	adrp	x0, 441000 <PC+0x788>
  41352c:	add	x0, x0, #0xac8
  413530:	str	x1, [x0]
  413534:	adrp	x0, 441000 <PC+0x788>
  413538:	add	x0, x0, #0xac8
  41353c:	ldr	x0, [x0]
  413540:	bl	40e588 <clear@@Base+0xa33c>
  413544:	cmp	w0, #0x0
  413548:	b.eq	413560 <clear@@Base+0xf314>  // b.none
  41354c:	adrp	x0, 441000 <PC+0x788>
  413550:	add	x0, x0, #0xac8
  413554:	adrp	x1, 425000 <winch@@Base+0x5630>
  413558:	add	x1, x1, #0x970
  41355c:	str	x1, [x0]
  413560:	adrp	x0, 425000 <winch@@Base+0x5630>
  413564:	add	x0, x0, #0x978
  413568:	bl	40e4d8 <clear@@Base+0xa28c>
  41356c:	mov	x1, x0
  413570:	adrp	x0, 441000 <PC+0x788>
  413574:	add	x0, x0, #0xad0
  413578:	str	x1, [x0]
  41357c:	adrp	x0, 441000 <PC+0x788>
  413580:	add	x0, x0, #0xad0
  413584:	ldr	x0, [x0]
  413588:	bl	40e588 <clear@@Base+0xa33c>
  41358c:	cmp	w0, #0x0
  413590:	b.eq	4135a8 <clear@@Base+0xf35c>  // b.none
  413594:	adrp	x0, 441000 <PC+0x788>
  413598:	add	x0, x0, #0xad0
  41359c:	adrp	x1, 425000 <winch@@Base+0x5630>
  4135a0:	add	x1, x1, #0x990
  4135a4:	str	x1, [x0]
  4135a8:	mov	w1, #0x1                   	// #1
  4135ac:	mov	w0, #0x400                 	// #1024
  4135b0:	bl	402344 <setlocale@plt+0x724>
  4135b4:	mov	x1, x0
  4135b8:	adrp	x0, 441000 <PC+0x788>
  4135bc:	add	x0, x0, #0xa80
  4135c0:	str	x1, [x0]
  4135c4:	mov	w1, #0x1                   	// #1
  4135c8:	mov	w0, #0x400                 	// #1024
  4135cc:	bl	402344 <setlocale@plt+0x724>
  4135d0:	mov	x1, x0
  4135d4:	adrp	x0, 441000 <PC+0x788>
  4135d8:	add	x0, x0, #0xa88
  4135dc:	str	x1, [x0]
  4135e0:	adrp	x0, 441000 <PC+0x788>
  4135e4:	add	x0, x0, #0x878
  4135e8:	mov	w1, #0x400                 	// #1024
  4135ec:	str	w1, [x0]
  4135f0:	nop
  4135f4:	ldp	x29, x30, [sp], #16
  4135f8:	ret
  4135fc:	stp	x29, x30, [sp, #-48]!
  413600:	mov	x29, sp
  413604:	adrp	x0, 441000 <PC+0x788>
  413608:	add	x0, x0, #0x878
  41360c:	ldr	w0, [x0]
  413610:	lsl	w0, w0, #1
  413614:	str	w0, [sp, #44]
  413618:	ldrsw	x0, [sp, #44]
  41361c:	mov	x1, #0x1                   	// #1
  413620:	bl	4019e0 <calloc@plt>
  413624:	str	x0, [sp, #32]
  413628:	ldrsw	x0, [sp, #44]
  41362c:	mov	x1, #0x1                   	// #1
  413630:	bl	4019e0 <calloc@plt>
  413634:	str	x0, [sp, #24]
  413638:	ldr	x0, [sp, #32]
  41363c:	cmp	x0, #0x0
  413640:	b.eq	413650 <clear@@Base+0xf404>  // b.none
  413644:	ldr	x0, [sp, #24]
  413648:	cmp	x0, #0x0
  41364c:	b.ne	413680 <clear@@Base+0xf434>  // b.any
  413650:	ldr	x0, [sp, #24]
  413654:	cmp	x0, #0x0
  413658:	b.eq	413664 <clear@@Base+0xf418>  // b.none
  41365c:	ldr	x0, [sp, #24]
  413660:	bl	401a90 <free@plt>
  413664:	ldr	x0, [sp, #32]
  413668:	cmp	x0, #0x0
  41366c:	b.eq	413678 <clear@@Base+0xf42c>  // b.none
  413670:	ldr	x0, [sp, #32]
  413674:	bl	401a90 <free@plt>
  413678:	mov	w0, #0x1                   	// #1
  41367c:	b	413724 <clear@@Base+0xf4d8>
  413680:	adrp	x0, 441000 <PC+0x788>
  413684:	add	x0, x0, #0xa80
  413688:	ldr	x1, [x0]
  41368c:	adrp	x0, 441000 <PC+0x788>
  413690:	add	x0, x0, #0x878
  413694:	ldr	w0, [x0]
  413698:	sxtw	x0, w0
  41369c:	mov	x2, x0
  4136a0:	ldr	x0, [sp, #32]
  4136a4:	bl	4017a0 <memcpy@plt>
  4136a8:	adrp	x0, 441000 <PC+0x788>
  4136ac:	add	x0, x0, #0xa88
  4136b0:	ldr	x1, [x0]
  4136b4:	adrp	x0, 441000 <PC+0x788>
  4136b8:	add	x0, x0, #0x878
  4136bc:	ldr	w0, [x0]
  4136c0:	sxtw	x0, w0
  4136c4:	mov	x2, x0
  4136c8:	ldr	x0, [sp, #24]
  4136cc:	bl	4017a0 <memcpy@plt>
  4136d0:	adrp	x0, 441000 <PC+0x788>
  4136d4:	add	x0, x0, #0xa88
  4136d8:	ldr	x0, [x0]
  4136dc:	bl	401a90 <free@plt>
  4136e0:	adrp	x0, 441000 <PC+0x788>
  4136e4:	add	x0, x0, #0xa80
  4136e8:	ldr	x0, [x0]
  4136ec:	bl	401a90 <free@plt>
  4136f0:	adrp	x0, 441000 <PC+0x788>
  4136f4:	add	x0, x0, #0xa80
  4136f8:	ldr	x1, [sp, #32]
  4136fc:	str	x1, [x0]
  413700:	adrp	x0, 441000 <PC+0x788>
  413704:	add	x0, x0, #0xa88
  413708:	ldr	x1, [sp, #24]
  41370c:	str	x1, [x0]
  413710:	adrp	x0, 441000 <PC+0x788>
  413714:	add	x0, x0, #0x878
  413718:	ldr	w1, [sp, #44]
  41371c:	str	w1, [x0]
  413720:	mov	w0, #0x0                   	// #0
  413724:	ldp	x29, x30, [sp], #48
  413728:	ret
  41372c:	sub	sp, sp, #0x10
  413730:	str	x0, [sp, #8]
  413734:	ldr	x0, [sp, #8]
  413738:	cmp	x0, #0x7f
  41373c:	cset	w0, ls  // ls = plast
  413740:	and	w0, w0, #0xff
  413744:	add	sp, sp, #0x10
  413748:	ret
  41374c:	adrp	x0, 441000 <PC+0x788>
  413750:	add	x0, x0, #0xa94
  413754:	str	wzr, [x0]
  413758:	adrp	x0, 441000 <PC+0x788>
  41375c:	add	x0, x0, #0xa98
  413760:	str	wzr, [x0]
  413764:	adrp	x0, 441000 <PC+0x788>
  413768:	add	x0, x0, #0xa9c
  41376c:	str	wzr, [x0]
  413770:	adrp	x0, 441000 <PC+0x788>
  413774:	add	x0, x0, #0xaa0
  413778:	str	wzr, [x0]
  41377c:	adrp	x0, 441000 <PC+0x788>
  413780:	add	x0, x0, #0xa90
  413784:	str	wzr, [x0]
  413788:	adrp	x0, 441000 <PC+0x788>
  41378c:	add	x0, x0, #0xaa4
  413790:	str	wzr, [x0]
  413794:	adrp	x0, 441000 <PC+0x788>
  413798:	add	x0, x0, #0xaa8
  41379c:	str	wzr, [x0]
  4137a0:	adrp	x0, 441000 <PC+0x788>
  4137a4:	add	x0, x0, #0xae0
  4137a8:	str	wzr, [x0]
  4137ac:	adrp	x0, 441000 <PC+0x788>
  4137b0:	add	x0, x0, #0xaac
  4137b4:	str	wzr, [x0]
  4137b8:	adrp	x0, 441000 <PC+0x788>
  4137bc:	add	x0, x0, #0xab8
  4137c0:	str	xzr, [x0]
  4137c4:	adrp	x0, 441000 <PC+0x788>
  4137c8:	add	x0, x0, #0xab0
  4137cc:	str	wzr, [x0]
  4137d0:	adrp	x0, 445000 <PC+0x4788>
  4137d4:	add	x0, x0, #0x258
  4137d8:	ldr	w0, [x0]
  4137dc:	cmp	w0, #0x0
  4137e0:	b.eq	413800 <clear@@Base+0xf5b4>  // b.none
  4137e4:	adrp	x0, 441000 <PC+0x788>
  4137e8:	add	x0, x0, #0xab0
  4137ec:	ldr	w0, [x0]
  4137f0:	add	w1, w0, #0x2
  4137f4:	adrp	x0, 441000 <PC+0x788>
  4137f8:	add	x0, x0, #0xab0
  4137fc:	str	w1, [x0]
  413800:	nop
  413804:	ret
  413808:	sub	sp, sp, #0x10
  41380c:	str	w0, [sp, #12]
  413810:	mov	w0, w1
  413814:	mov	w1, w2
  413818:	strb	w0, [sp, #8]
  41381c:	mov	w0, w1
  413820:	strb	w0, [sp, #4]
  413824:	adrp	x0, 441000 <PC+0x788>
  413828:	add	x0, x0, #0xa80
  41382c:	ldr	x1, [x0]
  413830:	ldrsw	x0, [sp, #12]
  413834:	add	x0, x1, x0
  413838:	ldrb	w1, [sp, #8]
  41383c:	strb	w1, [x0]
  413840:	adrp	x0, 441000 <PC+0x788>
  413844:	add	x0, x0, #0xa88
  413848:	ldr	x1, [x0]
  41384c:	ldrsw	x0, [sp, #12]
  413850:	add	x0, x1, x0
  413854:	ldrb	w1, [sp, #4]
  413858:	strb	w1, [x0]
  41385c:	nop
  413860:	add	sp, sp, #0x10
  413864:	ret
  413868:	stp	x29, x30, [sp, #-32]!
  41386c:	mov	x29, sp
  413870:	str	w2, [sp, #20]
  413874:	strb	w0, [sp, #28]
  413878:	mov	w0, w1
  41387c:	strb	w0, [sp, #24]
  413880:	adrp	x0, 441000 <PC+0x788>
  413884:	add	x0, x0, #0xa94
  413888:	ldr	w0, [x0]
  41388c:	add	w2, w0, #0x1
  413890:	adrp	x1, 441000 <PC+0x788>
  413894:	add	x1, x1, #0xa94
  413898:	str	w2, [x1]
  41389c:	ldrb	w1, [sp, #28]
  4138a0:	ldrb	w2, [sp, #24]
  4138a4:	bl	413808 <clear@@Base+0xf5bc>
  4138a8:	adrp	x0, 441000 <PC+0x788>
  4138ac:	add	x0, x0, #0xa98
  4138b0:	ldr	w1, [x0]
  4138b4:	ldr	w0, [sp, #20]
  4138b8:	add	w1, w1, w0
  4138bc:	adrp	x0, 441000 <PC+0x788>
  4138c0:	add	x0, x0, #0xa98
  4138c4:	str	w1, [x0]
  4138c8:	nop
  4138cc:	ldp	x29, x30, [sp], #32
  4138d0:	ret
  4138d4:	stp	x29, x30, [sp, #-96]!
  4138d8:	mov	x29, sp
  4138dc:	str	x0, [sp, #24]
  4138e0:	str	xzr, [sp, #88]
  4138e4:	adrp	x0, 445000 <PC+0x4788>
  4138e8:	add	x0, x0, #0x244
  4138ec:	ldr	w0, [x0]
  4138f0:	cmp	w0, #0x2
  4138f4:	b.ne	413904 <clear@@Base+0xf6b8>  // b.any
  4138f8:	ldr	x0, [sp, #24]
  4138fc:	bl	4167e8 <clear@@Base+0x1259c>
  413900:	str	x0, [sp, #88]
  413904:	adrp	x0, 445000 <PC+0x4788>
  413908:	add	x0, x0, #0x258
  41390c:	ldr	w0, [x0]
  413910:	cmp	w0, #0x0
  413914:	b.eq	4139bc <clear@@Base+0xf770>  // b.none
  413918:	str	wzr, [sp, #80]
  41391c:	ldr	x0, [sp, #24]
  413920:	bl	417998 <clear@@Base+0x1374c>
  413924:	strb	w0, [sp, #79]
  413928:	ldrb	w0, [sp, #79]
  41392c:	cmp	w0, #0x0
  413930:	b.eq	413944 <clear@@Base+0xf6f8>  // b.none
  413934:	ldr	w0, [sp, #80]
  413938:	orr	w0, w0, #0x40
  41393c:	str	w0, [sp, #80]
  413940:	b	41399c <clear@@Base+0xf750>
  413944:	mov	w0, #0x20                  	// #32
  413948:	strb	w0, [sp, #79]
  41394c:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  413950:	add	x0, x0, #0x258
  413954:	ldr	x0, [x0]
  413958:	cmn	x0, #0x1
  41395c:	b.eq	41399c <clear@@Base+0xf750>  // b.none
  413960:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  413964:	add	x0, x0, #0x258
  413968:	ldr	x0, [x0]
  41396c:	ldr	x1, [sp, #24]
  413970:	cmp	x1, x0
  413974:	b.lt	41399c <clear@@Base+0xf750>  // b.tstop
  413978:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41397c:	add	x0, x0, #0x260
  413980:	ldr	x0, [x0]
  413984:	ldr	x1, [sp, #24]
  413988:	cmp	x1, x0
  41398c:	b.gt	41399c <clear@@Base+0xf750>
  413990:	ldr	w0, [sp, #80]
  413994:	orr	w0, w0, #0x40
  413998:	str	w0, [sp, #80]
  41399c:	ldrb	w0, [sp, #79]
  4139a0:	mov	w2, #0x1                   	// #1
  4139a4:	ldr	w1, [sp, #80]
  4139a8:	bl	413868 <clear@@Base+0xf61c>
  4139ac:	mov	w2, #0x1                   	// #1
  4139b0:	mov	w1, #0x0                   	// #0
  4139b4:	mov	w0, #0x20                  	// #32
  4139b8:	bl	413868 <clear@@Base+0xf61c>
  4139bc:	adrp	x0, 445000 <PC+0x4788>
  4139c0:	add	x0, x0, #0x244
  4139c4:	ldr	w0, [x0]
  4139c8:	cmp	w0, #0x2
  4139cc:	b.ne	413acc <clear@@Base+0xf880>  // b.any
  4139d0:	str	wzr, [sp, #72]
  4139d4:	add	x0, sp, #0x28
  4139d8:	mov	x1, x0
  4139dc:	ldr	x0, [sp, #88]
  4139e0:	bl	41adf4 <clear@@Base+0x16ba8>
  4139e4:	add	x0, sp, #0x28
  4139e8:	bl	4017b0 <strlen@plt>
  4139ec:	str	w0, [sp, #68]
  4139f0:	ldr	w0, [sp, #68]
  4139f4:	cmp	w0, #0x6
  4139f8:	b.gt	413a0c <clear@@Base+0xf7c0>
  4139fc:	mov	w1, #0x7                   	// #7
  413a00:	ldr	w0, [sp, #68]
  413a04:	sub	w0, w1, w0
  413a08:	str	w0, [sp, #72]
  413a0c:	str	wzr, [sp, #84]
  413a10:	b	413a30 <clear@@Base+0xf7e4>
  413a14:	mov	w2, #0x1                   	// #1
  413a18:	mov	w1, #0x0                   	// #0
  413a1c:	mov	w0, #0x20                  	// #32
  413a20:	bl	413868 <clear@@Base+0xf61c>
  413a24:	ldr	w0, [sp, #84]
  413a28:	add	w0, w0, #0x1
  413a2c:	str	w0, [sp, #84]
  413a30:	ldr	w1, [sp, #84]
  413a34:	ldr	w0, [sp, #72]
  413a38:	cmp	w1, w0
  413a3c:	b.lt	413a14 <clear@@Base+0xf7c8>  // b.tstop
  413a40:	str	wzr, [sp, #84]
  413a44:	b	413a6c <clear@@Base+0xf820>
  413a48:	ldrsw	x0, [sp, #84]
  413a4c:	add	x1, sp, #0x28
  413a50:	ldrb	w0, [x1, x0]
  413a54:	mov	w2, #0x1                   	// #1
  413a58:	mov	w1, #0x2                   	// #2
  413a5c:	bl	413868 <clear@@Base+0xf61c>
  413a60:	ldr	w0, [sp, #84]
  413a64:	add	w0, w0, #0x1
  413a68:	str	w0, [sp, #84]
  413a6c:	ldr	w1, [sp, #84]
  413a70:	ldr	w0, [sp, #68]
  413a74:	cmp	w1, w0
  413a78:	b.lt	413a48 <clear@@Base+0xf7fc>  // b.tstop
  413a7c:	mov	w2, #0x1                   	// #1
  413a80:	mov	w1, #0x0                   	// #0
  413a84:	mov	w0, #0x20                  	// #32
  413a88:	bl	413868 <clear@@Base+0xf61c>
  413a8c:	ldr	w1, [sp, #68]
  413a90:	ldr	w0, [sp, #72]
  413a94:	add	w0, w1, w0
  413a98:	add	w1, w0, #0x1
  413a9c:	adrp	x0, 441000 <PC+0x788>
  413aa0:	add	x0, x0, #0xab0
  413aa4:	ldr	w0, [x0]
  413aa8:	add	w1, w1, w0
  413aac:	adrp	x0, 441000 <PC+0x788>
  413ab0:	add	x0, x0, #0xab0
  413ab4:	str	w1, [x0]
  413ab8:	b	413acc <clear@@Base+0xf880>
  413abc:	mov	w2, #0x1                   	// #1
  413ac0:	mov	w1, #0x0                   	// #0
  413ac4:	mov	w0, #0x20                  	// #32
  413ac8:	bl	413868 <clear@@Base+0xf61c>
  413acc:	adrp	x0, 441000 <PC+0x788>
  413ad0:	add	x0, x0, #0xa98
  413ad4:	ldr	w1, [x0]
  413ad8:	adrp	x0, 441000 <PC+0x788>
  413adc:	add	x0, x0, #0xab0
  413ae0:	ldr	w0, [x0]
  413ae4:	cmp	w1, w0
  413ae8:	b.lt	413abc <clear@@Base+0xf870>  // b.tstop
  413aec:	nop
  413af0:	nop
  413af4:	ldp	x29, x30, [sp], #96
  413af8:	ret
  413afc:	stp	x29, x30, [sp, #-80]!
  413b00:	mov	x29, sp
  413b04:	str	w0, [sp, #28]
  413b08:	str	xzr, [sp, #72]
  413b0c:	str	wzr, [sp, #68]
  413b10:	adrp	x0, 441000 <PC+0x788>
  413b14:	add	x0, x0, #0xa98
  413b18:	ldr	w1, [x0]
  413b1c:	adrp	x0, 441000 <PC+0x788>
  413b20:	add	x0, x0, #0xab0
  413b24:	ldr	w0, [x0]
  413b28:	sub	w0, w1, w0
  413b2c:	ldr	w1, [sp, #28]
  413b30:	cmp	w1, w0
  413b34:	b.le	413b58 <clear@@Base+0xf90c>
  413b38:	adrp	x0, 441000 <PC+0x788>
  413b3c:	add	x0, x0, #0xa98
  413b40:	ldr	w1, [x0]
  413b44:	adrp	x0, 441000 <PC+0x788>
  413b48:	add	x0, x0, #0xab0
  413b4c:	ldr	w0, [x0]
  413b50:	sub	w0, w1, w0
  413b54:	str	w0, [sp, #28]
  413b58:	adrp	x0, 441000 <PC+0x788>
  413b5c:	add	x0, x0, #0xa94
  413b60:	ldr	w1, [x0]
  413b64:	adrp	x0, 441000 <PC+0x788>
  413b68:	add	x0, x0, #0xab0
  413b6c:	ldr	w0, [x0]
  413b70:	sub	w0, w1, w0
  413b74:	ldr	w1, [sp, #28]
  413b78:	cmp	w1, w0
  413b7c:	b.le	413ba0 <clear@@Base+0xf954>
  413b80:	adrp	x0, 441000 <PC+0x788>
  413b84:	add	x0, x0, #0xa94
  413b88:	ldr	w1, [x0]
  413b8c:	adrp	x0, 441000 <PC+0x788>
  413b90:	add	x0, x0, #0xab0
  413b94:	ldr	w0, [x0]
  413b98:	sub	w0, w1, w0
  413b9c:	str	w0, [sp, #28]
  413ba0:	adrp	x0, 441000 <PC+0x788>
  413ba4:	add	x0, x0, #0xab0
  413ba8:	ldr	w0, [x0]
  413bac:	str	w0, [sp, #60]
  413bb0:	ldr	w0, [sp, #60]
  413bb4:	str	w0, [sp, #64]
  413bb8:	b	41410c <clear@@Base+0xfec0>
  413bbc:	adrp	x0, 441000 <PC+0x788>
  413bc0:	add	x0, x0, #0xa80
  413bc4:	ldr	x1, [x0]
  413bc8:	ldrsw	x0, [sp, #60]
  413bcc:	add	x0, x1, x0
  413bd0:	ldrb	w0, [x0]
  413bd4:	strb	w0, [sp, #51]
  413bd8:	adrp	x0, 445000 <PC+0x4788>
  413bdc:	add	x0, x0, #0x2a0
  413be0:	ldr	w0, [x0]
  413be4:	cmp	w0, #0x2
  413be8:	b.ne	413d50 <clear@@Base+0xfb04>  // b.any
  413bec:	ldrb	w0, [sp, #51]
  413bf0:	cmp	w0, #0x1b
  413bf4:	b.eq	413c04 <clear@@Base+0xf9b8>  // b.none
  413bf8:	ldrb	w0, [sp, #51]
  413bfc:	cmp	w0, #0x9b
  413c00:	b.ne	413d50 <clear@@Base+0xfb04>  // b.any
  413c04:	adrp	x0, 441000 <PC+0x788>
  413c08:	add	x0, x0, #0xa80
  413c0c:	ldr	x1, [x0]
  413c10:	ldrsw	x0, [sp, #64]
  413c14:	add	x0, x1, x0
  413c18:	ldrb	w1, [sp, #51]
  413c1c:	strb	w1, [x0]
  413c20:	adrp	x0, 441000 <PC+0x788>
  413c24:	add	x0, x0, #0xa88
  413c28:	ldr	x1, [x0]
  413c2c:	ldr	w0, [sp, #60]
  413c30:	add	w2, w0, #0x1
  413c34:	str	w2, [sp, #60]
  413c38:	sxtw	x0, w0
  413c3c:	add	x1, x1, x0
  413c40:	adrp	x0, 441000 <PC+0x788>
  413c44:	add	x0, x0, #0xa88
  413c48:	ldr	x2, [x0]
  413c4c:	ldr	w0, [sp, #64]
  413c50:	add	w3, w0, #0x1
  413c54:	str	w3, [sp, #64]
  413c58:	sxtw	x0, w0
  413c5c:	add	x0, x2, x0
  413c60:	ldrb	w1, [x1]
  413c64:	strb	w1, [x0]
  413c68:	b	413d0c <clear@@Base+0xfac0>
  413c6c:	adrp	x0, 441000 <PC+0x788>
  413c70:	add	x0, x0, #0xa80
  413c74:	ldr	x1, [x0]
  413c78:	ldrsw	x0, [sp, #60]
  413c7c:	add	x1, x1, x0
  413c80:	adrp	x0, 441000 <PC+0x788>
  413c84:	add	x0, x0, #0xa80
  413c88:	ldr	x2, [x0]
  413c8c:	ldrsw	x0, [sp, #64]
  413c90:	add	x0, x2, x0
  413c94:	ldrb	w1, [x1]
  413c98:	strb	w1, [x0]
  413c9c:	adrp	x0, 441000 <PC+0x788>
  413ca0:	add	x0, x0, #0xa88
  413ca4:	ldr	x1, [x0]
  413ca8:	ldrsw	x0, [sp, #60]
  413cac:	add	x1, x1, x0
  413cb0:	adrp	x0, 441000 <PC+0x788>
  413cb4:	add	x0, x0, #0xa88
  413cb8:	ldr	x2, [x0]
  413cbc:	ldr	w0, [sp, #64]
  413cc0:	add	w3, w0, #0x1
  413cc4:	str	w3, [sp, #64]
  413cc8:	sxtw	x0, w0
  413ccc:	add	x0, x2, x0
  413cd0:	ldrb	w1, [x1]
  413cd4:	strb	w1, [x0]
  413cd8:	adrp	x0, 441000 <PC+0x788>
  413cdc:	add	x0, x0, #0xa80
  413ce0:	ldr	x1, [x0]
  413ce4:	ldr	w0, [sp, #60]
  413ce8:	add	w2, w0, #0x1
  413cec:	str	w2, [sp, #60]
  413cf0:	sxtw	x0, w0
  413cf4:	add	x0, x1, x0
  413cf8:	ldrb	w0, [x0]
  413cfc:	and	x0, x0, #0xff
  413d00:	bl	414884 <clear@@Base+0x10638>
  413d04:	cmp	w0, #0x0
  413d08:	b.eq	413d48 <clear@@Base+0xfafc>  // b.none
  413d0c:	adrp	x0, 441000 <PC+0x788>
  413d10:	add	x0, x0, #0xa94
  413d14:	ldr	w0, [x0]
  413d18:	ldr	w1, [sp, #60]
  413d1c:	cmp	w1, w0
  413d20:	b.ge	41410c <clear@@Base+0xfec0>  // b.tcont
  413d24:	adrp	x0, 441000 <PC+0x788>
  413d28:	add	x0, x0, #0xa80
  413d2c:	ldr	x1, [x0]
  413d30:	ldrsw	x0, [sp, #60]
  413d34:	add	x0, x1, x0
  413d38:	ldrb	w0, [x0]
  413d3c:	cmp	w0, #0x0
  413d40:	b.ne	413c6c <clear@@Base+0xfa20>  // b.any
  413d44:	b	41410c <clear@@Base+0xfec0>
  413d48:	nop
  413d4c:	b	41410c <clear@@Base+0xfec0>
  413d50:	str	wzr, [sp, #52]
  413d54:	ldrsb	w0, [sp, #51]
  413d58:	cmp	w0, #0x0
  413d5c:	b.ge	413e0c <clear@@Base+0xfbc0>  // b.tcont
  413d60:	adrp	x0, 440000 <winch@@Base+0x20630>
  413d64:	add	x0, x0, #0xe20
  413d68:	ldr	w0, [x0]
  413d6c:	cmp	w0, #0x0
  413d70:	b.eq	413e0c <clear@@Base+0xfbc0>  // b.none
  413d74:	ldrb	w0, [sp, #51]
  413d78:	bl	406f28 <clear@@Base+0x2cdc>
  413d7c:	str	w0, [sp, #56]
  413d80:	ldr	w1, [sp, #60]
  413d84:	ldr	w0, [sp, #56]
  413d88:	add	w1, w1, w0
  413d8c:	adrp	x0, 441000 <PC+0x788>
  413d90:	add	x0, x0, #0xa94
  413d94:	ldr	w0, [x0]
  413d98:	cmp	w1, w0
  413d9c:	b.gt	414138 <clear@@Base+0xfeec>
  413da0:	adrp	x0, 441000 <PC+0x788>
  413da4:	add	x0, x0, #0xa80
  413da8:	ldr	x1, [x0]
  413dac:	ldrsw	x0, [sp, #60]
  413db0:	add	x0, x1, x0
  413db4:	bl	407198 <clear@@Base+0x2f4c>
  413db8:	str	x0, [sp, #40]
  413dbc:	ldr	x0, [sp, #40]
  413dc0:	bl	407aec <clear@@Base+0x38a0>
  413dc4:	cmp	w0, #0x0
  413dc8:	b.ne	413e00 <clear@@Base+0xfbb4>  // b.any
  413dcc:	ldr	x1, [sp, #40]
  413dd0:	ldr	x0, [sp, #72]
  413dd4:	bl	407be0 <clear@@Base+0x3994>
  413dd8:	cmp	w0, #0x0
  413ddc:	b.ne	413e00 <clear@@Base+0xfbb4>  // b.any
  413de0:	ldr	x0, [sp, #40]
  413de4:	bl	407bbc <clear@@Base+0x3970>
  413de8:	cmp	w0, #0x0
  413dec:	b.eq	413df8 <clear@@Base+0xfbac>  // b.none
  413df0:	mov	w0, #0x2                   	// #2
  413df4:	b	413dfc <clear@@Base+0xfbb0>
  413df8:	mov	w0, #0x1                   	// #1
  413dfc:	str	w0, [sp, #52]
  413e00:	ldr	x0, [sp, #40]
  413e04:	str	x0, [sp, #72]
  413e08:	b	413e74 <clear@@Base+0xfc28>
  413e0c:	mov	w0, #0x1                   	// #1
  413e10:	str	w0, [sp, #56]
  413e14:	ldrb	w0, [sp, #51]
  413e18:	cmp	w0, #0x8
  413e1c:	b.ne	413e58 <clear@@Base+0xfc0c>  // b.any
  413e20:	adrp	x0, 440000 <winch@@Base+0x20630>
  413e24:	add	x0, x0, #0xe20
  413e28:	ldr	w0, [x0]
  413e2c:	cmp	w0, #0x0
  413e30:	b.eq	413e4c <clear@@Base+0xfc00>  // b.none
  413e34:	ldr	x0, [sp, #72]
  413e38:	bl	407bbc <clear@@Base+0x3970>
  413e3c:	cmp	w0, #0x0
  413e40:	b.eq	413e4c <clear@@Base+0xfc00>  // b.none
  413e44:	mov	w0, #0xfffffffe            	// #-2
  413e48:	b	413e50 <clear@@Base+0xfc04>
  413e4c:	mov	w0, #0xffffffff            	// #-1
  413e50:	str	w0, [sp, #52]
  413e54:	b	413e70 <clear@@Base+0xfc24>
  413e58:	ldrb	w0, [sp, #51]
  413e5c:	bl	406ca8 <clear@@Base+0x2a5c>
  413e60:	cmp	w0, #0x0
  413e64:	b.ne	413e70 <clear@@Base+0xfc24>  // b.any
  413e68:	mov	w0, #0x1                   	// #1
  413e6c:	str	w0, [sp, #52]
  413e70:	str	xzr, [sp, #72]
  413e74:	ldr	w0, [sp, #52]
  413e78:	cmp	w0, #0x2
  413e7c:	b.ne	413f14 <clear@@Base+0xfcc8>  // b.any
  413e80:	ldr	w1, [sp, #28]
  413e84:	ldr	w0, [sp, #68]
  413e88:	sub	w0, w1, w0
  413e8c:	cmp	w0, #0x1
  413e90:	b.ne	413f14 <clear@@Base+0xfcc8>  // b.any
  413e94:	adrp	x0, 441000 <PC+0x788>
  413e98:	add	x0, x0, #0xa88
  413e9c:	ldr	x1, [x0]
  413ea0:	ldrsw	x0, [sp, #60]
  413ea4:	add	x1, x1, x0
  413ea8:	adrp	x0, 441000 <PC+0x788>
  413eac:	add	x0, x0, #0xa88
  413eb0:	ldr	x2, [x0]
  413eb4:	ldrsw	x0, [sp, #64]
  413eb8:	add	x0, x2, x0
  413ebc:	ldrb	w1, [x1]
  413ec0:	strb	w1, [x0]
  413ec4:	adrp	x0, 441000 <PC+0x788>
  413ec8:	add	x0, x0, #0xa80
  413ecc:	ldr	x1, [x0]
  413ed0:	ldr	w0, [sp, #64]
  413ed4:	add	w2, w0, #0x1
  413ed8:	str	w2, [sp, #64]
  413edc:	sxtw	x0, w0
  413ee0:	add	x0, x1, x0
  413ee4:	mov	w1, #0x20                  	// #32
  413ee8:	strb	w1, [x0]
  413eec:	mov	x0, #0x20                  	// #32
  413ef0:	str	x0, [sp, #72]
  413ef4:	ldr	w1, [sp, #60]
  413ef8:	ldr	w0, [sp, #56]
  413efc:	add	w0, w1, w0
  413f00:	str	w0, [sp, #60]
  413f04:	ldr	w0, [sp, #68]
  413f08:	add	w0, w0, #0x1
  413f0c:	str	w0, [sp, #68]
  413f10:	b	41410c <clear@@Base+0xfec0>
  413f14:	ldr	w0, [sp, #64]
  413f18:	cmp	w0, #0x0
  413f1c:	b.le	413f40 <clear@@Base+0xfcf4>
  413f20:	adrp	x0, 441000 <PC+0x788>
  413f24:	add	x0, x0, #0xa88
  413f28:	ldr	x1, [x0]
  413f2c:	ldrsw	x0, [sp, #64]
  413f30:	sub	x0, x0, #0x1
  413f34:	add	x0, x1, x0
  413f38:	ldrb	w0, [x0]
  413f3c:	b	413f44 <clear@@Base+0xfcf8>
  413f40:	mov	w0, #0x0                   	// #0
  413f44:	str	w0, [sp, #36]
  413f48:	ldr	w1, [sp, #60]
  413f4c:	ldr	w0, [sp, #56]
  413f50:	add	w1, w1, w0
  413f54:	adrp	x0, 441000 <PC+0x788>
  413f58:	add	x0, x0, #0xa94
  413f5c:	ldr	w0, [x0]
  413f60:	cmp	w1, w0
  413f64:	b.ge	413f90 <clear@@Base+0xfd44>  // b.tcont
  413f68:	adrp	x0, 441000 <PC+0x788>
  413f6c:	add	x0, x0, #0xa88
  413f70:	ldr	x1, [x0]
  413f74:	ldr	w2, [sp, #60]
  413f78:	ldr	w0, [sp, #56]
  413f7c:	add	w0, w2, w0
  413f80:	sxtw	x0, w0
  413f84:	add	x0, x1, x0
  413f88:	ldrb	w0, [x0]
  413f8c:	b	413f94 <clear@@Base+0xfd48>
  413f90:	ldr	w0, [sp, #36]
  413f94:	str	w0, [sp, #32]
  413f98:	adrp	x0, 441000 <PC+0x788>
  413f9c:	add	x0, x0, #0xa88
  413fa0:	ldr	x1, [x0]
  413fa4:	ldrsw	x0, [sp, #60]
  413fa8:	add	x0, x1, x0
  413fac:	ldrb	w0, [x0]
  413fb0:	ldr	w1, [sp, #36]
  413fb4:	bl	4045ec <clear@@Base+0x3a0>
  413fb8:	cmp	w0, #0x0
  413fbc:	b.ne	4140c4 <clear@@Base+0xfe78>  // b.any
  413fc0:	adrp	x0, 441000 <PC+0x788>
  413fc4:	add	x0, x0, #0xa88
  413fc8:	ldr	x1, [x0]
  413fcc:	ldrsw	x0, [sp, #60]
  413fd0:	add	x0, x1, x0
  413fd4:	ldrb	w0, [x0]
  413fd8:	ldr	w1, [sp, #32]
  413fdc:	bl	4045ec <clear@@Base+0x3a0>
  413fe0:	cmp	w0, #0x0
  413fe4:	b.ne	4140c4 <clear@@Base+0xfe78>  // b.any
  413fe8:	adrp	x0, 441000 <PC+0x788>
  413fec:	add	x0, x0, #0xa88
  413ff0:	ldr	x1, [x0]
  413ff4:	ldrsw	x0, [sp, #60]
  413ff8:	add	x0, x1, x0
  413ffc:	ldrb	w0, [x0]
  414000:	bl	414258 <clear@@Base+0x1000c>
  414004:	mov	w1, w0
  414008:	ldr	w0, [sp, #52]
  41400c:	add	w0, w0, w1
  414010:	str	w0, [sp, #52]
  414014:	ldr	w1, [sp, #60]
  414018:	ldr	w0, [sp, #56]
  41401c:	add	w1, w1, w0
  414020:	adrp	x0, 441000 <PC+0x788>
  414024:	add	x0, x0, #0xa94
  414028:	ldr	w0, [x0]
  41402c:	cmp	w1, w0
  414030:	b.ge	414060 <clear@@Base+0xfe14>  // b.tcont
  414034:	adrp	x0, 441000 <PC+0x788>
  414038:	add	x0, x0, #0xa88
  41403c:	ldr	x1, [x0]
  414040:	ldrsw	x0, [sp, #60]
  414044:	add	x0, x1, x0
  414048:	ldrb	w0, [x0]
  41404c:	bl	414320 <clear@@Base+0x100d4>
  414050:	mov	w1, w0
  414054:	ldr	w0, [sp, #52]
  414058:	add	w0, w0, w1
  41405c:	str	w0, [sp, #52]
  414060:	ldr	w1, [sp, #32]
  414064:	ldr	w0, [sp, #36]
  414068:	bl	4045ec <clear@@Base+0x3a0>
  41406c:	cmp	w0, #0x0
  414070:	b.eq	4140c4 <clear@@Base+0xfe78>  // b.none
  414074:	ldr	w0, [sp, #36]
  414078:	bl	414320 <clear@@Base+0x100d4>
  41407c:	mov	w1, w0
  414080:	ldr	w0, [sp, #52]
  414084:	add	w0, w0, w1
  414088:	str	w0, [sp, #52]
  41408c:	ldr	w1, [sp, #60]
  414090:	ldr	w0, [sp, #56]
  414094:	add	w1, w1, w0
  414098:	adrp	x0, 441000 <PC+0x788>
  41409c:	add	x0, x0, #0xa94
  4140a0:	ldr	w0, [x0]
  4140a4:	cmp	w1, w0
  4140a8:	b.ge	4140c4 <clear@@Base+0xfe78>  // b.tcont
  4140ac:	ldr	w0, [sp, #32]
  4140b0:	bl	414258 <clear@@Base+0x1000c>
  4140b4:	mov	w1, w0
  4140b8:	ldr	w0, [sp, #52]
  4140bc:	add	w0, w0, w1
  4140c0:	str	w0, [sp, #52]
  4140c4:	ldr	w1, [sp, #28]
  4140c8:	ldr	w0, [sp, #68]
  4140cc:	sub	w0, w1, w0
  4140d0:	ldr	w1, [sp, #52]
  4140d4:	cmp	w1, w0
  4140d8:	b.gt	414140 <clear@@Base+0xfef4>
  4140dc:	ldr	w1, [sp, #60]
  4140e0:	ldr	w0, [sp, #56]
  4140e4:	add	w0, w1, w0
  4140e8:	str	w0, [sp, #60]
  4140ec:	ldr	w1, [sp, #68]
  4140f0:	ldr	w0, [sp, #52]
  4140f4:	add	w0, w1, w0
  4140f8:	str	w0, [sp, #68]
  4140fc:	ldr	w0, [sp, #68]
  414100:	cmp	w0, #0x0
  414104:	b.ge	41410c <clear@@Base+0xfec0>  // b.tcont
  414108:	str	wzr, [sp, #68]
  41410c:	ldr	w1, [sp, #68]
  414110:	ldr	w0, [sp, #28]
  414114:	cmp	w1, w0
  414118:	b.gt	4141c0 <clear@@Base+0xff74>
  41411c:	adrp	x0, 441000 <PC+0x788>
  414120:	add	x0, x0, #0xa94
  414124:	ldr	w0, [x0]
  414128:	ldr	w1, [sp, #60]
  41412c:	cmp	w1, w0
  414130:	b.lt	413bbc <clear@@Base+0xf970>  // b.tstop
  414134:	b	4141c0 <clear@@Base+0xff74>
  414138:	nop
  41413c:	b	4141c0 <clear@@Base+0xff74>
  414140:	nop
  414144:	b	4141c0 <clear@@Base+0xff74>
  414148:	adrp	x0, 441000 <PC+0x788>
  41414c:	add	x0, x0, #0xa80
  414150:	ldr	x1, [x0]
  414154:	ldrsw	x0, [sp, #60]
  414158:	add	x1, x1, x0
  41415c:	adrp	x0, 441000 <PC+0x788>
  414160:	add	x0, x0, #0xa80
  414164:	ldr	x2, [x0]
  414168:	ldrsw	x0, [sp, #64]
  41416c:	add	x0, x2, x0
  414170:	ldrb	w1, [x1]
  414174:	strb	w1, [x0]
  414178:	adrp	x0, 441000 <PC+0x788>
  41417c:	add	x0, x0, #0xa88
  414180:	ldr	x1, [x0]
  414184:	ldr	w0, [sp, #60]
  414188:	add	w2, w0, #0x1
  41418c:	str	w2, [sp, #60]
  414190:	sxtw	x0, w0
  414194:	add	x1, x1, x0
  414198:	adrp	x0, 441000 <PC+0x788>
  41419c:	add	x0, x0, #0xa88
  4141a0:	ldr	x2, [x0]
  4141a4:	ldr	w0, [sp, #64]
  4141a8:	add	w3, w0, #0x1
  4141ac:	str	w3, [sp, #64]
  4141b0:	sxtw	x0, w0
  4141b4:	add	x0, x2, x0
  4141b8:	ldrb	w1, [x1]
  4141bc:	strb	w1, [x0]
  4141c0:	adrp	x0, 441000 <PC+0x788>
  4141c4:	add	x0, x0, #0xa94
  4141c8:	ldr	w0, [x0]
  4141cc:	ldr	w1, [sp, #60]
  4141d0:	cmp	w1, w0
  4141d4:	b.lt	414148 <clear@@Base+0xfefc>  // b.tstop
  4141d8:	adrp	x0, 441000 <PC+0x788>
  4141dc:	add	x0, x0, #0xa94
  4141e0:	ldr	w1, [sp, #64]
  4141e4:	str	w1, [x0]
  4141e8:	adrp	x0, 441000 <PC+0x788>
  4141ec:	add	x0, x0, #0xa98
  4141f0:	ldr	w1, [x0]
  4141f4:	ldr	w0, [sp, #68]
  4141f8:	sub	w1, w1, w0
  4141fc:	adrp	x0, 441000 <PC+0x788>
  414200:	add	x0, x0, #0xa98
  414204:	str	w1, [x0]
  414208:	adrp	x0, 441000 <PC+0x788>
  41420c:	add	x0, x0, #0xa90
  414210:	ldr	w1, [x0]
  414214:	ldr	w0, [sp, #68]
  414218:	add	w1, w1, w0
  41421c:	adrp	x0, 441000 <PC+0x788>
  414220:	add	x0, x0, #0xa90
  414224:	str	w1, [x0]
  414228:	nop
  41422c:	ldp	x29, x30, [sp], #80
  414230:	ret
  414234:	stp	x29, x30, [sp, #-16]!
  414238:	mov	x29, sp
  41423c:	adrp	x0, 441000 <PC+0x788>
  414240:	add	x0, x0, #0xa98
  414244:	ldr	w0, [x0]
  414248:	bl	413afc <clear@@Base+0xf8b0>
  41424c:	nop
  414250:	ldp	x29, x30, [sp], #16
  414254:	ret
  414258:	stp	x29, x30, [sp, #-48]!
  41425c:	mov	x29, sp
  414260:	str	w0, [sp, #28]
  414264:	str	wzr, [sp, #44]
  414268:	ldr	w0, [sp, #28]
  41426c:	bl	404630 <clear@@Base+0x3e4>
  414270:	str	w0, [sp, #28]
  414274:	ldr	w0, [sp, #28]
  414278:	and	w0, w0, #0x1
  41427c:	cmp	w0, #0x0
  414280:	b.eq	41429c <clear@@Base+0x10050>  // b.none
  414284:	adrp	x0, 445000 <PC+0x4788>
  414288:	add	x0, x0, #0x1fc
  41428c:	ldr	w0, [x0]
  414290:	ldr	w1, [sp, #44]
  414294:	add	w0, w1, w0
  414298:	str	w0, [sp, #44]
  41429c:	ldr	w0, [sp, #28]
  4142a0:	and	w0, w0, #0x2
  4142a4:	cmp	w0, #0x0
  4142a8:	b.eq	4142c4 <clear@@Base+0x10078>  // b.none
  4142ac:	adrp	x0, 445000 <PC+0x4788>
  4142b0:	add	x0, x0, #0x1f8
  4142b4:	ldr	w0, [x0]
  4142b8:	ldr	w1, [sp, #44]
  4142bc:	add	w0, w1, w0
  4142c0:	str	w0, [sp, #44]
  4142c4:	ldr	w0, [sp, #28]
  4142c8:	and	w0, w0, #0x4
  4142cc:	cmp	w0, #0x0
  4142d0:	b.eq	4142ec <clear@@Base+0x100a0>  // b.none
  4142d4:	adrp	x0, 445000 <PC+0x4788>
  4142d8:	add	x0, x0, #0x1ec
  4142dc:	ldr	w0, [x0]
  4142e0:	ldr	w1, [sp, #44]
  4142e4:	add	w0, w1, w0
  4142e8:	str	w0, [sp, #44]
  4142ec:	ldr	w0, [sp, #28]
  4142f0:	and	w0, w0, #0x8
  4142f4:	cmp	w0, #0x0
  4142f8:	b.eq	414314 <clear@@Base+0x100c8>  // b.none
  4142fc:	adrp	x0, 445000 <PC+0x4788>
  414300:	add	x0, x0, #0x1bc
  414304:	ldr	w0, [x0]
  414308:	ldr	w1, [sp, #44]
  41430c:	add	w0, w1, w0
  414310:	str	w0, [sp, #44]
  414314:	ldr	w0, [sp, #44]
  414318:	ldp	x29, x30, [sp], #48
  41431c:	ret
  414320:	stp	x29, x30, [sp, #-48]!
  414324:	mov	x29, sp
  414328:	str	w0, [sp, #28]
  41432c:	str	wzr, [sp, #44]
  414330:	ldr	w0, [sp, #28]
  414334:	bl	404630 <clear@@Base+0x3e4>
  414338:	str	w0, [sp, #28]
  41433c:	ldr	w0, [sp, #28]
  414340:	and	w0, w0, #0x1
  414344:	cmp	w0, #0x0
  414348:	b.eq	414364 <clear@@Base+0x10118>  // b.none
  41434c:	adrp	x0, 445000 <PC+0x4788>
  414350:	add	x0, x0, #0x1f0
  414354:	ldr	w0, [x0]
  414358:	ldr	w1, [sp, #44]
  41435c:	add	w0, w1, w0
  414360:	str	w0, [sp, #44]
  414364:	ldr	w0, [sp, #28]
  414368:	and	w0, w0, #0x2
  41436c:	cmp	w0, #0x0
  414370:	b.eq	41438c <clear@@Base+0x10140>  // b.none
  414374:	adrp	x0, 445000 <PC+0x4788>
  414378:	add	x0, x0, #0x1cc
  41437c:	ldr	w0, [x0]
  414380:	ldr	w1, [sp, #44]
  414384:	add	w0, w1, w0
  414388:	str	w0, [sp, #44]
  41438c:	ldr	w0, [sp, #28]
  414390:	and	w0, w0, #0x4
  414394:	cmp	w0, #0x0
  414398:	b.eq	4143b4 <clear@@Base+0x10168>  // b.none
  41439c:	adrp	x0, 445000 <PC+0x4788>
  4143a0:	add	x0, x0, #0x1d0
  4143a4:	ldr	w0, [x0]
  4143a8:	ldr	w1, [sp, #44]
  4143ac:	add	w0, w1, w0
  4143b0:	str	w0, [sp, #44]
  4143b4:	ldr	w0, [sp, #28]
  4143b8:	and	w0, w0, #0x8
  4143bc:	cmp	w0, #0x0
  4143c0:	b.eq	4143dc <clear@@Base+0x10190>  // b.none
  4143c4:	adrp	x0, 445000 <PC+0x4788>
  4143c8:	add	x0, x0, #0x1d8
  4143cc:	ldr	w0, [x0]
  4143d0:	ldr	w1, [sp, #44]
  4143d4:	add	w0, w1, w0
  4143d8:	str	w0, [sp, #44]
  4143dc:	ldr	w0, [sp, #44]
  4143e0:	ldp	x29, x30, [sp], #48
  4143e4:	ret
  4143e8:	stp	x29, x30, [sp, #-64]!
  4143ec:	mov	x29, sp
  4143f0:	str	x0, [sp, #40]
  4143f4:	str	w1, [sp, #36]
  4143f8:	str	x2, [sp, #24]
  4143fc:	ldr	x0, [sp, #40]
  414400:	cmp	x0, #0x8
  414404:	b.ne	41443c <clear@@Base+0x101f0>  // b.any
  414408:	adrp	x0, 440000 <winch@@Base+0x20630>
  41440c:	add	x0, x0, #0xe20
  414410:	ldr	w0, [x0]
  414414:	cmp	w0, #0x0
  414418:	b.eq	414434 <clear@@Base+0x101e8>  // b.none
  41441c:	ldr	x0, [sp, #24]
  414420:	bl	407bbc <clear@@Base+0x3970>
  414424:	cmp	w0, #0x0
  414428:	b.eq	414434 <clear@@Base+0x101e8>  // b.none
  41442c:	mov	w0, #0xfffffffe            	// #-2
  414430:	b	4145d0 <clear@@Base+0x10384>
  414434:	mov	w0, #0xffffffff            	// #-1
  414438:	b	4145d0 <clear@@Base+0x10384>
  41443c:	adrp	x0, 440000 <winch@@Base+0x20630>
  414440:	add	x0, x0, #0xe20
  414444:	ldr	w0, [x0]
  414448:	cmp	w0, #0x0
  41444c:	b.eq	414460 <clear@@Base+0x10214>  // b.none
  414450:	ldr	x0, [sp, #40]
  414454:	bl	41372c <clear@@Base+0xf4e0>
  414458:	cmp	w0, #0x0
  41445c:	b.eq	414480 <clear@@Base+0x10234>  // b.none
  414460:	ldr	x0, [sp, #40]
  414464:	and	w0, w0, #0xff
  414468:	and	x0, x0, #0xff
  41446c:	bl	406ca8 <clear@@Base+0x2a5c>
  414470:	cmp	w0, #0x0
  414474:	b.eq	4144ac <clear@@Base+0x10260>  // b.none
  414478:	mov	w0, #0x0                   	// #0
  41447c:	b	4145d0 <clear@@Base+0x10384>
  414480:	ldr	x0, [sp, #40]
  414484:	bl	407aec <clear@@Base+0x38a0>
  414488:	cmp	w0, #0x0
  41448c:	b.ne	4144a4 <clear@@Base+0x10258>  // b.any
  414490:	ldr	x1, [sp, #40]
  414494:	ldr	x0, [sp, #24]
  414498:	bl	407be0 <clear@@Base+0x3994>
  41449c:	cmp	w0, #0x0
  4144a0:	b.eq	4144ac <clear@@Base+0x10260>  // b.none
  4144a4:	mov	w0, #0x0                   	// #0
  4144a8:	b	4145d0 <clear@@Base+0x10384>
  4144ac:	mov	w0, #0x1                   	// #1
  4144b0:	str	w0, [sp, #60]
  4144b4:	ldr	x0, [sp, #40]
  4144b8:	bl	407bbc <clear@@Base+0x3970>
  4144bc:	cmp	w0, #0x0
  4144c0:	b.eq	4144d0 <clear@@Base+0x10284>  // b.none
  4144c4:	ldr	w0, [sp, #60]
  4144c8:	add	w0, w0, #0x1
  4144cc:	str	w0, [sp, #60]
  4144d0:	adrp	x0, 441000 <PC+0x788>
  4144d4:	add	x0, x0, #0xa94
  4144d8:	ldr	w0, [x0]
  4144dc:	cmp	w0, #0x0
  4144e0:	b.le	414558 <clear@@Base+0x1030c>
  4144e4:	adrp	x0, 441000 <PC+0x788>
  4144e8:	add	x0, x0, #0xa88
  4144ec:	ldr	x1, [x0]
  4144f0:	adrp	x0, 441000 <PC+0x788>
  4144f4:	add	x0, x0, #0xa94
  4144f8:	ldr	w0, [x0]
  4144fc:	sxtw	x0, w0
  414500:	sub	x0, x0, #0x1
  414504:	add	x0, x1, x0
  414508:	ldrb	w0, [x0]
  41450c:	ldr	w1, [sp, #36]
  414510:	bl	4045ec <clear@@Base+0x3a0>
  414514:	cmp	w0, #0x0
  414518:	b.ne	414558 <clear@@Base+0x1030c>  // b.any
  41451c:	adrp	x0, 441000 <PC+0x788>
  414520:	add	x0, x0, #0xa88
  414524:	ldr	x1, [x0]
  414528:	adrp	x0, 441000 <PC+0x788>
  41452c:	add	x0, x0, #0xa94
  414530:	ldr	w0, [x0]
  414534:	sxtw	x0, w0
  414538:	sub	x0, x0, #0x1
  41453c:	add	x0, x1, x0
  414540:	ldrb	w0, [x0]
  414544:	bl	414320 <clear@@Base+0x100d4>
  414548:	mov	w1, w0
  41454c:	ldr	w0, [sp, #60]
  414550:	add	w0, w0, w1
  414554:	str	w0, [sp, #60]
  414558:	ldr	w0, [sp, #36]
  41455c:	bl	404630 <clear@@Base+0x3e4>
  414560:	cmp	w0, #0x0
  414564:	b.eq	4145cc <clear@@Base+0x10380>  // b.none
  414568:	adrp	x0, 441000 <PC+0x788>
  41456c:	add	x0, x0, #0xa94
  414570:	ldr	w0, [x0]
  414574:	cmp	w0, #0x0
  414578:	b.eq	4145b4 <clear@@Base+0x10368>  // b.none
  41457c:	adrp	x0, 441000 <PC+0x788>
  414580:	add	x0, x0, #0xa88
  414584:	ldr	x1, [x0]
  414588:	adrp	x0, 441000 <PC+0x788>
  41458c:	add	x0, x0, #0xa94
  414590:	ldr	w0, [x0]
  414594:	sxtw	x0, w0
  414598:	sub	x0, x0, #0x1
  41459c:	add	x0, x1, x0
  4145a0:	ldrb	w0, [x0]
  4145a4:	ldr	w1, [sp, #36]
  4145a8:	bl	4045ec <clear@@Base+0x3a0>
  4145ac:	cmp	w0, #0x0
  4145b0:	b.ne	4145cc <clear@@Base+0x10380>  // b.any
  4145b4:	ldr	w0, [sp, #36]
  4145b8:	bl	414258 <clear@@Base+0x1000c>
  4145bc:	mov	w1, w0
  4145c0:	ldr	w0, [sp, #60]
  4145c4:	add	w0, w0, w1
  4145c8:	str	w0, [sp, #60]
  4145cc:	ldr	w0, [sp, #60]
  4145d0:	ldp	x29, x30, [sp], #64
  4145d4:	ret
  4145d8:	stp	x29, x30, [sp, #-48]!
  4145dc:	mov	x29, sp
  4145e0:	adrp	x0, 441000 <PC+0x788>
  4145e4:	add	x0, x0, #0xa80
  4145e8:	ldr	x1, [x0]
  4145ec:	adrp	x0, 441000 <PC+0x788>
  4145f0:	add	x0, x0, #0xa94
  4145f4:	ldr	w0, [x0]
  4145f8:	sxtw	x0, w0
  4145fc:	add	x0, x1, x0
  414600:	str	x0, [sp, #16]
  414604:	adrp	x0, 441000 <PC+0x788>
  414608:	add	x0, x0, #0xa80
  41460c:	ldr	x1, [x0]
  414610:	adrp	x0, 441000 <PC+0x788>
  414614:	add	x0, x0, #0xab0
  414618:	ldr	w0, [x0]
  41461c:	sxtw	x0, w0
  414620:	add	x1, x1, x0
  414624:	add	x0, sp, #0x10
  414628:	mov	x2, x1
  41462c:	mov	w1, #0xffffffff            	// #-1
  414630:	bl	407874 <clear@@Base+0x3628>
  414634:	str	x0, [sp, #40]
  414638:	b	414708 <clear@@Base+0x104bc>
  41463c:	ldr	x1, [sp, #16]
  414640:	adrp	x0, 441000 <PC+0x788>
  414644:	add	x0, x0, #0xa80
  414648:	ldr	x0, [x0]
  41464c:	sub	x0, x1, x0
  414650:	mov	w1, w0
  414654:	adrp	x0, 441000 <PC+0x788>
  414658:	add	x0, x0, #0xa94
  41465c:	str	w1, [x0]
  414660:	adrp	x0, 441000 <PC+0x788>
  414664:	add	x0, x0, #0xa80
  414668:	ldr	x1, [x0]
  41466c:	adrp	x0, 441000 <PC+0x788>
  414670:	add	x0, x0, #0xab0
  414674:	ldr	w0, [x0]
  414678:	sxtw	x0, w0
  41467c:	add	x1, x1, x0
  414680:	add	x0, sp, #0x10
  414684:	mov	x2, x1
  414688:	mov	w1, #0xffffffff            	// #-1
  41468c:	bl	407874 <clear@@Base+0x3628>
  414690:	str	x0, [sp, #32]
  414694:	adrp	x0, 441000 <PC+0x788>
  414698:	add	x0, x0, #0xa88
  41469c:	ldr	x1, [x0]
  4146a0:	adrp	x0, 441000 <PC+0x788>
  4146a4:	add	x0, x0, #0xa94
  4146a8:	ldr	w0, [x0]
  4146ac:	sxtw	x0, w0
  4146b0:	add	x0, x1, x0
  4146b4:	ldrb	w0, [x0]
  4146b8:	ldr	x2, [sp, #32]
  4146bc:	mov	w1, w0
  4146c0:	ldr	x0, [sp, #40]
  4146c4:	bl	4143e8 <clear@@Base+0x1019c>
  4146c8:	str	w0, [sp, #28]
  4146cc:	adrp	x0, 441000 <PC+0x788>
  4146d0:	add	x0, x0, #0xa98
  4146d4:	ldr	w1, [x0]
  4146d8:	ldr	w0, [sp, #28]
  4146dc:	sub	w1, w1, w0
  4146e0:	adrp	x0, 441000 <PC+0x788>
  4146e4:	add	x0, x0, #0xa98
  4146e8:	str	w1, [x0]
  4146ec:	ldr	w0, [sp, #28]
  4146f0:	cmp	w0, #0x0
  4146f4:	b.le	414700 <clear@@Base+0x104b4>
  4146f8:	mov	w0, #0x1                   	// #1
  4146fc:	b	414780 <clear@@Base+0x10534>
  414700:	ldr	x0, [sp, #32]
  414704:	str	x0, [sp, #40]
  414708:	adrp	x0, 441000 <PC+0x788>
  41470c:	add	x0, x0, #0xa94
  414710:	ldr	w1, [x0]
  414714:	adrp	x0, 441000 <PC+0x788>
  414718:	add	x0, x0, #0xab0
  41471c:	ldr	w0, [x0]
  414720:	cmp	w1, w0
  414724:	b.le	41477c <clear@@Base+0x10530>
  414728:	adrp	x0, 441000 <PC+0x788>
  41472c:	add	x0, x0, #0xa98
  414730:	ldr	w1, [x0]
  414734:	adrp	x0, 441000 <PC+0x788>
  414738:	add	x0, x0, #0xab0
  41473c:	ldr	w0, [x0]
  414740:	cmp	w1, w0
  414744:	b.le	41477c <clear@@Base+0x10530>
  414748:	adrp	x0, 441000 <PC+0x788>
  41474c:	add	x0, x0, #0xa88
  414750:	ldr	x1, [x0]
  414754:	adrp	x0, 441000 <PC+0x788>
  414758:	add	x0, x0, #0xa94
  41475c:	ldr	w0, [x0]
  414760:	sxtw	x0, w0
  414764:	sub	x0, x0, #0x1
  414768:	add	x0, x1, x0
  41476c:	ldrb	w0, [x0]
  414770:	and	w0, w0, #0x30
  414774:	cmp	w0, #0x0
  414778:	b.eq	41463c <clear@@Base+0x103f0>  // b.none
  41477c:	mov	w0, #0x0                   	// #0
  414780:	ldp	x29, x30, [sp], #48
  414784:	ret
  414788:	stp	x29, x30, [sp, #-32]!
  41478c:	mov	x29, sp
  414790:	adrp	x0, 441000 <PC+0x788>
  414794:	add	x0, x0, #0xa80
  414798:	ldr	x1, [x0]
  41479c:	adrp	x0, 441000 <PC+0x788>
  4147a0:	add	x0, x0, #0xa94
  4147a4:	ldr	w0, [x0]
  4147a8:	sxtw	x0, w0
  4147ac:	add	x0, x1, x0
  4147b0:	str	x0, [sp, #16]
  4147b4:	b	414810 <clear@@Base+0x105c4>
  4147b8:	adrp	x0, 441000 <PC+0x788>
  4147bc:	add	x0, x0, #0xa80
  4147c0:	ldr	x1, [x0]
  4147c4:	add	x0, sp, #0x10
  4147c8:	mov	x2, x1
  4147cc:	mov	w1, #0xffffffff            	// #-1
  4147d0:	bl	407874 <clear@@Base+0x3628>
  4147d4:	str	x0, [sp, #24]
  4147d8:	ldr	x0, [sp, #24]
  4147dc:	cmp	x0, #0x1b
  4147e0:	b.eq	4147f0 <clear@@Base+0x105a4>  // b.none
  4147e4:	ldr	x0, [sp, #24]
  4147e8:	cmp	x0, #0x9b
  4147ec:	b.ne	4147f8 <clear@@Base+0x105ac>  // b.any
  4147f0:	mov	w0, #0x1                   	// #1
  4147f4:	b	41482c <clear@@Base+0x105e0>
  4147f8:	ldr	x0, [sp, #24]
  4147fc:	bl	414884 <clear@@Base+0x10638>
  414800:	cmp	w0, #0x0
  414804:	b.ne	414810 <clear@@Base+0x105c4>  // b.any
  414808:	mov	w0, #0x0                   	// #0
  41480c:	b	41482c <clear@@Base+0x105e0>
  414810:	ldr	x1, [sp, #16]
  414814:	adrp	x0, 441000 <PC+0x788>
  414818:	add	x0, x0, #0xa80
  41481c:	ldr	x0, [x0]
  414820:	cmp	x1, x0
  414824:	b.hi	4147b8 <clear@@Base+0x1056c>  // b.pmore
  414828:	mov	w0, #0x0                   	// #0
  41482c:	ldp	x29, x30, [sp], #32
  414830:	ret
  414834:	stp	x29, x30, [sp, #-32]!
  414838:	mov	x29, sp
  41483c:	str	x0, [sp, #24]
  414840:	ldr	x0, [sp, #24]
  414844:	bl	41372c <clear@@Base+0xf4e0>
  414848:	cmp	w0, #0x0
  41484c:	b.ne	414858 <clear@@Base+0x1060c>  // b.any
  414850:	mov	w0, #0x0                   	// #0
  414854:	b	41487c <clear@@Base+0x10630>
  414858:	adrp	x0, 441000 <PC+0x788>
  41485c:	add	x0, x0, #0xac8
  414860:	ldr	x0, [x0]
  414864:	ldr	x1, [sp, #24]
  414868:	and	w1, w1, #0xff
  41486c:	bl	401aa0 <strchr@plt>
  414870:	cmp	x0, #0x0
  414874:	cset	w0, ne  // ne = any
  414878:	and	w0, w0, #0xff
  41487c:	ldp	x29, x30, [sp], #32
  414880:	ret
  414884:	stp	x29, x30, [sp, #-32]!
  414888:	mov	x29, sp
  41488c:	str	x0, [sp, #24]
  414890:	ldr	x0, [sp, #24]
  414894:	bl	41372c <clear@@Base+0xf4e0>
  414898:	cmp	w0, #0x0
  41489c:	b.ne	4148a8 <clear@@Base+0x1065c>  // b.any
  4148a0:	mov	w0, #0x0                   	// #0
  4148a4:	b	4148e4 <clear@@Base+0x10698>
  4148a8:	ldr	x0, [sp, #24]
  4148ac:	bl	414834 <clear@@Base+0x105e8>
  4148b0:	cmp	w0, #0x0
  4148b4:	b.eq	4148c0 <clear@@Base+0x10674>  // b.none
  4148b8:	mov	w0, #0x0                   	// #0
  4148bc:	b	4148e4 <clear@@Base+0x10698>
  4148c0:	adrp	x0, 441000 <PC+0x788>
  4148c4:	add	x0, x0, #0xad0
  4148c8:	ldr	x0, [x0]
  4148cc:	ldr	x1, [sp, #24]
  4148d0:	and	w1, w1, #0xff
  4148d4:	bl	401aa0 <strchr@plt>
  4148d8:	cmp	x0, #0x0
  4148dc:	cset	w0, ne  // ne = any
  4148e0:	and	w0, w0, #0xff
  4148e4:	ldp	x29, x30, [sp], #32
  4148e8:	ret
  4148ec:	stp	x29, x30, [sp, #-48]!
  4148f0:	mov	x29, sp
  4148f4:	str	x0, [sp, #24]
  4148f8:	str	x1, [sp, #16]
  4148fc:	ldr	x2, [sp, #16]
  414900:	mov	w1, #0x1                   	// #1
  414904:	ldr	x0, [sp, #24]
  414908:	bl	407874 <clear@@Base+0x3628>
  41490c:	str	x0, [sp, #40]
  414910:	ldr	x0, [sp, #24]
  414914:	ldr	x0, [x0]
  414918:	ldr	x1, [sp, #16]
  41491c:	cmp	x1, x0
  414920:	b.ls	414934 <clear@@Base+0x106e8>  // b.plast
  414924:	ldr	x0, [sp, #40]
  414928:	bl	414884 <clear@@Base+0x10638>
  41492c:	cmp	w0, #0x0
  414930:	b.ne	4148fc <clear@@Base+0x106b0>  // b.any
  414934:	nop
  414938:	ldp	x29, x30, [sp], #48
  41493c:	ret
  414940:	stp	x29, x30, [sp, #-112]!
  414944:	mov	x29, sp
  414948:	str	x19, [sp, #16]
  41494c:	str	x0, [sp, #56]
  414950:	str	w1, [sp, #52]
  414954:	str	x2, [sp, #40]
  414958:	str	x3, [sp, #32]
  41495c:	ldr	w0, [sp, #52]
  414960:	and	w0, w0, #0x3
  414964:	str	w0, [sp, #108]
  414968:	ldr	w0, [sp, #108]
  41496c:	cmp	w0, #0x0
  414970:	b.eq	414984 <clear@@Base+0x10738>  // b.none
  414974:	adrp	x0, 441000 <PC+0x788>
  414978:	add	x0, x0, #0xaa8
  41497c:	ldr	w1, [sp, #108]
  414980:	str	w1, [x0]
  414984:	ldr	x0, [sp, #32]
  414988:	add	x0, x0, #0x1
  41498c:	add	x1, sp, #0x50
  414990:	mov	x3, x1
  414994:	mov	w2, #0x0                   	// #0
  414998:	mov	x1, x0
  41499c:	ldr	x0, [sp, #32]
  4149a0:	bl	41dd54 <error@@Base+0x29f8>
  4149a4:	cmp	w0, #0x0
  4149a8:	b.eq	414a00 <clear@@Base+0x107b4>  // b.none
  4149ac:	ldr	w0, [sp, #52]
  4149b0:	cmp	w0, #0x10
  4149b4:	b.eq	414a00 <clear@@Base+0x107b4>  // b.none
  4149b8:	adrp	x0, 445000 <PC+0x4788>
  4149bc:	add	x0, x0, #0x228
  4149c0:	ldr	x0, [x0]
  4149c4:	cmn	x0, #0x1
  4149c8:	b.eq	4149f4 <clear@@Base+0x107a8>  // b.none
  4149cc:	adrp	x0, 445000 <PC+0x4788>
  4149d0:	add	x0, x0, #0x228
  4149d4:	ldr	x0, [x0]
  4149d8:	ldr	x1, [sp, #32]
  4149dc:	cmp	x1, x0
  4149e0:	b.le	4149f4 <clear@@Base+0x107a8>
  4149e4:	adrp	x0, 445000 <PC+0x4788>
  4149e8:	add	x0, x0, #0x228
  4149ec:	ldr	x1, [sp, #32]
  4149f0:	str	x1, [x0]
  4149f4:	ldr	w0, [sp, #52]
  4149f8:	orr	w0, w0, #0x40
  4149fc:	str	w0, [sp, #52]
  414a00:	adrp	x0, 445000 <PC+0x4788>
  414a04:	add	x0, x0, #0x2a0
  414a08:	ldr	w0, [x0]
  414a0c:	cmp	w0, #0x2
  414a10:	b.ne	414af0 <clear@@Base+0x108a4>  // b.any
  414a14:	bl	414788 <clear@@Base+0x1053c>
  414a18:	cmp	w0, #0x0
  414a1c:	b.eq	414af0 <clear@@Base+0x108a4>  // b.none
  414a20:	ldr	x0, [sp, #56]
  414a24:	bl	414834 <clear@@Base+0x105e8>
  414a28:	cmp	w0, #0x0
  414a2c:	b.ne	414ae0 <clear@@Base+0x10894>  // b.any
  414a30:	ldr	x0, [sp, #56]
  414a34:	bl	414884 <clear@@Base+0x10638>
  414a38:	cmp	w0, #0x0
  414a3c:	b.ne	414ae0 <clear@@Base+0x10894>  // b.any
  414a40:	adrp	x0, 441000 <PC+0x788>
  414a44:	add	x0, x0, #0xa80
  414a48:	ldr	x1, [x0]
  414a4c:	adrp	x0, 441000 <PC+0x788>
  414a50:	add	x0, x0, #0xa94
  414a54:	ldr	w0, [x0]
  414a58:	sxtw	x0, w0
  414a5c:	add	x0, x1, x0
  414a60:	str	x0, [sp, #72]
  414a64:	adrp	x0, 441000 <PC+0x788>
  414a68:	add	x0, x0, #0xa80
  414a6c:	ldr	x1, [x0]
  414a70:	add	x0, sp, #0x48
  414a74:	mov	x2, x1
  414a78:	mov	w1, #0xffffffff            	// #-1
  414a7c:	bl	407874 <clear@@Base+0x3628>
  414a80:	str	x0, [sp, #96]
  414a84:	ldr	x1, [sp, #72]
  414a88:	adrp	x0, 441000 <PC+0x788>
  414a8c:	add	x0, x0, #0xa80
  414a90:	ldr	x0, [x0]
  414a94:	cmp	x1, x0
  414a98:	b.ls	414ab4 <clear@@Base+0x10868>  // b.plast
  414a9c:	ldr	x0, [sp, #96]
  414aa0:	cmp	x0, #0x1b
  414aa4:	b.eq	414ab4 <clear@@Base+0x10868>  // b.none
  414aa8:	ldr	x0, [sp, #96]
  414aac:	cmp	x0, #0x9b
  414ab0:	b.ne	414a64 <clear@@Base+0x10818>  // b.any
  414ab4:	ldr	x1, [sp, #72]
  414ab8:	adrp	x0, 441000 <PC+0x788>
  414abc:	add	x0, x0, #0xa80
  414ac0:	ldr	x0, [x0]
  414ac4:	sub	x0, x1, x0
  414ac8:	mov	w1, w0
  414acc:	adrp	x0, 441000 <PC+0x788>
  414ad0:	add	x0, x0, #0xa94
  414ad4:	str	w1, [x0]
  414ad8:	mov	w0, #0x0                   	// #0
  414adc:	b	414d04 <clear@@Base+0x10ab8>
  414ae0:	mov	w0, #0x10                  	// #16
  414ae4:	str	w0, [sp, #52]
  414ae8:	str	wzr, [sp, #108]
  414aec:	b	414b84 <clear@@Base+0x10938>
  414af0:	adrp	x0, 445000 <PC+0x4788>
  414af4:	add	x0, x0, #0x2a0
  414af8:	ldr	w0, [x0]
  414afc:	cmp	w0, #0x2
  414b00:	b.ne	414b2c <clear@@Base+0x108e0>  // b.any
  414b04:	ldr	x0, [sp, #56]
  414b08:	cmp	x0, #0x1b
  414b0c:	b.eq	414b1c <clear@@Base+0x108d0>  // b.none
  414b10:	ldr	x0, [sp, #56]
  414b14:	cmp	x0, #0x9b
  414b18:	b.ne	414b2c <clear@@Base+0x108e0>  // b.any
  414b1c:	mov	w0, #0x10                  	// #16
  414b20:	str	w0, [sp, #52]
  414b24:	str	wzr, [sp, #108]
  414b28:	b	414b84 <clear@@Base+0x10938>
  414b2c:	adrp	x0, 441000 <PC+0x788>
  414b30:	add	x0, x0, #0xa80
  414b34:	ldr	x1, [x0]
  414b38:	adrp	x0, 441000 <PC+0x788>
  414b3c:	add	x0, x0, #0xa94
  414b40:	ldr	w0, [x0]
  414b44:	sxtw	x0, w0
  414b48:	add	x0, x1, x0
  414b4c:	str	x0, [sp, #64]
  414b50:	adrp	x0, 441000 <PC+0x788>
  414b54:	add	x0, x0, #0xa80
  414b58:	ldr	x1, [x0]
  414b5c:	add	x0, sp, #0x40
  414b60:	mov	x2, x1
  414b64:	mov	w1, #0xffffffff            	// #-1
  414b68:	bl	407874 <clear@@Base+0x3628>
  414b6c:	str	x0, [sp, #88]
  414b70:	ldr	x2, [sp, #88]
  414b74:	ldr	w1, [sp, #52]
  414b78:	ldr	x0, [sp, #56]
  414b7c:	bl	4143e8 <clear@@Base+0x1019c>
  414b80:	str	w0, [sp, #108]
  414b84:	adrp	x0, 445000 <PC+0x4788>
  414b88:	add	x0, x0, #0x2a0
  414b8c:	ldr	w0, [x0]
  414b90:	cmp	w0, #0x1
  414b94:	b.eq	414bd4 <clear@@Base+0x10988>  // b.none
  414b98:	adrp	x0, 441000 <PC+0x788>
  414b9c:	add	x0, x0, #0xa98
  414ba0:	ldr	w1, [x0]
  414ba4:	ldr	w0, [sp, #108]
  414ba8:	add	w19, w1, w0
  414bac:	ldr	w0, [sp, #52]
  414bb0:	bl	414320 <clear@@Base+0x100d4>
  414bb4:	add	w1, w19, w0
  414bb8:	adrp	x0, 445000 <PC+0x4788>
  414bbc:	add	x0, x0, #0x1d4
  414bc0:	ldr	w0, [x0]
  414bc4:	cmp	w1, w0
  414bc8:	b.le	414bd4 <clear@@Base+0x10988>
  414bcc:	mov	w0, #0x1                   	// #1
  414bd0:	b	414d04 <clear@@Base+0x10ab8>
  414bd4:	ldr	x0, [sp, #40]
  414bd8:	cmp	x0, #0x0
  414bdc:	b.ne	414c00 <clear@@Base+0x109b4>  // b.any
  414be0:	ldr	x0, [sp, #56]
  414be4:	and	w0, w0, #0xff
  414be8:	strb	w0, [sp, #87]
  414bec:	add	x0, sp, #0x57
  414bf0:	str	x0, [sp, #40]
  414bf4:	mov	w0, #0x1                   	// #1
  414bf8:	str	w0, [sp, #104]
  414bfc:	b	414c10 <clear@@Base+0x109c4>
  414c00:	ldr	x0, [sp, #40]
  414c04:	ldrb	w0, [x0]
  414c08:	bl	406f28 <clear@@Base+0x2cdc>
  414c0c:	str	w0, [sp, #104]
  414c10:	adrp	x0, 441000 <PC+0x788>
  414c14:	add	x0, x0, #0xa94
  414c18:	ldr	w1, [x0]
  414c1c:	ldr	w0, [sp, #104]
  414c20:	add	w1, w1, w0
  414c24:	adrp	x0, 441000 <PC+0x788>
  414c28:	add	x0, x0, #0x878
  414c2c:	ldr	w0, [x0]
  414c30:	sub	w0, w0, #0x6
  414c34:	cmp	w1, w0
  414c38:	b.lt	414c50 <clear@@Base+0x10a04>  // b.tstop
  414c3c:	bl	4135fc <clear@@Base+0xf3b0>
  414c40:	cmp	w0, #0x0
  414c44:	b.eq	414c50 <clear@@Base+0x10a04>  // b.none
  414c48:	mov	w0, #0x1                   	// #1
  414c4c:	b	414d04 <clear@@Base+0x10ab8>
  414c50:	adrp	x0, 441000 <PC+0x788>
  414c54:	add	x0, x0, #0xa98
  414c58:	ldr	w1, [x0]
  414c5c:	adrp	x0, 441000 <PC+0x788>
  414c60:	add	x0, x0, #0xaa0
  414c64:	ldr	w0, [x0]
  414c68:	cmp	w1, w0
  414c6c:	b.le	414ccc <clear@@Base+0x10a80>
  414c70:	ldr	w0, [sp, #108]
  414c74:	cmp	w0, #0x0
  414c78:	b.le	414ccc <clear@@Base+0x10a80>
  414c7c:	adrp	x0, 441000 <PC+0x788>
  414c80:	add	x0, x0, #0xa98
  414c84:	ldr	w1, [x0]
  414c88:	adrp	x0, 441000 <PC+0x788>
  414c8c:	add	x0, x0, #0xaa0
  414c90:	str	w1, [x0]
  414c94:	adrp	x0, 441000 <PC+0x788>
  414c98:	add	x0, x0, #0xa94
  414c9c:	ldr	w1, [x0]
  414ca0:	adrp	x0, 441000 <PC+0x788>
  414ca4:	add	x0, x0, #0xa9c
  414ca8:	str	w1, [x0]
  414cac:	b	414ccc <clear@@Base+0x10a80>
  414cb0:	ldr	x0, [sp, #40]
  414cb4:	add	x1, x0, #0x1
  414cb8:	str	x1, [sp, #40]
  414cbc:	ldrb	w0, [x0]
  414cc0:	mov	w2, #0x0                   	// #0
  414cc4:	ldr	w1, [sp, #52]
  414cc8:	bl	413868 <clear@@Base+0xf61c>
  414ccc:	ldr	w0, [sp, #104]
  414cd0:	sub	w1, w0, #0x1
  414cd4:	str	w1, [sp, #104]
  414cd8:	cmp	w0, #0x0
  414cdc:	b.gt	414cb0 <clear@@Base+0x10a64>
  414ce0:	adrp	x0, 441000 <PC+0x788>
  414ce4:	add	x0, x0, #0xa98
  414ce8:	ldr	w1, [x0]
  414cec:	ldr	w0, [sp, #108]
  414cf0:	add	w1, w1, w0
  414cf4:	adrp	x0, 441000 <PC+0x788>
  414cf8:	add	x0, x0, #0xa98
  414cfc:	str	w1, [x0]
  414d00:	mov	w0, #0x0                   	// #0
  414d04:	ldr	x19, [sp, #16]
  414d08:	ldp	x29, x30, [sp], #112
  414d0c:	ret
  414d10:	stp	x29, x30, [sp, #-64]!
  414d14:	mov	x29, sp
  414d18:	str	x19, [sp, #16]
  414d1c:	str	w0, [sp, #44]
  414d20:	str	x1, [sp, #32]
  414d24:	adrp	x0, 441000 <PC+0x788>
  414d28:	add	x0, x0, #0xa98
  414d2c:	ldr	w1, [x0]
  414d30:	adrp	x0, 441000 <PC+0x788>
  414d34:	add	x0, x0, #0xa90
  414d38:	ldr	w0, [x0]
  414d3c:	add	w1, w1, w0
  414d40:	adrp	x0, 441000 <PC+0x788>
  414d44:	add	x0, x0, #0xab0
  414d48:	ldr	w0, [x0]
  414d4c:	sub	w0, w1, w0
  414d50:	str	w0, [sp, #60]
  414d54:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  414d58:	add	x0, x0, #0x880
  414d5c:	ldr	w0, [x0]
  414d60:	cmp	w0, #0x1
  414d64:	b.le	414d94 <clear@@Base+0x10b48>
  414d68:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  414d6c:	add	x0, x0, #0x880
  414d70:	ldr	w0, [x0]
  414d74:	sub	w1, w0, #0x1
  414d78:	adrp	x0, 441000 <PC+0x788>
  414d7c:	add	x0, x0, #0x880
  414d80:	sxtw	x1, w1
  414d84:	ldr	w0, [x0, x1, lsl #2]
  414d88:	ldr	w1, [sp, #60]
  414d8c:	cmp	w1, w0
  414d90:	b.lt	414dec <clear@@Base+0x10ba0>  // b.tstop
  414d94:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  414d98:	add	x0, x0, #0x884
  414d9c:	ldr	w2, [x0]
  414da0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  414da4:	add	x0, x0, #0x880
  414da8:	ldr	w0, [x0]
  414dac:	sub	w1, w0, #0x1
  414db0:	adrp	x0, 441000 <PC+0x788>
  414db4:	add	x0, x0, #0x880
  414db8:	sxtw	x1, w1
  414dbc:	ldr	w0, [x0, x1, lsl #2]
  414dc0:	ldr	w1, [sp, #60]
  414dc4:	sub	w0, w1, w0
  414dc8:	adrp	x1, 43f000 <winch@@Base+0x1f630>
  414dcc:	add	x1, x1, #0x884
  414dd0:	ldr	w1, [x1]
  414dd4:	sdiv	w3, w0, w1
  414dd8:	mul	w1, w3, w1
  414ddc:	sub	w0, w0, w1
  414de0:	sub	w0, w2, w0
  414de4:	str	w0, [sp, #60]
  414de8:	b	414e64 <clear@@Base+0x10c18>
  414dec:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  414df0:	add	x0, x0, #0x880
  414df4:	ldr	w0, [x0]
  414df8:	sub	w0, w0, #0x2
  414dfc:	str	w0, [sp, #56]
  414e00:	b	414e2c <clear@@Base+0x10be0>
  414e04:	adrp	x0, 441000 <PC+0x788>
  414e08:	add	x0, x0, #0x880
  414e0c:	ldrsw	x1, [sp, #56]
  414e10:	ldr	w0, [x0, x1, lsl #2]
  414e14:	ldr	w1, [sp, #60]
  414e18:	cmp	w1, w0
  414e1c:	b.ge	414e3c <clear@@Base+0x10bf0>  // b.tcont
  414e20:	ldr	w0, [sp, #56]
  414e24:	sub	w0, w0, #0x1
  414e28:	str	w0, [sp, #56]
  414e2c:	ldr	w0, [sp, #56]
  414e30:	cmp	w0, #0x0
  414e34:	b.ge	414e04 <clear@@Base+0x10bb8>  // b.tcont
  414e38:	b	414e40 <clear@@Base+0x10bf4>
  414e3c:	nop
  414e40:	ldr	w0, [sp, #56]
  414e44:	add	w1, w0, #0x1
  414e48:	adrp	x0, 441000 <PC+0x788>
  414e4c:	add	x0, x0, #0x880
  414e50:	sxtw	x1, w1
  414e54:	ldr	w1, [x0, x1, lsl #2]
  414e58:	ldr	w0, [sp, #60]
  414e5c:	sub	w0, w1, w0
  414e60:	str	w0, [sp, #60]
  414e64:	adrp	x0, 441000 <PC+0x788>
  414e68:	add	x0, x0, #0xa98
  414e6c:	ldr	w1, [x0]
  414e70:	ldr	w0, [sp, #60]
  414e74:	add	w0, w1, w0
  414e78:	sub	w19, w0, #0x1
  414e7c:	mov	w2, #0x0                   	// #0
  414e80:	ldr	w1, [sp, #44]
  414e84:	mov	w0, #0x20                  	// #32
  414e88:	bl	4143e8 <clear@@Base+0x1019c>
  414e8c:	add	w19, w19, w0
  414e90:	ldr	w0, [sp, #44]
  414e94:	bl	414320 <clear@@Base+0x100d4>
  414e98:	add	w1, w19, w0
  414e9c:	adrp	x0, 445000 <PC+0x4788>
  414ea0:	add	x0, x0, #0x1d4
  414ea4:	ldr	w0, [x0]
  414ea8:	cmp	w1, w0
  414eac:	b.le	414eb8 <clear@@Base+0x10c6c>
  414eb0:	mov	w0, #0x1                   	// #1
  414eb4:	b	414efc <clear@@Base+0x10cb0>
  414eb8:	ldr	x3, [sp, #32]
  414ebc:	adrp	x0, 425000 <winch@@Base+0x5630>
  414ec0:	add	x2, x0, #0x9b0
  414ec4:	ldr	w1, [sp, #44]
  414ec8:	mov	w0, #0x20                  	// #32
  414ecc:	bl	414940 <clear@@Base+0x106f4>
  414ed0:	cmp	w0, #0x0
  414ed4:	b.eq	414ee0 <clear@@Base+0x10c94>  // b.none
  414ed8:	mov	w0, #0x1                   	// #1
  414edc:	b	414efc <clear@@Base+0x10cb0>
  414ee0:	ldr	w0, [sp, #60]
  414ee4:	sub	w0, w0, #0x1
  414ee8:	str	w0, [sp, #60]
  414eec:	ldr	w0, [sp, #60]
  414ef0:	cmp	w0, #0x0
  414ef4:	b.gt	414eb8 <clear@@Base+0x10c6c>
  414ef8:	mov	w0, #0x0                   	// #0
  414efc:	ldr	x19, [sp, #16]
  414f00:	ldp	x29, x30, [sp], #64
  414f04:	ret
  414f08:	stp	x29, x30, [sp, #-64]!
  414f0c:	mov	x29, sp
  414f10:	str	x19, [sp, #16]
  414f14:	str	x0, [sp, #40]
  414f18:	str	x1, [sp, #32]
  414f1c:	ldr	x0, [sp, #40]
  414f20:	bl	406cdc <clear@@Base+0x2a90>
  414f24:	str	x0, [sp, #56]
  414f28:	ldr	x0, [sp, #56]
  414f2c:	bl	4017b0 <strlen@plt>
  414f30:	mov	w1, w0
  414f34:	adrp	x0, 441000 <PC+0x788>
  414f38:	add	x0, x0, #0xa98
  414f3c:	ldr	w0, [x0]
  414f40:	add	w0, w1, w0
  414f44:	sub	w19, w0, #0x1
  414f48:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  414f4c:	add	x0, x0, #0x720
  414f50:	ldr	w0, [x0]
  414f54:	mov	w2, #0x0                   	// #0
  414f58:	mov	w1, w0
  414f5c:	mov	w0, #0x20                  	// #32
  414f60:	bl	4143e8 <clear@@Base+0x1019c>
  414f64:	add	w19, w19, w0
  414f68:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  414f6c:	add	x0, x0, #0x720
  414f70:	ldr	w0, [x0]
  414f74:	bl	414320 <clear@@Base+0x100d4>
  414f78:	add	w1, w19, w0
  414f7c:	adrp	x0, 445000 <PC+0x4788>
  414f80:	add	x0, x0, #0x1d4
  414f84:	ldr	w0, [x0]
  414f88:	cmp	w1, w0
  414f8c:	b.le	414fcc <clear@@Base+0x10d80>
  414f90:	mov	w0, #0x1                   	// #1
  414f94:	b	414fe0 <clear@@Base+0x10d94>
  414f98:	ldr	x0, [sp, #56]
  414f9c:	ldrb	w0, [x0]
  414fa0:	ldr	x3, [sp, #32]
  414fa4:	mov	x2, #0x0                   	// #0
  414fa8:	mov	w1, #0x20                  	// #32
  414fac:	bl	414940 <clear@@Base+0x106f4>
  414fb0:	cmp	w0, #0x0
  414fb4:	b.eq	414fc0 <clear@@Base+0x10d74>  // b.none
  414fb8:	mov	w0, #0x1                   	// #1
  414fbc:	b	414fe0 <clear@@Base+0x10d94>
  414fc0:	ldr	x0, [sp, #56]
  414fc4:	add	x0, x0, #0x1
  414fc8:	str	x0, [sp, #56]
  414fcc:	ldr	x0, [sp, #56]
  414fd0:	ldrb	w0, [x0]
  414fd4:	cmp	w0, #0x0
  414fd8:	b.ne	414f98 <clear@@Base+0x10d4c>  // b.any
  414fdc:	mov	w0, #0x0                   	// #0
  414fe0:	ldr	x19, [sp, #16]
  414fe4:	ldp	x29, x30, [sp], #64
  414fe8:	ret
  414fec:	stp	x29, x30, [sp, #-48]!
  414ff0:	mov	x29, sp
  414ff4:	str	x0, [sp, #24]
  414ff8:	str	wzr, [sp, #44]
  414ffc:	b	415044 <clear@@Base+0x10df8>
  415000:	adrp	x0, 441000 <PC+0x788>
  415004:	add	x1, x0, #0xad8
  415008:	ldrsw	x0, [sp, #44]
  41500c:	ldrb	w0, [x1, x0]
  415010:	ldr	x1, [sp, #24]
  415014:	bl	414f08 <clear@@Base+0x10cbc>
  415018:	cmp	w0, #0x0
  41501c:	b.eq	415038 <clear@@Base+0x10dec>  // b.none
  415020:	adrp	x0, 441000 <PC+0x788>
  415024:	add	x0, x0, #0xae4
  415028:	ldr	w1, [x0]
  41502c:	ldr	w0, [sp, #44]
  415030:	sub	w0, w1, w0
  415034:	b	415060 <clear@@Base+0x10e14>
  415038:	ldr	w0, [sp, #44]
  41503c:	add	w0, w0, #0x1
  415040:	str	w0, [sp, #44]
  415044:	adrp	x0, 441000 <PC+0x788>
  415048:	add	x0, x0, #0xae4
  41504c:	ldr	w0, [x0]
  415050:	ldr	w1, [sp, #44]
  415054:	cmp	w1, w0
  415058:	b.lt	415000 <clear@@Base+0x10db4>  // b.tstop
  41505c:	mov	w0, #0x0                   	// #0
  415060:	ldp	x29, x30, [sp], #48
  415064:	ret
  415068:	stp	x29, x30, [sp, #-48]!
  41506c:	mov	x29, sp
  415070:	strb	w0, [sp, #31]
  415074:	str	x1, [sp, #16]
  415078:	adrp	x0, 441000 <PC+0x788>
  41507c:	add	x0, x0, #0xab8
  415080:	ldr	x0, [x0]
  415084:	cmp	x0, #0x0
  415088:	b.eq	4150f8 <clear@@Base+0x10eac>  // b.none
  41508c:	ldrb	w0, [sp, #31]
  415090:	cmp	w0, #0xd
  415094:	b.ne	4150b4 <clear@@Base+0x10e68>  // b.any
  415098:	adrp	x0, 441000 <PC+0x788>
  41509c:	add	x0, x0, #0xab8
  4150a0:	ldr	x0, [x0]
  4150a4:	cmp	x0, #0xd
  4150a8:	b.ne	4150b4 <clear@@Base+0x10e68>  // b.any
  4150ac:	mov	w0, #0x0                   	// #0
  4150b0:	b	41549c <clear@@Base+0x11250>
  4150b4:	adrp	x0, 441000 <PC+0x788>
  4150b8:	add	x0, x0, #0xab8
  4150bc:	ldr	x3, [x0]
  4150c0:	adrp	x0, 441000 <PC+0x788>
  4150c4:	add	x0, x0, #0xac0
  4150c8:	ldr	x0, [x0]
  4150cc:	mov	x2, x0
  4150d0:	mov	x1, #0x0                   	// #0
  4150d4:	mov	x0, x3
  4150d8:	bl	4154a4 <clear@@Base+0x11258>
  4150dc:	cmp	w0, #0x0
  4150e0:	b.eq	4150ec <clear@@Base+0x10ea0>  // b.none
  4150e4:	mov	w0, #0x1                   	// #1
  4150e8:	b	41549c <clear@@Base+0x11250>
  4150ec:	adrp	x0, 441000 <PC+0x788>
  4150f0:	add	x0, x0, #0xab8
  4150f4:	str	xzr, [x0]
  4150f8:	ldrb	w0, [sp, #31]
  4150fc:	cmp	w0, #0xd
  415100:	b.ne	4151a4 <clear@@Base+0x10f58>  // b.any
  415104:	adrp	x0, 445000 <PC+0x4788>
  415108:	add	x0, x0, #0x29c
  41510c:	ldr	w0, [x0]
  415110:	cmp	w0, #0x0
  415114:	b.ne	4151a4 <clear@@Base+0x10f58>  // b.any
  415118:	adrp	x0, 441000 <PC+0x788>
  41511c:	add	x0, x0, #0xae0
  415120:	ldr	w0, [x0]
  415124:	cmp	w0, #0x0
  415128:	b.le	41517c <clear@@Base+0x10f30>
  41512c:	adrp	x0, 441000 <PC+0x788>
  415130:	add	x0, x0, #0xae8
  415134:	ldr	x0, [x0]
  415138:	bl	414fec <clear@@Base+0x10da0>
  41513c:	str	w0, [sp, #44]
  415140:	ldr	w0, [sp, #44]
  415144:	add	w1, w0, #0x1
  415148:	adrp	x0, 441000 <PC+0x788>
  41514c:	add	x0, x0, #0xae4
  415150:	str	w1, [x0]
  415154:	adrp	x0, 441000 <PC+0x788>
  415158:	add	x0, x0, #0xae0
  41515c:	str	wzr, [x0]
  415160:	ldr	w0, [sp, #44]
  415164:	cmp	w0, #0x0
  415168:	b.eq	41517c <clear@@Base+0x10f30>  // b.none
  41516c:	adrp	x0, 441000 <PC+0x788>
  415170:	add	x0, x0, #0xae4
  415174:	ldr	w0, [x0]
  415178:	b	41549c <clear@@Base+0x11250>
  41517c:	ldrb	w1, [sp, #31]
  415180:	adrp	x0, 441000 <PC+0x788>
  415184:	add	x0, x0, #0xab8
  415188:	str	x1, [x0]
  41518c:	adrp	x0, 441000 <PC+0x788>
  415190:	add	x0, x0, #0xac0
  415194:	ldr	x1, [sp, #16]
  415198:	str	x1, [x0]
  41519c:	mov	w0, #0x0                   	// #0
  4151a0:	b	41549c <clear@@Base+0x11250>
  4151a4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4151a8:	add	x0, x0, #0xe20
  4151ac:	ldr	w0, [x0]
  4151b0:	cmp	w0, #0x0
  4151b4:	b.ne	4151d0 <clear@@Base+0x10f84>  // b.any
  4151b8:	ldrb	w0, [sp, #31]
  4151bc:	ldr	x2, [sp, #16]
  4151c0:	mov	x1, #0x0                   	// #0
  4151c4:	bl	4154a4 <clear@@Base+0x11258>
  4151c8:	str	w0, [sp, #44]
  4151cc:	b	4153cc <clear@@Base+0x11180>
  4151d0:	adrp	x0, 441000 <PC+0x788>
  4151d4:	add	x0, x0, #0xae0
  4151d8:	ldr	w0, [x0]
  4151dc:	cmp	w0, #0x0
  4151e0:	b.ne	415294 <clear@@Base+0x11048>  // b.any
  4151e4:	nop
  4151e8:	b	4151f0 <clear@@Base+0x10fa4>
  4151ec:	nop
  4151f0:	adrp	x0, 441000 <PC+0x788>
  4151f4:	add	x0, x0, #0xae4
  4151f8:	mov	w1, #0x1                   	// #1
  4151fc:	str	w1, [x0]
  415200:	adrp	x0, 441000 <PC+0x788>
  415204:	add	x0, x0, #0xad8
  415208:	ldrb	w1, [sp, #31]
  41520c:	strb	w1, [x0]
  415210:	ldrsb	w0, [sp, #31]
  415214:	cmp	w0, #0x0
  415218:	b.lt	415234 <clear@@Base+0x10fe8>  // b.tstop
  41521c:	ldrb	w0, [sp, #31]
  415220:	ldr	x2, [sp, #16]
  415224:	mov	x1, #0x0                   	// #0
  415228:	bl	4154a4 <clear@@Base+0x11258>
  41522c:	str	w0, [sp, #44]
  415230:	b	4153cc <clear@@Base+0x11180>
  415234:	ldrb	w0, [sp, #31]
  415238:	and	w0, w0, #0xc0
  41523c:	cmp	w0, #0xc0
  415240:	b.ne	415284 <clear@@Base+0x11038>  // b.any
  415244:	ldrb	w0, [sp, #31]
  415248:	and	w0, w0, #0xfe
  41524c:	cmp	w0, #0xfe
  415250:	b.eq	415284 <clear@@Base+0x11038>  // b.none
  415254:	ldrb	w0, [sp, #31]
  415258:	bl	406f28 <clear@@Base+0x2cdc>
  41525c:	mov	w1, w0
  415260:	adrp	x0, 441000 <PC+0x788>
  415264:	add	x0, x0, #0xae0
  415268:	str	w1, [x0]
  41526c:	adrp	x0, 441000 <PC+0x788>
  415270:	add	x0, x0, #0xae8
  415274:	ldr	x1, [sp, #16]
  415278:	str	x1, [x0]
  41527c:	mov	w0, #0x0                   	// #0
  415280:	b	41549c <clear@@Base+0x11250>
  415284:	ldr	x0, [sp, #16]
  415288:	bl	414fec <clear@@Base+0x10da0>
  41528c:	str	w0, [sp, #44]
  415290:	b	4153cc <clear@@Base+0x11180>
  415294:	ldrb	w0, [sp, #31]
  415298:	and	w0, w0, #0xc0
  41529c:	cmp	w0, #0x80
  4152a0:	b.ne	41538c <clear@@Base+0x11140>  // b.any
  4152a4:	adrp	x0, 441000 <PC+0x788>
  4152a8:	add	x0, x0, #0xae4
  4152ac:	ldr	w0, [x0]
  4152b0:	add	w2, w0, #0x1
  4152b4:	adrp	x1, 441000 <PC+0x788>
  4152b8:	add	x1, x1, #0xae4
  4152bc:	str	w2, [x1]
  4152c0:	adrp	x1, 441000 <PC+0x788>
  4152c4:	add	x1, x1, #0xad8
  4152c8:	sxtw	x0, w0
  4152cc:	ldrb	w2, [sp, #31]
  4152d0:	strb	w2, [x1, x0]
  4152d4:	adrp	x0, 441000 <PC+0x788>
  4152d8:	add	x0, x0, #0xae4
  4152dc:	ldr	w1, [x0]
  4152e0:	adrp	x0, 441000 <PC+0x788>
  4152e4:	add	x0, x0, #0xae0
  4152e8:	ldr	w0, [x0]
  4152ec:	cmp	w1, w0
  4152f0:	b.ge	4152fc <clear@@Base+0x110b0>  // b.tcont
  4152f4:	mov	w0, #0x0                   	// #0
  4152f8:	b	41549c <clear@@Base+0x11250>
  4152fc:	adrp	x0, 441000 <PC+0x788>
  415300:	add	x0, x0, #0xae4
  415304:	ldr	w0, [x0]
  415308:	mov	w1, w0
  41530c:	adrp	x0, 441000 <PC+0x788>
  415310:	add	x0, x0, #0xad8
  415314:	bl	406fc8 <clear@@Base+0x2d7c>
  415318:	cmp	w0, #0x0
  41531c:	b.eq	415358 <clear@@Base+0x1110c>  // b.none
  415320:	adrp	x0, 441000 <PC+0x788>
  415324:	add	x0, x0, #0xad8
  415328:	bl	407198 <clear@@Base+0x2f4c>
  41532c:	mov	x3, x0
  415330:	adrp	x0, 441000 <PC+0x788>
  415334:	add	x0, x0, #0xae8
  415338:	ldr	x0, [x0]
  41533c:	mov	x2, x0
  415340:	adrp	x0, 441000 <PC+0x788>
  415344:	add	x1, x0, #0xad8
  415348:	mov	x0, x3
  41534c:	bl	4154a4 <clear@@Base+0x11258>
  415350:	str	w0, [sp, #44]
  415354:	b	41537c <clear@@Base+0x11130>
  415358:	adrp	x0, 441000 <PC+0x788>
  41535c:	add	x0, x0, #0xae8
  415360:	ldr	x0, [x0]
  415364:	bl	414fec <clear@@Base+0x10da0>
  415368:	str	w0, [sp, #44]
  41536c:	adrp	x0, 441000 <PC+0x788>
  415370:	add	x0, x0, #0xae4
  415374:	ldr	w1, [sp, #44]
  415378:	str	w1, [x0]
  41537c:	adrp	x0, 441000 <PC+0x788>
  415380:	add	x0, x0, #0xae0
  415384:	str	wzr, [x0]
  415388:	b	4153cc <clear@@Base+0x11180>
  41538c:	adrp	x0, 441000 <PC+0x788>
  415390:	add	x0, x0, #0xae8
  415394:	ldr	x0, [x0]
  415398:	bl	414fec <clear@@Base+0x10da0>
  41539c:	str	w0, [sp, #44]
  4153a0:	ldr	w0, [sp, #44]
  4153a4:	add	w1, w0, #0x1
  4153a8:	adrp	x0, 441000 <PC+0x788>
  4153ac:	add	x0, x0, #0xae4
  4153b0:	str	w1, [x0]
  4153b4:	adrp	x0, 441000 <PC+0x788>
  4153b8:	add	x0, x0, #0xae0
  4153bc:	str	wzr, [x0]
  4153c0:	ldr	w0, [sp, #44]
  4153c4:	cmp	w0, #0x0
  4153c8:	b.eq	4151ec <clear@@Base+0x10fa0>  // b.none
  4153cc:	adrp	x0, 441000 <PC+0x788>
  4153d0:	add	x0, x0, #0xa90
  4153d4:	ldr	w1, [x0]
  4153d8:	adrp	x0, 445000 <PC+0x4788>
  4153dc:	add	x0, x0, #0x230
  4153e0:	ldr	w0, [x0]
  4153e4:	cmp	w1, w0
  4153e8:	b.ge	415460 <clear@@Base+0x11214>  // b.tcont
  4153ec:	adrp	x0, 445000 <PC+0x4788>
  4153f0:	add	x0, x0, #0x1d4
  4153f4:	ldr	w0, [x0]
  4153f8:	lsr	w1, w0, #31
  4153fc:	add	w0, w1, w0
  415400:	asr	w0, w0, #1
  415404:	mov	w1, w0
  415408:	adrp	x0, 441000 <PC+0x788>
  41540c:	add	x0, x0, #0xa98
  415410:	ldr	w0, [x0]
  415414:	cmp	w1, w0
  415418:	b.ge	415460 <clear@@Base+0x11214>  // b.tcont
  41541c:	adrp	x0, 441000 <PC+0x788>
  415420:	add	x0, x0, #0xa80
  415424:	ldr	x1, [x0]
  415428:	adrp	x0, 441000 <PC+0x788>
  41542c:	add	x0, x0, #0xa94
  415430:	ldr	w0, [x0]
  415434:	sxtw	x0, w0
  415438:	add	x0, x1, x0
  41543c:	strb	wzr, [x0]
  415440:	adrp	x0, 445000 <PC+0x4788>
  415444:	add	x0, x0, #0x230
  415448:	ldr	w1, [x0]
  41544c:	adrp	x0, 441000 <PC+0x788>
  415450:	add	x0, x0, #0xa90
  415454:	ldr	w0, [x0]
  415458:	sub	w0, w1, w0
  41545c:	bl	413afc <clear@@Base+0xf8b0>
  415460:	ldr	w0, [sp, #44]
  415464:	cmp	w0, #0x0
  415468:	b.eq	415498 <clear@@Base+0x1124c>  // b.none
  41546c:	adrp	x0, 440000 <winch@@Base+0x20630>
  415470:	add	x0, x0, #0xe20
  415474:	ldr	w0, [x0]
  415478:	cmp	w0, #0x0
  41547c:	b.eq	415490 <clear@@Base+0x11244>  // b.none
  415480:	adrp	x0, 441000 <PC+0x788>
  415484:	add	x0, x0, #0xae4
  415488:	ldr	w0, [x0]
  41548c:	b	415494 <clear@@Base+0x11248>
  415490:	mov	w0, #0x1                   	// #1
  415494:	str	w0, [sp, #44]
  415498:	ldr	w0, [sp, #44]
  41549c:	ldp	x29, x30, [sp], #48
  4154a0:	ret
  4154a4:	stp	x29, x30, [sp, #-96]!
  4154a8:	mov	x29, sp
  4154ac:	str	x19, [sp, #16]
  4154b0:	str	x0, [sp, #56]
  4154b4:	str	x1, [sp, #48]
  4154b8:	str	x2, [sp, #40]
  4154bc:	str	wzr, [sp, #92]
  4154c0:	ldr	x0, [sp, #56]
  4154c4:	cmp	x0, #0x8
  4154c8:	b.ne	4155d8 <clear@@Base+0x1138c>  // b.any
  4154cc:	adrp	x0, 445000 <PC+0x4788>
  4154d0:	add	x0, x0, #0x29c
  4154d4:	ldr	w0, [x0]
  4154d8:	cmp	w0, #0x2
  4154dc:	b.eq	4158a8 <clear@@Base+0x1165c>  // b.none
  4154e0:	adrp	x0, 441000 <PC+0x788>
  4154e4:	add	x0, x0, #0xa94
  4154e8:	ldr	w1, [x0]
  4154ec:	adrp	x0, 441000 <PC+0x788>
  4154f0:	add	x0, x0, #0xab0
  4154f4:	ldr	w0, [x0]
  4154f8:	cmp	w1, w0
  4154fc:	b.le	415554 <clear@@Base+0x11308>
  415500:	adrp	x0, 441000 <PC+0x788>
  415504:	add	x0, x0, #0xa98
  415508:	ldr	w1, [x0]
  41550c:	adrp	x0, 441000 <PC+0x788>
  415510:	add	x0, x0, #0xab0
  415514:	ldr	w0, [x0]
  415518:	cmp	w1, w0
  41551c:	b.le	415554 <clear@@Base+0x11308>
  415520:	adrp	x0, 441000 <PC+0x788>
  415524:	add	x0, x0, #0xa88
  415528:	ldr	x1, [x0]
  41552c:	adrp	x0, 441000 <PC+0x788>
  415530:	add	x0, x0, #0xa94
  415534:	ldr	w0, [x0]
  415538:	sxtw	x0, w0
  41553c:	sub	x0, x0, #0x1
  415540:	add	x0, x1, x0
  415544:	ldrb	w0, [x0]
  415548:	and	w0, w0, #0x30
  41554c:	cmp	w0, #0x0
  415550:	b.eq	415570 <clear@@Base+0x11324>  // b.none
  415554:	ldr	x1, [sp, #40]
  415558:	mov	w0, #0x8                   	// #8
  41555c:	bl	414f08 <clear@@Base+0x10cbc>
  415560:	cmp	w0, #0x0
  415564:	b.eq	4155d0 <clear@@Base+0x11384>  // b.none
  415568:	mov	w0, #0x1                   	// #1
  41556c:	b	415a64 <clear@@Base+0x11818>
  415570:	adrp	x0, 445000 <PC+0x4788>
  415574:	add	x0, x0, #0x29c
  415578:	ldr	w0, [x0]
  41557c:	cmp	w0, #0x1
  415580:	b.ne	4155a8 <clear@@Base+0x1135c>  // b.any
  415584:	ldr	x3, [sp, #40]
  415588:	mov	x2, #0x0                   	// #0
  41558c:	mov	w1, #0x0                   	// #0
  415590:	ldr	x0, [sp, #56]
  415594:	bl	414940 <clear@@Base+0x106f4>
  415598:	cmp	w0, #0x0
  41559c:	b.eq	4155d0 <clear@@Base+0x11384>  // b.none
  4155a0:	mov	w0, #0x1                   	// #1
  4155a4:	b	415a64 <clear@@Base+0x11818>
  4155a8:	adrp	x0, 445000 <PC+0x4788>
  4155ac:	add	x0, x0, #0x29c
  4155b0:	ldr	w0, [x0]
  4155b4:	cmp	w0, #0x0
  4155b8:	b.ne	4155d0 <clear@@Base+0x11384>  // b.any
  4155bc:	bl	4145d8 <clear@@Base+0x1038c>
  4155c0:	mov	w1, w0
  4155c4:	adrp	x0, 441000 <PC+0x788>
  4155c8:	add	x0, x0, #0xaa4
  4155cc:	str	w1, [x0]
  4155d0:	mov	w0, #0x0                   	// #0
  4155d4:	b	415a64 <clear@@Base+0x11818>
  4155d8:	adrp	x0, 441000 <PC+0x788>
  4155dc:	add	x0, x0, #0xaa4
  4155e0:	ldr	w0, [x0]
  4155e4:	cmp	w0, #0x0
  4155e8:	b.le	41579c <clear@@Base+0x11550>
  4155ec:	adrp	x0, 440000 <winch@@Base+0x20630>
  4155f0:	add	x0, x0, #0xe20
  4155f4:	ldr	w0, [x0]
  4155f8:	cmp	w0, #0x0
  4155fc:	b.eq	415608 <clear@@Base+0x113bc>  // b.none
  415600:	mov	w0, #0xffffffff            	// #-1
  415604:	b	41560c <clear@@Base+0x113c0>
  415608:	mov	w0, #0x0                   	// #0
  41560c:	adrp	x1, 441000 <PC+0x788>
  415610:	add	x1, x1, #0xaa4
  415614:	str	w0, [x1]
  415618:	adrp	x0, 440000 <winch@@Base+0x20630>
  41561c:	add	x0, x0, #0xe20
  415620:	ldr	w0, [x0]
  415624:	cmp	w0, #0x0
  415628:	b.eq	415658 <clear@@Base+0x1140c>  // b.none
  41562c:	adrp	x0, 441000 <PC+0x788>
  415630:	add	x0, x0, #0xa80
  415634:	ldr	x1, [x0]
  415638:	adrp	x0, 441000 <PC+0x788>
  41563c:	add	x0, x0, #0xa94
  415640:	ldr	w0, [x0]
  415644:	sxtw	x0, w0
  415648:	add	x0, x1, x0
  41564c:	bl	407198 <clear@@Base+0x2f4c>
  415650:	str	x0, [sp, #80]
  415654:	b	415684 <clear@@Base+0x11438>
  415658:	adrp	x0, 441000 <PC+0x788>
  41565c:	add	x0, x0, #0xa80
  415660:	ldr	x1, [x0]
  415664:	adrp	x0, 441000 <PC+0x788>
  415668:	add	x0, x0, #0xa94
  41566c:	ldr	w0, [x0]
  415670:	sxtw	x0, w0
  415674:	add	x0, x1, x0
  415678:	ldrb	w0, [x0]
  41567c:	and	x0, x0, #0xff
  415680:	str	x0, [sp, #80]
  415684:	adrp	x0, 441000 <PC+0x788>
  415688:	add	x0, x0, #0xa88
  41568c:	ldr	x1, [x0]
  415690:	adrp	x0, 441000 <PC+0x788>
  415694:	add	x0, x0, #0xa94
  415698:	ldr	w0, [x0]
  41569c:	sxtw	x0, w0
  4156a0:	add	x0, x1, x0
  4156a4:	ldrb	w0, [x0]
  4156a8:	str	w0, [sp, #92]
  4156ac:	ldr	x1, [sp, #56]
  4156b0:	ldr	x0, [sp, #80]
  4156b4:	cmp	x1, x0
  4156b8:	b.ne	415738 <clear@@Base+0x114ec>  // b.any
  4156bc:	ldr	x0, [sp, #56]
  4156c0:	cmp	x0, #0x5f
  4156c4:	b.ne	415728 <clear@@Base+0x114dc>  // b.any
  4156c8:	ldr	w0, [sp, #92]
  4156cc:	and	w0, w0, #0x3
  4156d0:	cmp	w0, #0x0
  4156d4:	b.eq	4156e8 <clear@@Base+0x1149c>  // b.none
  4156d8:	ldr	w0, [sp, #92]
  4156dc:	orr	w0, w0, #0x3
  4156e0:	str	w0, [sp, #92]
  4156e4:	b	415814 <clear@@Base+0x115c8>
  4156e8:	adrp	x0, 441000 <PC+0x788>
  4156ec:	add	x0, x0, #0xaa8
  4156f0:	ldr	w0, [x0]
  4156f4:	cmp	w0, #0x0
  4156f8:	b.eq	415718 <clear@@Base+0x114cc>  // b.none
  4156fc:	adrp	x0, 441000 <PC+0x788>
  415700:	add	x0, x0, #0xaa8
  415704:	ldr	w0, [x0]
  415708:	ldr	w1, [sp, #92]
  41570c:	orr	w0, w1, w0
  415710:	str	w0, [sp, #92]
  415714:	b	415814 <clear@@Base+0x115c8>
  415718:	ldr	w0, [sp, #92]
  41571c:	orr	w0, w0, #0x2
  415720:	str	w0, [sp, #92]
  415724:	b	415814 <clear@@Base+0x115c8>
  415728:	ldr	w0, [sp, #92]
  41572c:	orr	w0, w0, #0x2
  415730:	str	w0, [sp, #92]
  415734:	b	415814 <clear@@Base+0x115c8>
  415738:	ldr	x0, [sp, #56]
  41573c:	cmp	x0, #0x5f
  415740:	b.ne	415780 <clear@@Base+0x11534>  // b.any
  415744:	ldr	w0, [sp, #92]
  415748:	orr	w0, w0, #0x1
  41574c:	str	w0, [sp, #92]
  415750:	ldr	x0, [sp, #80]
  415754:	str	x0, [sp, #56]
  415758:	adrp	x0, 441000 <PC+0x788>
  41575c:	add	x0, x0, #0xa80
  415760:	ldr	x1, [x0]
  415764:	adrp	x0, 441000 <PC+0x788>
  415768:	add	x0, x0, #0xa94
  41576c:	ldr	w0, [x0]
  415770:	sxtw	x0, w0
  415774:	add	x0, x1, x0
  415778:	str	x0, [sp, #48]
  41577c:	b	415814 <clear@@Base+0x115c8>
  415780:	ldr	x0, [sp, #80]
  415784:	cmp	x0, #0x5f
  415788:	b.ne	415814 <clear@@Base+0x115c8>  // b.any
  41578c:	ldr	w0, [sp, #92]
  415790:	orr	w0, w0, #0x1
  415794:	str	w0, [sp, #92]
  415798:	b	415814 <clear@@Base+0x115c8>
  41579c:	adrp	x0, 441000 <PC+0x788>
  4157a0:	add	x0, x0, #0xaa4
  4157a4:	ldr	w0, [x0]
  4157a8:	cmp	w0, #0x0
  4157ac:	b.ge	415814 <clear@@Base+0x115c8>  // b.tcont
  4157b0:	ldr	x0, [sp, #56]
  4157b4:	bl	407aec <clear@@Base+0x38a0>
  4157b8:	cmp	w0, #0x0
  4157bc:	b.ne	4157f4 <clear@@Base+0x115a8>  // b.any
  4157c0:	adrp	x0, 441000 <PC+0x788>
  4157c4:	add	x0, x0, #0xa80
  4157c8:	ldr	x1, [x0]
  4157cc:	adrp	x0, 441000 <PC+0x788>
  4157d0:	add	x0, x0, #0xa94
  4157d4:	ldr	w0, [x0]
  4157d8:	sxtw	x0, w0
  4157dc:	add	x0, x1, x0
  4157e0:	bl	407198 <clear@@Base+0x2f4c>
  4157e4:	ldr	x1, [sp, #56]
  4157e8:	bl	407be0 <clear@@Base+0x3994>
  4157ec:	cmp	w0, #0x0
  4157f0:	b.eq	415808 <clear@@Base+0x115bc>  // b.none
  4157f4:	adrp	x0, 441000 <PC+0x788>
  4157f8:	add	x0, x0, #0xaa8
  4157fc:	ldr	w0, [x0]
  415800:	str	w0, [sp, #92]
  415804:	b	415814 <clear@@Base+0x115c8>
  415808:	adrp	x0, 441000 <PC+0x788>
  41580c:	add	x0, x0, #0xaa4
  415810:	str	wzr, [x0]
  415814:	ldr	x0, [sp, #56]
  415818:	cmp	x0, #0x9
  41581c:	b.ne	415868 <clear@@Base+0x1161c>  // b.any
  415820:	adrp	x0, 445000 <PC+0x4788>
  415824:	add	x0, x0, #0x29c
  415828:	ldr	w0, [x0]
  41582c:	cmp	w0, #0x1
  415830:	b.gt	415840 <clear@@Base+0x115f4>
  415834:	cmp	w0, #0x0
  415838:	b.ge	41584c <clear@@Base+0x11600>  // b.tcont
  41583c:	b	415a60 <clear@@Base+0x11814>
  415840:	cmp	w0, #0x2
  415844:	b.ne	415a60 <clear@@Base+0x11814>  // b.any
  415848:	b	4158ac <clear@@Base+0x11660>
  41584c:	ldr	x1, [sp, #40]
  415850:	ldr	w0, [sp, #92]
  415854:	bl	414d10 <clear@@Base+0x10ac4>
  415858:	cmp	w0, #0x0
  41585c:	b.eq	415a54 <clear@@Base+0x11808>  // b.none
  415860:	mov	w0, #0x1                   	// #1
  415864:	b	415a64 <clear@@Base+0x11818>
  415868:	adrp	x0, 440000 <winch@@Base+0x20630>
  41586c:	add	x0, x0, #0xe20
  415870:	ldr	w0, [x0]
  415874:	cmp	w0, #0x0
  415878:	b.eq	41588c <clear@@Base+0x11640>  // b.none
  41587c:	ldr	x0, [sp, #56]
  415880:	bl	41372c <clear@@Base+0xf4e0>
  415884:	cmp	w0, #0x0
  415888:	b.eq	415934 <clear@@Base+0x116e8>  // b.none
  41588c:	ldr	x0, [sp, #56]
  415890:	and	w0, w0, #0xff
  415894:	and	x0, x0, #0xff
  415898:	bl	406ca8 <clear@@Base+0x2a5c>
  41589c:	cmp	w0, #0x0
  4158a0:	b.eq	415934 <clear@@Base+0x116e8>  // b.none
  4158a4:	b	4158ac <clear@@Base+0x11660>
  4158a8:	nop
  4158ac:	adrp	x0, 445000 <PC+0x4788>
  4158b0:	add	x0, x0, #0x2a0
  4158b4:	ldr	w0, [x0]
  4158b8:	cmp	w0, #0x1
  4158bc:	b.eq	4158ec <clear@@Base+0x116a0>  // b.none
  4158c0:	adrp	x0, 445000 <PC+0x4788>
  4158c4:	add	x0, x0, #0x2a0
  4158c8:	ldr	w0, [x0]
  4158cc:	cmp	w0, #0x2
  4158d0:	b.ne	415910 <clear@@Base+0x116c4>  // b.any
  4158d4:	ldr	x0, [sp, #56]
  4158d8:	cmp	x0, #0x1b
  4158dc:	b.eq	4158ec <clear@@Base+0x116a0>  // b.none
  4158e0:	ldr	x0, [sp, #56]
  4158e4:	cmp	x0, #0x9b
  4158e8:	b.ne	415910 <clear@@Base+0x116c4>  // b.any
  4158ec:	ldr	x3, [sp, #40]
  4158f0:	ldr	x2, [sp, #48]
  4158f4:	mov	w1, #0x0                   	// #0
  4158f8:	ldr	x0, [sp, #56]
  4158fc:	bl	414940 <clear@@Base+0x106f4>
  415900:	cmp	w0, #0x0
  415904:	b.eq	415930 <clear@@Base+0x116e4>  // b.none
  415908:	mov	w0, #0x1                   	// #1
  41590c:	b	415a64 <clear@@Base+0x11818>
  415910:	ldr	x0, [sp, #56]
  415914:	and	w0, w0, #0xff
  415918:	ldr	x1, [sp, #40]
  41591c:	bl	414f08 <clear@@Base+0x10cbc>
  415920:	cmp	w0, #0x0
  415924:	b.eq	415a5c <clear@@Base+0x11810>  // b.none
  415928:	mov	w0, #0x1                   	// #1
  41592c:	b	415a64 <clear@@Base+0x11818>
  415930:	b	415a5c <clear@@Base+0x11810>
  415934:	adrp	x0, 440000 <winch@@Base+0x20630>
  415938:	add	x0, x0, #0xe20
  41593c:	ldr	w0, [x0]
  415940:	cmp	w0, #0x0
  415944:	b.eq	415a30 <clear@@Base+0x117e4>  // b.none
  415948:	adrp	x0, 445000 <PC+0x4788>
  41594c:	add	x0, x0, #0x2a0
  415950:	ldr	w0, [x0]
  415954:	cmp	w0, #0x1
  415958:	b.eq	415a30 <clear@@Base+0x117e4>  // b.none
  41595c:	ldr	x0, [sp, #56]
  415960:	bl	407b50 <clear@@Base+0x3904>
  415964:	cmp	w0, #0x0
  415968:	b.eq	415a30 <clear@@Base+0x117e4>  // b.none
  41596c:	ldr	x0, [sp, #56]
  415970:	bl	406de8 <clear@@Base+0x2b9c>
  415974:	str	x0, [sp, #72]
  415978:	ldr	x0, [sp, #72]
  41597c:	bl	4017b0 <strlen@plt>
  415980:	mov	w1, w0
  415984:	adrp	x0, 441000 <PC+0x788>
  415988:	add	x0, x0, #0xa98
  41598c:	ldr	w0, [x0]
  415990:	add	w0, w1, w0
  415994:	sub	w19, w0, #0x1
  415998:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41599c:	add	x0, x0, #0x720
  4159a0:	ldr	w0, [x0]
  4159a4:	mov	w2, #0x0                   	// #0
  4159a8:	mov	w1, w0
  4159ac:	mov	w0, #0x20                  	// #32
  4159b0:	bl	4143e8 <clear@@Base+0x1019c>
  4159b4:	add	w19, w19, w0
  4159b8:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  4159bc:	add	x0, x0, #0x720
  4159c0:	ldr	w0, [x0]
  4159c4:	bl	414320 <clear@@Base+0x100d4>
  4159c8:	add	w1, w19, w0
  4159cc:	adrp	x0, 445000 <PC+0x4788>
  4159d0:	add	x0, x0, #0x1d4
  4159d4:	ldr	w0, [x0]
  4159d8:	cmp	w1, w0
  4159dc:	b.le	415a1c <clear@@Base+0x117d0>
  4159e0:	mov	w0, #0x1                   	// #1
  4159e4:	b	415a64 <clear@@Base+0x11818>
  4159e8:	ldr	x0, [sp, #72]
  4159ec:	ldrb	w0, [x0]
  4159f0:	ldr	x3, [sp, #40]
  4159f4:	mov	x2, #0x0                   	// #0
  4159f8:	mov	w1, #0x20                  	// #32
  4159fc:	bl	414940 <clear@@Base+0x106f4>
  415a00:	cmp	w0, #0x0
  415a04:	b.eq	415a10 <clear@@Base+0x117c4>  // b.none
  415a08:	mov	w0, #0x1                   	// #1
  415a0c:	b	415a64 <clear@@Base+0x11818>
  415a10:	ldr	x0, [sp, #72]
  415a14:	add	x0, x0, #0x1
  415a18:	str	x0, [sp, #72]
  415a1c:	ldr	x0, [sp, #72]
  415a20:	ldrb	w0, [x0]
  415a24:	cmp	w0, #0x0
  415a28:	b.ne	4159e8 <clear@@Base+0x1179c>  // b.any
  415a2c:	b	415a60 <clear@@Base+0x11814>
  415a30:	ldr	x3, [sp, #40]
  415a34:	ldr	x2, [sp, #48]
  415a38:	ldr	w1, [sp, #92]
  415a3c:	ldr	x0, [sp, #56]
  415a40:	bl	414940 <clear@@Base+0x106f4>
  415a44:	cmp	w0, #0x0
  415a48:	b.eq	415a60 <clear@@Base+0x11814>  // b.none
  415a4c:	mov	w0, #0x1                   	// #1
  415a50:	b	415a64 <clear@@Base+0x11818>
  415a54:	nop
  415a58:	b	415a60 <clear@@Base+0x11814>
  415a5c:	nop
  415a60:	mov	w0, #0x0                   	// #0
  415a64:	ldr	x19, [sp, #16]
  415a68:	ldp	x29, x30, [sp], #96
  415a6c:	ret
  415a70:	stp	x29, x30, [sp, #-32]!
  415a74:	mov	x29, sp
  415a78:	str	wzr, [sp, #28]
  415a7c:	adrp	x0, 441000 <PC+0x788>
  415a80:	add	x0, x0, #0xae0
  415a84:	ldr	w0, [x0]
  415a88:	cmp	w0, #0x0
  415a8c:	b.le	415ab0 <clear@@Base+0x11864>
  415a90:	adrp	x0, 441000 <PC+0x788>
  415a94:	add	x0, x0, #0xae8
  415a98:	ldr	x0, [x0]
  415a9c:	bl	414fec <clear@@Base+0x10da0>
  415aa0:	str	w0, [sp, #28]
  415aa4:	adrp	x0, 441000 <PC+0x788>
  415aa8:	add	x0, x0, #0xae0
  415aac:	str	wzr, [x0]
  415ab0:	ldr	w0, [sp, #28]
  415ab4:	ldp	x29, x30, [sp], #32
  415ab8:	ret
  415abc:	stp	x29, x30, [sp, #-32]!
  415ac0:	mov	x29, sp
  415ac4:	adrp	x0, 425000 <winch@@Base+0x5630>
  415ac8:	add	x0, x0, #0x9b8
  415acc:	str	x0, [sp, #24]
  415ad0:	adrp	x0, 445000 <PC+0x4788>
  415ad4:	add	x0, x0, #0x2a0
  415ad8:	ldr	w0, [x0]
  415adc:	cmp	w0, #0x2
  415ae0:	b.ne	415b2c <clear@@Base+0x118e0>  // b.any
  415ae4:	mov	x0, #0x6d                  	// #109
  415ae8:	bl	414834 <clear@@Base+0x105e8>
  415aec:	cmp	w0, #0x0
  415af0:	b.eq	415b2c <clear@@Base+0x118e0>  // b.none
  415af4:	b	415b18 <clear@@Base+0x118cc>
  415af8:	ldr	x0, [sp, #24]
  415afc:	ldrb	w0, [x0]
  415b00:	mov	w2, #0x0                   	// #0
  415b04:	mov	w1, #0x10                  	// #16
  415b08:	bl	413868 <clear@@Base+0xf61c>
  415b0c:	ldr	x0, [sp, #24]
  415b10:	add	x0, x0, #0x1
  415b14:	str	x0, [sp, #24]
  415b18:	ldr	x0, [sp, #24]
  415b1c:	ldrb	w0, [x0]
  415b20:	cmp	w0, #0x0
  415b24:	b.ne	415af8 <clear@@Base+0x118ac>  // b.any
  415b28:	b	415b30 <clear@@Base+0x118e4>
  415b2c:	nop
  415b30:	ldp	x29, x30, [sp], #32
  415b34:	ret
  415b38:	stp	x29, x30, [sp, #-32]!
  415b3c:	mov	x29, sp
  415b40:	str	w0, [sp, #28]
  415b44:	str	w1, [sp, #24]
  415b48:	str	w2, [sp, #20]
  415b4c:	bl	415a70 <clear@@Base+0x11824>
  415b50:	adrp	x0, 441000 <PC+0x788>
  415b54:	add	x0, x0, #0xab8
  415b58:	ldr	x0, [x0]
  415b5c:	cmp	x0, #0x0
  415b60:	b.eq	415bac <clear@@Base+0x11960>  // b.none
  415b64:	adrp	x0, 441000 <PC+0x788>
  415b68:	add	x0, x0, #0xab8
  415b6c:	ldr	x0, [x0]
  415b70:	cmp	x0, #0xd
  415b74:	b.ne	415b84 <clear@@Base+0x11938>  // b.any
  415b78:	ldr	w0, [sp, #28]
  415b7c:	cmp	w0, #0x0
  415b80:	b.ne	415bac <clear@@Base+0x11960>  // b.any
  415b84:	adrp	x0, 441000 <PC+0x788>
  415b88:	add	x0, x0, #0xab8
  415b8c:	ldr	x3, [x0]
  415b90:	adrp	x0, 441000 <PC+0x788>
  415b94:	add	x0, x0, #0xac0
  415b98:	ldr	x0, [x0]
  415b9c:	mov	x2, x0
  415ba0:	mov	x1, #0x0                   	// #0
  415ba4:	mov	x0, x3
  415ba8:	bl	4154a4 <clear@@Base+0x11258>
  415bac:	adrp	x0, 441000 <PC+0x788>
  415bb0:	add	x0, x0, #0xa90
  415bb4:	ldr	w1, [x0]
  415bb8:	adrp	x0, 445000 <PC+0x4788>
  415bbc:	add	x0, x0, #0x230
  415bc0:	ldr	w0, [x0]
  415bc4:	cmp	w1, w0
  415bc8:	b.ge	415bec <clear@@Base+0x119a0>  // b.tcont
  415bcc:	adrp	x0, 445000 <PC+0x4788>
  415bd0:	add	x0, x0, #0x230
  415bd4:	ldr	w1, [x0]
  415bd8:	adrp	x0, 441000 <PC+0x788>
  415bdc:	add	x0, x0, #0xa90
  415be0:	ldr	w0, [x0]
  415be4:	sub	w0, w1, w0
  415be8:	bl	413afc <clear@@Base+0xf8b0>
  415bec:	ldr	w0, [sp, #24]
  415bf0:	cmp	w0, #0x0
  415bf4:	b.eq	415cc8 <clear@@Base+0x11a7c>  // b.none
  415bf8:	adrp	x0, 445000 <PC+0x4788>
  415bfc:	add	x0, x0, #0x2b4
  415c00:	ldrb	w0, [x0]
  415c04:	cmp	w0, #0x0
  415c08:	b.eq	415cc8 <clear@@Base+0x11a7c>  // b.none
  415c0c:	adrp	x0, 441000 <PC+0x788>
  415c10:	add	x0, x0, #0xa98
  415c14:	ldr	w1, [x0]
  415c18:	adrp	x0, 445000 <PC+0x4788>
  415c1c:	add	x0, x0, #0x1d4
  415c20:	ldr	w0, [x0]
  415c24:	cmp	w1, w0
  415c28:	b.lt	415c5c <clear@@Base+0x11a10>  // b.tstop
  415c2c:	adrp	x0, 441000 <PC+0x788>
  415c30:	add	x0, x0, #0xaa0
  415c34:	ldr	w1, [x0]
  415c38:	adrp	x0, 441000 <PC+0x788>
  415c3c:	add	x0, x0, #0xa98
  415c40:	str	w1, [x0]
  415c44:	adrp	x0, 441000 <PC+0x788>
  415c48:	add	x0, x0, #0xa9c
  415c4c:	ldr	w1, [x0]
  415c50:	adrp	x0, 441000 <PC+0x788>
  415c54:	add	x0, x0, #0xa94
  415c58:	str	w1, [x0]
  415c5c:	bl	415abc <clear@@Base+0x11870>
  415c60:	b	415c74 <clear@@Base+0x11a28>
  415c64:	mov	w2, #0x1                   	// #1
  415c68:	mov	w1, #0x0                   	// #0
  415c6c:	mov	w0, #0x20                  	// #32
  415c70:	bl	413868 <clear@@Base+0xf61c>
  415c74:	adrp	x0, 445000 <PC+0x4788>
  415c78:	add	x0, x0, #0x1d4
  415c7c:	ldr	w0, [x0]
  415c80:	sub	w1, w0, #0x1
  415c84:	adrp	x0, 441000 <PC+0x788>
  415c88:	add	x0, x0, #0xa98
  415c8c:	ldr	w0, [x0]
  415c90:	cmp	w1, w0
  415c94:	b.gt	415c64 <clear@@Base+0x11a18>
  415c98:	adrp	x0, 445000 <PC+0x4788>
  415c9c:	add	x0, x0, #0x2b4
  415ca0:	ldrb	w0, [x0]
  415ca4:	mov	w3, w0
  415ca8:	adrp	x0, 445000 <PC+0x4788>
  415cac:	add	x0, x0, #0x238
  415cb0:	ldr	w0, [x0]
  415cb4:	mov	w2, #0x1                   	// #1
  415cb8:	mov	w1, w0
  415cbc:	mov	w0, w3
  415cc0:	bl	413868 <clear@@Base+0xf61c>
  415cc4:	b	415ccc <clear@@Base+0x11a80>
  415cc8:	bl	415abc <clear@@Base+0x11870>
  415ccc:	adrp	x0, 441000 <PC+0x788>
  415cd0:	add	x0, x0, #0xa98
  415cd4:	ldr	w1, [x0]
  415cd8:	adrp	x0, 445000 <PC+0x4788>
  415cdc:	add	x0, x0, #0x1d4
  415ce0:	ldr	w0, [x0]
  415ce4:	cmp	w1, w0
  415ce8:	b.lt	415d34 <clear@@Base+0x11ae8>  // b.tstop
  415cec:	adrp	x0, 445000 <PC+0x4788>
  415cf0:	add	x0, x0, #0x1e4
  415cf4:	ldr	w0, [x0]
  415cf8:	cmp	w0, #0x0
  415cfc:	b.eq	415d34 <clear@@Base+0x11ae8>  // b.none
  415d00:	ldr	w0, [sp, #28]
  415d04:	cmp	w0, #0x0
  415d08:	b.eq	415d20 <clear@@Base+0x11ad4>  // b.none
  415d0c:	adrp	x0, 445000 <PC+0x4788>
  415d10:	add	x0, x0, #0x1b4
  415d14:	ldr	w0, [x0]
  415d18:	cmp	w0, #0x0
  415d1c:	b.ne	415d34 <clear@@Base+0x11ae8>  // b.any
  415d20:	adrp	x0, 445000 <PC+0x4788>
  415d24:	add	x0, x0, #0x2a0
  415d28:	ldr	w0, [x0]
  415d2c:	cmp	w0, #0x1
  415d30:	b.ne	415d48 <clear@@Base+0x11afc>  // b.any
  415d34:	mov	w2, #0x0                   	// #0
  415d38:	mov	w1, #0x0                   	// #0
  415d3c:	mov	w0, #0xa                   	// #10
  415d40:	bl	413868 <clear@@Base+0xf61c>
  415d44:	b	415da8 <clear@@Base+0x11b5c>
  415d48:	adrp	x0, 445000 <PC+0x4788>
  415d4c:	add	x0, x0, #0x1b4
  415d50:	ldr	w0, [x0]
  415d54:	cmp	w0, #0x0
  415d58:	b.eq	415da8 <clear@@Base+0x11b5c>  // b.none
  415d5c:	adrp	x0, 441000 <PC+0x788>
  415d60:	add	x0, x0, #0xa98
  415d64:	ldr	w1, [x0]
  415d68:	adrp	x0, 445000 <PC+0x4788>
  415d6c:	add	x0, x0, #0x1d4
  415d70:	ldr	w0, [x0]
  415d74:	cmp	w1, w0
  415d78:	b.lt	415da8 <clear@@Base+0x11b5c>  // b.tstop
  415d7c:	ldr	w0, [sp, #20]
  415d80:	cmp	w0, #0x0
  415d84:	b.eq	415da8 <clear@@Base+0x11b5c>  // b.none
  415d88:	mov	w2, #0x1                   	// #1
  415d8c:	mov	w1, #0x0                   	// #0
  415d90:	mov	w0, #0x20                  	// #32
  415d94:	bl	413868 <clear@@Base+0xf61c>
  415d98:	mov	w2, #0xffffffff            	// #-1
  415d9c:	mov	w1, #0x0                   	// #0
  415da0:	mov	w0, #0x8                   	// #8
  415da4:	bl	413868 <clear@@Base+0xf61c>
  415da8:	adrp	x0, 441000 <PC+0x788>
  415dac:	add	x0, x0, #0xa94
  415db0:	ldr	w0, [x0]
  415db4:	mov	w2, #0x0                   	// #0
  415db8:	mov	w1, #0x0                   	// #0
  415dbc:	bl	413808 <clear@@Base+0xf5bc>
  415dc0:	nop
  415dc4:	ldp	x29, x30, [sp], #32
  415dc8:	ret
  415dcc:	stp	x29, x30, [sp, #-32]!
  415dd0:	mov	x29, sp
  415dd4:	strb	w0, [sp, #31]
  415dd8:	ldrb	w0, [sp, #31]
  415ddc:	mov	w2, #0x40                  	// #64
  415de0:	mov	w1, w0
  415de4:	mov	w0, #0x0                   	// #0
  415de8:	bl	413808 <clear@@Base+0xf5bc>
  415dec:	nop
  415df0:	ldp	x29, x30, [sp], #32
  415df4:	ret
  415df8:	sub	sp, sp, #0x10
  415dfc:	str	w0, [sp, #12]
  415e00:	str	x1, [sp]
  415e04:	adrp	x0, 441000 <PC+0x788>
  415e08:	add	x0, x0, #0xaac
  415e0c:	ldr	w0, [x0]
  415e10:	cmp	w0, #0x0
  415e14:	b.eq	415e7c <clear@@Base+0x11c30>  // b.none
  415e18:	adrp	x0, 445000 <PC+0x4788>
  415e1c:	add	x0, x0, #0x2c0
  415e20:	ldr	w0, [x0]
  415e24:	cmp	w0, #0x0
  415e28:	b.eq	415e58 <clear@@Base+0x11c0c>  // b.none
  415e2c:	ldr	w0, [sp, #12]
  415e30:	cmp	w0, #0x0
  415e34:	b.ne	415e4c <clear@@Base+0x11c00>  // b.any
  415e38:	ldr	x0, [sp]
  415e3c:	mov	w1, #0x2                   	// #2
  415e40:	str	w1, [x0]
  415e44:	mov	w0, #0x7e                  	// #126
  415e48:	b	415eb8 <clear@@Base+0x11c6c>
  415e4c:	ldr	w0, [sp, #12]
  415e50:	sub	w0, w0, #0x1
  415e54:	str	w0, [sp, #12]
  415e58:	ldr	x0, [sp]
  415e5c:	str	wzr, [x0]
  415e60:	ldr	w0, [sp, #12]
  415e64:	cmp	w0, #0x0
  415e68:	b.eq	415e74 <clear@@Base+0x11c28>  // b.none
  415e6c:	mov	w0, #0x0                   	// #0
  415e70:	b	415eb8 <clear@@Base+0x11c6c>
  415e74:	mov	w0, #0xa                   	// #10
  415e78:	b	415eb8 <clear@@Base+0x11c6c>
  415e7c:	adrp	x0, 441000 <PC+0x788>
  415e80:	add	x0, x0, #0xa88
  415e84:	ldr	x1, [x0]
  415e88:	ldrsw	x0, [sp, #12]
  415e8c:	add	x0, x1, x0
  415e90:	ldrb	w0, [x0]
  415e94:	mov	w1, w0
  415e98:	ldr	x0, [sp]
  415e9c:	str	w1, [x0]
  415ea0:	adrp	x0, 441000 <PC+0x788>
  415ea4:	add	x0, x0, #0xa80
  415ea8:	ldr	x1, [x0]
  415eac:	ldrsw	x0, [sp, #12]
  415eb0:	add	x0, x1, x0
  415eb4:	ldrb	w0, [x0]
  415eb8:	add	sp, sp, #0x10
  415ebc:	ret
  415ec0:	adrp	x0, 441000 <PC+0x788>
  415ec4:	add	x0, x0, #0xaac
  415ec8:	mov	w1, #0x1                   	// #1
  415ecc:	str	w1, [x0]
  415ed0:	adrp	x0, 441000 <PC+0x788>
  415ed4:	add	x0, x0, #0xa90
  415ed8:	str	wzr, [x0]
  415edc:	nop
  415ee0:	ret
  415ee4:	stp	x29, x30, [sp, #-64]!
  415ee8:	mov	x29, sp
  415eec:	str	x0, [sp, #40]
  415ef0:	str	x1, [sp, #32]
  415ef4:	str	x2, [sp, #24]
  415ef8:	ldr	x0, [sp, #40]
  415efc:	cmn	x0, #0x1
  415f00:	b.eq	415f28 <clear@@Base+0x11cdc>  // b.none
  415f04:	ldr	x0, [sp, #40]
  415f08:	bl	40555c <clear@@Base+0x1310>
  415f0c:	cmp	w0, #0x0
  415f10:	b.ne	415f28 <clear@@Base+0x11cdc>  // b.any
  415f14:	bl	405a9c <clear@@Base+0x1850>
  415f18:	str	w0, [sp, #56]
  415f1c:	ldr	w0, [sp, #56]
  415f20:	cmn	w0, #0x1
  415f24:	b.ne	415f30 <clear@@Base+0x11ce4>  // b.any
  415f28:	mov	x0, #0xffffffffffffffff    	// #-1
  415f2c:	b	416034 <clear@@Base+0x11de8>
  415f30:	str	wzr, [sp, #60]
  415f34:	ldr	w0, [sp, #56]
  415f38:	cmp	w0, #0xa
  415f3c:	b.eq	415f64 <clear@@Base+0x11d18>  // b.none
  415f40:	ldr	w0, [sp, #56]
  415f44:	cmn	w0, #0x1
  415f48:	b.eq	415f64 <clear@@Base+0x11d18>  // b.none
  415f4c:	adrp	x0, 445000 <PC+0x4788>
  415f50:	add	x0, x0, #0x300
  415f54:	ldr	w0, [x0]
  415f58:	and	w0, w0, #0x3
  415f5c:	cmp	w0, #0x0
  415f60:	b.eq	415f70 <clear@@Base+0x11d24>  // b.none
  415f64:	bl	405a48 <clear@@Base+0x17fc>
  415f68:	str	x0, [sp, #48]
  415f6c:	b	415fe0 <clear@@Base+0x11d94>
  415f70:	adrp	x0, 441000 <PC+0x788>
  415f74:	add	x0, x0, #0x878
  415f78:	ldr	w0, [x0]
  415f7c:	sub	w0, w0, #0x1
  415f80:	ldr	w1, [sp, #60]
  415f84:	cmp	w1, w0
  415f88:	b.lt	415fa8 <clear@@Base+0x11d5c>  // b.tstop
  415f8c:	bl	4135fc <clear@@Base+0xf3b0>
  415f90:	cmp	w0, #0x0
  415f94:	b.eq	415fa8 <clear@@Base+0x11d5c>  // b.none
  415f98:	bl	405a48 <clear@@Base+0x17fc>
  415f9c:	sub	x0, x0, #0x1
  415fa0:	str	x0, [sp, #48]
  415fa4:	b	415fe0 <clear@@Base+0x11d94>
  415fa8:	adrp	x0, 441000 <PC+0x788>
  415fac:	add	x0, x0, #0xa80
  415fb0:	ldr	x1, [x0]
  415fb4:	ldr	w0, [sp, #60]
  415fb8:	add	w2, w0, #0x1
  415fbc:	str	w2, [sp, #60]
  415fc0:	sxtw	x0, w0
  415fc4:	add	x0, x1, x0
  415fc8:	ldr	w1, [sp, #56]
  415fcc:	and	w1, w1, #0xff
  415fd0:	strb	w1, [x0]
  415fd4:	bl	405a9c <clear@@Base+0x1850>
  415fd8:	str	w0, [sp, #56]
  415fdc:	b	415f34 <clear@@Base+0x11ce8>
  415fe0:	adrp	x0, 441000 <PC+0x788>
  415fe4:	add	x0, x0, #0xa80
  415fe8:	ldr	x1, [x0]
  415fec:	ldrsw	x0, [sp, #60]
  415ff0:	add	x0, x1, x0
  415ff4:	strb	wzr, [x0]
  415ff8:	ldr	x0, [sp, #32]
  415ffc:	cmp	x0, #0x0
  416000:	b.eq	416018 <clear@@Base+0x11dcc>  // b.none
  416004:	adrp	x0, 441000 <PC+0x788>
  416008:	add	x0, x0, #0xa80
  41600c:	ldr	x1, [x0]
  416010:	ldr	x0, [sp, #32]
  416014:	str	x1, [x0]
  416018:	ldr	x0, [sp, #24]
  41601c:	cmp	x0, #0x0
  416020:	b.eq	416030 <clear@@Base+0x11de4>  // b.none
  416024:	ldr	x0, [sp, #24]
  416028:	ldr	w1, [sp, #60]
  41602c:	str	w1, [x0]
  416030:	ldr	x0, [sp, #48]
  416034:	ldp	x29, x30, [sp], #64
  416038:	ret
  41603c:	stp	x29, x30, [sp, #-96]!
  416040:	mov	x29, sp
  416044:	str	x0, [sp, #40]
  416048:	str	x1, [sp, #32]
  41604c:	str	x2, [sp, #24]
  416050:	ldr	x0, [sp, #40]
  416054:	cmn	x0, #0x1
  416058:	b.eq	41607c <clear@@Base+0x11e30>  // b.none
  41605c:	ldr	x0, [sp, #40]
  416060:	cmp	x0, #0x0
  416064:	b.le	41607c <clear@@Base+0x11e30>
  416068:	ldr	x0, [sp, #40]
  41606c:	sub	x0, x0, #0x1
  416070:	bl	40555c <clear@@Base+0x1310>
  416074:	cmp	w0, #0x0
  416078:	b.eq	416084 <clear@@Base+0x11e38>  // b.none
  41607c:	mov	x0, #0xffffffffffffffff    	// #-1
  416080:	b	416268 <clear@@Base+0x1201c>
  416084:	adrp	x0, 441000 <PC+0x788>
  416088:	add	x0, x0, #0x878
  41608c:	ldr	w0, [x0]
  416090:	str	w0, [sp, #92]
  416094:	adrp	x0, 441000 <PC+0x788>
  416098:	add	x0, x0, #0xa80
  41609c:	ldr	x1, [x0]
  4160a0:	ldr	w0, [sp, #92]
  4160a4:	sub	w0, w0, #0x1
  4160a8:	str	w0, [sp, #92]
  4160ac:	ldrsw	x0, [sp, #92]
  4160b0:	add	x0, x1, x0
  4160b4:	strb	wzr, [x0]
  4160b8:	bl	405b60 <clear@@Base+0x1914>
  4160bc:	str	w0, [sp, #60]
  4160c0:	ldr	w0, [sp, #60]
  4160c4:	cmp	w0, #0xa
  4160c8:	b.eq	4160e4 <clear@@Base+0x11e98>  // b.none
  4160cc:	adrp	x0, 445000 <PC+0x4788>
  4160d0:	add	x0, x0, #0x300
  4160d4:	ldr	w0, [x0]
  4160d8:	and	w0, w0, #0x3
  4160dc:	cmp	w0, #0x0
  4160e0:	b.eq	4160f4 <clear@@Base+0x11ea8>  // b.none
  4160e4:	bl	405a48 <clear@@Base+0x17fc>
  4160e8:	add	x0, x0, #0x1
  4160ec:	str	x0, [sp, #80]
  4160f0:	b	416210 <clear@@Base+0x11fc4>
  4160f4:	ldr	w0, [sp, #60]
  4160f8:	cmn	w0, #0x1
  4160fc:	b.ne	416108 <clear@@Base+0x11ebc>  // b.any
  416100:	str	xzr, [sp, #80]
  416104:	b	416210 <clear@@Base+0x11fc4>
  416108:	ldr	w0, [sp, #92]
  41610c:	cmp	w0, #0x0
  416110:	b.gt	4161e0 <clear@@Base+0x11f94>
  416114:	adrp	x0, 441000 <PC+0x788>
  416118:	add	x0, x0, #0x878
  41611c:	ldr	w0, [x0]
  416120:	str	w0, [sp, #56]
  416124:	bl	4135fc <clear@@Base+0xf3b0>
  416128:	cmp	w0, #0x0
  41612c:	b.eq	416140 <clear@@Base+0x11ef4>  // b.none
  416130:	bl	405a48 <clear@@Base+0x17fc>
  416134:	add	x0, x0, #0x1
  416138:	str	x0, [sp, #80]
  41613c:	b	416210 <clear@@Base+0x11fc4>
  416140:	adrp	x0, 441000 <PC+0x788>
  416144:	add	x0, x0, #0xa80
  416148:	ldr	x1, [x0]
  41614c:	ldrsw	x0, [sp, #56]
  416150:	sub	x0, x0, #0x1
  416154:	add	x0, x1, x0
  416158:	str	x0, [sp, #72]
  41615c:	adrp	x0, 441000 <PC+0x788>
  416160:	add	x0, x0, #0xa80
  416164:	ldr	x1, [x0]
  416168:	adrp	x0, 441000 <PC+0x788>
  41616c:	add	x0, x0, #0x878
  416170:	ldr	w0, [x0]
  416174:	sxtw	x0, w0
  416178:	sub	x0, x0, #0x1
  41617c:	add	x0, x1, x0
  416180:	str	x0, [sp, #64]
  416184:	b	4161b0 <clear@@Base+0x11f64>
  416188:	ldr	x0, [sp, #72]
  41618c:	ldrb	w1, [x0]
  416190:	ldr	x0, [sp, #64]
  416194:	strb	w1, [x0]
  416198:	ldr	x0, [sp, #72]
  41619c:	sub	x0, x0, #0x1
  4161a0:	str	x0, [sp, #72]
  4161a4:	ldr	x0, [sp, #64]
  4161a8:	sub	x0, x0, #0x1
  4161ac:	str	x0, [sp, #64]
  4161b0:	adrp	x0, 441000 <PC+0x788>
  4161b4:	add	x0, x0, #0xa80
  4161b8:	ldr	x0, [x0]
  4161bc:	ldr	x1, [sp, #72]
  4161c0:	cmp	x1, x0
  4161c4:	b.cs	416188 <clear@@Base+0x11f3c>  // b.hs, b.nlast
  4161c8:	adrp	x0, 441000 <PC+0x788>
  4161cc:	add	x0, x0, #0x878
  4161d0:	ldr	w1, [x0]
  4161d4:	ldr	w0, [sp, #56]
  4161d8:	sub	w0, w1, w0
  4161dc:	str	w0, [sp, #92]
  4161e0:	adrp	x0, 441000 <PC+0x788>
  4161e4:	add	x0, x0, #0xa80
  4161e8:	ldr	x1, [x0]
  4161ec:	ldr	w0, [sp, #92]
  4161f0:	sub	w0, w0, #0x1
  4161f4:	str	w0, [sp, #92]
  4161f8:	ldrsw	x0, [sp, #92]
  4161fc:	add	x0, x1, x0
  416200:	ldr	w1, [sp, #60]
  416204:	and	w1, w1, #0xff
  416208:	strb	w1, [x0]
  41620c:	b	4160b8 <clear@@Base+0x11e6c>
  416210:	ldr	x0, [sp, #32]
  416214:	cmp	x0, #0x0
  416218:	b.eq	416238 <clear@@Base+0x11fec>  // b.none
  41621c:	adrp	x0, 441000 <PC+0x788>
  416220:	add	x0, x0, #0xa80
  416224:	ldr	x1, [x0]
  416228:	ldrsw	x0, [sp, #92]
  41622c:	add	x1, x1, x0
  416230:	ldr	x0, [sp, #32]
  416234:	str	x1, [x0]
  416238:	ldr	x0, [sp, #24]
  41623c:	cmp	x0, #0x0
  416240:	b.eq	416264 <clear@@Base+0x12018>  // b.none
  416244:	adrp	x0, 441000 <PC+0x788>
  416248:	add	x0, x0, #0x878
  41624c:	ldr	w0, [x0]
  416250:	sub	w1, w0, #0x1
  416254:	ldr	w0, [sp, #92]
  416258:	sub	w1, w1, w0
  41625c:	ldr	x0, [sp, #24]
  416260:	str	w1, [x0]
  416264:	ldr	x0, [sp, #80]
  416268:	ldp	x29, x30, [sp], #96
  41626c:	ret
  416270:	stp	x29, x30, [sp, #-48]!
  416274:	mov	x29, sp
  416278:	str	wzr, [sp, #32]
  41627c:	adrp	x0, 445000 <PC+0x4788>
  416280:	add	x0, x0, #0x1d4
  416284:	ldr	w0, [x0]
  416288:	str	w0, [sp, #28]
  41628c:	adrp	x0, 445000 <PC+0x4788>
  416290:	add	x0, x0, #0x1d4
  416294:	mov	w1, #0x7fffffff            	// #2147483647
  416298:	str	w1, [x0]
  41629c:	adrp	x0, 445000 <PC+0x4788>
  4162a0:	add	x0, x0, #0x230
  4162a4:	str	wzr, [x0]
  4162a8:	mov	w0, #0x0                   	// #0
  4162ac:	bl	41bacc <error@@Base+0x770>
  4162b0:	str	x0, [sp, #40]
  4162b4:	str	wzr, [sp, #36]
  4162b8:	b	4162fc <clear@@Base+0x120b0>
  4162bc:	ldr	x0, [sp, #40]
  4162c0:	bl	412444 <clear@@Base+0xe1f8>
  4162c4:	str	x0, [sp, #40]
  4162c8:	adrp	x0, 441000 <PC+0x788>
  4162cc:	add	x0, x0, #0xa98
  4162d0:	ldr	w0, [x0]
  4162d4:	ldr	w1, [sp, #32]
  4162d8:	cmp	w1, w0
  4162dc:	b.ge	4162f0 <clear@@Base+0x120a4>  // b.tcont
  4162e0:	adrp	x0, 441000 <PC+0x788>
  4162e4:	add	x0, x0, #0xa98
  4162e8:	ldr	w0, [x0]
  4162ec:	str	w0, [sp, #32]
  4162f0:	ldr	w0, [sp, #36]
  4162f4:	add	w0, w0, #0x1
  4162f8:	str	w0, [sp, #36]
  4162fc:	adrp	x0, 445000 <PC+0x4788>
  416300:	add	x0, x0, #0x1c8
  416304:	ldr	w0, [x0]
  416308:	ldr	w1, [sp, #36]
  41630c:	cmp	w1, w0
  416310:	b.ge	416320 <clear@@Base+0x120d4>  // b.tcont
  416314:	ldr	x0, [sp, #40]
  416318:	cmn	x0, #0x1
  41631c:	b.ne	4162bc <clear@@Base+0x12070>  // b.any
  416320:	adrp	x0, 445000 <PC+0x4788>
  416324:	add	x0, x0, #0x1d4
  416328:	ldr	w1, [sp, #28]
  41632c:	str	w1, [x0]
  416330:	adrp	x0, 445000 <PC+0x4788>
  416334:	add	x0, x0, #0x1d4
  416338:	ldr	w0, [x0]
  41633c:	ldr	w1, [sp, #32]
  416340:	cmp	w1, w0
  416344:	b.ge	416350 <clear@@Base+0x12104>  // b.tcont
  416348:	mov	w0, #0x0                   	// #0
  41634c:	b	416364 <clear@@Base+0x12118>
  416350:	adrp	x0, 445000 <PC+0x4788>
  416354:	add	x0, x0, #0x1d4
  416358:	ldr	w0, [x0]
  41635c:	ldr	w1, [sp, #32]
  416360:	sub	w0, w1, w0
  416364:	ldp	x29, x30, [sp], #48
  416368:	ret
  41636c:	sub	sp, sp, #0x10
  416370:	adrp	x0, 441000 <PC+0x788>
  416374:	add	x0, x0, #0xb20
  416378:	str	x0, [sp, #8]
  41637c:	b	41639c <clear@@Base+0x12150>
  416380:	ldr	x0, [sp, #8]
  416384:	add	x1, x0, #0x28
  416388:	ldr	x0, [sp, #8]
  41638c:	str	x1, [x0]
  416390:	ldr	x0, [sp, #8]
  416394:	add	x0, x0, #0x28
  416398:	str	x0, [sp, #8]
  41639c:	ldr	x1, [sp, #8]
  4163a0:	adrp	x0, 443000 <PC+0x2788>
  4163a4:	add	x0, x0, #0xa10
  4163a8:	cmp	x1, x0
  4163ac:	b.cc	416380 <clear@@Base+0x12134>  // b.lo, b.ul, b.last
  4163b0:	adrp	x0, 441000 <PC+0x788>
  4163b4:	add	x0, x0, #0xb20
  4163b8:	str	xzr, [x0, #7920]
  4163bc:	adrp	x0, 441000 <PC+0x788>
  4163c0:	add	x0, x0, #0xb18
  4163c4:	adrp	x1, 441000 <PC+0x788>
  4163c8:	add	x1, x1, #0xb20
  4163cc:	str	x1, [x0]
  4163d0:	adrp	x0, 443000 <PC+0x2788>
  4163d4:	add	x0, x0, #0xa60
  4163d8:	adrp	x1, 443000 <PC+0x2788>
  4163dc:	add	x1, x1, #0xa38
  4163e0:	str	x1, [x0]
  4163e4:	adrp	x0, 441000 <PC+0x788>
  4163e8:	add	x0, x0, #0xaf0
  4163ec:	adrp	x1, 441000 <PC+0x788>
  4163f0:	add	x1, x1, #0xaf0
  4163f4:	str	x1, [x0, #8]
  4163f8:	adrp	x0, 441000 <PC+0x788>
  4163fc:	add	x0, x0, #0xaf0
  416400:	ldr	x1, [x0, #8]
  416404:	adrp	x0, 441000 <PC+0x788>
  416408:	add	x0, x0, #0xaf0
  41640c:	str	x1, [x0]
  416410:	adrp	x0, 441000 <PC+0x788>
  416414:	add	x0, x0, #0xaf0
  416418:	str	xzr, [x0, #24]
  41641c:	adrp	x0, 441000 <PC+0x788>
  416420:	add	x0, x0, #0xaf0
  416424:	str	xzr, [x0, #16]
  416428:	adrp	x0, 441000 <PC+0x788>
  41642c:	add	x0, x0, #0xaf0
  416430:	mov	x1, #0x1                   	// #1
  416434:	str	x1, [x0, #32]
  416438:	nop
  41643c:	add	sp, sp, #0x10
  416440:	ret
  416444:	sub	sp, sp, #0x10
  416448:	str	x0, [sp, #8]
  41644c:	ldr	x1, [sp, #8]
  416450:	adrp	x0, 441000 <PC+0x788>
  416454:	add	x0, x0, #0xaf0
  416458:	cmp	x1, x0
  41645c:	b.eq	4164a0 <clear@@Base+0x12254>  // b.none
  416460:	ldr	x0, [sp, #8]
  416464:	ldr	x1, [x0]
  416468:	adrp	x0, 441000 <PC+0x788>
  41646c:	add	x0, x0, #0xaf0
  416470:	cmp	x1, x0
  416474:	b.eq	4164a0 <clear@@Base+0x12254>  // b.none
  416478:	ldr	x0, [sp, #8]
  41647c:	ldr	x0, [x0]
  416480:	ldr	x1, [x0, #16]
  416484:	ldr	x0, [sp, #8]
  416488:	ldr	x0, [x0, #8]
  41648c:	ldr	x0, [x0, #16]
  416490:	sub	x1, x1, x0
  416494:	ldr	x0, [sp, #8]
  416498:	str	x1, [x0, #24]
  41649c:	b	4164a4 <clear@@Base+0x12258>
  4164a0:	nop
  4164a4:	add	sp, sp, #0x10
  4164a8:	ret
  4164ac:	stp	x29, x30, [sp, #-80]!
  4164b0:	mov	x29, sp
  4164b4:	str	x0, [sp, #24]
  4164b8:	str	x1, [sp, #16]
  4164bc:	adrp	x0, 441000 <PC+0x788>
  4164c0:	add	x0, x0, #0xaf0
  4164c4:	ldr	x0, [x0]
  4164c8:	str	x0, [sp, #72]
  4164cc:	b	4164f0 <clear@@Base+0x122a4>
  4164d0:	ldr	x0, [sp, #72]
  4164d4:	ldr	x0, [x0, #32]
  4164d8:	ldr	x1, [sp, #24]
  4164dc:	cmp	x1, x0
  4164e0:	b.eq	4166c8 <clear@@Base+0x1247c>  // b.none
  4164e4:	ldr	x0, [sp, #72]
  4164e8:	ldr	x0, [x0]
  4164ec:	str	x0, [sp, #72]
  4164f0:	ldr	x1, [sp, #72]
  4164f4:	adrp	x0, 441000 <PC+0x788>
  4164f8:	add	x0, x0, #0xaf0
  4164fc:	cmp	x1, x0
  416500:	b.eq	416518 <clear@@Base+0x122cc>  // b.none
  416504:	ldr	x0, [sp, #72]
  416508:	ldr	x0, [x0, #16]
  41650c:	ldr	x1, [sp, #16]
  416510:	cmp	x1, x0
  416514:	b.gt	4164d0 <clear@@Base+0x12284>
  416518:	ldr	x0, [sp, #72]
  41651c:	str	x0, [sp, #48]
  416520:	ldr	x0, [sp, #72]
  416524:	ldr	x0, [x0, #8]
  416528:	str	x0, [sp, #40]
  41652c:	adrp	x0, 441000 <PC+0x788>
  416530:	add	x0, x0, #0xb18
  416534:	ldr	x0, [x0]
  416538:	cmp	x0, #0x0
  41653c:	b.eq	416570 <clear@@Base+0x12324>  // b.none
  416540:	adrp	x0, 441000 <PC+0x788>
  416544:	add	x0, x0, #0xb18
  416548:	ldr	x0, [x0]
  41654c:	str	x0, [sp, #64]
  416550:	adrp	x0, 441000 <PC+0x788>
  416554:	add	x0, x0, #0xb18
  416558:	ldr	x0, [x0]
  41655c:	ldr	x1, [x0]
  416560:	adrp	x0, 441000 <PC+0x788>
  416564:	add	x0, x0, #0xb18
  416568:	str	x1, [x0]
  41656c:	b	41658c <clear@@Base+0x12340>
  416570:	adrp	x0, 443000 <PC+0x2788>
  416574:	add	x0, x0, #0xa60
  416578:	ldr	x0, [x0]
  41657c:	str	x0, [sp, #64]
  416580:	adrp	x0, 443000 <PC+0x2788>
  416584:	add	x0, x0, #0xa60
  416588:	str	xzr, [x0]
  41658c:	ldr	x0, [sp, #64]
  416590:	ldr	x1, [sp, #48]
  416594:	str	x1, [x0]
  416598:	ldr	x0, [sp, #64]
  41659c:	ldr	x1, [sp, #40]
  4165a0:	str	x1, [x0, #8]
  4165a4:	ldr	x0, [sp, #64]
  4165a8:	ldr	x1, [sp, #16]
  4165ac:	str	x1, [x0, #16]
  4165b0:	ldr	x0, [sp, #64]
  4165b4:	ldr	x1, [sp, #24]
  4165b8:	str	x1, [x0, #32]
  4165bc:	ldr	x0, [sp, #48]
  4165c0:	ldr	x1, [sp, #64]
  4165c4:	str	x1, [x0, #8]
  4165c8:	ldr	x0, [sp, #40]
  4165cc:	ldr	x1, [sp, #64]
  4165d0:	str	x1, [x0]
  4165d4:	ldr	x0, [sp, #64]
  4165d8:	bl	416444 <clear@@Base+0x121f8>
  4165dc:	ldr	x0, [sp, #48]
  4165e0:	bl	416444 <clear@@Base+0x121f8>
  4165e4:	ldr	x0, [sp, #40]
  4165e8:	bl	416444 <clear@@Base+0x121f8>
  4165ec:	adrp	x0, 443000 <PC+0x2788>
  4165f0:	add	x0, x0, #0xa60
  4165f4:	ldr	x0, [x0]
  4165f8:	cmp	x0, #0x0
  4165fc:	b.ne	4166cc <clear@@Base+0x12480>  // b.any
  416600:	adrp	x0, 441000 <PC+0x788>
  416604:	add	x0, x0, #0xaf0
  416608:	ldr	x0, [x0]
  41660c:	ldr	x0, [x0, #24]
  416610:	str	x0, [sp, #56]
  416614:	adrp	x0, 441000 <PC+0x788>
  416618:	add	x0, x0, #0xaf0
  41661c:	ldr	x0, [x0]
  416620:	str	x0, [sp, #72]
  416624:	b	416664 <clear@@Base+0x12418>
  416628:	ldr	x0, [sp, #72]
  41662c:	ldr	x0, [x0, #24]
  416630:	ldr	x1, [sp, #56]
  416634:	cmp	x1, x0
  416638:	b.lt	416658 <clear@@Base+0x1240c>  // b.tstop
  41663c:	adrp	x0, 443000 <PC+0x2788>
  416640:	add	x0, x0, #0xa60
  416644:	ldr	x1, [sp, #72]
  416648:	str	x1, [x0]
  41664c:	ldr	x0, [sp, #72]
  416650:	ldr	x0, [x0, #24]
  416654:	str	x0, [sp, #56]
  416658:	ldr	x0, [sp, #72]
  41665c:	ldr	x0, [x0]
  416660:	str	x0, [sp, #72]
  416664:	ldr	x0, [sp, #72]
  416668:	ldr	x1, [x0]
  41666c:	adrp	x0, 441000 <PC+0x788>
  416670:	add	x0, x0, #0xaf0
  416674:	cmp	x1, x0
  416678:	b.ne	416628 <clear@@Base+0x123dc>  // b.any
  41667c:	adrp	x0, 443000 <PC+0x2788>
  416680:	add	x0, x0, #0xa60
  416684:	ldr	x1, [x0]
  416688:	adrp	x0, 443000 <PC+0x2788>
  41668c:	add	x0, x0, #0xa60
  416690:	ldr	x0, [x0]
  416694:	ldr	x0, [x0]
  416698:	ldr	x1, [x1, #8]
  41669c:	str	x1, [x0, #8]
  4166a0:	adrp	x0, 443000 <PC+0x2788>
  4166a4:	add	x0, x0, #0xa60
  4166a8:	ldr	x1, [x0]
  4166ac:	adrp	x0, 443000 <PC+0x2788>
  4166b0:	add	x0, x0, #0xa60
  4166b4:	ldr	x0, [x0]
  4166b8:	ldr	x0, [x0, #8]
  4166bc:	ldr	x1, [x1]
  4166c0:	str	x1, [x0]
  4166c4:	b	4166cc <clear@@Base+0x12480>
  4166c8:	nop
  4166cc:	ldp	x29, x30, [sp], #80
  4166d0:	ret
  4166d4:	stp	x29, x30, [sp, #-16]!
  4166d8:	mov	x29, sp
  4166dc:	mov	x1, #0x0                   	// #0
  4166e0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4166e4:	add	x0, x0, #0x9c0
  4166e8:	bl	41b4b0 <error@@Base+0x154>
  4166ec:	nop
  4166f0:	ldp	x29, x30, [sp], #16
  4166f4:	ret
  4166f8:	stp	x29, x30, [sp, #-32]!
  4166fc:	mov	x29, sp
  416700:	str	x19, [sp, #16]
  416704:	adrp	x0, 443000 <PC+0x2788>
  416708:	add	x0, x0, #0xa68
  41670c:	ldr	w0, [x0]
  416710:	cmp	w0, #0x0
  416714:	b.lt	416784 <clear@@Base+0x12538>  // b.tstop
  416718:	adrp	x0, 443000 <PC+0x2788>
  41671c:	add	x0, x0, #0xa68
  416720:	ldr	w0, [x0]
  416724:	add	w1, w0, #0x1
  416728:	adrp	x0, 443000 <PC+0x2788>
  41672c:	add	x0, x0, #0xa68
  416730:	str	w1, [x0]
  416734:	adrp	x0, 443000 <PC+0x2788>
  416738:	add	x0, x0, #0xa68
  41673c:	ldr	w0, [x0]
  416740:	cmp	w0, #0x64
  416744:	b.le	416784 <clear@@Base+0x12538>
  416748:	adrp	x0, 443000 <PC+0x2788>
  41674c:	add	x0, x0, #0xa68
  416750:	str	wzr, [x0]
  416754:	adrp	x0, 443000 <PC+0x2788>
  416758:	add	x0, x0, #0xa70
  41675c:	ldr	x0, [x0]
  416760:	add	x19, x0, #0x1
  416764:	bl	41a914 <clear@@Base+0x166c8>
  416768:	cmp	x19, x0
  41676c:	b.ge	416784 <clear@@Base+0x12538>  // b.tcont
  416770:	bl	4166d4 <clear@@Base+0x12488>
  416774:	adrp	x0, 443000 <PC+0x2788>
  416778:	add	x0, x0, #0xa68
  41677c:	mov	w1, #0xffffffff            	// #-1
  416780:	str	w1, [x0]
  416784:	nop
  416788:	ldr	x19, [sp, #16]
  41678c:	ldp	x29, x30, [sp], #32
  416790:	ret
  416794:	stp	x29, x30, [sp, #-16]!
  416798:	mov	x29, sp
  41679c:	adrp	x0, 445000 <PC+0x4788>
  4167a0:	add	x0, x0, #0x244
  4167a4:	ldr	w0, [x0]
  4167a8:	cmp	w0, #0x2
  4167ac:	b.ne	4167c0 <clear@@Base+0x12574>  // b.any
  4167b0:	adrp	x0, 445000 <PC+0x4788>
  4167b4:	add	x0, x0, #0x21c
  4167b8:	mov	w1, #0x1                   	// #1
  4167bc:	str	w1, [x0]
  4167c0:	adrp	x0, 445000 <PC+0x4788>
  4167c4:	add	x0, x0, #0x244
  4167c8:	str	wzr, [x0]
  4167cc:	mov	x1, #0x0                   	// #0
  4167d0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4167d4:	add	x0, x0, #0x9e0
  4167d8:	bl	41b35c <error@@Base>
  4167dc:	nop
  4167e0:	ldp	x29, x30, [sp], #16
  4167e4:	ret
  4167e8:	stp	x29, x30, [sp, #-64]!
  4167ec:	mov	x29, sp
  4167f0:	str	x0, [sp, #24]
  4167f4:	adrp	x0, 445000 <PC+0x4788>
  4167f8:	add	x0, x0, #0x244
  4167fc:	ldr	w0, [x0]
  416800:	cmp	w0, #0x0
  416804:	b.ne	416810 <clear@@Base+0x125c4>  // b.any
  416808:	mov	x0, #0x0                   	// #0
  41680c:	b	416a9c <clear@@Base+0x12850>
  416810:	ldr	x0, [sp, #24]
  416814:	cmn	x0, #0x1
  416818:	b.ne	416824 <clear@@Base+0x125d8>  // b.any
  41681c:	mov	x0, #0x0                   	// #0
  416820:	b	416a9c <clear@@Base+0x12850>
  416824:	ldr	x0, [sp, #24]
  416828:	cmp	x0, #0x0
  41682c:	b.gt	416838 <clear@@Base+0x125ec>
  416830:	mov	x0, #0x1                   	// #1
  416834:	b	416a9c <clear@@Base+0x12850>
  416838:	adrp	x0, 441000 <PC+0x788>
  41683c:	add	x0, x0, #0xaf0
  416840:	ldr	x0, [x0]
  416844:	str	x0, [sp, #56]
  416848:	b	416858 <clear@@Base+0x1260c>
  41684c:	ldr	x0, [sp, #56]
  416850:	ldr	x0, [x0]
  416854:	str	x0, [sp, #56]
  416858:	ldr	x1, [sp, #56]
  41685c:	adrp	x0, 441000 <PC+0x788>
  416860:	add	x0, x0, #0xaf0
  416864:	cmp	x1, x0
  416868:	b.eq	416880 <clear@@Base+0x12634>  // b.none
  41686c:	ldr	x0, [sp, #56]
  416870:	ldr	x0, [x0, #16]
  416874:	ldr	x1, [sp, #24]
  416878:	cmp	x1, x0
  41687c:	b.gt	41684c <clear@@Base+0x12600>
  416880:	ldr	x0, [sp, #56]
  416884:	ldr	x0, [x0, #16]
  416888:	ldr	x1, [sp, #24]
  41688c:	cmp	x1, x0
  416890:	b.ne	4168a0 <clear@@Base+0x12654>  // b.any
  416894:	ldr	x0, [sp, #56]
  416898:	ldr	x0, [x0, #32]
  41689c:	b	416a9c <clear@@Base+0x12850>
  4168a0:	bl	41a914 <clear@@Base+0x166c8>
  4168a4:	mov	x1, x0
  4168a8:	adrp	x0, 443000 <PC+0x2788>
  4168ac:	add	x0, x0, #0xa70
  4168b0:	str	x1, [x0]
  4168b4:	ldr	x1, [sp, #56]
  4168b8:	adrp	x0, 441000 <PC+0x788>
  4168bc:	add	x0, x0, #0xaf0
  4168c0:	cmp	x1, x0
  4168c4:	b.eq	4168f4 <clear@@Base+0x126a8>  // b.none
  4168c8:	ldr	x0, [sp, #56]
  4168cc:	ldr	x0, [x0, #8]
  4168d0:	ldr	x0, [x0, #16]
  4168d4:	ldr	x1, [sp, #24]
  4168d8:	sub	x1, x1, x0
  4168dc:	ldr	x0, [sp, #56]
  4168e0:	ldr	x2, [x0, #16]
  4168e4:	ldr	x0, [sp, #24]
  4168e8:	sub	x0, x2, x0
  4168ec:	cmp	x1, x0
  4168f0:	b.ge	4169dc <clear@@Base+0x12790>  // b.tcont
  4168f4:	ldr	x0, [sp, #56]
  4168f8:	ldr	x0, [x0, #8]
  4168fc:	str	x0, [sp, #56]
  416900:	ldr	x0, [sp, #56]
  416904:	ldr	x0, [x0, #16]
  416908:	bl	40555c <clear@@Base+0x1310>
  41690c:	cmp	w0, #0x0
  416910:	b.eq	41691c <clear@@Base+0x126d0>  // b.none
  416914:	mov	x0, #0x0                   	// #0
  416918:	b	416a9c <clear@@Base+0x12850>
  41691c:	adrp	x0, 443000 <PC+0x2788>
  416920:	add	x0, x0, #0xa68
  416924:	str	wzr, [x0]
  416928:	ldr	x0, [sp, #56]
  41692c:	ldr	x0, [x0, #32]
  416930:	str	x0, [sp, #48]
  416934:	ldr	x0, [sp, #56]
  416938:	ldr	x0, [x0, #16]
  41693c:	str	x0, [sp, #40]
  416940:	b	4169a0 <clear@@Base+0x12754>
  416944:	mov	x2, #0x0                   	// #0
  416948:	mov	x1, #0x0                   	// #0
  41694c:	ldr	x0, [sp, #40]
  416950:	bl	415ee4 <clear@@Base+0x11c98>
  416954:	str	x0, [sp, #40]
  416958:	adrp	x0, 445000 <PC+0x4788>
  41695c:	add	x0, x0, #0x300
  416960:	ldr	w0, [x0]
  416964:	and	w0, w0, #0x3
  416968:	cmp	w0, #0x0
  41696c:	b.eq	41697c <clear@@Base+0x12730>  // b.none
  416970:	bl	416794 <clear@@Base+0x12548>
  416974:	mov	x0, #0x0                   	// #0
  416978:	b	416a9c <clear@@Base+0x12850>
  41697c:	ldr	x0, [sp, #40]
  416980:	cmn	x0, #0x1
  416984:	b.ne	416990 <clear@@Base+0x12744>  // b.any
  416988:	mov	x0, #0x0                   	// #0
  41698c:	b	416a9c <clear@@Base+0x12850>
  416990:	bl	4166f8 <clear@@Base+0x124ac>
  416994:	ldr	x0, [sp, #48]
  416998:	add	x0, x0, #0x1
  41699c:	str	x0, [sp, #48]
  4169a0:	ldr	x1, [sp, #40]
  4169a4:	ldr	x0, [sp, #24]
  4169a8:	cmp	x1, x0
  4169ac:	b.lt	416944 <clear@@Base+0x126f8>  // b.tstop
  4169b0:	ldr	x1, [sp, #40]
  4169b4:	ldr	x0, [sp, #48]
  4169b8:	bl	4164ac <clear@@Base+0x12260>
  4169bc:	ldr	x1, [sp, #40]
  4169c0:	ldr	x0, [sp, #24]
  4169c4:	cmp	x1, x0
  4169c8:	b.le	416a98 <clear@@Base+0x1284c>
  4169cc:	ldr	x0, [sp, #48]
  4169d0:	sub	x0, x0, #0x1
  4169d4:	str	x0, [sp, #48]
  4169d8:	b	416a98 <clear@@Base+0x1284c>
  4169dc:	ldr	x0, [sp, #56]
  4169e0:	ldr	x0, [x0, #16]
  4169e4:	bl	40555c <clear@@Base+0x1310>
  4169e8:	cmp	w0, #0x0
  4169ec:	b.eq	4169f8 <clear@@Base+0x127ac>  // b.none
  4169f0:	mov	x0, #0x0                   	// #0
  4169f4:	b	416a9c <clear@@Base+0x12850>
  4169f8:	adrp	x0, 443000 <PC+0x2788>
  4169fc:	add	x0, x0, #0xa68
  416a00:	str	wzr, [x0]
  416a04:	ldr	x0, [sp, #56]
  416a08:	ldr	x0, [x0, #32]
  416a0c:	str	x0, [sp, #48]
  416a10:	ldr	x0, [sp, #56]
  416a14:	ldr	x0, [x0, #16]
  416a18:	str	x0, [sp, #40]
  416a1c:	b	416a7c <clear@@Base+0x12830>
  416a20:	mov	x2, #0x0                   	// #0
  416a24:	mov	x1, #0x0                   	// #0
  416a28:	ldr	x0, [sp, #40]
  416a2c:	bl	41603c <clear@@Base+0x11df0>
  416a30:	str	x0, [sp, #40]
  416a34:	adrp	x0, 445000 <PC+0x4788>
  416a38:	add	x0, x0, #0x300
  416a3c:	ldr	w0, [x0]
  416a40:	and	w0, w0, #0x3
  416a44:	cmp	w0, #0x0
  416a48:	b.eq	416a58 <clear@@Base+0x1280c>  // b.none
  416a4c:	bl	416794 <clear@@Base+0x12548>
  416a50:	mov	x0, #0x0                   	// #0
  416a54:	b	416a9c <clear@@Base+0x12850>
  416a58:	ldr	x0, [sp, #40]
  416a5c:	cmn	x0, #0x1
  416a60:	b.ne	416a6c <clear@@Base+0x12820>  // b.any
  416a64:	mov	x0, #0x0                   	// #0
  416a68:	b	416a9c <clear@@Base+0x12850>
  416a6c:	bl	4166f8 <clear@@Base+0x124ac>
  416a70:	ldr	x0, [sp, #48]
  416a74:	sub	x0, x0, #0x1
  416a78:	str	x0, [sp, #48]
  416a7c:	ldr	x1, [sp, #40]
  416a80:	ldr	x0, [sp, #24]
  416a84:	cmp	x1, x0
  416a88:	b.gt	416a20 <clear@@Base+0x127d4>
  416a8c:	ldr	x1, [sp, #40]
  416a90:	ldr	x0, [sp, #48]
  416a94:	bl	4164ac <clear@@Base+0x12260>
  416a98:	ldr	x0, [sp, #48]
  416a9c:	ldp	x29, x30, [sp], #64
  416aa0:	ret
  416aa4:	stp	x29, x30, [sp, #-64]!
  416aa8:	mov	x29, sp
  416aac:	str	x0, [sp, #24]
  416ab0:	ldr	x0, [sp, #24]
  416ab4:	cmp	x0, #0x1
  416ab8:	b.gt	416ac4 <clear@@Base+0x12878>
  416abc:	mov	x0, #0x0                   	// #0
  416ac0:	b	416cc4 <clear@@Base+0x12a78>
  416ac4:	adrp	x0, 441000 <PC+0x788>
  416ac8:	add	x0, x0, #0xaf0
  416acc:	ldr	x0, [x0]
  416ad0:	str	x0, [sp, #56]
  416ad4:	b	416ae4 <clear@@Base+0x12898>
  416ad8:	ldr	x0, [sp, #56]
  416adc:	ldr	x0, [x0]
  416ae0:	str	x0, [sp, #56]
  416ae4:	ldr	x1, [sp, #56]
  416ae8:	adrp	x0, 441000 <PC+0x788>
  416aec:	add	x0, x0, #0xaf0
  416af0:	cmp	x1, x0
  416af4:	b.eq	416b0c <clear@@Base+0x128c0>  // b.none
  416af8:	ldr	x0, [sp, #56]
  416afc:	ldr	x0, [x0, #32]
  416b00:	ldr	x1, [sp, #24]
  416b04:	cmp	x1, x0
  416b08:	b.gt	416ad8 <clear@@Base+0x1288c>
  416b0c:	ldr	x0, [sp, #56]
  416b10:	ldr	x0, [x0, #32]
  416b14:	ldr	x1, [sp, #24]
  416b18:	cmp	x1, x0
  416b1c:	b.ne	416b2c <clear@@Base+0x128e0>  // b.any
  416b20:	ldr	x0, [sp, #56]
  416b24:	ldr	x0, [x0, #16]
  416b28:	b	416cc4 <clear@@Base+0x12a78>
  416b2c:	ldr	x1, [sp, #56]
  416b30:	adrp	x0, 441000 <PC+0x788>
  416b34:	add	x0, x0, #0xaf0
  416b38:	cmp	x1, x0
  416b3c:	b.eq	416b6c <clear@@Base+0x12920>  // b.none
  416b40:	ldr	x0, [sp, #56]
  416b44:	ldr	x0, [x0, #8]
  416b48:	ldr	x0, [x0, #32]
  416b4c:	ldr	x1, [sp, #24]
  416b50:	sub	x1, x1, x0
  416b54:	ldr	x0, [sp, #56]
  416b58:	ldr	x2, [x0, #32]
  416b5c:	ldr	x0, [sp, #24]
  416b60:	sub	x0, x2, x0
  416b64:	cmp	x1, x0
  416b68:	b.ge	416c18 <clear@@Base+0x129cc>  // b.tcont
  416b6c:	ldr	x0, [sp, #56]
  416b70:	ldr	x0, [x0, #8]
  416b74:	str	x0, [sp, #56]
  416b78:	ldr	x0, [sp, #56]
  416b7c:	ldr	x0, [x0, #16]
  416b80:	bl	40555c <clear@@Base+0x1310>
  416b84:	cmp	w0, #0x0
  416b88:	b.eq	416b94 <clear@@Base+0x12948>  // b.none
  416b8c:	mov	x0, #0xffffffffffffffff    	// #-1
  416b90:	b	416cc4 <clear@@Base+0x12a78>
  416b94:	ldr	x0, [sp, #56]
  416b98:	ldr	x0, [x0, #32]
  416b9c:	str	x0, [sp, #40]
  416ba0:	ldr	x0, [sp, #56]
  416ba4:	ldr	x0, [x0, #16]
  416ba8:	str	x0, [sp, #48]
  416bac:	b	416c04 <clear@@Base+0x129b8>
  416bb0:	mov	x2, #0x0                   	// #0
  416bb4:	mov	x1, #0x0                   	// #0
  416bb8:	ldr	x0, [sp, #48]
  416bbc:	bl	415ee4 <clear@@Base+0x11c98>
  416bc0:	str	x0, [sp, #48]
  416bc4:	adrp	x0, 445000 <PC+0x4788>
  416bc8:	add	x0, x0, #0x300
  416bcc:	ldr	w0, [x0]
  416bd0:	and	w0, w0, #0x3
  416bd4:	cmp	w0, #0x0
  416bd8:	b.eq	416be4 <clear@@Base+0x12998>  // b.none
  416bdc:	mov	x0, #0xffffffffffffffff    	// #-1
  416be0:	b	416cc4 <clear@@Base+0x12a78>
  416be4:	ldr	x0, [sp, #48]
  416be8:	cmn	x0, #0x1
  416bec:	b.ne	416bf8 <clear@@Base+0x129ac>  // b.any
  416bf0:	mov	x0, #0xffffffffffffffff    	// #-1
  416bf4:	b	416cc4 <clear@@Base+0x12a78>
  416bf8:	ldr	x0, [sp, #40]
  416bfc:	add	x0, x0, #0x1
  416c00:	str	x0, [sp, #40]
  416c04:	ldr	x1, [sp, #40]
  416c08:	ldr	x0, [sp, #24]
  416c0c:	cmp	x1, x0
  416c10:	b.lt	416bb0 <clear@@Base+0x12964>  // b.tstop
  416c14:	b	416cb4 <clear@@Base+0x12a68>
  416c18:	ldr	x0, [sp, #56]
  416c1c:	ldr	x0, [x0, #16]
  416c20:	bl	40555c <clear@@Base+0x1310>
  416c24:	cmp	w0, #0x0
  416c28:	b.eq	416c34 <clear@@Base+0x129e8>  // b.none
  416c2c:	mov	x0, #0xffffffffffffffff    	// #-1
  416c30:	b	416cc4 <clear@@Base+0x12a78>
  416c34:	ldr	x0, [sp, #56]
  416c38:	ldr	x0, [x0, #32]
  416c3c:	str	x0, [sp, #40]
  416c40:	ldr	x0, [sp, #56]
  416c44:	ldr	x0, [x0, #16]
  416c48:	str	x0, [sp, #48]
  416c4c:	b	416ca4 <clear@@Base+0x12a58>
  416c50:	mov	x2, #0x0                   	// #0
  416c54:	mov	x1, #0x0                   	// #0
  416c58:	ldr	x0, [sp, #48]
  416c5c:	bl	41603c <clear@@Base+0x11df0>
  416c60:	str	x0, [sp, #48]
  416c64:	adrp	x0, 445000 <PC+0x4788>
  416c68:	add	x0, x0, #0x300
  416c6c:	ldr	w0, [x0]
  416c70:	and	w0, w0, #0x3
  416c74:	cmp	w0, #0x0
  416c78:	b.eq	416c84 <clear@@Base+0x12a38>  // b.none
  416c7c:	mov	x0, #0xffffffffffffffff    	// #-1
  416c80:	b	416cc4 <clear@@Base+0x12a78>
  416c84:	ldr	x0, [sp, #48]
  416c88:	cmn	x0, #0x1
  416c8c:	b.ne	416c98 <clear@@Base+0x12a4c>  // b.any
  416c90:	mov	x0, #0xffffffffffffffff    	// #-1
  416c94:	b	416cc4 <clear@@Base+0x12a78>
  416c98:	ldr	x0, [sp, #40]
  416c9c:	sub	x0, x0, #0x1
  416ca0:	str	x0, [sp, #40]
  416ca4:	ldr	x1, [sp, #40]
  416ca8:	ldr	x0, [sp, #24]
  416cac:	cmp	x1, x0
  416cb0:	b.gt	416c50 <clear@@Base+0x12a04>
  416cb4:	ldr	x1, [sp, #48]
  416cb8:	ldr	x0, [sp, #40]
  416cbc:	bl	4164ac <clear@@Base+0x12260>
  416cc0:	ldr	x0, [sp, #48]
  416cc4:	ldp	x29, x30, [sp], #64
  416cc8:	ret
  416ccc:	stp	x29, x30, [sp, #-64]!
  416cd0:	mov	x29, sp
  416cd4:	str	w0, [sp, #28]
  416cd8:	ldr	w0, [sp, #28]
  416cdc:	bl	41bacc <error@@Base+0x770>
  416ce0:	str	x0, [sp, #56]
  416ce4:	bl	40599c <clear@@Base+0x1750>
  416ce8:	str	x0, [sp, #40]
  416cec:	b	416d08 <clear@@Base+0x12abc>
  416cf0:	ldr	w0, [sp, #28]
  416cf4:	add	w0, w0, #0x1
  416cf8:	str	w0, [sp, #28]
  416cfc:	ldr	w0, [sp, #28]
  416d00:	bl	41bacc <error@@Base+0x770>
  416d04:	str	x0, [sp, #56]
  416d08:	ldr	x0, [sp, #56]
  416d0c:	cmn	x0, #0x1
  416d10:	b.ne	416d38 <clear@@Base+0x12aec>  // b.any
  416d14:	ldr	w0, [sp, #28]
  416d18:	cmp	w0, #0x0
  416d1c:	b.lt	416d38 <clear@@Base+0x12aec>  // b.tstop
  416d20:	adrp	x0, 445000 <PC+0x4788>
  416d24:	add	x0, x0, #0x1c8
  416d28:	ldr	w0, [x0]
  416d2c:	ldr	w1, [sp, #28]
  416d30:	cmp	w1, w0
  416d34:	b.lt	416cf0 <clear@@Base+0x12aa4>  // b.tstop
  416d38:	ldr	x0, [sp, #56]
  416d3c:	cmn	x0, #0x1
  416d40:	b.ne	416d4c <clear@@Base+0x12b00>  // b.any
  416d44:	ldr	x0, [sp, #40]
  416d48:	str	x0, [sp, #56]
  416d4c:	ldr	x0, [sp, #56]
  416d50:	bl	4167e8 <clear@@Base+0x1259c>
  416d54:	str	x0, [sp, #48]
  416d58:	ldr	x1, [sp, #56]
  416d5c:	ldr	x0, [sp, #40]
  416d60:	cmp	x1, x0
  416d64:	b.ne	416d74 <clear@@Base+0x12b28>  // b.any
  416d68:	ldr	x0, [sp, #48]
  416d6c:	sub	x0, x0, #0x1
  416d70:	str	x0, [sp, #48]
  416d74:	ldr	x0, [sp, #48]
  416d78:	ldp	x29, x30, [sp], #64
  416d7c:	ret
  416d80:	stp	x29, x30, [sp, #-96]!
  416d84:	mov	x29, sp
  416d88:	str	x19, [sp, #16]
  416d8c:	str	x0, [sp, #40]
  416d90:	str	x1, [sp, #32]
  416d94:	ldr	x0, [sp, #40]
  416d98:	ldrb	w0, [x0]
  416d9c:	cmp	w0, #0x2d
  416da0:	b.ne	416db4 <clear@@Base+0x12b68>  // b.any
  416da4:	ldr	x0, [sp, #40]
  416da8:	add	x0, x0, #0x1
  416dac:	str	x0, [sp, #40]
  416db0:	b	416dd8 <clear@@Base+0x12b8c>
  416db4:	bl	404328 <clear@@Base+0xdc>
  416db8:	adrp	x0, 425000 <winch@@Base+0x5630>
  416dbc:	add	x0, x0, #0x9f8
  416dc0:	bl	41aca0 <clear@@Base+0x16a54>
  416dc4:	ldr	x0, [sp, #40]
  416dc8:	bl	41aca0 <clear@@Base+0x16a54>
  416dcc:	adrp	x0, 425000 <winch@@Base+0x5630>
  416dd0:	add	x0, x0, #0xa00
  416dd4:	bl	41aca0 <clear@@Base+0x16a54>
  416dd8:	bl	40fa88 <clear@@Base+0xb83c>
  416ddc:	str	x0, [sp, #80]
  416de0:	mov	x0, #0x0                   	// #0
  416de4:	bl	40f114 <clear@@Base+0xaec8>
  416de8:	bl	403f88 <setlocale@plt+0x2368>
  416dec:	bl	41ab60 <clear@@Base+0x16914>
  416df0:	mov	w0, #0x0                   	// #0
  416df4:	bl	402594 <setlocale@plt+0x974>
  416df8:	mov	w0, #0x0                   	// #0
  416dfc:	bl	41fa4c <winch@@Base+0x7c>
  416e00:	mov	w0, #0x0                   	// #0
  416e04:	bl	4017e0 <dup@plt>
  416e08:	str	w0, [sp, #76]
  416e0c:	mov	w0, #0x0                   	// #0
  416e10:	bl	401a30 <close@plt>
  416e14:	mov	w1, #0x0                   	// #0
  416e18:	adrp	x0, 425000 <winch@@Base+0x5630>
  416e1c:	add	x0, x0, #0xa08
  416e20:	bl	401930 <open@plt>
  416e24:	cmp	w0, #0x0
  416e28:	b.ge	416e34 <clear@@Base+0x12be8>  // b.tcont
  416e2c:	ldr	w0, [sp, #76]
  416e30:	bl	4017e0 <dup@plt>
  416e34:	str	xzr, [sp, #88]
  416e38:	adrp	x0, 425000 <winch@@Base+0x5630>
  416e3c:	add	x0, x0, #0xa18
  416e40:	bl	40e4d8 <clear@@Base+0xa28c>
  416e44:	str	x0, [sp, #64]
  416e48:	ldr	x0, [sp, #64]
  416e4c:	cmp	x0, #0x0
  416e50:	b.eq	416efc <clear@@Base+0x12cb0>  // b.none
  416e54:	ldr	x0, [sp, #64]
  416e58:	ldrb	w0, [x0]
  416e5c:	cmp	w0, #0x0
  416e60:	b.eq	416efc <clear@@Base+0x12cb0>  // b.none
  416e64:	ldr	x0, [sp, #40]
  416e68:	ldrb	w0, [x0]
  416e6c:	cmp	w0, #0x0
  416e70:	b.ne	416e84 <clear@@Base+0x12c38>  // b.any
  416e74:	ldr	x0, [sp, #64]
  416e78:	bl	402308 <setlocale@plt+0x6e8>
  416e7c:	str	x0, [sp, #88]
  416e80:	b	416efc <clear@@Base+0x12cb0>
  416e84:	ldr	x0, [sp, #40]
  416e88:	bl	4100c8 <clear@@Base+0xbe7c>
  416e8c:	str	x0, [sp, #56]
  416e90:	ldr	x0, [sp, #56]
  416e94:	cmp	x0, #0x0
  416e98:	b.eq	416efc <clear@@Base+0x12cb0>  // b.none
  416e9c:	ldr	x0, [sp, #64]
  416ea0:	bl	4017b0 <strlen@plt>
  416ea4:	mov	w19, w0
  416ea8:	ldr	x0, [sp, #56]
  416eac:	bl	4017b0 <strlen@plt>
  416eb0:	add	w0, w19, w0
  416eb4:	add	w0, w0, #0x5
  416eb8:	str	w0, [sp, #52]
  416ebc:	mov	w1, #0x1                   	// #1
  416ec0:	ldr	w0, [sp, #52]
  416ec4:	bl	402344 <setlocale@plt+0x724>
  416ec8:	str	x0, [sp, #88]
  416ecc:	ldrsw	x19, [sp, #52]
  416ed0:	bl	411358 <clear@@Base+0xd10c>
  416ed4:	ldr	x5, [sp, #56]
  416ed8:	mov	x4, x0
  416edc:	ldr	x3, [sp, #64]
  416ee0:	adrp	x0, 425000 <winch@@Base+0x5630>
  416ee4:	add	x2, x0, #0xa20
  416ee8:	mov	x1, x19
  416eec:	ldr	x0, [sp, #88]
  416ef0:	bl	401870 <snprintf@plt>
  416ef4:	ldr	x0, [sp, #56]
  416ef8:	bl	401a90 <free@plt>
  416efc:	ldr	x0, [sp, #88]
  416f00:	cmp	x0, #0x0
  416f04:	b.ne	416f38 <clear@@Base+0x12cec>  // b.any
  416f08:	ldr	x0, [sp, #40]
  416f0c:	ldrb	w0, [x0]
  416f10:	cmp	w0, #0x0
  416f14:	b.ne	416f2c <clear@@Base+0x12ce0>  // b.any
  416f18:	adrp	x0, 425000 <winch@@Base+0x5630>
  416f1c:	add	x0, x0, #0xa30
  416f20:	bl	402308 <setlocale@plt+0x6e8>
  416f24:	str	x0, [sp, #88]
  416f28:	b	416f38 <clear@@Base+0x12cec>
  416f2c:	ldr	x0, [sp, #40]
  416f30:	bl	402308 <setlocale@plt+0x6e8>
  416f34:	str	x0, [sp, #88]
  416f38:	ldr	x0, [sp, #88]
  416f3c:	bl	401a10 <system@plt>
  416f40:	ldr	x0, [sp, #88]
  416f44:	bl	401a90 <free@plt>
  416f48:	mov	w0, #0x0                   	// #0
  416f4c:	bl	401a30 <close@plt>
  416f50:	ldr	w0, [sp, #76]
  416f54:	bl	4017e0 <dup@plt>
  416f58:	ldr	w0, [sp, #76]
  416f5c:	bl	401a30 <close@plt>
  416f60:	mov	w0, #0x1                   	// #1
  416f64:	bl	41fa4c <winch@@Base+0x7c>
  416f68:	mov	w0, #0x1                   	// #1
  416f6c:	bl	402594 <setlocale@plt+0x974>
  416f70:	ldr	x0, [sp, #32]
  416f74:	cmp	x0, #0x0
  416f78:	b.eq	416fa0 <clear@@Base+0x12d54>  // b.none
  416f7c:	ldr	x0, [sp, #32]
  416f80:	bl	41aca0 <clear@@Base+0x16a54>
  416f84:	adrp	x0, 425000 <winch@@Base+0x5630>
  416f88:	add	x0, x0, #0xa38
  416f8c:	bl	41aca0 <clear@@Base+0x16a54>
  416f90:	bl	41b308 <clear@@Base+0x170bc>
  416f94:	mov	w0, #0xa                   	// #10
  416f98:	bl	41ac10 <clear@@Base+0x169c4>
  416f9c:	bl	41ab60 <clear@@Base+0x16914>
  416fa0:	bl	403e6c <setlocale@plt+0x224c>
  416fa4:	adrp	x0, 445000 <PC+0x4788>
  416fa8:	add	x0, x0, #0x21c
  416fac:	mov	w1, #0x1                   	// #1
  416fb0:	str	w1, [x0]
  416fb4:	ldr	x0, [sp, #80]
  416fb8:	bl	40fafc <clear@@Base+0xb8b0>
  416fbc:	mov	w0, #0x0                   	// #0
  416fc0:	bl	41f9d0 <winch@@Base>
  416fc4:	nop
  416fc8:	ldr	x19, [sp, #16]
  416fcc:	ldp	x29, x30, [sp], #96
  416fd0:	ret
  416fd4:	stp	x29, x30, [sp, #-64]!
  416fd8:	mov	x29, sp
  416fdc:	str	w0, [sp, #28]
  416fe0:	str	x1, [sp, #16]
  416fe4:	ldr	w0, [sp, #28]
  416fe8:	bl	417928 <clear@@Base+0x136dc>
  416fec:	str	x0, [sp, #48]
  416ff0:	ldr	x0, [sp, #48]
  416ff4:	cmn	x0, #0x1
  416ff8:	b.ne	417004 <clear@@Base+0x12db8>  // b.any
  416ffc:	mov	w0, #0xffffffff            	// #-1
  417000:	b	4170a0 <clear@@Base+0x12e54>
  417004:	mov	w0, #0x0                   	// #0
  417008:	bl	41bacc <error@@Base+0x770>
  41700c:	str	x0, [sp, #56]
  417010:	ldr	x0, [sp, #56]
  417014:	cmn	x0, #0x1
  417018:	b.ne	417020 <clear@@Base+0x12dd4>  // b.any
  41701c:	str	xzr, [sp, #56]
  417020:	mov	w0, #0xffffffff            	// #-1
  417024:	bl	41bacc <error@@Base+0x770>
  417028:	str	x0, [sp, #40]
  41702c:	ldr	w0, [sp, #28]
  417030:	cmp	w0, #0x2e
  417034:	b.ne	41704c <clear@@Base+0x12e00>  // b.any
  417038:	ldr	x2, [sp, #40]
  41703c:	ldr	x1, [sp, #56]
  417040:	ldr	x0, [sp, #16]
  417044:	bl	4170a8 <clear@@Base+0x12e5c>
  417048:	b	4170a0 <clear@@Base+0x12e54>
  41704c:	ldr	x1, [sp, #48]
  417050:	ldr	x0, [sp, #56]
  417054:	cmp	x1, x0
  417058:	b.gt	417070 <clear@@Base+0x12e24>
  41705c:	ldr	x2, [sp, #40]
  417060:	ldr	x1, [sp, #48]
  417064:	ldr	x0, [sp, #16]
  417068:	bl	4170a8 <clear@@Base+0x12e5c>
  41706c:	b	4170a0 <clear@@Base+0x12e54>
  417070:	ldr	x0, [sp, #40]
  417074:	cmn	x0, #0x1
  417078:	b.ne	417090 <clear@@Base+0x12e44>  // b.any
  41707c:	ldr	x2, [sp, #40]
  417080:	ldr	x1, [sp, #56]
  417084:	ldr	x0, [sp, #16]
  417088:	bl	4170a8 <clear@@Base+0x12e5c>
  41708c:	b	4170a0 <clear@@Base+0x12e54>
  417090:	ldr	x2, [sp, #48]
  417094:	ldr	x1, [sp, #56]
  417098:	ldr	x0, [sp, #16]
  41709c:	bl	4170a8 <clear@@Base+0x12e5c>
  4170a0:	ldp	x29, x30, [sp], #64
  4170a4:	ret
  4170a8:	stp	x29, x30, [sp, #-64]!
  4170ac:	mov	x29, sp
  4170b0:	str	x0, [sp, #40]
  4170b4:	str	x1, [sp, #32]
  4170b8:	str	x2, [sp, #24]
  4170bc:	ldr	x0, [sp, #32]
  4170c0:	bl	40555c <clear@@Base+0x1310>
  4170c4:	cmp	w0, #0x0
  4170c8:	b.eq	4170e4 <clear@@Base+0x12e98>  // b.none
  4170cc:	mov	x1, #0x0                   	// #0
  4170d0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4170d4:	add	x0, x0, #0xa50
  4170d8:	bl	41b35c <error@@Base>
  4170dc:	mov	w0, #0xffffffff            	// #-1
  4170e0:	b	417264 <clear@@Base+0x13018>
  4170e4:	adrp	x0, 425000 <winch@@Base+0x5630>
  4170e8:	add	x1, x0, #0xa70
  4170ec:	ldr	x0, [sp, #40]
  4170f0:	bl	401940 <popen@plt>
  4170f4:	str	x0, [sp, #48]
  4170f8:	ldr	x0, [sp, #48]
  4170fc:	cmp	x0, #0x0
  417100:	b.ne	41711c <clear@@Base+0x12ed0>  // b.any
  417104:	mov	x1, #0x0                   	// #0
  417108:	adrp	x0, 425000 <winch@@Base+0x5630>
  41710c:	add	x0, x0, #0xa78
  417110:	bl	41b35c <error@@Base>
  417114:	mov	w0, #0xffffffff            	// #-1
  417118:	b	417264 <clear@@Base+0x13018>
  41711c:	bl	404328 <clear@@Base+0xdc>
  417120:	adrp	x0, 425000 <winch@@Base+0x5630>
  417124:	add	x0, x0, #0x9f8
  417128:	bl	41aca0 <clear@@Base+0x16a54>
  41712c:	ldr	x0, [sp, #40]
  417130:	bl	41aca0 <clear@@Base+0x16a54>
  417134:	adrp	x0, 425000 <winch@@Base+0x5630>
  417138:	add	x0, x0, #0xa00
  41713c:	bl	41aca0 <clear@@Base+0x16a54>
  417140:	bl	403f88 <setlocale@plt+0x2368>
  417144:	bl	41ab60 <clear@@Base+0x16914>
  417148:	mov	w0, #0x0                   	// #0
  41714c:	bl	402594 <setlocale@plt+0x974>
  417150:	mov	w0, #0x0                   	// #0
  417154:	bl	41fa4c <winch@@Base+0x7c>
  417158:	mov	x1, #0x1                   	// #1
  41715c:	mov	w0, #0xd                   	// #13
  417160:	bl	4018b0 <signal@plt>
  417164:	mov	w0, #0xffffffff            	// #-1
  417168:	str	w0, [sp, #60]
  41716c:	b	417198 <clear@@Base+0x12f4c>
  417170:	bl	405a9c <clear@@Base+0x1850>
  417174:	str	w0, [sp, #60]
  417178:	ldr	w0, [sp, #60]
  41717c:	cmn	w0, #0x1
  417180:	b.eq	4171c0 <clear@@Base+0x12f74>  // b.none
  417184:	ldr	x1, [sp, #48]
  417188:	ldr	w0, [sp, #60]
  41718c:	bl	401830 <putc@plt>
  417190:	cmn	w0, #0x1
  417194:	b.eq	4171c8 <clear@@Base+0x12f7c>  // b.none
  417198:	ldr	x0, [sp, #24]
  41719c:	cmn	x0, #0x1
  4171a0:	b.eq	417170 <clear@@Base+0x12f24>  // b.none
  4171a4:	ldr	x0, [sp, #32]
  4171a8:	add	x1, x0, #0x1
  4171ac:	str	x1, [sp, #32]
  4171b0:	ldr	x1, [sp, #24]
  4171b4:	cmp	x1, x0
  4171b8:	b.ge	417170 <clear@@Base+0x12f24>  // b.tcont
  4171bc:	b	4171f8 <clear@@Base+0x12fac>
  4171c0:	nop
  4171c4:	b	4171f8 <clear@@Base+0x12fac>
  4171c8:	nop
  4171cc:	b	4171f8 <clear@@Base+0x12fac>
  4171d0:	bl	405a9c <clear@@Base+0x1850>
  4171d4:	str	w0, [sp, #60]
  4171d8:	ldr	w0, [sp, #60]
  4171dc:	cmn	w0, #0x1
  4171e0:	b.eq	417214 <clear@@Base+0x12fc8>  // b.none
  4171e4:	ldr	x1, [sp, #48]
  4171e8:	ldr	w0, [sp, #60]
  4171ec:	bl	401830 <putc@plt>
  4171f0:	cmn	w0, #0x1
  4171f4:	b.eq	41721c <clear@@Base+0x12fd0>  // b.none
  4171f8:	ldr	w0, [sp, #60]
  4171fc:	cmp	w0, #0xa
  417200:	b.eq	417220 <clear@@Base+0x12fd4>  // b.none
  417204:	ldr	w0, [sp, #60]
  417208:	cmn	w0, #0x1
  41720c:	b.ne	4171d0 <clear@@Base+0x12f84>  // b.any
  417210:	b	417220 <clear@@Base+0x12fd4>
  417214:	nop
  417218:	b	417220 <clear@@Base+0x12fd4>
  41721c:	nop
  417220:	ldr	x0, [sp, #48]
  417224:	bl	401b90 <pclose@plt>
  417228:	mov	x1, #0x0                   	// #0
  41722c:	mov	w0, #0xd                   	// #13
  417230:	bl	4018b0 <signal@plt>
  417234:	mov	w0, #0x1                   	// #1
  417238:	bl	41fa4c <winch@@Base+0x7c>
  41723c:	mov	w0, #0x1                   	// #1
  417240:	bl	402594 <setlocale@plt+0x974>
  417244:	bl	403e6c <setlocale@plt+0x224c>
  417248:	adrp	x0, 445000 <PC+0x4788>
  41724c:	add	x0, x0, #0x21c
  417250:	mov	w1, #0x1                   	// #1
  417254:	str	w1, [x0]
  417258:	mov	w0, #0x0                   	// #0
  41725c:	bl	41f9d0 <winch@@Base>
  417260:	mov	w0, #0x0                   	// #0
  417264:	ldp	x29, x30, [sp], #64
  417268:	ret
  41726c:	sub	sp, sp, #0x20
  417270:	str	x0, [sp, #24]
  417274:	str	x1, [sp, #16]
  417278:	str	x2, [sp, #8]
  41727c:	str	w3, [sp, #4]
  417280:	ldr	x0, [sp, #24]
  417284:	ldr	x1, [sp, #16]
  417288:	str	x1, [x0, #8]
  41728c:	ldr	x0, [sp, #24]
  417290:	ldr	x1, [sp, #8]
  417294:	str	x1, [x0, #24]
  417298:	ldr	x0, [sp, #24]
  41729c:	ldr	w1, [sp, #4]
  4172a0:	str	w1, [x0, #32]
  4172a4:	ldr	x0, [sp, #24]
  4172a8:	str	xzr, [x0, #16]
  4172ac:	nop
  4172b0:	add	sp, sp, #0x20
  4172b4:	ret
  4172b8:	stp	x29, x30, [sp, #-32]!
  4172bc:	mov	x29, sp
  4172c0:	str	wzr, [sp, #28]
  4172c4:	b	417398 <clear@@Base+0x1314c>
  4172c8:	ldr	w0, [sp, #28]
  4172cc:	cmp	w0, #0x34
  4172d0:	b.eq	4172e4 <clear@@Base+0x13098>  // b.none
  4172d4:	ldr	w0, [sp, #28]
  4172d8:	cmp	w0, #0x35
  4172dc:	b.eq	4172f0 <clear@@Base+0x130a4>  // b.none
  4172e0:	b	4172fc <clear@@Base+0x130b0>
  4172e4:	mov	w0, #0x23                  	// #35
  4172e8:	strb	w0, [sp, #27]
  4172ec:	b	417334 <clear@@Base+0x130e8>
  4172f0:	mov	w0, #0x27                  	// #39
  4172f4:	strb	w0, [sp, #27]
  4172f8:	b	417334 <clear@@Base+0x130e8>
  4172fc:	ldr	w0, [sp, #28]
  417300:	cmp	w0, #0x19
  417304:	b.gt	41731c <clear@@Base+0x130d0>
  417308:	ldr	w0, [sp, #28]
  41730c:	and	w0, w0, #0xff
  417310:	add	w0, w0, #0x61
  417314:	and	w0, w0, #0xff
  417318:	b	41732c <clear@@Base+0x130e0>
  41731c:	ldr	w0, [sp, #28]
  417320:	and	w0, w0, #0xff
  417324:	add	w0, w0, #0x27
  417328:	and	w0, w0, #0xff
  41732c:	strb	w0, [sp, #27]
  417330:	nop
  417334:	adrp	x0, 443000 <PC+0x2788>
  417338:	add	x2, x0, #0xa80
  41733c:	ldrsw	x1, [sp, #28]
  417340:	mov	x0, x1
  417344:	lsl	x0, x0, #2
  417348:	add	x0, x0, x1
  41734c:	lsl	x0, x0, #3
  417350:	add	x0, x2, x0
  417354:	ldrb	w1, [sp, #27]
  417358:	strb	w1, [x0]
  41735c:	ldrsw	x1, [sp, #28]
  417360:	mov	x0, x1
  417364:	lsl	x0, x0, #2
  417368:	add	x0, x0, x1
  41736c:	lsl	x0, x0, #3
  417370:	adrp	x1, 443000 <PC+0x2788>
  417374:	add	x1, x1, #0xa80
  417378:	add	x0, x0, x1
  41737c:	mov	w3, #0xffffffff            	// #-1
  417380:	mov	x2, #0xffffffffffffffff    	// #-1
  417384:	mov	x1, #0x0                   	// #0
  417388:	bl	41726c <clear@@Base+0x13020>
  41738c:	ldr	w0, [sp, #28]
  417390:	add	w0, w0, #0x1
  417394:	str	w0, [sp, #28]
  417398:	ldr	w0, [sp, #28]
  41739c:	cmp	w0, #0x35
  4173a0:	b.le	4172c8 <clear@@Base+0x1307c>
  4173a4:	nop
  4173a8:	nop
  4173ac:	ldp	x29, x30, [sp], #32
  4173b0:	ret
  4173b4:	stp	x29, x30, [sp, #-32]!
  4173b8:	mov	x29, sp
  4173bc:	str	x0, [sp, #24]
  4173c0:	str	x1, [sp, #16]
  4173c4:	ldr	x0, [sp, #24]
  4173c8:	ldr	x1, [sp, #16]
  4173cc:	str	x1, [x0, #8]
  4173d0:	ldr	x0, [sp, #24]
  4173d4:	ldr	x0, [x0, #16]
  4173d8:	bl	401a90 <free@plt>
  4173dc:	ldr	x0, [sp, #24]
  4173e0:	str	xzr, [x0, #16]
  4173e4:	nop
  4173e8:	ldp	x29, x30, [sp], #32
  4173ec:	ret
  4173f0:	stp	x29, x30, [sp, #-48]!
  4173f4:	mov	x29, sp
  4173f8:	str	x19, [sp, #16]
  4173fc:	str	x0, [sp, #40]
  417400:	ldr	x0, [sp, #40]
  417404:	ldr	x0, [x0, #8]
  417408:	cmp	x0, #0x0
  41740c:	b.ne	41743c <clear@@Base+0x131f0>  // b.any
  417410:	ldr	x0, [sp, #40]
  417414:	ldr	x19, [x0, #16]
  417418:	mov	x0, #0x0                   	// #0
  41741c:	bl	41205c <clear@@Base+0xde10>
  417420:	mov	x1, x0
  417424:	mov	x0, x19
  417428:	bl	412210 <clear@@Base+0xdfc4>
  41742c:	mov	x1, x0
  417430:	ldr	x0, [sp, #40]
  417434:	bl	4173b4 <clear@@Base+0x13168>
  417438:	b	417440 <clear@@Base+0x131f4>
  41743c:	nop
  417440:	ldr	x19, [sp, #16]
  417444:	ldp	x29, x30, [sp], #48
  417448:	ret
  41744c:	stp	x29, x30, [sp, #-32]!
  417450:	mov	x29, sp
  417454:	str	w0, [sp, #28]
  417458:	ldr	w0, [sp, #28]
  41745c:	cmp	w0, #0x60
  417460:	b.le	41749c <clear@@Base+0x13250>
  417464:	ldr	w0, [sp, #28]
  417468:	cmp	w0, #0x7a
  41746c:	b.gt	41749c <clear@@Base+0x13250>
  417470:	ldr	w0, [sp, #28]
  417474:	sub	w0, w0, #0x61
  417478:	sxtw	x1, w0
  41747c:	mov	x0, x1
  417480:	lsl	x0, x0, #2
  417484:	add	x0, x0, x1
  417488:	lsl	x0, x0, #3
  41748c:	adrp	x1, 443000 <PC+0x2788>
  417490:	add	x1, x1, #0xa80
  417494:	add	x0, x0, x1
  417498:	b	41750c <clear@@Base+0x132c0>
  41749c:	ldr	w0, [sp, #28]
  4174a0:	cmp	w0, #0x40
  4174a4:	b.le	4174e0 <clear@@Base+0x13294>
  4174a8:	ldr	w0, [sp, #28]
  4174ac:	cmp	w0, #0x5a
  4174b0:	b.gt	4174e0 <clear@@Base+0x13294>
  4174b4:	ldr	w0, [sp, #28]
  4174b8:	sub	w0, w0, #0x27
  4174bc:	sxtw	x1, w0
  4174c0:	mov	x0, x1
  4174c4:	lsl	x0, x0, #2
  4174c8:	add	x0, x0, x1
  4174cc:	lsl	x0, x0, #3
  4174d0:	adrp	x1, 443000 <PC+0x2788>
  4174d4:	add	x1, x1, #0xa80
  4174d8:	add	x0, x0, x1
  4174dc:	b	41750c <clear@@Base+0x132c0>
  4174e0:	ldr	w0, [sp, #28]
  4174e4:	cmp	w0, #0x23
  4174e8:	b.ne	4174f8 <clear@@Base+0x132ac>  // b.any
  4174ec:	adrp	x0, 444000 <PC+0x3788>
  4174f0:	add	x0, x0, #0x2a0
  4174f4:	b	41750c <clear@@Base+0x132c0>
  4174f8:	mov	x1, #0x0                   	// #0
  4174fc:	adrp	x0, 425000 <winch@@Base+0x5630>
  417500:	add	x0, x0, #0xa90
  417504:	bl	41b35c <error@@Base>
  417508:	mov	x0, #0x0                   	// #0
  41750c:	ldp	x29, x30, [sp], #32
  417510:	ret
  417514:	stp	x29, x30, [sp, #-64]!
  417518:	mov	x29, sp
  41751c:	str	x19, [sp, #16]
  417520:	str	w0, [sp, #44]
  417524:	ldr	w0, [sp, #44]
  417528:	cmp	w0, #0x5e
  41752c:	b.eq	417570 <clear@@Base+0x13324>  // b.none
  417530:	ldr	w0, [sp, #44]
  417534:	cmp	w0, #0x5e
  417538:	b.gt	417660 <clear@@Base+0x13414>
  41753c:	ldr	w0, [sp, #44]
  417540:	cmp	w0, #0x2e
  417544:	b.eq	417608 <clear@@Base+0x133bc>  // b.none
  417548:	ldr	w0, [sp, #44]
  41754c:	cmp	w0, #0x2e
  417550:	b.gt	417660 <clear@@Base+0x13414>
  417554:	ldr	w0, [sp, #44]
  417558:	cmp	w0, #0x24
  41755c:	b.eq	4175a0 <clear@@Base+0x13354>  // b.none
  417560:	ldr	w0, [sp, #44]
  417564:	cmp	w0, #0x27
  417568:	b.eq	417650 <clear@@Base+0x13404>  // b.none
  41756c:	b	417660 <clear@@Base+0x13414>
  417570:	adrp	x0, 444000 <PC+0x3788>
  417574:	add	x0, x0, #0x2f0
  417578:	str	x0, [sp, #56]
  41757c:	adrp	x0, 440000 <winch@@Base+0x20630>
  417580:	add	x0, x0, #0x888
  417584:	ldr	x0, [x0]
  417588:	mov	w3, #0x0                   	// #0
  41758c:	mov	x2, #0x0                   	// #0
  417590:	mov	x1, x0
  417594:	ldr	x0, [sp, #56]
  417598:	bl	41726c <clear@@Base+0x13020>
  41759c:	b	4176ac <clear@@Base+0x13460>
  4175a0:	bl	4056f8 <clear@@Base+0x14ac>
  4175a4:	cmp	w0, #0x0
  4175a8:	b.eq	4175c4 <clear@@Base+0x13378>  // b.none
  4175ac:	mov	x1, #0x0                   	// #0
  4175b0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4175b4:	add	x0, x0, #0xaa8
  4175b8:	bl	41b35c <error@@Base>
  4175bc:	mov	x0, #0x0                   	// #0
  4175c0:	b	4176b0 <clear@@Base+0x13464>
  4175c4:	adrp	x0, 444000 <PC+0x3788>
  4175c8:	add	x0, x0, #0x2f0
  4175cc:	str	x0, [sp, #56]
  4175d0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4175d4:	add	x0, x0, #0x888
  4175d8:	ldr	x19, [x0]
  4175dc:	bl	405a48 <clear@@Base+0x17fc>
  4175e0:	mov	x1, x0
  4175e4:	adrp	x0, 445000 <PC+0x4788>
  4175e8:	add	x0, x0, #0x1c8
  4175ec:	ldr	w0, [x0]
  4175f0:	mov	w3, w0
  4175f4:	mov	x2, x1
  4175f8:	mov	x1, x19
  4175fc:	ldr	x0, [sp, #56]
  417600:	bl	41726c <clear@@Base+0x13020>
  417604:	b	4176ac <clear@@Base+0x13460>
  417608:	adrp	x0, 444000 <PC+0x3788>
  41760c:	add	x0, x0, #0x2f0
  417610:	str	x0, [sp, #56]
  417614:	ldr	x0, [sp, #56]
  417618:	add	x0, x0, #0x18
  41761c:	mov	w1, #0x0                   	// #0
  417620:	bl	41bf64 <error@@Base+0xc08>
  417624:	adrp	x0, 440000 <winch@@Base+0x20630>
  417628:	add	x0, x0, #0x888
  41762c:	ldr	x1, [x0]
  417630:	ldr	x0, [sp, #56]
  417634:	ldr	x2, [x0, #24]
  417638:	ldr	x0, [sp, #56]
  41763c:	ldr	w0, [x0, #32]
  417640:	mov	w3, w0
  417644:	ldr	x0, [sp, #56]
  417648:	bl	41726c <clear@@Base+0x13020>
  41764c:	b	4176ac <clear@@Base+0x13460>
  417650:	adrp	x0, 444000 <PC+0x3788>
  417654:	add	x0, x0, #0x2c8
  417658:	str	x0, [sp, #56]
  41765c:	b	4176ac <clear@@Base+0x13460>
  417660:	ldr	w0, [sp, #44]
  417664:	bl	41744c <clear@@Base+0x13200>
  417668:	str	x0, [sp, #56]
  41766c:	ldr	x0, [sp, #56]
  417670:	cmp	x0, #0x0
  417674:	b.eq	4176a0 <clear@@Base+0x13454>  // b.none
  417678:	ldr	x0, [sp, #56]
  41767c:	ldr	x0, [x0, #24]
  417680:	cmn	x0, #0x1
  417684:	b.ne	4176a8 <clear@@Base+0x1345c>  // b.any
  417688:	mov	x1, #0x0                   	// #0
  41768c:	adrp	x0, 425000 <winch@@Base+0x5630>
  417690:	add	x0, x0, #0xac8
  417694:	bl	41b35c <error@@Base>
  417698:	mov	x0, #0x0                   	// #0
  41769c:	b	4176b0 <clear@@Base+0x13464>
  4176a0:	nop
  4176a4:	b	4176ac <clear@@Base+0x13460>
  4176a8:	nop
  4176ac:	ldr	x0, [sp, #56]
  4176b0:	ldr	x19, [sp, #16]
  4176b4:	ldp	x29, x30, [sp], #64
  4176b8:	ret
  4176bc:	stp	x29, x30, [sp, #-32]!
  4176c0:	mov	x29, sp
  4176c4:	str	w0, [sp, #28]
  4176c8:	ldr	w0, [sp, #28]
  4176cc:	bl	417514 <clear@@Base+0x132c8>
  4176d0:	cmp	x0, #0x0
  4176d4:	cset	w0, eq  // eq = none
  4176d8:	and	w0, w0, #0xff
  4176dc:	ldp	x29, x30, [sp], #32
  4176e0:	ret
  4176e4:	stp	x29, x30, [sp, #-64]!
  4176e8:	mov	x29, sp
  4176ec:	str	w0, [sp, #28]
  4176f0:	str	w1, [sp, #24]
  4176f4:	ldr	w0, [sp, #28]
  4176f8:	bl	41744c <clear@@Base+0x13200>
  4176fc:	str	x0, [sp, #56]
  417700:	ldr	x0, [sp, #56]
  417704:	cmp	x0, #0x0
  417708:	b.eq	417768 <clear@@Base+0x1351c>  // b.none
  41770c:	add	x0, sp, #0x28
  417710:	ldr	w1, [sp, #24]
  417714:	bl	41bf64 <error@@Base+0xc08>
  417718:	ldr	x0, [sp, #40]
  41771c:	cmn	x0, #0x1
  417720:	b.ne	41772c <clear@@Base+0x134e0>  // b.any
  417724:	bl	404218 <setlocale@plt+0x25f8>
  417728:	b	41776c <clear@@Base+0x13520>
  41772c:	adrp	x0, 440000 <winch@@Base+0x20630>
  417730:	add	x0, x0, #0x888
  417734:	ldr	x0, [x0]
  417738:	ldr	x1, [sp, #40]
  41773c:	ldr	w2, [sp, #48]
  417740:	mov	w3, w2
  417744:	mov	x2, x1
  417748:	mov	x1, x0
  41774c:	ldr	x0, [sp, #56]
  417750:	bl	41726c <clear@@Base+0x13020>
  417754:	adrp	x0, 443000 <PC+0x2788>
  417758:	add	x0, x0, #0xa78
  41775c:	mov	w1, #0x1                   	// #1
  417760:	str	w1, [x0]
  417764:	b	41776c <clear@@Base+0x13520>
  417768:	nop
  41776c:	ldp	x29, x30, [sp], #64
  417770:	ret
  417774:	stp	x29, x30, [sp, #-48]!
  417778:	mov	x29, sp
  41777c:	str	w0, [sp, #28]
  417780:	ldr	w0, [sp, #28]
  417784:	bl	41744c <clear@@Base+0x13200>
  417788:	str	x0, [sp, #40]
  41778c:	ldr	x0, [sp, #40]
  417790:	cmp	x0, #0x0
  417794:	b.eq	4177d0 <clear@@Base+0x13584>  // b.none
  417798:	ldr	x0, [sp, #40]
  41779c:	ldr	x0, [x0, #24]
  4177a0:	cmn	x0, #0x1
  4177a4:	b.ne	4177b0 <clear@@Base+0x13564>  // b.any
  4177a8:	bl	404218 <setlocale@plt+0x25f8>
  4177ac:	b	4177d4 <clear@@Base+0x13588>
  4177b0:	ldr	x0, [sp, #40]
  4177b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4177b8:	str	x1, [x0, #24]
  4177bc:	adrp	x0, 443000 <PC+0x2788>
  4177c0:	add	x0, x0, #0xa78
  4177c4:	mov	w1, #0x1                   	// #1
  4177c8:	str	w1, [x0]
  4177cc:	b	4177d4 <clear@@Base+0x13588>
  4177d0:	nop
  4177d4:	ldp	x29, x30, [sp], #48
  4177d8:	ret
  4177dc:	stp	x29, x30, [sp, #-32]!
  4177e0:	mov	x29, sp
  4177e4:	bl	4064a4 <clear@@Base+0x2258>
  4177e8:	and	w0, w0, #0x8
  4177ec:	cmp	w0, #0x0
  4177f0:	b.ne	41783c <clear@@Base+0x135f0>  // b.any
  4177f4:	add	x0, sp, #0x10
  4177f8:	mov	w1, #0x0                   	// #0
  4177fc:	bl	41bf64 <error@@Base+0xc08>
  417800:	ldr	x0, [sp, #16]
  417804:	cmn	x0, #0x1
  417808:	b.eq	417844 <clear@@Base+0x135f8>  // b.none
  41780c:	adrp	x0, 440000 <winch@@Base+0x20630>
  417810:	add	x0, x0, #0x888
  417814:	ldr	x0, [x0]
  417818:	ldr	x1, [sp, #16]
  41781c:	ldr	w2, [sp, #24]
  417820:	mov	w3, w2
  417824:	mov	x2, x1
  417828:	mov	x1, x0
  41782c:	adrp	x0, 444000 <PC+0x3788>
  417830:	add	x0, x0, #0x2c8
  417834:	bl	41726c <clear@@Base+0x13020>
  417838:	b	417848 <clear@@Base+0x135fc>
  41783c:	nop
  417840:	b	417848 <clear@@Base+0x135fc>
  417844:	nop
  417848:	ldp	x29, x30, [sp], #32
  41784c:	ret
  417850:	stp	x29, x30, [sp, #-64]!
  417854:	mov	x29, sp
  417858:	str	w0, [sp, #28]
  41785c:	ldr	w0, [sp, #28]
  417860:	bl	417514 <clear@@Base+0x132c8>
  417864:	str	x0, [sp, #56]
  417868:	ldr	x0, [sp, #56]
  41786c:	cmp	x0, #0x0
  417870:	b.eq	417914 <clear@@Base+0x136c8>  // b.none
  417874:	ldr	x1, [sp, #56]
  417878:	adrp	x0, 444000 <PC+0x3788>
  41787c:	add	x0, x0, #0x2c8
  417880:	cmp	x1, x0
  417884:	b.ne	4178c0 <clear@@Base+0x13674>  // b.any
  417888:	ldr	x0, [sp, #56]
  41788c:	ldr	x0, [x0, #24]
  417890:	cmn	x0, #0x1
  417894:	b.ne	4178c0 <clear@@Base+0x13674>  // b.any
  417898:	adrp	x0, 440000 <winch@@Base+0x20630>
  41789c:	add	x0, x0, #0x888
  4178a0:	ldr	x1, [x0]
  4178a4:	adrp	x0, 445000 <PC+0x4788>
  4178a8:	add	x0, x0, #0x27c
  4178ac:	ldr	w0, [x0]
  4178b0:	mov	w3, w0
  4178b4:	mov	x2, #0x0                   	// #0
  4178b8:	ldr	x0, [sp, #56]
  4178bc:	bl	41726c <clear@@Base+0x13020>
  4178c0:	ldr	x0, [sp, #56]
  4178c4:	bl	4173f0 <clear@@Base+0x131a4>
  4178c8:	ldr	x0, [sp, #56]
  4178cc:	ldp	x0, x1, [x0, #24]
  4178d0:	stp	x0, x1, [sp, #40]
  4178d4:	ldr	x0, [sp, #56]
  4178d8:	ldr	x1, [x0, #8]
  4178dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4178e0:	add	x0, x0, #0x888
  4178e4:	ldr	x0, [x0]
  4178e8:	cmp	x1, x0
  4178ec:	b.eq	417904 <clear@@Base+0x136b8>  // b.none
  4178f0:	ldr	x0, [sp, #56]
  4178f4:	ldr	x0, [x0, #8]
  4178f8:	bl	40f114 <clear@@Base+0xaec8>
  4178fc:	cmp	w0, #0x0
  417900:	b.ne	41791c <clear@@Base+0x136d0>  // b.any
  417904:	ldr	x0, [sp, #40]
  417908:	ldr	w1, [sp, #48]
  41790c:	bl	4131c4 <clear@@Base+0xef78>
  417910:	b	417920 <clear@@Base+0x136d4>
  417914:	nop
  417918:	b	417920 <clear@@Base+0x136d4>
  41791c:	nop
  417920:	ldp	x29, x30, [sp], #64
  417924:	ret
  417928:	stp	x29, x30, [sp, #-48]!
  41792c:	mov	x29, sp
  417930:	str	w0, [sp, #28]
  417934:	ldr	w0, [sp, #28]
  417938:	bl	417514 <clear@@Base+0x132c8>
  41793c:	str	x0, [sp, #40]
  417940:	ldr	x0, [sp, #40]
  417944:	cmp	x0, #0x0
  417948:	b.ne	417954 <clear@@Base+0x13708>  // b.any
  41794c:	mov	x0, #0xffffffffffffffff    	// #-1
  417950:	b	417990 <clear@@Base+0x13744>
  417954:	ldr	x0, [sp, #40]
  417958:	ldr	x1, [x0, #8]
  41795c:	adrp	x0, 440000 <winch@@Base+0x20630>
  417960:	add	x0, x0, #0x888
  417964:	ldr	x0, [x0]
  417968:	cmp	x1, x0
  41796c:	b.eq	417988 <clear@@Base+0x1373c>  // b.none
  417970:	mov	x1, #0x0                   	// #0
  417974:	adrp	x0, 425000 <winch@@Base+0x5630>
  417978:	add	x0, x0, #0xad8
  41797c:	bl	41b35c <error@@Base>
  417980:	mov	x0, #0xffffffffffffffff    	// #-1
  417984:	b	417990 <clear@@Base+0x13744>
  417988:	ldr	x0, [sp, #40]
  41798c:	ldr	x0, [x0, #24]
  417990:	ldp	x29, x30, [sp], #48
  417994:	ret
  417998:	sub	sp, sp, #0x20
  41799c:	str	x0, [sp, #8]
  4179a0:	str	wzr, [sp, #28]
  4179a4:	b	417a64 <clear@@Base+0x13818>
  4179a8:	adrp	x0, 443000 <PC+0x2788>
  4179ac:	add	x2, x0, #0xa80
  4179b0:	ldrsw	x1, [sp, #28]
  4179b4:	mov	x0, x1
  4179b8:	lsl	x0, x0, #2
  4179bc:	add	x0, x0, x1
  4179c0:	lsl	x0, x0, #3
  4179c4:	add	x0, x2, x0
  4179c8:	ldr	x1, [x0, #8]
  4179cc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4179d0:	add	x0, x0, #0x888
  4179d4:	ldr	x0, [x0]
  4179d8:	cmp	x1, x0
  4179dc:	b.ne	417a58 <clear@@Base+0x1380c>  // b.any
  4179e0:	adrp	x0, 443000 <PC+0x2788>
  4179e4:	add	x2, x0, #0xa80
  4179e8:	ldrsw	x1, [sp, #28]
  4179ec:	mov	x0, x1
  4179f0:	lsl	x0, x0, #2
  4179f4:	add	x0, x0, x1
  4179f8:	lsl	x0, x0, #3
  4179fc:	add	x0, x2, x0
  417a00:	ldr	x0, [x0, #24]
  417a04:	ldr	x1, [sp, #8]
  417a08:	cmp	x1, x0
  417a0c:	b.ne	417a58 <clear@@Base+0x1380c>  // b.any
  417a10:	ldr	w0, [sp, #28]
  417a14:	cmp	w0, #0x19
  417a18:	b.gt	417a30 <clear@@Base+0x137e4>
  417a1c:	ldr	w0, [sp, #28]
  417a20:	and	w0, w0, #0xff
  417a24:	add	w0, w0, #0x61
  417a28:	and	w0, w0, #0xff
  417a2c:	b	417a74 <clear@@Base+0x13828>
  417a30:	ldr	w0, [sp, #28]
  417a34:	cmp	w0, #0x33
  417a38:	b.gt	417a50 <clear@@Base+0x13804>
  417a3c:	ldr	w0, [sp, #28]
  417a40:	and	w0, w0, #0xff
  417a44:	add	w0, w0, #0x27
  417a48:	and	w0, w0, #0xff
  417a4c:	b	417a74 <clear@@Base+0x13828>
  417a50:	mov	w0, #0x23                  	// #35
  417a54:	b	417a74 <clear@@Base+0x13828>
  417a58:	ldr	w0, [sp, #28]
  417a5c:	add	w0, w0, #0x1
  417a60:	str	w0, [sp, #28]
  417a64:	ldr	w0, [sp, #28]
  417a68:	cmp	w0, #0x34
  417a6c:	b.le	4179a8 <clear@@Base+0x1375c>
  417a70:	mov	w0, #0x0                   	// #0
  417a74:	add	sp, sp, #0x20
  417a78:	ret
  417a7c:	sub	sp, sp, #0x20
  417a80:	str	x0, [sp, #8]
  417a84:	str	wzr, [sp, #28]
  417a88:	b	417af0 <clear@@Base+0x138a4>
  417a8c:	adrp	x0, 443000 <PC+0x2788>
  417a90:	add	x2, x0, #0xa80
  417a94:	ldrsw	x1, [sp, #28]
  417a98:	mov	x0, x1
  417a9c:	lsl	x0, x0, #2
  417aa0:	add	x0, x0, x1
  417aa4:	lsl	x0, x0, #3
  417aa8:	add	x0, x2, x0
  417aac:	ldr	x0, [x0, #8]
  417ab0:	ldr	x1, [sp, #8]
  417ab4:	cmp	x1, x0
  417ab8:	b.ne	417ae4 <clear@@Base+0x13898>  // b.any
  417abc:	adrp	x0, 443000 <PC+0x2788>
  417ac0:	add	x2, x0, #0xa80
  417ac4:	ldrsw	x1, [sp, #28]
  417ac8:	mov	x0, x1
  417acc:	lsl	x0, x0, #2
  417ad0:	add	x0, x0, x1
  417ad4:	lsl	x0, x0, #3
  417ad8:	add	x0, x2, x0
  417adc:	mov	x1, #0xffffffffffffffff    	// #-1
  417ae0:	str	x1, [x0, #24]
  417ae4:	ldr	w0, [sp, #28]
  417ae8:	add	w0, w0, #0x1
  417aec:	str	w0, [sp, #28]
  417af0:	ldr	w0, [sp, #28]
  417af4:	cmp	w0, #0x35
  417af8:	b.le	417a8c <clear@@Base+0x13840>
  417afc:	nop
  417b00:	nop
  417b04:	add	sp, sp, #0x20
  417b08:	ret
  417b0c:	stp	x29, x30, [sp, #-64]!
  417b10:	mov	x29, sp
  417b14:	str	x0, [sp, #24]
  417b18:	ldr	x0, [sp, #24]
  417b1c:	bl	412254 <clear@@Base+0xe008>
  417b20:	bl	410d48 <clear@@Base+0xcafc>
  417b24:	str	x0, [sp, #48]
  417b28:	str	wzr, [sp, #60]
  417b2c:	b	417bac <clear@@Base+0x13960>
  417b30:	ldrsw	x1, [sp, #60]
  417b34:	mov	x0, x1
  417b38:	lsl	x0, x0, #2
  417b3c:	add	x0, x0, x1
  417b40:	lsl	x0, x0, #3
  417b44:	adrp	x1, 443000 <PC+0x2788>
  417b48:	add	x1, x1, #0xa80
  417b4c:	add	x0, x0, x1
  417b50:	str	x0, [sp, #40]
  417b54:	ldr	x0, [sp, #40]
  417b58:	ldr	x0, [x0, #16]
  417b5c:	str	x0, [sp, #32]
  417b60:	ldr	x0, [sp, #32]
  417b64:	cmp	x0, #0x0
  417b68:	b.eq	417ba0 <clear@@Base+0x13954>  // b.none
  417b6c:	ldr	x0, [sp, #32]
  417b70:	bl	410d48 <clear@@Base+0xcafc>
  417b74:	str	x0, [sp, #32]
  417b78:	ldr	x1, [sp, #32]
  417b7c:	ldr	x0, [sp, #48]
  417b80:	bl	401a70 <strcmp@plt>
  417b84:	cmp	w0, #0x0
  417b88:	b.ne	417b98 <clear@@Base+0x1394c>  // b.any
  417b8c:	ldr	x1, [sp, #24]
  417b90:	ldr	x0, [sp, #40]
  417b94:	bl	4173b4 <clear@@Base+0x13168>
  417b98:	ldr	x0, [sp, #32]
  417b9c:	bl	401a90 <free@plt>
  417ba0:	ldr	w0, [sp, #60]
  417ba4:	add	w0, w0, #0x1
  417ba8:	str	w0, [sp, #60]
  417bac:	ldr	w0, [sp, #60]
  417bb0:	cmp	w0, #0x35
  417bb4:	b.le	417b30 <clear@@Base+0x138e4>
  417bb8:	ldr	x0, [sp, #48]
  417bbc:	bl	401a90 <free@plt>
  417bc0:	nop
  417bc4:	ldp	x29, x30, [sp], #64
  417bc8:	ret
  417bcc:	stp	x29, x30, [sp, #-80]!
  417bd0:	mov	x29, sp
  417bd4:	str	x0, [sp, #24]
  417bd8:	str	x1, [sp, #16]
  417bdc:	adrp	x0, 445000 <PC+0x4788>
  417be0:	add	x0, x0, #0x26c
  417be4:	ldr	w0, [x0]
  417be8:	cmp	w0, #0x0
  417bec:	b.eq	417cfc <clear@@Base+0x13ab0>  // b.none
  417bf0:	ldr	x2, [sp, #16]
  417bf4:	adrp	x0, 425000 <winch@@Base+0x5630>
  417bf8:	add	x1, x0, #0xaf8
  417bfc:	ldr	x0, [sp, #24]
  417c00:	bl	401be0 <fprintf@plt>
  417c04:	str	wzr, [sp, #76]
  417c08:	b	417cec <clear@@Base+0x13aa0>
  417c0c:	ldrsw	x1, [sp, #76]
  417c10:	mov	x0, x1
  417c14:	lsl	x0, x0, #2
  417c18:	add	x0, x0, x1
  417c1c:	lsl	x0, x0, #3
  417c20:	adrp	x1, 443000 <PC+0x2788>
  417c24:	add	x1, x1, #0xa80
  417c28:	add	x0, x0, x1
  417c2c:	str	x0, [sp, #56]
  417c30:	ldr	x0, [sp, #56]
  417c34:	ldr	x0, [x0, #24]
  417c38:	cmn	x0, #0x1
  417c3c:	b.eq	417cdc <clear@@Base+0x13a90>  // b.none
  417c40:	ldr	x0, [sp, #56]
  417c44:	ldr	x0, [x0, #24]
  417c48:	add	x1, sp, #0x20
  417c4c:	bl	41ace4 <clear@@Base+0x16a98>
  417c50:	ldr	x0, [sp, #56]
  417c54:	ldr	x0, [x0, #16]
  417c58:	str	x0, [sp, #64]
  417c5c:	ldr	x0, [sp, #64]
  417c60:	cmp	x0, #0x0
  417c64:	b.ne	417c78 <clear@@Base+0x13a2c>  // b.any
  417c68:	ldr	x0, [sp, #56]
  417c6c:	ldr	x0, [x0, #8]
  417c70:	bl	412254 <clear@@Base+0xe008>
  417c74:	str	x0, [sp, #64]
  417c78:	ldr	x0, [sp, #64]
  417c7c:	bl	410d48 <clear@@Base+0xcafc>
  417c80:	str	x0, [sp, #64]
  417c84:	adrp	x0, 425000 <winch@@Base+0x5630>
  417c88:	add	x1, x0, #0xb00
  417c8c:	ldr	x0, [sp, #64]
  417c90:	bl	401a70 <strcmp@plt>
  417c94:	cmp	w0, #0x0
  417c98:	b.eq	417cd0 <clear@@Base+0x13a84>  // b.none
  417c9c:	ldr	x0, [sp, #56]
  417ca0:	ldrb	w0, [x0]
  417ca4:	mov	w2, w0
  417ca8:	ldr	x0, [sp, #56]
  417cac:	ldr	w0, [x0, #32]
  417cb0:	add	x1, sp, #0x20
  417cb4:	ldr	x5, [sp, #64]
  417cb8:	mov	x4, x1
  417cbc:	mov	w3, w0
  417cc0:	adrp	x0, 425000 <winch@@Base+0x5630>
  417cc4:	add	x1, x0, #0xb08
  417cc8:	ldr	x0, [sp, #24]
  417ccc:	bl	401be0 <fprintf@plt>
  417cd0:	ldr	x0, [sp, #64]
  417cd4:	bl	401a90 <free@plt>
  417cd8:	b	417ce0 <clear@@Base+0x13a94>
  417cdc:	nop
  417ce0:	ldr	w0, [sp, #76]
  417ce4:	add	w0, w0, #0x1
  417ce8:	str	w0, [sp, #76]
  417cec:	ldr	w0, [sp, #76]
  417cf0:	cmp	w0, #0x34
  417cf4:	b.le	417c0c <clear@@Base+0x139c0>
  417cf8:	b	417d00 <clear@@Base+0x13ab4>
  417cfc:	nop
  417d00:	ldp	x29, x30, [sp], #80
  417d04:	ret
  417d08:	stp	x29, x30, [sp, #-64]!
  417d0c:	mov	x29, sp
  417d10:	str	x0, [sp, #24]
  417d14:	ldr	x0, [sp, #24]
  417d18:	add	x1, x0, #0x1
  417d1c:	str	x1, [sp, #24]
  417d20:	ldrb	w0, [x0]
  417d24:	cmp	w0, #0x6d
  417d28:	b.ne	417e58 <clear@@Base+0x13c0c>  // b.any
  417d2c:	b	417d3c <clear@@Base+0x13af0>
  417d30:	ldr	x0, [sp, #24]
  417d34:	add	x0, x0, #0x1
  417d38:	str	x0, [sp, #24]
  417d3c:	ldr	x0, [sp, #24]
  417d40:	ldrb	w0, [x0]
  417d44:	cmp	w0, #0x20
  417d48:	b.eq	417d30 <clear@@Base+0x13ae4>  // b.none
  417d4c:	ldr	x0, [sp, #24]
  417d50:	add	x1, x0, #0x1
  417d54:	str	x1, [sp, #24]
  417d58:	ldrb	w0, [x0]
  417d5c:	bl	41744c <clear@@Base+0x13200>
  417d60:	str	x0, [sp, #48]
  417d64:	ldr	x0, [sp, #48]
  417d68:	cmp	x0, #0x0
  417d6c:	b.eq	417e60 <clear@@Base+0x13c14>  // b.none
  417d70:	b	417d80 <clear@@Base+0x13b34>
  417d74:	ldr	x0, [sp, #24]
  417d78:	add	x0, x0, #0x1
  417d7c:	str	x0, [sp, #24]
  417d80:	ldr	x0, [sp, #24]
  417d84:	ldrb	w0, [x0]
  417d88:	cmp	w0, #0x20
  417d8c:	b.eq	417d74 <clear@@Base+0x13b28>  // b.none
  417d90:	ldr	x0, [sp, #24]
  417d94:	add	x1, sp, #0x18
  417d98:	bl	41b0a8 <clear@@Base+0x16e5c>
  417d9c:	str	w0, [sp, #60]
  417da0:	ldr	w0, [sp, #60]
  417da4:	cmp	w0, #0x0
  417da8:	b.gt	417db4 <clear@@Base+0x13b68>
  417dac:	mov	w0, #0x1                   	// #1
  417db0:	str	w0, [sp, #60]
  417db4:	adrp	x0, 445000 <PC+0x4788>
  417db8:	add	x0, x0, #0x1c8
  417dbc:	ldr	w0, [x0]
  417dc0:	ldr	w1, [sp, #60]
  417dc4:	cmp	w1, w0
  417dc8:	b.le	417dec <clear@@Base+0x13ba0>
  417dcc:	adrp	x0, 445000 <PC+0x4788>
  417dd0:	add	x0, x0, #0x1c8
  417dd4:	ldr	w0, [x0]
  417dd8:	str	w0, [sp, #60]
  417ddc:	b	417dec <clear@@Base+0x13ba0>
  417de0:	ldr	x0, [sp, #24]
  417de4:	add	x0, x0, #0x1
  417de8:	str	x0, [sp, #24]
  417dec:	ldr	x0, [sp, #24]
  417df0:	ldrb	w0, [x0]
  417df4:	cmp	w0, #0x20
  417df8:	b.eq	417de0 <clear@@Base+0x13b94>  // b.none
  417dfc:	ldr	x0, [sp, #24]
  417e00:	add	x1, sp, #0x18
  417e04:	bl	41b01c <clear@@Base+0x16dd0>
  417e08:	str	x0, [sp, #40]
  417e0c:	b	417e1c <clear@@Base+0x13bd0>
  417e10:	ldr	x0, [sp, #24]
  417e14:	add	x0, x0, #0x1
  417e18:	str	x0, [sp, #24]
  417e1c:	ldr	x0, [sp, #24]
  417e20:	ldrb	w0, [x0]
  417e24:	cmp	w0, #0x20
  417e28:	b.eq	417e10 <clear@@Base+0x13bc4>  // b.none
  417e2c:	ldr	w3, [sp, #60]
  417e30:	ldr	x2, [sp, #40]
  417e34:	mov	x1, #0x0                   	// #0
  417e38:	ldr	x0, [sp, #48]
  417e3c:	bl	41726c <clear@@Base+0x13020>
  417e40:	ldr	x0, [sp, #24]
  417e44:	bl	402308 <setlocale@plt+0x6e8>
  417e48:	mov	x1, x0
  417e4c:	ldr	x0, [sp, #48]
  417e50:	str	x1, [x0, #16]
  417e54:	b	417e64 <clear@@Base+0x13c18>
  417e58:	nop
  417e5c:	b	417e64 <clear@@Base+0x13c18>
  417e60:	nop
  417e64:	ldp	x29, x30, [sp], #64
  417e68:	ret
  417e6c:	stp	x29, x30, [sp, #-48]!
  417e70:	mov	x29, sp
  417e74:	str	w0, [sp, #28]
  417e78:	str	x1, [sp, #16]
  417e7c:	adrp	x0, 445000 <PC+0x4788>
  417e80:	add	x0, x0, #0x19c
  417e84:	ldr	w0, [x0]
  417e88:	cmp	w0, #0x0
  417e8c:	b.eq	417ea4 <clear@@Base+0x13c58>  // b.none
  417e90:	mov	x1, #0x0                   	// #0
  417e94:	adrp	x0, 425000 <winch@@Base+0x5630>
  417e98:	add	x0, x0, #0xb18
  417e9c:	bl	41b35c <error@@Base>
  417ea0:	b	418004 <clear@@Base+0x13db8>
  417ea4:	ldr	w0, [sp, #28]
  417ea8:	cmp	w0, #0x2
  417eac:	b.eq	417ef4 <clear@@Base+0x13ca8>  // b.none
  417eb0:	ldr	w0, [sp, #28]
  417eb4:	cmp	w0, #0x2
  417eb8:	b.gt	418004 <clear@@Base+0x13db8>
  417ebc:	ldr	w0, [sp, #28]
  417ec0:	cmp	w0, #0x0
  417ec4:	b.eq	417ed8 <clear@@Base+0x13c8c>  // b.none
  417ec8:	ldr	w0, [sp, #28]
  417ecc:	cmp	w0, #0x1
  417ed0:	b.eq	417fb4 <clear@@Base+0x13d68>  // b.none
  417ed4:	b	418004 <clear@@Base+0x13db8>
  417ed8:	ldr	x0, [sp, #16]
  417edc:	bl	402308 <setlocale@plt+0x6e8>
  417ee0:	mov	x1, x0
  417ee4:	adrp	x0, 440000 <winch@@Base+0x20630>
  417ee8:	add	x0, x0, #0x8a0
  417eec:	str	x1, [x0]
  417ef0:	b	418004 <clear@@Base+0x13db8>
  417ef4:	bl	4064a4 <clear@@Base+0x2258>
  417ef8:	and	w0, w0, #0x1
  417efc:	cmp	w0, #0x0
  417f00:	b.eq	417f18 <clear@@Base+0x13ccc>  // b.none
  417f04:	mov	x1, #0x0                   	// #0
  417f08:	adrp	x0, 425000 <winch@@Base+0x5630>
  417f0c:	add	x0, x0, #0xb40
  417f10:	bl	41b35c <error@@Base>
  417f14:	b	418004 <clear@@Base+0x13db8>
  417f18:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  417f1c:	add	x0, x0, #0x268
  417f20:	ldr	w0, [x0]
  417f24:	cmp	w0, #0x0
  417f28:	b.lt	417f40 <clear@@Base+0x13cf4>  // b.tstop
  417f2c:	mov	x1, #0x0                   	// #0
  417f30:	adrp	x0, 425000 <winch@@Base+0x5630>
  417f34:	add	x0, x0, #0xb58
  417f38:	bl	41b35c <error@@Base>
  417f3c:	b	418004 <clear@@Base+0x13db8>
  417f40:	ldr	x0, [sp, #16]
  417f44:	bl	40239c <setlocale@plt+0x77c>
  417f48:	str	x0, [sp, #16]
  417f4c:	adrp	x0, 440000 <winch@@Base+0x20630>
  417f50:	add	x0, x0, #0x8a0
  417f54:	ldr	x0, [x0]
  417f58:	cmp	x0, #0x0
  417f5c:	b.eq	417f70 <clear@@Base+0x13d24>  // b.none
  417f60:	adrp	x0, 440000 <winch@@Base+0x20630>
  417f64:	add	x0, x0, #0x8a0
  417f68:	ldr	x0, [x0]
  417f6c:	bl	401a90 <free@plt>
  417f70:	ldr	x0, [sp, #16]
  417f74:	bl	410b18 <clear@@Base+0xc8cc>
  417f78:	str	x0, [sp, #40]
  417f7c:	ldr	x0, [sp, #40]
  417f80:	bl	40fe70 <clear@@Base+0xbc24>
  417f84:	mov	x1, x0
  417f88:	adrp	x0, 440000 <winch@@Base+0x20630>
  417f8c:	add	x0, x0, #0x8a0
  417f90:	str	x1, [x0]
  417f94:	ldr	x0, [sp, #40]
  417f98:	bl	401a90 <free@plt>
  417f9c:	adrp	x0, 440000 <winch@@Base+0x20630>
  417fa0:	add	x0, x0, #0x8a0
  417fa4:	ldr	x0, [x0]
  417fa8:	bl	40fc4c <clear@@Base+0xba00>
  417fac:	bl	405384 <clear@@Base+0x1138>
  417fb0:	b	418004 <clear@@Base+0x13db8>
  417fb4:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  417fb8:	add	x0, x0, #0x268
  417fbc:	ldr	w0, [x0]
  417fc0:	cmp	w0, #0x0
  417fc4:	b.ge	417fdc <clear@@Base+0x13d90>  // b.tcont
  417fc8:	mov	x1, #0x0                   	// #0
  417fcc:	adrp	x0, 425000 <winch@@Base+0x5630>
  417fd0:	add	x0, x0, #0xb78
  417fd4:	bl	41b35c <error@@Base>
  417fd8:	b	418000 <clear@@Base+0x13db4>
  417fdc:	adrp	x0, 440000 <winch@@Base+0x20630>
  417fe0:	add	x0, x0, #0x8a0
  417fe4:	ldr	x0, [x0]
  417fe8:	str	x0, [sp, #32]
  417fec:	add	x0, sp, #0x20
  417ff0:	mov	x1, x0
  417ff4:	adrp	x0, 425000 <winch@@Base+0x5630>
  417ff8:	add	x0, x0, #0xb88
  417ffc:	bl	41b35c <error@@Base>
  418000:	nop
  418004:	ldp	x29, x30, [sp], #48
  418008:	ret
  41800c:	stp	x29, x30, [sp, #-32]!
  418010:	mov	x29, sp
  418014:	str	w0, [sp, #28]
  418018:	str	x1, [sp, #16]
  41801c:	adrp	x0, 440000 <winch@@Base+0x20630>
  418020:	add	x0, x0, #0x89c
  418024:	mov	w1, #0x1                   	// #1
  418028:	str	w1, [x0]
  41802c:	ldr	x1, [sp, #16]
  418030:	ldr	w0, [sp, #28]
  418034:	bl	417e6c <clear@@Base+0x13c20>
  418038:	nop
  41803c:	ldp	x29, x30, [sp], #32
  418040:	ret
  418044:	stp	x29, x30, [sp, #-80]!
  418048:	mov	x29, sp
  41804c:	str	w0, [sp, #28]
  418050:	str	x1, [sp, #16]
  418054:	ldr	w0, [sp, #28]
  418058:	cmp	w0, #0x2
  41805c:	b.eq	418088 <clear@@Base+0x13e3c>  // b.none
  418060:	ldr	w0, [sp, #28]
  418064:	cmp	w0, #0x2
  418068:	b.gt	41822c <clear@@Base+0x13fe0>
  41806c:	ldr	w0, [sp, #28]
  418070:	cmp	w0, #0x0
  418074:	b.eq	418088 <clear@@Base+0x13e3c>  // b.none
  418078:	ldr	w0, [sp, #28]
  41807c:	cmp	w0, #0x1
  418080:	b.eq	41815c <clear@@Base+0x13f10>  // b.none
  418084:	b	41822c <clear@@Base+0x13fe0>
  418088:	ldr	x0, [sp, #16]
  41808c:	ldrb	w0, [x0]
  418090:	cmp	w0, #0x2e
  418094:	b.ne	4180f8 <clear@@Base+0x13eac>  // b.any
  418098:	ldr	x0, [sp, #16]
  41809c:	add	x0, x0, #0x1
  4180a0:	str	x0, [sp, #16]
  4180a4:	add	x0, sp, #0x2c
  4180a8:	add	x3, sp, #0x10
  4180ac:	mov	x2, x0
  4180b0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4180b4:	add	x1, x0, #0xb98
  4180b8:	mov	x0, x3
  4180bc:	bl	41a24c <clear@@Base+0x16000>
  4180c0:	mov	x1, x0
  4180c4:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4180c8:	add	x0, x0, #0x888
  4180cc:	str	x1, [x0]
  4180d0:	ldr	w0, [sp, #44]
  4180d4:	cmp	w0, #0x0
  4180d8:	b.eq	4180f0 <clear@@Base+0x13ea4>  // b.none
  4180dc:	mov	x1, #0x0                   	// #0
  4180e0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4180e4:	add	x0, x0, #0xba0
  4180e8:	bl	41b35c <error@@Base>
  4180ec:	b	41822c <clear@@Base+0x13fe0>
  4180f0:	bl	418238 <clear@@Base+0x13fec>
  4180f4:	b	41822c <clear@@Base+0x13fe0>
  4180f8:	add	x0, sp, #0x2c
  4180fc:	add	x3, sp, #0x10
  418100:	mov	x2, x0
  418104:	adrp	x0, 425000 <winch@@Base+0x5630>
  418108:	add	x1, x0, #0xb98
  41810c:	mov	x0, x3
  418110:	bl	41a130 <clear@@Base+0x15ee4>
  418114:	str	w0, [sp, #72]
  418118:	ldr	w0, [sp, #44]
  41811c:	cmp	w0, #0x0
  418120:	b.eq	418138 <clear@@Base+0x13eec>  // b.none
  418124:	mov	x1, #0x0                   	// #0
  418128:	adrp	x0, 425000 <winch@@Base+0x5630>
  41812c:	add	x0, x0, #0xbb8
  418130:	bl	41b35c <error@@Base>
  418134:	b	41822c <clear@@Base+0x13fe0>
  418138:	adrp	x0, 445000 <PC+0x4788>
  41813c:	add	x0, x0, #0x27c
  418140:	ldr	w1, [sp, #72]
  418144:	str	w1, [x0]
  418148:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41814c:	add	x0, x0, #0x888
  418150:	mov	x1, #0xffffffffffffffff    	// #-1
  418154:	str	x1, [x0]
  418158:	b	41822c <clear@@Base+0x13fe0>
  41815c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418160:	add	x0, x0, #0x888
  418164:	ldr	x0, [x0]
  418168:	cmp	x0, #0x0
  41816c:	b.ge	418198 <clear@@Base+0x13f4c>  // b.tcont
  418170:	adrp	x0, 445000 <PC+0x4788>
  418174:	add	x0, x0, #0x27c
  418178:	ldr	w0, [x0]
  41817c:	str	w0, [sp, #64]
  418180:	add	x0, sp, #0x40
  418184:	mov	x1, x0
  418188:	adrp	x0, 425000 <winch@@Base+0x5630>
  41818c:	add	x0, x0, #0xbd0
  418190:	bl	41b35c <error@@Base>
  418194:	b	418228 <clear@@Base+0x13fdc>
  418198:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41819c:	add	x0, x0, #0x888
  4181a0:	ldr	x0, [x0]
  4181a4:	add	x3, sp, #0x30
  4181a8:	mov	x2, x0
  4181ac:	adrp	x0, 425000 <winch@@Base+0x5630>
  4181b0:	add	x1, x0, #0xbf8
  4181b4:	mov	x0, x3
  4181b8:	bl	401820 <sprintf@plt>
  4181bc:	add	x0, sp, #0x30
  4181c0:	bl	4017b0 <strlen@plt>
  4181c4:	str	w0, [sp, #76]
  4181c8:	b	4181d8 <clear@@Base+0x13f8c>
  4181cc:	ldr	w0, [sp, #76]
  4181d0:	sub	w0, w0, #0x1
  4181d4:	str	w0, [sp, #76]
  4181d8:	ldr	w0, [sp, #76]
  4181dc:	cmp	w0, #0x2
  4181e0:	b.le	418200 <clear@@Base+0x13fb4>
  4181e4:	ldr	w0, [sp, #76]
  4181e8:	sub	w0, w0, #0x1
  4181ec:	sxtw	x0, w0
  4181f0:	add	x1, sp, #0x30
  4181f4:	ldrb	w0, [x1, x0]
  4181f8:	cmp	w0, #0x30
  4181fc:	b.eq	4181cc <clear@@Base+0x13f80>  // b.none
  418200:	ldrsw	x0, [sp, #76]
  418204:	add	x1, sp, #0x30
  418208:	strb	wzr, [x1, x0]
  41820c:	add	x0, sp, #0x30
  418210:	str	x0, [sp, #64]
  418214:	add	x0, sp, #0x40
  418218:	mov	x1, x0
  41821c:	adrp	x0, 425000 <winch@@Base+0x5630>
  418220:	add	x0, x0, #0xc00
  418224:	bl	41b35c <error@@Base>
  418228:	nop
  41822c:	nop
  418230:	ldp	x29, x30, [sp], #80
  418234:	ret
  418238:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41823c:	add	x0, x0, #0x888
  418240:	ldr	x0, [x0]
  418244:	cmp	x0, #0x0
  418248:	b.lt	4182a0 <clear@@Base+0x14054>  // b.tstop
  41824c:	adrp	x0, 445000 <PC+0x4788>
  418250:	add	x0, x0, #0x1c8
  418254:	ldr	w0, [x0]
  418258:	sxtw	x1, w0
  41825c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418260:	add	x0, x0, #0x888
  418264:	ldr	x0, [x0]
  418268:	mul	x0, x1, x0
  41826c:	mov	x1, #0x34db                	// #13531
  418270:	movk	x1, #0xd7b6, lsl #16
  418274:	movk	x1, #0xde82, lsl #32
  418278:	movk	x1, #0x431b, lsl #48
  41827c:	smulh	x1, x0, x1
  418280:	asr	x1, x1, #18
  418284:	asr	x0, x0, #63
  418288:	sub	x0, x1, x0
  41828c:	mov	w1, w0
  418290:	adrp	x0, 445000 <PC+0x4788>
  418294:	add	x0, x0, #0x27c
  418298:	str	w1, [x0]
  41829c:	b	4182a4 <clear@@Base+0x14058>
  4182a0:	nop
  4182a4:	ret
  4182a8:	stp	x29, x30, [sp, #-80]!
  4182ac:	mov	x29, sp
  4182b0:	str	w0, [sp, #28]
  4182b4:	str	x1, [sp, #16]
  4182b8:	ldr	w0, [sp, #28]
  4182bc:	cmp	w0, #0x2
  4182c0:	b.eq	4182ec <clear@@Base+0x140a0>  // b.none
  4182c4:	ldr	w0, [sp, #28]
  4182c8:	cmp	w0, #0x2
  4182cc:	b.gt	418490 <clear@@Base+0x14244>
  4182d0:	ldr	w0, [sp, #28]
  4182d4:	cmp	w0, #0x0
  4182d8:	b.eq	4182ec <clear@@Base+0x140a0>  // b.none
  4182dc:	ldr	w0, [sp, #28]
  4182e0:	cmp	w0, #0x1
  4182e4:	b.eq	4183c0 <clear@@Base+0x14174>  // b.none
  4182e8:	b	418490 <clear@@Base+0x14244>
  4182ec:	ldr	x0, [sp, #16]
  4182f0:	ldrb	w0, [x0]
  4182f4:	cmp	w0, #0x2e
  4182f8:	b.ne	41835c <clear@@Base+0x14110>  // b.any
  4182fc:	ldr	x0, [sp, #16]
  418300:	add	x0, x0, #0x1
  418304:	str	x0, [sp, #16]
  418308:	add	x0, sp, #0x2c
  41830c:	add	x3, sp, #0x10
  418310:	mov	x2, x0
  418314:	adrp	x0, 425000 <winch@@Base+0x5630>
  418318:	add	x1, x0, #0xc28
  41831c:	mov	x0, x3
  418320:	bl	41a24c <clear@@Base+0x16000>
  418324:	mov	x1, x0
  418328:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41832c:	add	x0, x0, #0x890
  418330:	str	x1, [x0]
  418334:	ldr	w0, [sp, #44]
  418338:	cmp	w0, #0x0
  41833c:	b.eq	418354 <clear@@Base+0x14108>  // b.none
  418340:	mov	x1, #0x0                   	// #0
  418344:	adrp	x0, 425000 <winch@@Base+0x5630>
  418348:	add	x0, x0, #0xc30
  41834c:	bl	41b35c <error@@Base>
  418350:	b	418490 <clear@@Base+0x14244>
  418354:	bl	41849c <clear@@Base+0x14250>
  418358:	b	418490 <clear@@Base+0x14244>
  41835c:	add	x0, sp, #0x2c
  418360:	add	x3, sp, #0x10
  418364:	mov	x2, x0
  418368:	adrp	x0, 425000 <winch@@Base+0x5630>
  41836c:	add	x1, x0, #0xc28
  418370:	mov	x0, x3
  418374:	bl	41a130 <clear@@Base+0x15ee4>
  418378:	str	w0, [sp, #72]
  41837c:	ldr	w0, [sp, #44]
  418380:	cmp	w0, #0x0
  418384:	b.eq	41839c <clear@@Base+0x14150>  // b.none
  418388:	mov	x1, #0x0                   	// #0
  41838c:	adrp	x0, 425000 <winch@@Base+0x5630>
  418390:	add	x0, x0, #0xc48
  418394:	bl	41b35c <error@@Base>
  418398:	b	418490 <clear@@Base+0x14244>
  41839c:	adrp	x0, 445000 <PC+0x4788>
  4183a0:	add	x0, x0, #0x264
  4183a4:	ldr	w1, [sp, #72]
  4183a8:	str	w1, [x0]
  4183ac:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4183b0:	add	x0, x0, #0x890
  4183b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4183b8:	str	x1, [x0]
  4183bc:	b	418490 <clear@@Base+0x14244>
  4183c0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4183c4:	add	x0, x0, #0x890
  4183c8:	ldr	x0, [x0]
  4183cc:	cmp	x0, #0x0
  4183d0:	b.ge	4183fc <clear@@Base+0x141b0>  // b.tcont
  4183d4:	adrp	x0, 445000 <PC+0x4788>
  4183d8:	add	x0, x0, #0x264
  4183dc:	ldr	w0, [x0]
  4183e0:	str	w0, [sp, #64]
  4183e4:	add	x0, sp, #0x40
  4183e8:	mov	x1, x0
  4183ec:	adrp	x0, 425000 <winch@@Base+0x5630>
  4183f0:	add	x0, x0, #0xc60
  4183f4:	bl	41b35c <error@@Base>
  4183f8:	b	41848c <clear@@Base+0x14240>
  4183fc:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418400:	add	x0, x0, #0x890
  418404:	ldr	x0, [x0]
  418408:	add	x3, sp, #0x30
  41840c:	mov	x2, x0
  418410:	adrp	x0, 425000 <winch@@Base+0x5630>
  418414:	add	x1, x0, #0xbf8
  418418:	mov	x0, x3
  41841c:	bl	401820 <sprintf@plt>
  418420:	add	x0, sp, #0x30
  418424:	bl	4017b0 <strlen@plt>
  418428:	str	w0, [sp, #76]
  41842c:	b	41843c <clear@@Base+0x141f0>
  418430:	ldr	w0, [sp, #76]
  418434:	sub	w0, w0, #0x1
  418438:	str	w0, [sp, #76]
  41843c:	ldr	w0, [sp, #76]
  418440:	cmp	w0, #0x2
  418444:	b.le	418464 <clear@@Base+0x14218>
  418448:	ldr	w0, [sp, #76]
  41844c:	sub	w0, w0, #0x1
  418450:	sxtw	x0, w0
  418454:	add	x1, sp, #0x30
  418458:	ldrb	w0, [x1, x0]
  41845c:	cmp	w0, #0x30
  418460:	b.eq	418430 <clear@@Base+0x141e4>  // b.none
  418464:	ldrsw	x0, [sp, #76]
  418468:	add	x1, sp, #0x30
  41846c:	strb	wzr, [x1, x0]
  418470:	add	x0, sp, #0x30
  418474:	str	x0, [sp, #64]
  418478:	add	x0, sp, #0x40
  41847c:	mov	x1, x0
  418480:	adrp	x0, 425000 <winch@@Base+0x5630>
  418484:	add	x0, x0, #0xc80
  418488:	bl	41b35c <error@@Base>
  41848c:	nop
  418490:	nop
  418494:	ldp	x29, x30, [sp], #80
  418498:	ret
  41849c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4184a0:	add	x0, x0, #0x890
  4184a4:	ldr	x0, [x0]
  4184a8:	cmp	x0, #0x0
  4184ac:	b.lt	418504 <clear@@Base+0x142b8>  // b.tstop
  4184b0:	adrp	x0, 445000 <PC+0x4788>
  4184b4:	add	x0, x0, #0x1d4
  4184b8:	ldr	w0, [x0]
  4184bc:	sxtw	x1, w0
  4184c0:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  4184c4:	add	x0, x0, #0x890
  4184c8:	ldr	x0, [x0]
  4184cc:	mul	x0, x1, x0
  4184d0:	mov	x1, #0x34db                	// #13531
  4184d4:	movk	x1, #0xd7b6, lsl #16
  4184d8:	movk	x1, #0xde82, lsl #32
  4184dc:	movk	x1, #0x431b, lsl #48
  4184e0:	smulh	x1, x0, x1
  4184e4:	asr	x1, x1, #18
  4184e8:	asr	x0, x0, #63
  4184ec:	sub	x0, x1, x0
  4184f0:	mov	w1, w0
  4184f4:	adrp	x0, 445000 <PC+0x4788>
  4184f8:	add	x0, x0, #0x264
  4184fc:	str	w1, [x0]
  418500:	b	418508 <clear@@Base+0x142bc>
  418504:	nop
  418508:	ret
  41850c:	stp	x29, x30, [sp, #-48]!
  418510:	mov	x29, sp
  418514:	str	w0, [sp, #28]
  418518:	str	x1, [sp, #16]
  41851c:	ldr	w0, [sp, #28]
  418520:	cmp	w0, #0x0
  418524:	b.ne	41855c <clear@@Base+0x14310>  // b.any
  418528:	mov	w1, #0x0                   	// #0
  41852c:	ldr	x0, [sp, #16]
  418530:	bl	40e81c <clear@@Base+0xa5d0>
  418534:	cmp	w0, #0x0
  418538:	b.eq	418558 <clear@@Base+0x1430c>  // b.none
  41853c:	ldr	x0, [sp, #16]
  418540:	str	x0, [sp, #40]
  418544:	add	x0, sp, #0x28
  418548:	mov	x1, x0
  41854c:	adrp	x0, 425000 <winch@@Base+0x5630>
  418550:	add	x0, x0, #0xca8
  418554:	bl	41b35c <error@@Base>
  418558:	nop
  41855c:	nop
  418560:	ldp	x29, x30, [sp], #48
  418564:	ret
  418568:	stp	x29, x30, [sp, #-48]!
  41856c:	mov	x29, sp
  418570:	str	w0, [sp, #28]
  418574:	str	x1, [sp, #16]
  418578:	ldr	w0, [sp, #28]
  41857c:	cmp	w0, #0x0
  418580:	b.eq	418594 <clear@@Base+0x14348>  // b.none
  418584:	ldr	w0, [sp, #28]
  418588:	cmp	w0, #0x2
  41858c:	b.eq	4185b0 <clear@@Base+0x14364>  // b.none
  418590:	b	41863c <clear@@Base+0x143f0>
  418594:	ldr	x0, [sp, #16]
  418598:	bl	402308 <setlocale@plt+0x6e8>
  41859c:	mov	x1, x0
  4185a0:	adrp	x0, 444000 <PC+0x3788>
  4185a4:	add	x0, x0, #0x318
  4185a8:	str	x1, [x0]
  4185ac:	b	41863c <clear@@Base+0x143f0>
  4185b0:	adrp	x0, 445000 <PC+0x4788>
  4185b4:	add	x0, x0, #0x19c
  4185b8:	ldr	w0, [x0]
  4185bc:	cmp	w0, #0x0
  4185c0:	b.eq	4185d8 <clear@@Base+0x1438c>  // b.none
  4185c4:	mov	x1, #0x0                   	// #0
  4185c8:	adrp	x0, 425000 <winch@@Base+0x5630>
  4185cc:	add	x0, x0, #0xcc8
  4185d0:	bl	41b35c <error@@Base>
  4185d4:	b	41863c <clear@@Base+0x143f0>
  4185d8:	ldr	x0, [sp, #16]
  4185dc:	bl	40239c <setlocale@plt+0x77c>
  4185e0:	bl	41ff40 <winch@@Base+0x570>
  4185e4:	bl	40fa88 <clear@@Base+0xb83c>
  4185e8:	str	x0, [sp, #40]
  4185ec:	bl	42047c <winch@@Base+0xaac>
  4185f0:	cmp	w0, #0x0
  4185f4:	b.ne	41860c <clear@@Base+0x143c0>  // b.any
  4185f8:	bl	420030 <winch@@Base+0x660>
  4185fc:	str	x0, [sp, #32]
  418600:	ldr	x0, [sp, #32]
  418604:	cmn	x0, #0x1
  418608:	b.ne	418618 <clear@@Base+0x143cc>  // b.any
  41860c:	ldr	x0, [sp, #40]
  418610:	bl	40fafc <clear@@Base+0xb8b0>
  418614:	b	41863c <clear@@Base+0x143f0>
  418618:	ldr	x0, [sp, #40]
  41861c:	bl	40facc <clear@@Base+0xb880>
  418620:	adrp	x0, 445000 <PC+0x4788>
  418624:	add	x0, x0, #0x27c
  418628:	ldr	w0, [x0]
  41862c:	mov	w1, w0
  418630:	ldr	x0, [sp, #32]
  418634:	bl	4131c4 <clear@@Base+0xef78>
  418638:	nop
  41863c:	nop
  418640:	ldp	x29, x30, [sp], #48
  418644:	ret
  418648:	stp	x29, x30, [sp, #-48]!
  41864c:	mov	x29, sp
  418650:	str	w0, [sp, #28]
  418654:	str	x1, [sp, #16]
  418658:	ldr	w0, [sp, #28]
  41865c:	cmp	w0, #0x2
  418660:	b.eq	4186a8 <clear@@Base+0x1445c>  // b.none
  418664:	ldr	w0, [sp, #28]
  418668:	cmp	w0, #0x2
  41866c:	b.gt	41874c <clear@@Base+0x14500>
  418670:	ldr	w0, [sp, #28]
  418674:	cmp	w0, #0x0
  418678:	b.eq	41868c <clear@@Base+0x14440>  // b.none
  41867c:	ldr	w0, [sp, #28]
  418680:	cmp	w0, #0x1
  418684:	b.eq	418724 <clear@@Base+0x144d8>  // b.none
  418688:	b	41874c <clear@@Base+0x14500>
  41868c:	ldr	x0, [sp, #16]
  418690:	bl	402308 <setlocale@plt+0x6e8>
  418694:	mov	x1, x0
  418698:	adrp	x0, 440000 <winch@@Base+0x20630>
  41869c:	add	x0, x0, #0x848
  4186a0:	str	x1, [x0]
  4186a4:	b	41874c <clear@@Base+0x14500>
  4186a8:	ldr	x0, [sp, #16]
  4186ac:	bl	40239c <setlocale@plt+0x77c>
  4186b0:	str	x0, [sp, #16]
  4186b4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4186b8:	add	x0, x0, #0x848
  4186bc:	ldr	x0, [x0]
  4186c0:	cmp	x0, #0x0
  4186c4:	b.eq	4186f4 <clear@@Base+0x144a8>  // b.none
  4186c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4186cc:	add	x0, x0, #0x848
  4186d0:	ldr	x1, [x0]
  4186d4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4186d8:	add	x0, x0, #0x840
  4186dc:	cmp	x1, x0
  4186e0:	b.eq	4186f4 <clear@@Base+0x144a8>  // b.none
  4186e4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4186e8:	add	x0, x0, #0x848
  4186ec:	ldr	x0, [x0]
  4186f0:	bl	401a90 <free@plt>
  4186f4:	ldr	x0, [sp, #16]
  4186f8:	bl	410b18 <clear@@Base+0xc8cc>
  4186fc:	str	x0, [sp, #40]
  418700:	ldr	x0, [sp, #40]
  418704:	bl	40fe70 <clear@@Base+0xbc24>
  418708:	mov	x1, x0
  41870c:	adrp	x0, 440000 <winch@@Base+0x20630>
  418710:	add	x0, x0, #0x848
  418714:	str	x1, [x0]
  418718:	ldr	x0, [sp, #40]
  41871c:	bl	401a90 <free@plt>
  418720:	b	41874c <clear@@Base+0x14500>
  418724:	adrp	x0, 440000 <winch@@Base+0x20630>
  418728:	add	x0, x0, #0x848
  41872c:	ldr	x0, [x0]
  418730:	str	x0, [sp, #32]
  418734:	add	x0, sp, #0x20
  418738:	mov	x1, x0
  41873c:	adrp	x0, 425000 <winch@@Base+0x5630>
  418740:	add	x0, x0, #0xce8
  418744:	bl	41b35c <error@@Base>
  418748:	nop
  41874c:	nop
  418750:	ldp	x29, x30, [sp], #48
  418754:	ret
  418758:	stp	x29, x30, [sp, #-32]!
  41875c:	mov	x29, sp
  418760:	str	w0, [sp, #28]
  418764:	str	x1, [sp, #16]
  418768:	ldr	w0, [sp, #28]
  41876c:	cmp	w0, #0x0
  418770:	b.ne	4187d4 <clear@@Base+0x14588>  // b.any
  418774:	adrp	x0, 444000 <PC+0x3788>
  418778:	add	x0, x0, #0x368
  41877c:	ldr	w0, [x0]
  418780:	cmp	w0, #0x0
  418784:	b.eq	4187a4 <clear@@Base+0x14558>  // b.none
  418788:	ldr	x0, [sp, #16]
  41878c:	bl	402308 <setlocale@plt+0x6e8>
  418790:	mov	x1, x0
  418794:	adrp	x0, 440000 <winch@@Base+0x20630>
  418798:	add	x0, x0, #0x880
  41879c:	str	x1, [x0]
  4187a0:	b	4187d0 <clear@@Base+0x14584>
  4187a4:	adrp	x0, 444000 <PC+0x3788>
  4187a8:	add	x0, x0, #0x320
  4187ac:	mov	w1, #0x1                   	// #1
  4187b0:	str	w1, [x0]
  4187b4:	mov	x0, #0x40000000            	// #1073741824
  4187b8:	bl	40bcc4 <clear@@Base+0x7a78>
  4187bc:	ldr	x0, [sp, #16]
  4187c0:	bl	40bd1c <clear@@Base+0x7ad0>
  4187c4:	adrp	x0, 425000 <winch@@Base+0x5630>
  4187c8:	add	x0, x0, #0xcf8
  4187cc:	bl	40bd1c <clear@@Base+0x7ad0>
  4187d0:	nop
  4187d4:	nop
  4187d8:	ldp	x29, x30, [sp], #32
  4187dc:	ret
  4187e0:	stp	x29, x30, [sp, #-48]!
  4187e4:	mov	x29, sp
  4187e8:	str	w0, [sp, #28]
  4187ec:	str	x1, [sp, #16]
  4187f0:	ldr	w0, [sp, #28]
  4187f4:	cmp	w0, #0x2
  4187f8:	b.eq	418824 <clear@@Base+0x145d8>  // b.none
  4187fc:	ldr	w0, [sp, #28]
  418800:	cmp	w0, #0x2
  418804:	b.gt	418994 <clear@@Base+0x14748>
  418808:	ldr	w0, [sp, #28]
  41880c:	cmp	w0, #0x0
  418810:	b.eq	418824 <clear@@Base+0x145d8>  // b.none
  418814:	ldr	w0, [sp, #28]
  418818:	cmp	w0, #0x1
  41881c:	b.eq	41895c <clear@@Base+0x14710>  // b.none
  418820:	b	418994 <clear@@Base+0x14748>
  418824:	ldr	x0, [sp, #16]
  418828:	ldrb	w0, [x0]
  41882c:	cmp	w0, #0x77
  418830:	b.eq	41890c <clear@@Base+0x146c0>  // b.none
  418834:	cmp	w0, #0x77
  418838:	b.gt	418928 <clear@@Base+0x146dc>
  41883c:	cmp	w0, #0x73
  418840:	b.eq	418880 <clear@@Base+0x14634>  // b.none
  418844:	cmp	w0, #0x73
  418848:	b.gt	418928 <clear@@Base+0x146dc>
  41884c:	cmp	w0, #0x6d
  418850:	b.eq	41889c <clear@@Base+0x14650>  // b.none
  418854:	cmp	w0, #0x6d
  418858:	b.gt	418928 <clear@@Base+0x146dc>
  41885c:	cmp	w0, #0x68
  418860:	b.eq	4188f0 <clear@@Base+0x146a4>  // b.none
  418864:	cmp	w0, #0x68
  418868:	b.gt	418928 <clear@@Base+0x146dc>
  41886c:	cmp	w0, #0x3d
  418870:	b.eq	4188d4 <clear@@Base+0x14688>  // b.none
  418874:	cmp	w0, #0x4d
  418878:	b.eq	4188b8 <clear@@Base+0x1466c>  // b.none
  41887c:	b	418928 <clear@@Base+0x146dc>
  418880:	adrp	x0, 445000 <PC+0x4788>
  418884:	add	x0, x0, #0x2e8
  418888:	str	x0, [sp, #40]
  41888c:	ldr	x0, [sp, #16]
  418890:	add	x0, x0, #0x1
  418894:	str	x0, [sp, #16]
  418898:	b	418938 <clear@@Base+0x146ec>
  41889c:	adrp	x0, 445000 <PC+0x4788>
  4188a0:	add	x0, x0, #0x2f0
  4188a4:	str	x0, [sp, #40]
  4188a8:	ldr	x0, [sp, #16]
  4188ac:	add	x0, x0, #0x1
  4188b0:	str	x0, [sp, #16]
  4188b4:	b	418938 <clear@@Base+0x146ec>
  4188b8:	adrp	x0, 445000 <PC+0x4788>
  4188bc:	add	x0, x0, #0x2f8
  4188c0:	str	x0, [sp, #40]
  4188c4:	ldr	x0, [sp, #16]
  4188c8:	add	x0, x0, #0x1
  4188cc:	str	x0, [sp, #16]
  4188d0:	b	418938 <clear@@Base+0x146ec>
  4188d4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4188d8:	add	x0, x0, #0x828
  4188dc:	str	x0, [sp, #40]
  4188e0:	ldr	x0, [sp, #16]
  4188e4:	add	x0, x0, #0x1
  4188e8:	str	x0, [sp, #16]
  4188ec:	b	418938 <clear@@Base+0x146ec>
  4188f0:	adrp	x0, 440000 <winch@@Base+0x20630>
  4188f4:	add	x0, x0, #0x830
  4188f8:	str	x0, [sp, #40]
  4188fc:	ldr	x0, [sp, #16]
  418900:	add	x0, x0, #0x1
  418904:	str	x0, [sp, #16]
  418908:	b	418938 <clear@@Base+0x146ec>
  41890c:	adrp	x0, 440000 <winch@@Base+0x20630>
  418910:	add	x0, x0, #0x838
  418914:	str	x0, [sp, #40]
  418918:	ldr	x0, [sp, #16]
  41891c:	add	x0, x0, #0x1
  418920:	str	x0, [sp, #16]
  418924:	b	418938 <clear@@Base+0x146ec>
  418928:	adrp	x0, 445000 <PC+0x4788>
  41892c:	add	x0, x0, #0x2e8
  418930:	str	x0, [sp, #40]
  418934:	nop
  418938:	ldr	x0, [sp, #40]
  41893c:	ldr	x0, [x0]
  418940:	bl	401a90 <free@plt>
  418944:	ldr	x0, [sp, #16]
  418948:	bl	402308 <setlocale@plt+0x6e8>
  41894c:	mov	x1, x0
  418950:	ldr	x0, [sp, #40]
  418954:	str	x1, [x0]
  418958:	b	418994 <clear@@Base+0x14748>
  41895c:	adrp	x0, 445000 <PC+0x4788>
  418960:	add	x0, x0, #0x2a4
  418964:	ldr	w1, [x0]
  418968:	adrp	x0, 445000 <PC+0x4788>
  41896c:	add	x0, x0, #0x2e8
  418970:	sxtw	x1, w1
  418974:	ldr	x0, [x0, x1, lsl #3]
  418978:	str	x0, [sp, #32]
  41897c:	add	x0, sp, #0x20
  418980:	mov	x1, x0
  418984:	adrp	x0, 425000 <winch@@Base+0x5630>
  418988:	add	x0, x0, #0xd00
  41898c:	bl	41b35c <error@@Base>
  418990:	nop
  418994:	nop
  418998:	ldp	x29, x30, [sp], #48
  41899c:	ret
  4189a0:	stp	x29, x30, [sp, #-32]!
  4189a4:	mov	x29, sp
  4189a8:	str	w0, [sp, #28]
  4189ac:	str	x1, [sp, #16]
  4189b0:	ldr	w0, [sp, #28]
  4189b4:	cmp	w0, #0x2
  4189b8:	b.eq	4189e0 <clear@@Base+0x14794>  // b.none
  4189bc:	ldr	w0, [sp, #28]
  4189c0:	cmp	w0, #0x2
  4189c4:	b.gt	4189f4 <clear@@Base+0x147a8>
  4189c8:	ldr	w0, [sp, #28]
  4189cc:	cmp	w0, #0x0
  4189d0:	b.eq	4189e0 <clear@@Base+0x14794>  // b.none
  4189d4:	ldr	w0, [sp, #28]
  4189d8:	cmp	w0, #0x1
  4189dc:	b	4189f4 <clear@@Base+0x147a8>
  4189e0:	adrp	x0, 445000 <PC+0x4788>
  4189e4:	add	x0, x0, #0x2b0
  4189e8:	ldr	w0, [x0]
  4189ec:	bl	405c78 <clear@@Base+0x1a2c>
  4189f0:	nop
  4189f4:	nop
  4189f8:	ldp	x29, x30, [sp], #32
  4189fc:	ret
  418a00:	stp	x29, x30, [sp, #-32]!
  418a04:	mov	x29, sp
  418a08:	str	w0, [sp, #28]
  418a0c:	str	x1, [sp, #16]
  418a10:	ldr	w0, [sp, #28]
  418a14:	cmp	w0, #0x1
  418a18:	b.gt	418a28 <clear@@Base+0x147dc>
  418a1c:	ldr	w0, [sp, #28]
  418a20:	cmp	w0, #0x0
  418a24:	b	418a3c <clear@@Base+0x147f0>
  418a28:	ldr	w0, [sp, #28]
  418a2c:	cmp	w0, #0x2
  418a30:	b.ne	418a3c <clear@@Base+0x147f0>  // b.any
  418a34:	bl	41f088 <error@@Base+0x3d2c>
  418a38:	nop
  418a3c:	nop
  418a40:	ldp	x29, x30, [sp], #32
  418a44:	ret
  418a48:	stp	x29, x30, [sp, #-32]!
  418a4c:	mov	x29, sp
  418a50:	str	w0, [sp, #28]
  418a54:	str	x1, [sp, #16]
  418a58:	ldr	w0, [sp, #28]
  418a5c:	cmp	w0, #0x0
  418a60:	b.eq	418a88 <clear@@Base+0x1483c>  // b.none
  418a64:	ldr	w0, [sp, #28]
  418a68:	cmp	w0, #0x0
  418a6c:	b.lt	418b18 <clear@@Base+0x148cc>  // b.tstop
  418a70:	ldr	w0, [sp, #28]
  418a74:	sub	w0, w0, #0x1
  418a78:	cmp	w0, #0x1
  418a7c:	b.hi	418b18 <clear@@Base+0x148cc>  // b.pmore
  418a80:	bl	40ba1c <clear@@Base+0x77d0>
  418a84:	b	418b18 <clear@@Base+0x148cc>
  418a88:	adrp	x0, 440000 <winch@@Base+0x20630>
  418a8c:	add	x0, x0, #0x898
  418a90:	mov	w1, #0x1                   	// #1
  418a94:	str	w1, [x0]
  418a98:	adrp	x0, 425000 <winch@@Base+0x5630>
  418a9c:	add	x0, x0, #0xd08
  418aa0:	bl	41aca0 <clear@@Base+0x16a54>
  418aa4:	adrp	x0, 440000 <winch@@Base+0x20630>
  418aa8:	add	x0, x0, #0x860
  418aac:	bl	41aca0 <clear@@Base+0x16a54>
  418ab0:	adrp	x0, 425000 <winch@@Base+0x5630>
  418ab4:	add	x0, x0, #0xd10
  418ab8:	bl	41aca0 <clear@@Base+0x16a54>
  418abc:	bl	41bac0 <error@@Base+0x764>
  418ac0:	bl	41aca0 <clear@@Base+0x16a54>
  418ac4:	adrp	x0, 425000 <winch@@Base+0x5630>
  418ac8:	add	x0, x0, #0xd18
  418acc:	bl	41aca0 <clear@@Base+0x16a54>
  418ad0:	adrp	x0, 425000 <winch@@Base+0x5630>
  418ad4:	add	x0, x0, #0xd30
  418ad8:	bl	41aca0 <clear@@Base+0x16a54>
  418adc:	adrp	x0, 425000 <winch@@Base+0x5630>
  418ae0:	add	x0, x0, #0xd60
  418ae4:	bl	41aca0 <clear@@Base+0x16a54>
  418ae8:	adrp	x0, 425000 <winch@@Base+0x5630>
  418aec:	add	x0, x0, #0xda0
  418af0:	bl	41aca0 <clear@@Base+0x16a54>
  418af4:	adrp	x0, 425000 <winch@@Base+0x5630>
  418af8:	add	x0, x0, #0xdd8
  418afc:	bl	41aca0 <clear@@Base+0x16a54>
  418b00:	adrp	x0, 425000 <winch@@Base+0x5630>
  418b04:	add	x0, x0, #0xe10
  418b08:	bl	41aca0 <clear@@Base+0x16a54>
  418b0c:	mov	w0, #0x0                   	// #0
  418b10:	bl	4024f4 <setlocale@plt+0x8d4>
  418b14:	nop
  418b18:	nop
  418b1c:	ldp	x29, x30, [sp], #32
  418b20:	ret
  418b24:	sub	sp, sp, #0x270
  418b28:	stp	x29, x30, [sp]
  418b2c:	mov	x29, sp
  418b30:	str	w0, [sp, #28]
  418b34:	str	x1, [sp, #16]
  418b38:	ldr	w0, [sp, #28]
  418b3c:	cmp	w0, #0x2
  418b40:	b.eq	418b6c <clear@@Base+0x14920>  // b.none
  418b44:	ldr	w0, [sp, #28]
  418b48:	cmp	w0, #0x2
  418b4c:	b.gt	418e0c <clear@@Base+0x14bc0>
  418b50:	ldr	w0, [sp, #28]
  418b54:	cmp	w0, #0x0
  418b58:	b.eq	418b6c <clear@@Base+0x14920>  // b.none
  418b5c:	ldr	w0, [sp, #28]
  418b60:	cmp	w0, #0x1
  418b64:	b.eq	418ccc <clear@@Base+0x14a80>  // b.none
  418b68:	b	418e0c <clear@@Base+0x14bc0>
  418b6c:	mov	w0, #0x1                   	// #1
  418b70:	str	w0, [sp, #620]
  418b74:	b	418c48 <clear@@Base+0x149fc>
  418b78:	str	wzr, [sp, #616]
  418b7c:	ldr	x0, [sp, #16]
  418b80:	bl	40239c <setlocale@plt+0x77c>
  418b84:	str	x0, [sp, #16]
  418b88:	b	418bc0 <clear@@Base+0x14974>
  418b8c:	ldr	w1, [sp, #616]
  418b90:	mov	w0, w1
  418b94:	lsl	w0, w0, #2
  418b98:	add	w0, w0, w1
  418b9c:	lsl	w0, w0, #1
  418ba0:	mov	w2, w0
  418ba4:	ldr	x0, [sp, #16]
  418ba8:	add	x1, x0, #0x1
  418bac:	str	x1, [sp, #16]
  418bb0:	ldrb	w0, [x0]
  418bb4:	sub	w0, w0, #0x30
  418bb8:	add	w0, w2, w0
  418bbc:	str	w0, [sp, #616]
  418bc0:	ldr	x0, [sp, #16]
  418bc4:	ldrb	w0, [x0]
  418bc8:	cmp	w0, #0x2f
  418bcc:	b.ls	418be0 <clear@@Base+0x14994>  // b.plast
  418bd0:	ldr	x0, [sp, #16]
  418bd4:	ldrb	w0, [x0]
  418bd8:	cmp	w0, #0x39
  418bdc:	b.ls	418b8c <clear@@Base+0x14940>  // b.plast
  418be0:	ldr	w0, [sp, #620]
  418be4:	sub	w1, w0, #0x1
  418be8:	adrp	x0, 441000 <PC+0x788>
  418bec:	add	x0, x0, #0x880
  418bf0:	sxtw	x1, w1
  418bf4:	ldr	w0, [x0, x1, lsl #2]
  418bf8:	ldr	w1, [sp, #616]
  418bfc:	cmp	w1, w0
  418c00:	b.le	418c24 <clear@@Base+0x149d8>
  418c04:	ldr	w0, [sp, #620]
  418c08:	add	w1, w0, #0x1
  418c0c:	str	w1, [sp, #620]
  418c10:	adrp	x1, 441000 <PC+0x788>
  418c14:	add	x1, x1, #0x880
  418c18:	sxtw	x0, w0
  418c1c:	ldr	w2, [sp, #616]
  418c20:	str	w2, [x1, x0, lsl #2]
  418c24:	ldr	x0, [sp, #16]
  418c28:	bl	40239c <setlocale@plt+0x77c>
  418c2c:	str	x0, [sp, #16]
  418c30:	ldr	x0, [sp, #16]
  418c34:	add	x1, x0, #0x1
  418c38:	str	x1, [sp, #16]
  418c3c:	ldrb	w0, [x0]
  418c40:	cmp	w0, #0x2c
  418c44:	b.ne	418c58 <clear@@Base+0x14a0c>  // b.any
  418c48:	ldr	w0, [sp, #620]
  418c4c:	cmp	w0, #0x7f
  418c50:	b.le	418b78 <clear@@Base+0x1492c>
  418c54:	b	418c5c <clear@@Base+0x14a10>
  418c58:	nop
  418c5c:	ldr	w0, [sp, #620]
  418c60:	cmp	w0, #0x1
  418c64:	b.le	418e08 <clear@@Base+0x14bbc>
  418c68:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418c6c:	add	x0, x0, #0x880
  418c70:	ldr	w1, [sp, #620]
  418c74:	str	w1, [x0]
  418c78:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418c7c:	add	x0, x0, #0x880
  418c80:	ldr	w0, [x0]
  418c84:	sub	w1, w0, #0x1
  418c88:	adrp	x0, 441000 <PC+0x788>
  418c8c:	add	x0, x0, #0x880
  418c90:	sxtw	x1, w1
  418c94:	ldr	w1, [x0, x1, lsl #2]
  418c98:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418c9c:	add	x0, x0, #0x880
  418ca0:	ldr	w0, [x0]
  418ca4:	sub	w2, w0, #0x2
  418ca8:	adrp	x0, 441000 <PC+0x788>
  418cac:	add	x0, x0, #0x880
  418cb0:	sxtw	x2, w2
  418cb4:	ldr	w0, [x0, x2, lsl #2]
  418cb8:	sub	w1, w1, w0
  418cbc:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418cc0:	add	x0, x0, #0x884
  418cc4:	str	w1, [x0]
  418cc8:	b	418e0c <clear@@Base+0x14bc0>
  418ccc:	add	x2, sp, #0x28
  418cd0:	adrp	x0, 425000 <winch@@Base+0x5630>
  418cd4:	add	x1, x0, #0xe48
  418cd8:	mov	x0, x2
  418cdc:	ldr	x2, [x1]
  418ce0:	str	x2, [x0]
  418ce4:	ldur	w1, [x1, #7]
  418ce8:	stur	w1, [x0, #7]
  418cec:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418cf0:	add	x0, x0, #0x880
  418cf4:	ldr	w0, [x0]
  418cf8:	cmp	w0, #0x2
  418cfc:	b.le	418db4 <clear@@Base+0x14b68>
  418d00:	mov	w0, #0x1                   	// #1
  418d04:	str	w0, [sp, #620]
  418d08:	b	418d78 <clear@@Base+0x14b2c>
  418d0c:	ldr	w0, [sp, #620]
  418d10:	cmp	w0, #0x1
  418d14:	b.le	418d34 <clear@@Base+0x14ae8>
  418d18:	add	x0, sp, #0x28
  418d1c:	bl	4017b0 <strlen@plt>
  418d20:	mov	x1, x0
  418d24:	add	x0, sp, #0x28
  418d28:	add	x0, x0, x1
  418d2c:	mov	w1, #0x2c                  	// #44
  418d30:	strh	w1, [x0]
  418d34:	add	x0, sp, #0x28
  418d38:	bl	4017b0 <strlen@plt>
  418d3c:	mov	x1, x0
  418d40:	add	x0, sp, #0x28
  418d44:	add	x3, x0, x1
  418d48:	adrp	x0, 441000 <PC+0x788>
  418d4c:	add	x0, x0, #0x880
  418d50:	ldrsw	x1, [sp, #620]
  418d54:	ldr	w0, [x0, x1, lsl #2]
  418d58:	mov	w2, w0
  418d5c:	adrp	x0, 425000 <winch@@Base+0x5630>
  418d60:	add	x1, x0, #0xe58
  418d64:	mov	x0, x3
  418d68:	bl	401820 <sprintf@plt>
  418d6c:	ldr	w0, [sp, #620]
  418d70:	add	w0, w0, #0x1
  418d74:	str	w0, [sp, #620]
  418d78:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418d7c:	add	x0, x0, #0x880
  418d80:	ldr	w0, [x0]
  418d84:	ldr	w1, [sp, #620]
  418d88:	cmp	w1, w0
  418d8c:	b.lt	418d0c <clear@@Base+0x14ac0>  // b.tstop
  418d90:	add	x0, sp, #0x28
  418d94:	bl	4017b0 <strlen@plt>
  418d98:	mov	x1, x0
  418d9c:	add	x0, sp, #0x28
  418da0:	add	x2, x0, x1
  418da4:	adrp	x0, 425000 <winch@@Base+0x5630>
  418da8:	add	x1, x0, #0xe60
  418dac:	mov	x0, x2
  418db0:	bl	401820 <sprintf@plt>
  418db4:	add	x0, sp, #0x28
  418db8:	bl	4017b0 <strlen@plt>
  418dbc:	mov	x1, x0
  418dc0:	add	x0, sp, #0x28
  418dc4:	add	x3, x0, x1
  418dc8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418dcc:	add	x0, x0, #0x884
  418dd0:	ldr	w0, [x0]
  418dd4:	mov	w2, w0
  418dd8:	adrp	x0, 425000 <winch@@Base+0x5630>
  418ddc:	add	x1, x0, #0xe70
  418de0:	mov	x0, x3
  418de4:	bl	401820 <sprintf@plt>
  418de8:	add	x0, sp, #0x28
  418dec:	str	x0, [sp, #32]
  418df0:	add	x0, sp, #0x20
  418df4:	mov	x1, x0
  418df8:	adrp	x0, 425000 <winch@@Base+0x5630>
  418dfc:	add	x0, x0, #0xd00
  418e00:	bl	41b35c <error@@Base>
  418e04:	b	418e0c <clear@@Base+0x14bc0>
  418e08:	nop
  418e0c:	ldp	x29, x30, [sp]
  418e10:	add	sp, sp, #0x270
  418e14:	ret
  418e18:	stp	x29, x30, [sp, #-48]!
  418e1c:	mov	x29, sp
  418e20:	str	w0, [sp, #28]
  418e24:	str	x1, [sp, #16]
  418e28:	ldr	w0, [sp, #28]
  418e2c:	cmp	w0, #0x2
  418e30:	b.eq	418e5c <clear@@Base+0x14c10>  // b.none
  418e34:	ldr	w0, [sp, #28]
  418e38:	cmp	w0, #0x2
  418e3c:	b.gt	418f70 <clear@@Base+0x14d24>
  418e40:	ldr	w0, [sp, #28]
  418e44:	cmp	w0, #0x0
  418e48:	b.eq	418e5c <clear@@Base+0x14c10>  // b.none
  418e4c:	ldr	w0, [sp, #28]
  418e50:	cmp	w0, #0x1
  418e54:	b.eq	418f2c <clear@@Base+0x14ce0>  // b.none
  418e58:	b	418f70 <clear@@Base+0x14d24>
  418e5c:	ldr	x0, [sp, #16]
  418e60:	ldrb	w0, [x0]
  418e64:	cmp	w0, #0x0
  418e68:	b.ne	418e94 <clear@@Base+0x14c48>  // b.any
  418e6c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418e70:	add	x0, x0, #0x48d
  418e74:	strb	wzr, [x0]
  418e78:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418e7c:	add	x0, x0, #0x48d
  418e80:	ldrb	w1, [x0]
  418e84:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418e88:	add	x0, x0, #0x48c
  418e8c:	strb	w1, [x0]
  418e90:	b	418f70 <clear@@Base+0x14d24>
  418e94:	ldr	x0, [sp, #16]
  418e98:	add	x0, x0, #0x1
  418e9c:	ldrb	w0, [x0]
  418ea0:	cmp	w0, #0x0
  418ea4:	b.eq	418ed0 <clear@@Base+0x14c84>  // b.none
  418ea8:	ldr	x0, [sp, #16]
  418eac:	add	x0, x0, #0x2
  418eb0:	ldrb	w0, [x0]
  418eb4:	cmp	w0, #0x0
  418eb8:	b.eq	418ed0 <clear@@Base+0x14c84>  // b.none
  418ebc:	mov	x1, #0x0                   	// #0
  418ec0:	adrp	x0, 425000 <winch@@Base+0x5630>
  418ec4:	add	x0, x0, #0xe80
  418ec8:	bl	41b35c <error@@Base>
  418ecc:	b	418f70 <clear@@Base+0x14d24>
  418ed0:	ldr	x0, [sp, #16]
  418ed4:	ldrb	w1, [x0]
  418ed8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418edc:	add	x0, x0, #0x48c
  418ee0:	strb	w1, [x0]
  418ee4:	ldr	x0, [sp, #16]
  418ee8:	add	x0, x0, #0x1
  418eec:	ldrb	w0, [x0]
  418ef0:	cmp	w0, #0x0
  418ef4:	b.ne	418f14 <clear@@Base+0x14cc8>  // b.any
  418ef8:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418efc:	add	x0, x0, #0x48c
  418f00:	ldrb	w1, [x0]
  418f04:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418f08:	add	x0, x0, #0x48d
  418f0c:	strb	w1, [x0]
  418f10:	b	418f70 <clear@@Base+0x14d24>
  418f14:	ldr	x0, [sp, #16]
  418f18:	ldrb	w1, [x0, #1]
  418f1c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418f20:	add	x0, x0, #0x48d
  418f24:	strb	w1, [x0]
  418f28:	b	418f70 <clear@@Base+0x14d24>
  418f2c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418f30:	add	x0, x0, #0x48c
  418f34:	ldrb	w0, [x0]
  418f38:	strb	w0, [sp, #40]
  418f3c:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  418f40:	add	x0, x0, #0x48d
  418f44:	ldrb	w0, [x0]
  418f48:	strb	w0, [sp, #41]
  418f4c:	strb	wzr, [sp, #42]
  418f50:	add	x0, sp, #0x28
  418f54:	str	x0, [sp, #32]
  418f58:	add	x0, sp, #0x20
  418f5c:	mov	x1, x0
  418f60:	adrp	x0, 425000 <winch@@Base+0x5630>
  418f64:	add	x0, x0, #0xea8
  418f68:	bl	41b35c <error@@Base>
  418f6c:	nop
  418f70:	ldp	x29, x30, [sp], #48
  418f74:	ret
  418f78:	stp	x29, x30, [sp, #-64]!
  418f7c:	mov	x29, sp
  418f80:	str	w0, [sp, #28]
  418f84:	str	x1, [sp, #16]
  418f88:	ldr	w0, [sp, #28]
  418f8c:	cmp	w0, #0x2
  418f90:	b.eq	418fbc <clear@@Base+0x14d70>  // b.none
  418f94:	ldr	w0, [sp, #28]
  418f98:	cmp	w0, #0x2
  418f9c:	b.gt	419098 <clear@@Base+0x14e4c>
  418fa0:	ldr	w0, [sp, #28]
  418fa4:	cmp	w0, #0x0
  418fa8:	b.eq	418fbc <clear@@Base+0x14d70>  // b.none
  418fac:	ldr	w0, [sp, #28]
  418fb0:	cmp	w0, #0x1
  418fb4:	b.eq	419048 <clear@@Base+0x14dfc>  // b.none
  418fb8:	b	419098 <clear@@Base+0x14e4c>
  418fbc:	mov	w0, #0x8                   	// #8
  418fc0:	str	w0, [sp, #44]
  418fc4:	add	x2, sp, #0x2c
  418fc8:	add	x1, sp, #0x30
  418fcc:	adrp	x0, 425000 <winch@@Base+0x5630>
  418fd0:	add	x3, x0, #0xeb8
  418fd4:	ldr	x0, [sp, #16]
  418fd8:	bl	406860 <clear@@Base+0x2614>
  418fdc:	ldr	x2, [sp, #48]
  418fe0:	adrp	x0, 425000 <winch@@Base+0x5630>
  418fe4:	add	x1, x0, #0xec0
  418fe8:	mov	x0, x2
  418fec:	bl	401a70 <strcmp@plt>
  418ff0:	cmp	w0, #0x0
  418ff4:	b.ne	419008 <clear@@Base+0x14dbc>  // b.any
  418ff8:	adrp	x0, 445000 <PC+0x4788>
  418ffc:	add	x0, x0, #0x2b4
  419000:	strb	wzr, [x0]
  419004:	b	419098 <clear@@Base+0x14e4c>
  419008:	ldr	x0, [sp, #48]
  41900c:	ldrb	w0, [x0]
  419010:	cmp	w0, #0x0
  419014:	b.eq	419024 <clear@@Base+0x14dd8>  // b.none
  419018:	ldr	x0, [sp, #48]
  41901c:	ldrb	w0, [x0]
  419020:	b	419028 <clear@@Base+0x14ddc>
  419024:	mov	w0, #0x3e                  	// #62
  419028:	adrp	x1, 445000 <PC+0x4788>
  41902c:	add	x1, x1, #0x2b4
  419030:	strb	w0, [x1]
  419034:	ldr	w1, [sp, #44]
  419038:	adrp	x0, 445000 <PC+0x4788>
  41903c:	add	x0, x0, #0x238
  419040:	str	w1, [x0]
  419044:	b	419098 <clear@@Base+0x14e4c>
  419048:	adrp	x0, 445000 <PC+0x4788>
  41904c:	add	x0, x0, #0x2b4
  419050:	ldrb	w0, [x0]
  419054:	cmp	w0, #0x0
  419058:	b.eq	419074 <clear@@Base+0x14e28>  // b.none
  41905c:	adrp	x0, 445000 <PC+0x4788>
  419060:	add	x0, x0, #0x2b4
  419064:	ldrb	w0, [x0]
  419068:	and	x0, x0, #0xff
  41906c:	bl	406cdc <clear@@Base+0x2a90>
  419070:	b	41907c <clear@@Base+0x14e30>
  419074:	adrp	x0, 425000 <winch@@Base+0x5630>
  419078:	add	x0, x0, #0xec0
  41907c:	str	x0, [sp, #56]
  419080:	add	x0, sp, #0x38
  419084:	mov	x1, x0
  419088:	adrp	x0, 425000 <winch@@Base+0x5630>
  41908c:	add	x0, x0, #0xec8
  419090:	bl	41b35c <error@@Base>
  419094:	nop
  419098:	nop
  41909c:	ldp	x29, x30, [sp], #64
  4190a0:	ret
  4190a4:	stp	x29, x30, [sp, #-32]!
  4190a8:	mov	x29, sp
  4190ac:	str	w0, [sp, #28]
  4190b0:	str	x1, [sp, #16]
  4190b4:	ldr	w0, [sp, #28]
  4190b8:	cmp	w0, #0x0
  4190bc:	b.eq	4190f4 <clear@@Base+0x14ea8>  // b.none
  4190c0:	ldr	w0, [sp, #28]
  4190c4:	cmp	w0, #0x0
  4190c8:	b.lt	419104 <clear@@Base+0x14eb8>  // b.tstop
  4190cc:	ldr	w0, [sp, #28]
  4190d0:	sub	w0, w0, #0x1
  4190d4:	cmp	w0, #0x1
  4190d8:	b.hi	419104 <clear@@Base+0x14eb8>  // b.pmore
  4190dc:	mov	x1, #0x0                   	// #0
  4190e0:	adrp	x0, 425000 <winch@@Base+0x5630>
  4190e4:	add	x0, x0, #0xee0
  4190e8:	bl	41b35c <error@@Base>
  4190ec:	nop
  4190f0:	b	419104 <clear@@Base+0x14eb8>
  4190f4:	adrp	x0, 445000 <PC+0x4788>
  4190f8:	add	x0, x0, #0x188
  4190fc:	mov	w1, #0x1                   	// #1
  419100:	str	w1, [x0]
  419104:	nop
  419108:	ldp	x29, x30, [sp], #32
  41910c:	ret
  419110:	stp	x29, x30, [sp, #-32]!
  419114:	mov	x29, sp
  419118:	str	w0, [sp, #28]
  41911c:	str	x1, [sp, #16]
  419120:	ldr	w0, [sp, #28]
  419124:	cmp	w0, #0x1
  419128:	b.gt	419138 <clear@@Base+0x14eec>
  41912c:	ldr	w0, [sp, #28]
  419130:	cmp	w0, #0x0
  419134:	b	419168 <clear@@Base+0x14f1c>
  419138:	ldr	w0, [sp, #28]
  41913c:	cmp	w0, #0x2
  419140:	b.ne	419168 <clear@@Base+0x14f1c>  // b.any
  419144:	adrp	x0, 445000 <PC+0x4788>
  419148:	add	x0, x0, #0x248
  41914c:	ldr	w0, [x0]
  419150:	cmp	w0, #0x0
  419154:	b.ne	419160 <clear@@Base+0x14f14>  // b.any
  419158:	bl	403e18 <setlocale@plt+0x21f8>
  41915c:	b	419164 <clear@@Base+0x14f18>
  419160:	bl	403dc4 <setlocale@plt+0x21a4>
  419164:	nop
  419168:	nop
  41916c:	ldp	x29, x30, [sp], #32
  419170:	ret
  419174:	stp	x29, x30, [sp, #-32]!
  419178:	mov	x29, sp
  41917c:	str	w0, [sp, #28]
  419180:	str	x1, [sp, #16]
  419184:	ldr	w0, [sp, #28]
  419188:	cmp	w0, #0x2
  41918c:	b.eq	4191b4 <clear@@Base+0x14f68>  // b.none
  419190:	ldr	w0, [sp, #28]
  419194:	cmp	w0, #0x2
  419198:	b.gt	4191e0 <clear@@Base+0x14f94>
  41919c:	ldr	w0, [sp, #28]
  4191a0:	cmp	w0, #0x0
  4191a4:	b.eq	4191b4 <clear@@Base+0x14f68>  // b.none
  4191a8:	ldr	w0, [sp, #28]
  4191ac:	cmp	w0, #0x1
  4191b0:	b	4191e0 <clear@@Base+0x14f94>
  4191b4:	adrp	x0, 445000 <PC+0x4788>
  4191b8:	add	x0, x0, #0x270
  4191bc:	ldr	w0, [x0]
  4191c0:	cmp	w0, #0x0
  4191c4:	b.gt	4191dc <clear@@Base+0x14f90>
  4191c8:	bl	42115c <winch@@Base+0x178c>
  4191cc:	mov	w1, w0
  4191d0:	adrp	x0, 445000 <PC+0x4788>
  4191d4:	add	x0, x0, #0x270
  4191d8:	str	w1, [x0]
  4191dc:	nop
  4191e0:	nop
  4191e4:	ldp	x29, x30, [sp], #32
  4191e8:	ret
  4191ec:	adrp	x0, 445000 <PC+0x4788>
  4191f0:	add	x0, x0, #0x23c
  4191f4:	ldr	w0, [x0]
  4191f8:	cmp	w0, #0x0
  4191fc:	b.le	419210 <clear@@Base+0x14fc4>
  419200:	adrp	x0, 445000 <PC+0x4788>
  419204:	add	x0, x0, #0x23c
  419208:	ldr	w0, [x0]
  41920c:	b	41922c <clear@@Base+0x14fe0>
  419210:	adrp	x0, 445000 <PC+0x4788>
  419214:	add	x0, x0, #0x1c8
  419218:	ldr	w1, [x0]
  41921c:	adrp	x0, 445000 <PC+0x4788>
  419220:	add	x0, x0, #0x23c
  419224:	ldr	w0, [x0]
  419228:	add	w0, w1, w0
  41922c:	ret
  419230:	stp	x29, x30, [sp, #-32]!
  419234:	mov	x29, sp
  419238:	str	x0, [sp, #24]
  41923c:	ldr	x0, [sp, #24]
  419240:	ldrb	w0, [x0]
  419244:	cmp	w0, #0x1
  419248:	b.ne	419278 <clear@@Base+0x1502c>  // b.any
  41924c:	ldr	x0, [sp, #24]
  419250:	ldr	x0, [x0, #8]
  419254:	ldr	x0, [x0]
  419258:	mov	x3, x0
  41925c:	adrp	x0, 425000 <winch@@Base+0x5630>
  419260:	add	x2, x0, #0xef8
  419264:	mov	x1, #0x2a                  	// #42
  419268:	adrp	x0, 444000 <PC+0x3788>
  41926c:	add	x0, x0, #0x330
  419270:	bl	401870 <snprintf@plt>
  419274:	b	4192b0 <clear@@Base+0x15064>
  419278:	ldr	x0, [sp, #24]
  41927c:	ldrb	w0, [x0]
  419280:	mov	w1, w0
  419284:	ldr	x0, [sp, #24]
  419288:	ldr	x0, [x0, #8]
  41928c:	ldr	x0, [x0]
  419290:	mov	x4, x0
  419294:	mov	w3, w1
  419298:	adrp	x0, 425000 <winch@@Base+0x5630>
  41929c:	add	x2, x0, #0xf00
  4192a0:	mov	x1, #0x2a                  	// #42
  4192a4:	adrp	x0, 444000 <PC+0x3788>
  4192a8:	add	x0, x0, #0x330
  4192ac:	bl	401870 <snprintf@plt>
  4192b0:	adrp	x0, 444000 <PC+0x3788>
  4192b4:	add	x0, x0, #0x330
  4192b8:	ldp	x29, x30, [sp], #32
  4192bc:	ret
  4192c0:	stp	x29, x30, [sp, #-32]!
  4192c4:	mov	x29, sp
  4192c8:	str	w0, [sp, #28]
  4192cc:	ldrsw	x0, [sp, #28]
  4192d0:	bl	406cdc <clear@@Base+0x2a90>
  4192d4:	mov	x2, x0
  4192d8:	adrp	x0, 425000 <winch@@Base+0x5630>
  4192dc:	add	x1, x0, #0xf10
  4192e0:	adrp	x0, 444000 <PC+0x3788>
  4192e4:	add	x0, x0, #0x360
  4192e8:	bl	401820 <sprintf@plt>
  4192ec:	adrp	x0, 444000 <PC+0x3788>
  4192f0:	add	x0, x0, #0x360
  4192f4:	ldp	x29, x30, [sp], #32
  4192f8:	ret
  4192fc:	stp	x29, x30, [sp, #-112]!
  419300:	mov	x29, sp
  419304:	str	x19, [sp, #16]
  419308:	str	x0, [sp, #40]
  41930c:	ldr	x0, [sp, #40]
  419310:	cmp	x0, #0x0
  419314:	b.eq	41993c <clear@@Base+0x156f0>  // b.none
  419318:	adrp	x0, 444000 <PC+0x3788>
  41931c:	add	x0, x0, #0x328
  419320:	ldr	x0, [x0]
  419324:	cmp	x0, #0x0
  419328:	b.eq	4193c0 <clear@@Base+0x15174>  // b.none
  41932c:	adrp	x0, 444000 <PC+0x3788>
  419330:	add	x0, x0, #0x328
  419334:	ldr	x0, [x0]
  419338:	ldr	w0, [x0, #16]
  41933c:	and	w0, w0, #0x1f
  419340:	cmp	w0, #0x4
  419344:	b.eq	419374 <clear@@Base+0x15128>  // b.none
  419348:	cmp	w0, #0x8
  41934c:	b.ne	4193b0 <clear@@Base+0x15164>  // b.any
  419350:	adrp	x0, 444000 <PC+0x3788>
  419354:	add	x0, x0, #0x328
  419358:	ldr	x0, [x0]
  41935c:	ldr	x2, [x0, #32]
  419360:	ldr	x0, [sp, #40]
  419364:	mov	x1, x0
  419368:	mov	w0, #0x0                   	// #0
  41936c:	blr	x2
  419370:	b	4193b0 <clear@@Base+0x15164>
  419374:	adrp	x0, 444000 <PC+0x3788>
  419378:	add	x0, x0, #0x328
  41937c:	ldr	x0, [x0]
  419380:	bl	419230 <clear@@Base+0x14fe4>
  419384:	str	x0, [sp, #88]
  419388:	adrp	x0, 444000 <PC+0x3788>
  41938c:	add	x0, x0, #0x328
  419390:	ldr	x0, [x0]
  419394:	ldr	x19, [x0, #24]
  419398:	add	x0, sp, #0x28
  41939c:	mov	x2, #0x0                   	// #0
  4193a0:	ldr	x1, [sp, #88]
  4193a4:	bl	41a130 <clear@@Base+0x15ee4>
  4193a8:	str	w0, [x19]
  4193ac:	nop
  4193b0:	adrp	x0, 444000 <PC+0x3788>
  4193b4:	add	x0, x0, #0x328
  4193b8:	str	xzr, [x0]
  4193bc:	b	419948 <clear@@Base+0x156fc>
  4193c0:	str	wzr, [sp, #84]
  4193c4:	str	xzr, [sp, #72]
  4193c8:	b	419928 <clear@@Base+0x156dc>
  4193cc:	ldr	x0, [sp, #40]
  4193d0:	add	x1, x0, #0x1
  4193d4:	str	x1, [sp, #40]
  4193d8:	ldrb	w0, [x0]
  4193dc:	str	w0, [sp, #100]
  4193e0:	ldr	w0, [sp, #100]
  4193e4:	cmp	w0, #0x6e
  4193e8:	b.eq	4195a0 <clear@@Base+0x15354>  // b.none
  4193ec:	ldr	w0, [sp, #100]
  4193f0:	cmp	w0, #0x6e
  4193f4:	b.gt	4195c0 <clear@@Base+0x15374>
  4193f8:	ldr	w0, [sp, #100]
  4193fc:	cmp	w0, #0x39
  419400:	b.gt	4195c0 <clear@@Base+0x15374>
  419404:	ldr	w0, [sp, #100]
  419408:	cmp	w0, #0x30
  41940c:	b.ge	419588 <clear@@Base+0x1533c>  // b.tcont
  419410:	ldr	w0, [sp, #100]
  419414:	cmp	w0, #0x2d
  419418:	b.eq	419474 <clear@@Base+0x15228>  // b.none
  41941c:	ldr	w0, [sp, #100]
  419420:	cmp	w0, #0x2d
  419424:	b.gt	4195c0 <clear@@Base+0x15374>
  419428:	ldr	w0, [sp, #100]
  41942c:	cmp	w0, #0x2b
  419430:	b.eq	4194d0 <clear@@Base+0x15284>  // b.none
  419434:	ldr	w0, [sp, #100]
  419438:	cmp	w0, #0x2b
  41943c:	b.gt	4195c0 <clear@@Base+0x15374>
  419440:	ldr	w0, [sp, #100]
  419444:	cmp	w0, #0x24
  419448:	b.eq	419928 <clear@@Base+0x156dc>  // b.none
  41944c:	ldr	w0, [sp, #100]
  419450:	cmp	w0, #0x24
  419454:	b.gt	4195c0 <clear@@Base+0x15374>
  419458:	ldr	w0, [sp, #100]
  41945c:	cmp	w0, #0x9
  419460:	b.eq	419928 <clear@@Base+0x156dc>  // b.none
  419464:	ldr	w0, [sp, #100]
  419468:	cmp	w0, #0x20
  41946c:	b.ne	4195c0 <clear@@Base+0x15374>  // b.any
  419470:	b	419928 <clear@@Base+0x156dc>
  419474:	ldr	x0, [sp, #40]
  419478:	ldrb	w0, [x0]
  41947c:	cmp	w0, #0x2d
  419480:	b.ne	41949c <clear@@Base+0x15250>  // b.any
  419484:	ldr	x0, [sp, #40]
  419488:	add	x0, x0, #0x1
  41948c:	str	x0, [sp, #40]
  419490:	ldr	x0, [sp, #40]
  419494:	str	x0, [sp, #72]
  419498:	b	4195c0 <clear@@Base+0x15374>
  41949c:	ldr	x0, [sp, #40]
  4194a0:	ldrb	w0, [x0]
  4194a4:	cmp	w0, #0x2b
  4194a8:	cset	w0, eq  // eq = none
  4194ac:	and	w0, w0, #0xff
  4194b0:	str	w0, [sp, #84]
  4194b4:	ldr	w0, [sp, #84]
  4194b8:	cmp	w0, #0x0
  4194bc:	b.eq	419928 <clear@@Base+0x156dc>  // b.none
  4194c0:	ldr	x0, [sp, #40]
  4194c4:	add	x0, x0, #0x1
  4194c8:	str	x0, [sp, #40]
  4194cc:	b	419928 <clear@@Base+0x156dc>
  4194d0:	adrp	x0, 444000 <PC+0x3788>
  4194d4:	add	x0, x0, #0x320
  4194d8:	mov	w1, #0x1                   	// #1
  4194dc:	str	w1, [x0]
  4194e0:	ldr	x19, [sp, #40]
  4194e4:	mov	w0, #0x2b                  	// #43
  4194e8:	bl	4192c0 <clear@@Base+0x15074>
  4194ec:	mov	x1, x0
  4194f0:	add	x0, sp, #0x40
  4194f4:	mov	x3, #0x0                   	// #0
  4194f8:	mov	x2, x1
  4194fc:	mov	x1, x0
  419500:	mov	x0, x19
  419504:	bl	419f94 <clear@@Base+0x15d48>
  419508:	str	x0, [sp, #40]
  41950c:	ldr	x0, [sp, #40]
  419510:	cmp	x0, #0x0
  419514:	b.eq	419944 <clear@@Base+0x156f8>  // b.none
  419518:	ldr	x0, [sp, #64]
  41951c:	ldrb	w0, [x0]
  419520:	cmp	w0, #0x2b
  419524:	b.ne	41956c <clear@@Base+0x15320>  // b.any
  419528:	adrp	x0, 440000 <winch@@Base+0x20630>
  41952c:	add	x0, x0, #0x880
  419530:	ldr	x0, [x0]
  419534:	cmp	x0, #0x0
  419538:	b.eq	41954c <clear@@Base+0x15300>  // b.none
  41953c:	adrp	x0, 440000 <winch@@Base+0x20630>
  419540:	add	x0, x0, #0x880
  419544:	ldr	x0, [x0]
  419548:	bl	401a90 <free@plt>
  41954c:	ldr	x0, [sp, #64]
  419550:	add	x0, x0, #0x1
  419554:	bl	402308 <setlocale@plt+0x6e8>
  419558:	mov	x1, x0
  41955c:	adrp	x0, 440000 <winch@@Base+0x20630>
  419560:	add	x0, x0, #0x880
  419564:	str	x1, [x0]
  419568:	b	41957c <clear@@Base+0x15330>
  41956c:	mov	x0, #0x40000000            	// #1073741824
  419570:	bl	40bcc4 <clear@@Base+0x7a78>
  419574:	ldr	x0, [sp, #64]
  419578:	bl	40bd1c <clear@@Base+0x7ad0>
  41957c:	ldr	x0, [sp, #64]
  419580:	bl	401a90 <free@plt>
  419584:	b	419928 <clear@@Base+0x156dc>
  419588:	ldr	x0, [sp, #40]
  41958c:	sub	x0, x0, #0x1
  419590:	str	x0, [sp, #40]
  419594:	mov	w0, #0x7a                  	// #122
  419598:	str	w0, [sp, #100]
  41959c:	b	4195c0 <clear@@Base+0x15374>
  4195a0:	adrp	x0, 444000 <PC+0x3788>
  4195a4:	add	x0, x0, #0x368
  4195a8:	ldr	w0, [x0]
  4195ac:	cmp	w0, #0x0
  4195b0:	b.eq	4195bc <clear@@Base+0x15370>  // b.none
  4195b4:	mov	w0, #0x7a                  	// #122
  4195b8:	str	w0, [sp, #100]
  4195bc:	nop
  4195c0:	str	wzr, [sp, #60]
  4195c4:	ldr	x0, [sp, #72]
  4195c8:	cmp	x0, #0x0
  4195cc:	b.ne	419614 <clear@@Base+0x153c8>  // b.any
  4195d0:	ldr	w0, [sp, #100]
  4195d4:	bl	4192c0 <clear@@Base+0x15074>
  4195d8:	str	x0, [sp, #88]
  4195dc:	ldr	w0, [sp, #100]
  4195e0:	cmp	w0, #0x60
  4195e4:	b.le	4195fc <clear@@Base+0x153b0>
  4195e8:	ldr	w0, [sp, #100]
  4195ec:	cmp	w0, #0x7a
  4195f0:	b.gt	4195fc <clear@@Base+0x153b0>
  4195f4:	mov	w0, #0x1                   	// #1
  4195f8:	b	419600 <clear@@Base+0x153b4>
  4195fc:	mov	w0, #0x0                   	// #0
  419600:	str	w0, [sp, #80]
  419604:	ldr	w0, [sp, #100]
  419608:	bl	41a4bc <clear@@Base+0x16270>
  41960c:	str	x0, [sp, #104]
  419610:	b	419708 <clear@@Base+0x154bc>
  419614:	ldr	x0, [sp, #72]
  419618:	str	x0, [sp, #88]
  41961c:	ldr	x0, [sp, #72]
  419620:	ldrb	w0, [x0]
  419624:	cmp	w0, #0x60
  419628:	b.ls	419644 <clear@@Base+0x153f8>  // b.plast
  41962c:	ldr	x0, [sp, #72]
  419630:	ldrb	w0, [x0]
  419634:	cmp	w0, #0x7a
  419638:	b.hi	419644 <clear@@Base+0x153f8>  // b.pmore
  41963c:	mov	w0, #0x1                   	// #1
  419640:	b	419648 <clear@@Base+0x153fc>
  419644:	mov	w0, #0x0                   	// #0
  419648:	str	w0, [sp, #80]
  41964c:	add	x1, sp, #0x3c
  419650:	add	x0, sp, #0x48
  419654:	mov	x2, x1
  419658:	mov	x1, #0x0                   	// #0
  41965c:	bl	41a5b8 <clear@@Base+0x1636c>
  419660:	str	x0, [sp, #104]
  419664:	ldr	x0, [sp, #72]
  419668:	str	x0, [sp, #40]
  41966c:	str	xzr, [sp, #72]
  419670:	ldr	x0, [sp, #40]
  419674:	ldrb	w0, [x0]
  419678:	cmp	w0, #0x0
  41967c:	b.eq	419708 <clear@@Base+0x154bc>  // b.none
  419680:	ldr	x0, [sp, #40]
  419684:	ldrb	w0, [x0]
  419688:	cmp	w0, #0x20
  41968c:	b.eq	419708 <clear@@Base+0x154bc>  // b.none
  419690:	ldr	x0, [sp, #40]
  419694:	ldrb	w0, [x0]
  419698:	cmp	w0, #0x3d
  41969c:	b.ne	419704 <clear@@Base+0x154b8>  // b.any
  4196a0:	ldr	x0, [sp, #104]
  4196a4:	cmp	x0, #0x0
  4196a8:	b.eq	4196f4 <clear@@Base+0x154a8>  // b.none
  4196ac:	ldr	x0, [sp, #104]
  4196b0:	ldr	w0, [x0, #16]
  4196b4:	and	w0, w0, #0x1f
  4196b8:	cmp	w0, #0x8
  4196bc:	b.eq	4196f4 <clear@@Base+0x154a8>  // b.none
  4196c0:	ldr	x0, [sp, #104]
  4196c4:	ldr	w0, [x0, #16]
  4196c8:	and	w0, w0, #0x1f
  4196cc:	cmp	w0, #0x4
  4196d0:	b.eq	4196f4 <clear@@Base+0x154a8>  // b.none
  4196d4:	ldr	x0, [sp, #88]
  4196d8:	str	x0, [sp, #48]
  4196dc:	add	x0, sp, #0x30
  4196e0:	mov	x1, x0
  4196e4:	adrp	x0, 425000 <winch@@Base+0x5630>
  4196e8:	add	x0, x0, #0xf18
  4196ec:	bl	41b35c <error@@Base>
  4196f0:	b	419948 <clear@@Base+0x156fc>
  4196f4:	ldr	x0, [sp, #40]
  4196f8:	add	x0, x0, #0x1
  4196fc:	str	x0, [sp, #40]
  419700:	b	419708 <clear@@Base+0x154bc>
  419704:	str	xzr, [sp, #104]
  419708:	ldr	x0, [sp, #104]
  41970c:	cmp	x0, #0x0
  419710:	b.ne	419758 <clear@@Base+0x1550c>  // b.any
  419714:	ldr	x0, [sp, #88]
  419718:	str	x0, [sp, #48]
  41971c:	ldr	w0, [sp, #60]
  419720:	cmp	w0, #0x1
  419724:	b.ne	419740 <clear@@Base+0x154f4>  // b.any
  419728:	add	x0, sp, #0x30
  41972c:	mov	x1, x0
  419730:	adrp	x0, 425000 <winch@@Base+0x5630>
  419734:	add	x0, x0, #0xf48
  419738:	bl	41b35c <error@@Base>
  41973c:	b	419948 <clear@@Base+0x156fc>
  419740:	add	x0, sp, #0x30
  419744:	mov	x1, x0
  419748:	adrp	x0, 425000 <winch@@Base+0x5630>
  41974c:	add	x0, x0, #0xf88
  419750:	bl	41b35c <error@@Base>
  419754:	b	419948 <clear@@Base+0x156fc>
  419758:	str	xzr, [sp, #64]
  41975c:	ldr	x0, [sp, #104]
  419760:	ldr	w0, [x0, #16]
  419764:	and	w0, w0, #0x1f
  419768:	cmp	w0, #0x8
  41976c:	b.eq	41982c <clear@@Base+0x155e0>  // b.none
  419770:	cmp	w0, #0x8
  419774:	b.gt	4198ec <clear@@Base+0x156a0>
  419778:	cmp	w0, #0x4
  41977c:	b.eq	4198a4 <clear@@Base+0x15658>  // b.none
  419780:	cmp	w0, #0x4
  419784:	b.gt	4198ec <clear@@Base+0x156a0>
  419788:	cmp	w0, #0x1
  41978c:	b.eq	41979c <clear@@Base+0x15550>  // b.none
  419790:	cmp	w0, #0x2
  419794:	b.eq	4197e4 <clear@@Base+0x15598>  // b.none
  419798:	b	4198ec <clear@@Base+0x156a0>
  41979c:	ldr	w0, [sp, #84]
  4197a0:	cmp	w0, #0x0
  4197a4:	b.eq	4197c0 <clear@@Base+0x15574>  // b.none
  4197a8:	ldr	x0, [sp, #104]
  4197ac:	ldr	x0, [x0, #24]
  4197b0:	ldr	x1, [sp, #104]
  4197b4:	ldr	w1, [x1, #20]
  4197b8:	str	w1, [x0]
  4197bc:	b	4198ec <clear@@Base+0x156a0>
  4197c0:	ldr	x0, [sp, #104]
  4197c4:	ldr	w0, [x0, #20]
  4197c8:	cmp	w0, #0x0
  4197cc:	cset	w0, eq  // eq = none
  4197d0:	and	w1, w0, #0xff
  4197d4:	ldr	x0, [sp, #104]
  4197d8:	ldr	x0, [x0, #24]
  4197dc:	str	w1, [x0]
  4197e0:	b	4198ec <clear@@Base+0x156a0>
  4197e4:	ldr	w0, [sp, #84]
  4197e8:	cmp	w0, #0x0
  4197ec:	b.eq	419808 <clear@@Base+0x155bc>  // b.none
  4197f0:	ldr	x0, [sp, #104]
  4197f4:	ldr	x0, [x0, #24]
  4197f8:	ldr	x1, [sp, #104]
  4197fc:	ldr	w1, [x1, #20]
  419800:	str	w1, [x0]
  419804:	b	4198ec <clear@@Base+0x156a0>
  419808:	ldr	x0, [sp, #104]
  41980c:	ldr	w2, [x0, #20]
  419810:	ldr	x0, [sp, #104]
  419814:	ldr	x19, [x0, #24]
  419818:	ldr	w1, [sp, #80]
  41981c:	mov	w0, w2
  419820:	bl	419e44 <clear@@Base+0x15bf8>
  419824:	str	w0, [x19]
  419828:	b	4198ec <clear@@Base+0x156a0>
  41982c:	ldr	x0, [sp, #40]
  419830:	ldrb	w0, [x0]
  419834:	cmp	w0, #0x0
  419838:	b.ne	41985c <clear@@Base+0x15610>  // b.any
  41983c:	adrp	x0, 444000 <PC+0x3788>
  419840:	add	x0, x0, #0x328
  419844:	ldr	x1, [sp, #104]
  419848:	str	x1, [x0]
  41984c:	b	419948 <clear@@Base+0x156fc>
  419850:	ldr	x0, [sp, #40]
  419854:	add	x0, x0, #0x1
  419858:	str	x0, [sp, #40]
  41985c:	ldr	x0, [sp, #40]
  419860:	ldrb	w0, [x0]
  419864:	cmp	w0, #0x20
  419868:	b.eq	419850 <clear@@Base+0x15604>  // b.none
  41986c:	ldr	x4, [sp, #40]
  419870:	ldr	x0, [sp, #104]
  419874:	ldr	x1, [x0, #48]
  419878:	add	x0, sp, #0x40
  41987c:	mov	x3, x1
  419880:	ldr	x2, [sp, #88]
  419884:	mov	x1, x0
  419888:	mov	x0, x4
  41988c:	bl	419f94 <clear@@Base+0x15d48>
  419890:	str	x0, [sp, #40]
  419894:	ldr	x0, [sp, #40]
  419898:	cmp	x0, #0x0
  41989c:	b.ne	4198e8 <clear@@Base+0x1569c>  // b.any
  4198a0:	b	419948 <clear@@Base+0x156fc>
  4198a4:	ldr	x0, [sp, #40]
  4198a8:	ldrb	w0, [x0]
  4198ac:	cmp	w0, #0x0
  4198b0:	b.ne	4198c8 <clear@@Base+0x1567c>  // b.any
  4198b4:	adrp	x0, 444000 <PC+0x3788>
  4198b8:	add	x0, x0, #0x328
  4198bc:	ldr	x1, [sp, #104]
  4198c0:	str	x1, [x0]
  4198c4:	b	419948 <clear@@Base+0x156fc>
  4198c8:	ldr	x0, [sp, #104]
  4198cc:	ldr	x19, [x0, #24]
  4198d0:	add	x0, sp, #0x28
  4198d4:	mov	x2, #0x0                   	// #0
  4198d8:	ldr	x1, [sp, #88]
  4198dc:	bl	41a130 <clear@@Base+0x15ee4>
  4198e0:	str	w0, [x19]
  4198e4:	b	4198ec <clear@@Base+0x156a0>
  4198e8:	nop
  4198ec:	ldr	x0, [sp, #104]
  4198f0:	ldr	x0, [x0, #32]
  4198f4:	cmp	x0, #0x0
  4198f8:	b.eq	419914 <clear@@Base+0x156c8>  // b.none
  4198fc:	ldr	x0, [sp, #104]
  419900:	ldr	x2, [x0, #32]
  419904:	ldr	x0, [sp, #64]
  419908:	mov	x1, x0
  41990c:	mov	w0, #0x0                   	// #0
  419910:	blr	x2
  419914:	ldr	x0, [sp, #64]
  419918:	cmp	x0, #0x0
  41991c:	b.eq	419928 <clear@@Base+0x156dc>  // b.none
  419920:	ldr	x0, [sp, #64]
  419924:	bl	401a90 <free@plt>
  419928:	ldr	x0, [sp, #40]
  41992c:	ldrb	w0, [x0]
  419930:	cmp	w0, #0x0
  419934:	b.ne	4193cc <clear@@Base+0x15180>  // b.any
  419938:	b	419948 <clear@@Base+0x156fc>
  41993c:	nop
  419940:	b	419948 <clear@@Base+0x156fc>
  419944:	nop
  419948:	ldr	x19, [sp, #16]
  41994c:	ldp	x29, x30, [sp], #112
  419950:	ret
  419954:	stp	x29, x30, [sp, #-96]!
  419958:	mov	x29, sp
  41995c:	str	x19, [sp, #16]
  419960:	str	x0, [sp, #56]
  419964:	str	w1, [sp, #52]
  419968:	str	x2, [sp, #40]
  41996c:	str	w3, [sp, #48]
  419970:	ldr	w0, [sp, #48]
  419974:	and	w0, w0, #0x40
  419978:	str	w0, [sp, #92]
  41997c:	ldr	w0, [sp, #48]
  419980:	and	w0, w0, #0xffffffbf
  419984:	str	w0, [sp, #48]
  419988:	ldr	x0, [sp, #56]
  41998c:	cmp	x0, #0x0
  419990:	b.ne	4199a8 <clear@@Base+0x1575c>  // b.any
  419994:	mov	x1, #0x0                   	// #0
  419998:	adrp	x0, 425000 <winch@@Base+0x5630>
  41999c:	add	x0, x0, #0xfb8
  4199a0:	bl	41b35c <error@@Base>
  4199a4:	b	419e38 <clear@@Base+0x15bec>
  4199a8:	ldr	w0, [sp, #48]
  4199ac:	cmp	w0, #0x1
  4199b0:	b.ne	4199ec <clear@@Base+0x157a0>  // b.any
  4199b4:	ldr	x0, [sp, #56]
  4199b8:	ldr	w0, [x0, #16]
  4199bc:	and	w0, w0, #0x40
  4199c0:	cmp	w0, #0x0
  4199c4:	b.eq	4199ec <clear@@Base+0x157a0>  // b.none
  4199c8:	ldr	x0, [sp, #56]
  4199cc:	bl	419230 <clear@@Base+0x14fe4>
  4199d0:	str	x0, [sp, #72]
  4199d4:	add	x0, sp, #0x48
  4199d8:	mov	x1, x0
  4199dc:	adrp	x0, 425000 <winch@@Base+0x5630>
  4199e0:	add	x0, x0, #0xfc8
  4199e4:	bl	41b35c <error@@Base>
  4199e8:	b	419e38 <clear@@Base+0x15bec>
  4199ec:	ldr	w0, [sp, #48]
  4199f0:	cmp	w0, #0x0
  4199f4:	b.ne	419a30 <clear@@Base+0x157e4>  // b.any
  4199f8:	ldr	x0, [sp, #56]
  4199fc:	ldr	w0, [x0, #16]
  419a00:	and	w0, w0, #0x100
  419a04:	cmp	w0, #0x0
  419a08:	b.eq	419a30 <clear@@Base+0x157e4>  // b.none
  419a0c:	ldr	x0, [sp, #56]
  419a10:	bl	419230 <clear@@Base+0x14fe4>
  419a14:	str	x0, [sp, #72]
  419a18:	add	x0, sp, #0x48
  419a1c:	mov	x1, x0
  419a20:	adrp	x0, 425000 <winch@@Base+0x5630>
  419a24:	add	x0, x0, #0xfe8
  419a28:	bl	41b35c <error@@Base>
  419a2c:	b	419e38 <clear@@Base+0x15bec>
  419a30:	ldr	x0, [sp, #56]
  419a34:	ldr	w0, [x0, #16]
  419a38:	and	w0, w0, #0x1f
  419a3c:	cmp	w0, #0x4
  419a40:	b.eq	419a4c <clear@@Base+0x15800>  // b.none
  419a44:	cmp	w0, #0x8
  419a48:	b.ne	419a70 <clear@@Base+0x15824>  // b.any
  419a4c:	ldr	w0, [sp, #48]
  419a50:	cmp	w0, #0x1
  419a54:	b.ne	419a6c <clear@@Base+0x15820>  // b.any
  419a58:	ldr	x0, [sp, #40]
  419a5c:	ldrb	w0, [x0]
  419a60:	cmp	w0, #0x0
  419a64:	b.ne	419a6c <clear@@Base+0x15820>  // b.any
  419a68:	str	wzr, [sp, #48]
  419a6c:	nop
  419a70:	ldr	w0, [sp, #48]
  419a74:	cmp	w0, #0x0
  419a78:	b.eq	419a98 <clear@@Base+0x1584c>  // b.none
  419a7c:	ldr	x0, [sp, #56]
  419a80:	ldr	w0, [x0, #16]
  419a84:	and	w0, w0, #0x80
  419a88:	cmp	w0, #0x0
  419a8c:	b.eq	419a98 <clear@@Base+0x1584c>  // b.none
  419a90:	mov	w0, #0x0                   	// #0
  419a94:	bl	41d4e0 <error@@Base+0x2184>
  419a98:	ldr	w0, [sp, #48]
  419a9c:	cmp	w0, #0x0
  419aa0:	b.eq	419ce0 <clear@@Base+0x15a94>  // b.none
  419aa4:	ldr	x0, [sp, #56]
  419aa8:	ldr	w0, [x0, #16]
  419aac:	and	w0, w0, #0x1f
  419ab0:	cmp	w0, #0x8
  419ab4:	b.eq	419c1c <clear@@Base+0x159d0>  // b.none
  419ab8:	cmp	w0, #0x8
  419abc:	b.gt	419d04 <clear@@Base+0x15ab8>
  419ac0:	cmp	w0, #0x4
  419ac4:	b.eq	419c40 <clear@@Base+0x159f4>  // b.none
  419ac8:	cmp	w0, #0x4
  419acc:	b.gt	419d04 <clear@@Base+0x15ab8>
  419ad0:	cmp	w0, #0x1
  419ad4:	b.eq	419ae4 <clear@@Base+0x15898>  // b.none
  419ad8:	cmp	w0, #0x2
  419adc:	b.eq	419b80 <clear@@Base+0x15934>  // b.none
  419ae0:	b	419d04 <clear@@Base+0x15ab8>
  419ae4:	ldr	w0, [sp, #48]
  419ae8:	cmp	w0, #0x3
  419aec:	b.eq	419b58 <clear@@Base+0x1590c>  // b.none
  419af0:	ldr	w0, [sp, #48]
  419af4:	cmp	w0, #0x3
  419af8:	b.gt	419ce8 <clear@@Base+0x15a9c>
  419afc:	ldr	w0, [sp, #48]
  419b00:	cmp	w0, #0x1
  419b04:	b.eq	419b18 <clear@@Base+0x158cc>  // b.none
  419b08:	ldr	w0, [sp, #48]
  419b0c:	cmp	w0, #0x2
  419b10:	b.eq	419b40 <clear@@Base+0x158f4>  // b.none
  419b14:	b	419ce8 <clear@@Base+0x15a9c>
  419b18:	ldr	x0, [sp, #56]
  419b1c:	ldr	x0, [x0, #24]
  419b20:	ldr	w0, [x0]
  419b24:	cmp	w0, #0x0
  419b28:	cset	w0, eq  // eq = none
  419b2c:	and	w1, w0, #0xff
  419b30:	ldr	x0, [sp, #56]
  419b34:	ldr	x0, [x0, #24]
  419b38:	str	w1, [x0]
  419b3c:	b	419b7c <clear@@Base+0x15930>
  419b40:	ldr	x0, [sp, #56]
  419b44:	ldr	x0, [x0, #24]
  419b48:	ldr	x1, [sp, #56]
  419b4c:	ldr	w1, [x1, #20]
  419b50:	str	w1, [x0]
  419b54:	b	419b7c <clear@@Base+0x15930>
  419b58:	ldr	x0, [sp, #56]
  419b5c:	ldr	w0, [x0, #20]
  419b60:	cmp	w0, #0x0
  419b64:	cset	w0, eq  // eq = none
  419b68:	and	w1, w0, #0xff
  419b6c:	ldr	x0, [sp, #56]
  419b70:	ldr	x0, [x0, #24]
  419b74:	str	w1, [x0]
  419b78:	nop
  419b7c:	b	419ce8 <clear@@Base+0x15a9c>
  419b80:	ldr	w0, [sp, #48]
  419b84:	cmp	w0, #0x3
  419b88:	b.eq	419bf4 <clear@@Base+0x159a8>  // b.none
  419b8c:	ldr	w0, [sp, #48]
  419b90:	cmp	w0, #0x3
  419b94:	b.gt	419cf0 <clear@@Base+0x15aa4>
  419b98:	ldr	w0, [sp, #48]
  419b9c:	cmp	w0, #0x1
  419ba0:	b.eq	419bb4 <clear@@Base+0x15968>  // b.none
  419ba4:	ldr	w0, [sp, #48]
  419ba8:	cmp	w0, #0x2
  419bac:	b.eq	419bdc <clear@@Base+0x15990>  // b.none
  419bb0:	b	419cf0 <clear@@Base+0x15aa4>
  419bb4:	ldr	x0, [sp, #56]
  419bb8:	ldr	x0, [x0, #24]
  419bbc:	ldr	w2, [x0]
  419bc0:	ldr	x0, [sp, #56]
  419bc4:	ldr	x19, [x0, #24]
  419bc8:	ldr	w1, [sp, #52]
  419bcc:	mov	w0, w2
  419bd0:	bl	419e44 <clear@@Base+0x15bf8>
  419bd4:	str	w0, [x19]
  419bd8:	b	419c18 <clear@@Base+0x159cc>
  419bdc:	ldr	x0, [sp, #56]
  419be0:	ldr	x0, [x0, #24]
  419be4:	ldr	x1, [sp, #56]
  419be8:	ldr	w1, [x1, #20]
  419bec:	str	w1, [x0]
  419bf0:	b	419c18 <clear@@Base+0x159cc>
  419bf4:	ldr	x0, [sp, #56]
  419bf8:	ldr	w2, [x0, #20]
  419bfc:	ldr	x0, [sp, #56]
  419c00:	ldr	x19, [x0, #24]
  419c04:	ldr	w1, [sp, #52]
  419c08:	mov	w0, w2
  419c0c:	bl	419e44 <clear@@Base+0x15bf8>
  419c10:	str	w0, [x19]
  419c14:	nop
  419c18:	b	419cf0 <clear@@Base+0x15aa4>
  419c1c:	ldr	w0, [sp, #48]
  419c20:	sub	w0, w0, #0x2
  419c24:	cmp	w0, #0x1
  419c28:	b.hi	419cf8 <clear@@Base+0x15aac>  // b.pmore
  419c2c:	mov	x1, #0x0                   	// #0
  419c30:	adrp	x0, 426000 <winch@@Base+0x6630>
  419c34:	add	x0, x0, #0x8
  419c38:	bl	41b35c <error@@Base>
  419c3c:	b	419e38 <clear@@Base+0x15bec>
  419c40:	ldr	w0, [sp, #48]
  419c44:	cmp	w0, #0x3
  419c48:	b.eq	419cc4 <clear@@Base+0x15a78>  // b.none
  419c4c:	ldr	w0, [sp, #48]
  419c50:	cmp	w0, #0x3
  419c54:	b.gt	419d00 <clear@@Base+0x15ab4>
  419c58:	ldr	w0, [sp, #48]
  419c5c:	cmp	w0, #0x1
  419c60:	b.eq	419c74 <clear@@Base+0x15a28>  // b.none
  419c64:	ldr	w0, [sp, #48]
  419c68:	cmp	w0, #0x2
  419c6c:	b.eq	419cac <clear@@Base+0x15a60>  // b.none
  419c70:	b	419d00 <clear@@Base+0x15ab4>
  419c74:	add	x1, sp, #0x54
  419c78:	add	x0, sp, #0x28
  419c7c:	mov	x2, x1
  419c80:	mov	x1, #0x0                   	// #0
  419c84:	bl	41a130 <clear@@Base+0x15ee4>
  419c88:	str	w0, [sp, #88]
  419c8c:	ldr	w0, [sp, #84]
  419c90:	cmp	w0, #0x0
  419c94:	b.ne	419cd8 <clear@@Base+0x15a8c>  // b.any
  419c98:	ldr	x0, [sp, #56]
  419c9c:	ldr	x0, [x0, #24]
  419ca0:	ldr	w1, [sp, #88]
  419ca4:	str	w1, [x0]
  419ca8:	b	419cd8 <clear@@Base+0x15a8c>
  419cac:	ldr	x0, [sp, #56]
  419cb0:	ldr	x0, [x0, #24]
  419cb4:	ldr	x1, [sp, #56]
  419cb8:	ldr	w1, [x1, #20]
  419cbc:	str	w1, [x0]
  419cc0:	b	419cdc <clear@@Base+0x15a90>
  419cc4:	mov	x1, #0x0                   	// #0
  419cc8:	adrp	x0, 426000 <winch@@Base+0x6630>
  419ccc:	add	x0, x0, #0x38
  419cd0:	bl	41b35c <error@@Base>
  419cd4:	b	419e38 <clear@@Base+0x15bec>
  419cd8:	nop
  419cdc:	b	419d00 <clear@@Base+0x15ab4>
  419ce0:	nop
  419ce4:	b	419d04 <clear@@Base+0x15ab8>
  419ce8:	nop
  419cec:	b	419d04 <clear@@Base+0x15ab8>
  419cf0:	nop
  419cf4:	b	419d04 <clear@@Base+0x15ab8>
  419cf8:	nop
  419cfc:	b	419d04 <clear@@Base+0x15ab8>
  419d00:	nop
  419d04:	ldr	x0, [sp, #56]
  419d08:	ldr	x0, [x0, #32]
  419d0c:	cmp	x0, #0x0
  419d10:	b.eq	419d3c <clear@@Base+0x15af0>  // b.none
  419d14:	ldr	x0, [sp, #56]
  419d18:	ldr	x2, [x0, #32]
  419d1c:	ldr	w0, [sp, #48]
  419d20:	cmp	w0, #0x0
  419d24:	b.ne	419d30 <clear@@Base+0x15ae4>  // b.any
  419d28:	mov	w0, #0x1                   	// #1
  419d2c:	b	419d34 <clear@@Base+0x15ae8>
  419d30:	mov	w0, #0x2                   	// #2
  419d34:	ldr	x1, [sp, #40]
  419d38:	blr	x2
  419d3c:	ldr	w0, [sp, #48]
  419d40:	cmp	w0, #0x0
  419d44:	b.eq	419d60 <clear@@Base+0x15b14>  // b.none
  419d48:	ldr	x0, [sp, #56]
  419d4c:	ldr	w0, [x0, #16]
  419d50:	and	w0, w0, #0x80
  419d54:	cmp	w0, #0x0
  419d58:	b.eq	419d60 <clear@@Base+0x15b14>  // b.none
  419d5c:	bl	41e94c <error@@Base+0x35f0>
  419d60:	ldr	w0, [sp, #92]
  419d64:	cmp	w0, #0x0
  419d68:	b.ne	419dfc <clear@@Base+0x15bb0>  // b.any
  419d6c:	ldr	x0, [sp, #56]
  419d70:	ldr	w0, [x0, #16]
  419d74:	and	w0, w0, #0x1f
  419d78:	cmp	w0, #0x8
  419d7c:	b.eq	419e04 <clear@@Base+0x15bb8>  // b.none
  419d80:	cmp	w0, #0x8
  419d84:	b.gt	419e08 <clear@@Base+0x15bbc>
  419d88:	cmp	w0, #0x2
  419d8c:	b.gt	419d9c <clear@@Base+0x15b50>
  419d90:	cmp	w0, #0x0
  419d94:	b.gt	419da8 <clear@@Base+0x15b5c>
  419d98:	b	419e08 <clear@@Base+0x15bbc>
  419d9c:	cmp	w0, #0x4
  419da0:	b.eq	419dd8 <clear@@Base+0x15b8c>  // b.none
  419da4:	b	419e08 <clear@@Base+0x15bbc>
  419da8:	ldr	x0, [sp, #56]
  419dac:	ldr	x0, [x0, #24]
  419db0:	ldr	w0, [x0]
  419db4:	ldr	x1, [sp, #56]
  419db8:	sxtw	x0, w0
  419dbc:	add	x0, x0, #0x4
  419dc0:	lsl	x0, x0, #3
  419dc4:	add	x0, x1, x0
  419dc8:	ldr	x0, [x0, #8]
  419dcc:	mov	x1, #0x0                   	// #0
  419dd0:	bl	41b35c <error@@Base>
  419dd4:	b	419e08 <clear@@Base+0x15bbc>
  419dd8:	ldr	x0, [sp, #56]
  419ddc:	ldr	x0, [x0, #24]
  419de0:	ldr	w0, [x0]
  419de4:	str	w0, [sp, #72]
  419de8:	ldr	x0, [sp, #56]
  419dec:	ldr	x0, [x0, #48]
  419df0:	add	x1, sp, #0x48
  419df4:	bl	41b35c <error@@Base>
  419df8:	b	419e08 <clear@@Base+0x15bbc>
  419dfc:	nop
  419e00:	b	419e08 <clear@@Base+0x15bbc>
  419e04:	nop
  419e08:	ldr	w0, [sp, #48]
  419e0c:	cmp	w0, #0x0
  419e10:	b.eq	419e38 <clear@@Base+0x15bec>  // b.none
  419e14:	ldr	x0, [sp, #56]
  419e18:	ldr	w0, [x0, #16]
  419e1c:	and	w0, w0, #0x20
  419e20:	cmp	w0, #0x0
  419e24:	b.eq	419e38 <clear@@Base+0x15bec>  // b.none
  419e28:	adrp	x0, 445000 <PC+0x4788>
  419e2c:	add	x0, x0, #0x21c
  419e30:	mov	w1, #0x1                   	// #1
  419e34:	str	w1, [x0]
  419e38:	ldr	x19, [sp, #16]
  419e3c:	ldp	x29, x30, [sp], #96
  419e40:	ret
  419e44:	sub	sp, sp, #0x10
  419e48:	str	w0, [sp, #12]
  419e4c:	str	w1, [sp, #8]
  419e50:	ldr	w0, [sp, #8]
  419e54:	cmp	w0, #0x0
  419e58:	b.eq	419e70 <clear@@Base+0x15c24>  // b.none
  419e5c:	ldr	w0, [sp, #12]
  419e60:	cmp	w0, #0x1
  419e64:	cset	w0, ne  // ne = any
  419e68:	and	w0, w0, #0xff
  419e6c:	b	419e88 <clear@@Base+0x15c3c>
  419e70:	ldr	w0, [sp, #12]
  419e74:	cmp	w0, #0x2
  419e78:	b.ne	419e84 <clear@@Base+0x15c38>  // b.any
  419e7c:	mov	w0, #0x0                   	// #0
  419e80:	b	419e88 <clear@@Base+0x15c3c>
  419e84:	mov	w0, #0x2                   	// #2
  419e88:	add	sp, sp, #0x10
  419e8c:	ret
  419e90:	sub	sp, sp, #0x10
  419e94:	str	x0, [sp, #8]
  419e98:	ldr	x0, [sp, #8]
  419e9c:	cmp	x0, #0x0
  419ea0:	b.ne	419eac <clear@@Base+0x15c60>  // b.any
  419ea4:	mov	w0, #0x0                   	// #0
  419ea8:	b	419ed0 <clear@@Base+0x15c84>
  419eac:	ldr	x0, [sp, #8]
  419eb0:	ldr	w1, [x0, #16]
  419eb4:	mov	w0, #0x53                  	// #83
  419eb8:	and	w0, w1, w0
  419ebc:	cmp	w0, #0x0
  419ec0:	b.eq	419ecc <clear@@Base+0x15c80>  // b.none
  419ec4:	mov	w0, #0x0                   	// #0
  419ec8:	b	419ed0 <clear@@Base+0x15c84>
  419ecc:	mov	w0, #0x1                   	// #1
  419ed0:	add	sp, sp, #0x10
  419ed4:	ret
  419ed8:	sub	sp, sp, #0x10
  419edc:	str	x0, [sp, #8]
  419ee0:	ldr	x0, [sp, #8]
  419ee4:	cmp	x0, #0x0
  419ee8:	b.eq	419f00 <clear@@Base+0x15cb4>  // b.none
  419eec:	ldr	x0, [sp, #8]
  419ef0:	ldr	w0, [x0, #16]
  419ef4:	and	w0, w0, #0xc
  419ef8:	cmp	w0, #0x0
  419efc:	b.ne	419f0c <clear@@Base+0x15cc0>  // b.any
  419f00:	adrp	x0, 426000 <winch@@Base+0x6630>
  419f04:	add	x0, x0, #0x60
  419f08:	b	419f14 <clear@@Base+0x15cc8>
  419f0c:	ldr	x0, [sp, #8]
  419f10:	ldr	x0, [x0, #40]
  419f14:	add	sp, sp, #0x10
  419f18:	ret
  419f1c:	adrp	x0, 444000 <PC+0x3788>
  419f20:	add	x0, x0, #0x328
  419f24:	ldr	x0, [x0]
  419f28:	cmp	x0, #0x0
  419f2c:	cset	w0, ne  // ne = any
  419f30:	and	w0, w0, #0xff
  419f34:	ret
  419f38:	stp	x29, x30, [sp, #-48]!
  419f3c:	mov	x29, sp
  419f40:	str	x0, [sp, #24]
  419f44:	ldr	x0, [sp, #24]
  419f48:	str	x0, [sp, #40]
  419f4c:	add	x0, sp, #0x28
  419f50:	mov	x1, x0
  419f54:	adrp	x0, 426000 <winch@@Base+0x6630>
  419f58:	add	x0, x0, #0x68
  419f5c:	bl	41b35c <error@@Base>
  419f60:	nop
  419f64:	ldp	x29, x30, [sp], #48
  419f68:	ret
  419f6c:	stp	x29, x30, [sp, #-16]!
  419f70:	mov	x29, sp
  419f74:	adrp	x0, 444000 <PC+0x3788>
  419f78:	add	x0, x0, #0x328
  419f7c:	ldr	x0, [x0]
  419f80:	bl	419230 <clear@@Base+0x14fe4>
  419f84:	bl	419f38 <clear@@Base+0x15cec>
  419f88:	nop
  419f8c:	ldp	x29, x30, [sp], #16
  419f90:	ret
  419f94:	stp	x29, x30, [sp, #-64]!
  419f98:	mov	x29, sp
  419f9c:	str	x0, [sp, #40]
  419fa0:	str	x1, [sp, #32]
  419fa4:	str	x2, [sp, #24]
  419fa8:	str	x3, [sp, #16]
  419fac:	ldr	x0, [sp, #40]
  419fb0:	ldrb	w0, [x0]
  419fb4:	cmp	w0, #0x0
  419fb8:	b.ne	419fcc <clear@@Base+0x15d80>  // b.any
  419fbc:	ldr	x0, [sp, #24]
  419fc0:	bl	419f38 <clear@@Base+0x15cec>
  419fc4:	mov	x0, #0x0                   	// #0
  419fc8:	b	41a0c4 <clear@@Base+0x15e78>
  419fcc:	ldr	x0, [sp, #40]
  419fd0:	bl	4017b0 <strlen@plt>
  419fd4:	add	w0, w0, #0x1
  419fd8:	mov	w1, #0x1                   	// #1
  419fdc:	bl	402344 <setlocale@plt+0x724>
  419fe0:	mov	x1, x0
  419fe4:	ldr	x0, [sp, #32]
  419fe8:	str	x1, [x0]
  419fec:	ldr	x0, [sp, #32]
  419ff0:	ldr	x0, [x0]
  419ff4:	str	x0, [sp, #48]
  419ff8:	ldr	x0, [sp, #40]
  419ffc:	str	x0, [sp, #56]
  41a000:	b	41a0a8 <clear@@Base+0x15e5c>
  41a004:	adrp	x0, 445000 <PC+0x4788>
  41a008:	add	x0, x0, #0x288
  41a00c:	ldr	w0, [x0]
  41a010:	cmp	w0, #0x0
  41a014:	b.eq	41a04c <clear@@Base+0x15e00>  // b.none
  41a018:	ldr	x0, [sp, #56]
  41a01c:	ldrb	w0, [x0]
  41a020:	cmp	w0, #0x5c
  41a024:	b.ne	41a04c <clear@@Base+0x15e00>  // b.any
  41a028:	ldr	x0, [sp, #56]
  41a02c:	add	x0, x0, #0x1
  41a030:	ldrb	w0, [x0]
  41a034:	cmp	w0, #0x0
  41a038:	b.eq	41a04c <clear@@Base+0x15e00>  // b.none
  41a03c:	ldr	x0, [sp, #56]
  41a040:	add	x0, x0, #0x1
  41a044:	str	x0, [sp, #56]
  41a048:	b	41a084 <clear@@Base+0x15e38>
  41a04c:	ldr	x0, [sp, #56]
  41a050:	ldrb	w0, [x0]
  41a054:	cmp	w0, #0x24
  41a058:	b.eq	41a0b8 <clear@@Base+0x15e6c>  // b.none
  41a05c:	ldr	x0, [sp, #16]
  41a060:	cmp	x0, #0x0
  41a064:	b.eq	41a084 <clear@@Base+0x15e38>  // b.none
  41a068:	ldr	x0, [sp, #56]
  41a06c:	ldrb	w0, [x0]
  41a070:	mov	w1, w0
  41a074:	ldr	x0, [sp, #16]
  41a078:	bl	401aa0 <strchr@plt>
  41a07c:	cmp	x0, #0x0
  41a080:	b.eq	41a0b8 <clear@@Base+0x15e6c>  // b.none
  41a084:	ldr	x0, [sp, #48]
  41a088:	add	x1, x0, #0x1
  41a08c:	str	x1, [sp, #48]
  41a090:	ldr	x1, [sp, #56]
  41a094:	ldrb	w1, [x1]
  41a098:	strb	w1, [x0]
  41a09c:	ldr	x0, [sp, #56]
  41a0a0:	add	x0, x0, #0x1
  41a0a4:	str	x0, [sp, #56]
  41a0a8:	ldr	x0, [sp, #56]
  41a0ac:	ldrb	w0, [x0]
  41a0b0:	cmp	w0, #0x0
  41a0b4:	b.ne	41a004 <clear@@Base+0x15db8>  // b.any
  41a0b8:	ldr	x0, [sp, #48]
  41a0bc:	strb	wzr, [x0]
  41a0c0:	ldr	x0, [sp, #56]
  41a0c4:	ldp	x29, x30, [sp], #64
  41a0c8:	ret
  41a0cc:	stp	x29, x30, [sp, #-48]!
  41a0d0:	mov	x29, sp
  41a0d4:	str	x0, [sp, #24]
  41a0d8:	str	x1, [sp, #16]
  41a0dc:	ldr	x0, [sp, #16]
  41a0e0:	cmp	x0, #0x0
  41a0e4:	b.eq	41a0fc <clear@@Base+0x15eb0>  // b.none
  41a0e8:	ldr	x0, [sp, #16]
  41a0ec:	mov	w1, #0x1                   	// #1
  41a0f0:	str	w1, [x0]
  41a0f4:	mov	w0, #0xffffffff            	// #-1
  41a0f8:	b	41a128 <clear@@Base+0x15edc>
  41a0fc:	ldr	x0, [sp, #24]
  41a100:	cmp	x0, #0x0
  41a104:	b.eq	41a124 <clear@@Base+0x15ed8>  // b.none
  41a108:	ldr	x0, [sp, #24]
  41a10c:	str	x0, [sp, #40]
  41a110:	add	x0, sp, #0x28
  41a114:	mov	x1, x0
  41a118:	adrp	x0, 426000 <winch@@Base+0x6630>
  41a11c:	add	x0, x0, #0x88
  41a120:	bl	41b35c <error@@Base>
  41a124:	mov	w0, #0xffffffff            	// #-1
  41a128:	ldp	x29, x30, [sp], #48
  41a12c:	ret
  41a130:	stp	x29, x30, [sp, #-64]!
  41a134:	mov	x29, sp
  41a138:	str	x0, [sp, #40]
  41a13c:	str	x1, [sp, #32]
  41a140:	str	x2, [sp, #24]
  41a144:	ldr	x0, [sp, #40]
  41a148:	ldr	x0, [x0]
  41a14c:	bl	40239c <setlocale@plt+0x77c>
  41a150:	str	x0, [sp, #56]
  41a154:	str	wzr, [sp, #48]
  41a158:	ldr	x0, [sp, #56]
  41a15c:	ldrb	w0, [x0]
  41a160:	cmp	w0, #0x2d
  41a164:	b.ne	41a17c <clear@@Base+0x15f30>  // b.any
  41a168:	mov	w0, #0x1                   	// #1
  41a16c:	str	w0, [sp, #48]
  41a170:	ldr	x0, [sp, #56]
  41a174:	add	x0, x0, #0x1
  41a178:	str	x0, [sp, #56]
  41a17c:	ldr	x0, [sp, #56]
  41a180:	ldrb	w0, [x0]
  41a184:	cmp	w0, #0x2f
  41a188:	b.ls	41a19c <clear@@Base+0x15f50>  // b.plast
  41a18c:	ldr	x0, [sp, #56]
  41a190:	ldrb	w0, [x0]
  41a194:	cmp	w0, #0x39
  41a198:	b.ls	41a1ac <clear@@Base+0x15f60>  // b.plast
  41a19c:	ldr	x1, [sp, #24]
  41a1a0:	ldr	x0, [sp, #32]
  41a1a4:	bl	41a0cc <clear@@Base+0x15e80>
  41a1a8:	b	41a244 <clear@@Base+0x15ff8>
  41a1ac:	str	wzr, [sp, #52]
  41a1b0:	b	41a1e8 <clear@@Base+0x15f9c>
  41a1b4:	ldr	w1, [sp, #52]
  41a1b8:	mov	w0, w1
  41a1bc:	lsl	w0, w0, #2
  41a1c0:	add	w0, w0, w1
  41a1c4:	lsl	w0, w0, #1
  41a1c8:	mov	w2, w0
  41a1cc:	ldr	x0, [sp, #56]
  41a1d0:	add	x1, x0, #0x1
  41a1d4:	str	x1, [sp, #56]
  41a1d8:	ldrb	w0, [x0]
  41a1dc:	add	w0, w2, w0
  41a1e0:	sub	w0, w0, #0x30
  41a1e4:	str	w0, [sp, #52]
  41a1e8:	ldr	x0, [sp, #56]
  41a1ec:	ldrb	w0, [x0]
  41a1f0:	cmp	w0, #0x2f
  41a1f4:	b.ls	41a208 <clear@@Base+0x15fbc>  // b.plast
  41a1f8:	ldr	x0, [sp, #56]
  41a1fc:	ldrb	w0, [x0]
  41a200:	cmp	w0, #0x39
  41a204:	b.ls	41a1b4 <clear@@Base+0x15f68>  // b.plast
  41a208:	ldr	x0, [sp, #40]
  41a20c:	ldr	x1, [sp, #56]
  41a210:	str	x1, [x0]
  41a214:	ldr	x0, [sp, #24]
  41a218:	cmp	x0, #0x0
  41a21c:	b.eq	41a228 <clear@@Base+0x15fdc>  // b.none
  41a220:	ldr	x0, [sp, #24]
  41a224:	str	wzr, [x0]
  41a228:	ldr	w0, [sp, #48]
  41a22c:	cmp	w0, #0x0
  41a230:	b.eq	41a240 <clear@@Base+0x15ff4>  // b.none
  41a234:	ldr	w0, [sp, #52]
  41a238:	neg	w0, w0
  41a23c:	str	w0, [sp, #52]
  41a240:	ldr	w0, [sp, #52]
  41a244:	ldp	x29, x30, [sp], #64
  41a248:	ret
  41a24c:	stp	x29, x30, [sp, #-80]!
  41a250:	mov	x29, sp
  41a254:	str	x0, [sp, #40]
  41a258:	str	x1, [sp, #32]
  41a25c:	str	x2, [sp, #24]
  41a260:	str	xzr, [sp, #64]
  41a264:	str	wzr, [sp, #60]
  41a268:	ldr	x0, [sp, #40]
  41a26c:	ldr	x0, [x0]
  41a270:	bl	40239c <setlocale@plt+0x77c>
  41a274:	str	x0, [sp, #72]
  41a278:	ldr	x0, [sp, #72]
  41a27c:	ldrb	w0, [x0]
  41a280:	cmp	w0, #0x2f
  41a284:	b.ls	41a298 <clear@@Base+0x1604c>  // b.plast
  41a288:	ldr	x0, [sp, #72]
  41a28c:	ldrb	w0, [x0]
  41a290:	cmp	w0, #0x39
  41a294:	b.ls	41a2f4 <clear@@Base+0x160a8>  // b.plast
  41a298:	ldr	x1, [sp, #24]
  41a29c:	ldr	x0, [sp, #32]
  41a2a0:	bl	41a0cc <clear@@Base+0x15e80>
  41a2a4:	sxtw	x0, w0
  41a2a8:	b	41a3ac <clear@@Base+0x16160>
  41a2ac:	ldr	x1, [sp, #64]
  41a2b0:	mov	x0, x1
  41a2b4:	lsl	x0, x0, #2
  41a2b8:	add	x0, x0, x1
  41a2bc:	lsl	x0, x0, #1
  41a2c0:	mov	x1, x0
  41a2c4:	ldr	x0, [sp, #72]
  41a2c8:	ldrb	w0, [x0]
  41a2cc:	sub	w0, w0, #0x30
  41a2d0:	sxtw	x0, w0
  41a2d4:	add	x0, x1, x0
  41a2d8:	str	x0, [sp, #64]
  41a2dc:	ldr	w0, [sp, #60]
  41a2e0:	add	w0, w0, #0x1
  41a2e4:	str	w0, [sp, #60]
  41a2e8:	ldr	x0, [sp, #72]
  41a2ec:	add	x0, x0, #0x1
  41a2f0:	str	x0, [sp, #72]
  41a2f4:	ldr	x0, [sp, #72]
  41a2f8:	ldrb	w0, [x0]
  41a2fc:	cmp	w0, #0x2f
  41a300:	b.ls	41a314 <clear@@Base+0x160c8>  // b.plast
  41a304:	ldr	x0, [sp, #72]
  41a308:	ldrb	w0, [x0]
  41a30c:	cmp	w0, #0x39
  41a310:	b.ls	41a2ac <clear@@Base+0x16060>  // b.plast
  41a314:	ldr	w0, [sp, #60]
  41a318:	cmp	w0, #0x6
  41a31c:	b.le	41a374 <clear@@Base+0x16128>
  41a320:	b	41a344 <clear@@Base+0x160f8>
  41a324:	ldr	x0, [sp, #64]
  41a328:	mov	x1, #0x6666666666666666    	// #7378697629483820646
  41a32c:	movk	x1, #0x6667
  41a330:	smulh	x1, x0, x1
  41a334:	asr	x1, x1, #2
  41a338:	asr	x0, x0, #63
  41a33c:	sub	x0, x1, x0
  41a340:	str	x0, [sp, #64]
  41a344:	ldr	w0, [sp, #60]
  41a348:	sub	w1, w0, #0x1
  41a34c:	str	w1, [sp, #60]
  41a350:	cmp	w0, #0x6
  41a354:	b.gt	41a324 <clear@@Base+0x160d8>
  41a358:	b	41a388 <clear@@Base+0x1613c>
  41a35c:	ldr	x1, [sp, #64]
  41a360:	mov	x0, x1
  41a364:	lsl	x0, x0, #2
  41a368:	add	x0, x0, x1
  41a36c:	lsl	x0, x0, #1
  41a370:	str	x0, [sp, #64]
  41a374:	ldr	w0, [sp, #60]
  41a378:	add	w1, w0, #0x1
  41a37c:	str	w1, [sp, #60]
  41a380:	cmp	w0, #0x5
  41a384:	b.le	41a35c <clear@@Base+0x16110>
  41a388:	ldr	x0, [sp, #40]
  41a38c:	ldr	x1, [sp, #72]
  41a390:	str	x1, [x0]
  41a394:	ldr	x0, [sp, #24]
  41a398:	cmp	x0, #0x0
  41a39c:	b.eq	41a3a8 <clear@@Base+0x1615c>  // b.none
  41a3a0:	ldr	x0, [sp, #24]
  41a3a4:	str	wzr, [x0]
  41a3a8:	ldr	x0, [sp, #64]
  41a3ac:	ldp	x29, x30, [sp], #80
  41a3b0:	ret
  41a3b4:	adrp	x0, 444000 <PC+0x3788>
  41a3b8:	add	x0, x0, #0x368
  41a3bc:	ldr	w0, [x0]
  41a3c0:	cmp	w0, #0x0
  41a3c4:	b.ne	41a3d8 <clear@@Base+0x1618c>  // b.any
  41a3c8:	adrp	x0, 445000 <PC+0x4788>
  41a3cc:	add	x0, x0, #0x278
  41a3d0:	ldr	w0, [x0]
  41a3d4:	b	41a3f8 <clear@@Base+0x161ac>
  41a3d8:	adrp	x0, 445000 <PC+0x4788>
  41a3dc:	add	x0, x0, #0x278
  41a3e0:	ldr	w0, [x0]
  41a3e4:	cmp	w0, #0x0
  41a3e8:	b.eq	41a3f4 <clear@@Base+0x161a8>  // b.none
  41a3ec:	mov	w0, #0x2                   	// #2
  41a3f0:	b	41a3f8 <clear@@Base+0x161ac>
  41a3f4:	mov	w0, #0x1                   	// #1
  41a3f8:	ret
  41a3fc:	stp	x29, x30, [sp, #-32]!
  41a400:	mov	x29, sp
  41a404:	adrp	x0, 426000 <winch@@Base+0x6630>
  41a408:	add	x0, x0, #0xee8
  41a40c:	bl	40e4d8 <clear@@Base+0xa28c>
  41a410:	str	x0, [sp, #16]
  41a414:	ldr	x0, [sp, #16]
  41a418:	bl	40e588 <clear@@Base+0xa33c>
  41a41c:	cmp	w0, #0x0
  41a420:	b.ne	41a434 <clear@@Base+0x161e8>  // b.any
  41a424:	adrp	x0, 444000 <PC+0x3788>
  41a428:	add	x0, x0, #0x368
  41a42c:	mov	w1, #0x1                   	// #1
  41a430:	str	w1, [x0]
  41a434:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41a438:	add	x0, x0, #0xba8
  41a43c:	str	x0, [sp, #24]
  41a440:	b	41a49c <clear@@Base+0x16250>
  41a444:	ldr	x0, [sp, #24]
  41a448:	ldr	x0, [x0, #24]
  41a44c:	cmp	x0, #0x0
  41a450:	b.eq	41a468 <clear@@Base+0x1621c>  // b.none
  41a454:	ldr	x0, [sp, #24]
  41a458:	ldr	x0, [x0, #24]
  41a45c:	ldr	x1, [sp, #24]
  41a460:	ldr	w1, [x1, #20]
  41a464:	str	w1, [x0]
  41a468:	ldr	x0, [sp, #24]
  41a46c:	ldr	w0, [x0, #16]
  41a470:	and	w0, w0, #0x200
  41a474:	cmp	w0, #0x0
  41a478:	b.eq	41a490 <clear@@Base+0x16244>  // b.none
  41a47c:	ldr	x0, [sp, #24]
  41a480:	ldr	x2, [x0, #32]
  41a484:	mov	x1, #0x0                   	// #0
  41a488:	mov	w0, #0x0                   	// #0
  41a48c:	blr	x2
  41a490:	ldr	x0, [sp, #24]
  41a494:	add	x0, x0, #0x40
  41a498:	str	x0, [sp, #24]
  41a49c:	ldr	x0, [sp, #24]
  41a4a0:	ldrb	w0, [x0]
  41a4a4:	cmp	w0, #0x0
  41a4a8:	b.ne	41a444 <clear@@Base+0x161f8>  // b.any
  41a4ac:	nop
  41a4b0:	nop
  41a4b4:	ldp	x29, x30, [sp], #32
  41a4b8:	ret
  41a4bc:	sub	sp, sp, #0x20
  41a4c0:	str	w0, [sp, #12]
  41a4c4:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41a4c8:	add	x0, x0, #0xba8
  41a4cc:	str	x0, [sp, #24]
  41a4d0:	b	41a534 <clear@@Base+0x162e8>
  41a4d4:	ldr	x0, [sp, #24]
  41a4d8:	ldrb	w0, [x0]
  41a4dc:	mov	w1, w0
  41a4e0:	ldr	w0, [sp, #12]
  41a4e4:	cmp	w0, w1
  41a4e8:	b.ne	41a4f4 <clear@@Base+0x162a8>  // b.any
  41a4ec:	ldr	x0, [sp, #24]
  41a4f0:	b	41a548 <clear@@Base+0x162fc>
  41a4f4:	ldr	x0, [sp, #24]
  41a4f8:	ldr	w0, [x0, #16]
  41a4fc:	and	w0, w0, #0x2
  41a500:	cmp	w0, #0x0
  41a504:	b.eq	41a528 <clear@@Base+0x162dc>  // b.none
  41a508:	ldr	x0, [sp, #24]
  41a50c:	ldrb	w0, [x0]
  41a510:	sub	w0, w0, #0x20
  41a514:	ldr	w1, [sp, #12]
  41a518:	cmp	w1, w0
  41a51c:	b.ne	41a528 <clear@@Base+0x162dc>  // b.any
  41a520:	ldr	x0, [sp, #24]
  41a524:	b	41a548 <clear@@Base+0x162fc>
  41a528:	ldr	x0, [sp, #24]
  41a52c:	add	x0, x0, #0x40
  41a530:	str	x0, [sp, #24]
  41a534:	ldr	x0, [sp, #24]
  41a538:	ldrb	w0, [x0]
  41a53c:	cmp	w0, #0x0
  41a540:	b.ne	41a4d4 <clear@@Base+0x16288>  // b.any
  41a544:	mov	x0, #0x0                   	// #0
  41a548:	add	sp, sp, #0x20
  41a54c:	ret
  41a550:	sub	sp, sp, #0x10
  41a554:	strb	w0, [sp, #12]
  41a558:	ldrb	w0, [sp, #12]
  41a55c:	cmp	w0, #0x40
  41a560:	b.ls	41a578 <clear@@Base+0x1632c>  // b.plast
  41a564:	ldrb	w0, [sp, #12]
  41a568:	cmp	w0, #0x5a
  41a56c:	b.hi	41a578 <clear@@Base+0x1632c>  // b.pmore
  41a570:	mov	w0, #0x1                   	// #1
  41a574:	b	41a5b0 <clear@@Base+0x16364>
  41a578:	ldrb	w0, [sp, #12]
  41a57c:	cmp	w0, #0x60
  41a580:	b.ls	41a598 <clear@@Base+0x1634c>  // b.plast
  41a584:	ldrb	w0, [sp, #12]
  41a588:	cmp	w0, #0x7a
  41a58c:	b.hi	41a598 <clear@@Base+0x1634c>  // b.pmore
  41a590:	mov	w0, #0x1                   	// #1
  41a594:	b	41a5b0 <clear@@Base+0x16364>
  41a598:	ldrb	w0, [sp, #12]
  41a59c:	cmp	w0, #0x2d
  41a5a0:	b.ne	41a5ac <clear@@Base+0x16360>  // b.any
  41a5a4:	mov	w0, #0x1                   	// #1
  41a5a8:	b	41a5b0 <clear@@Base+0x16364>
  41a5ac:	mov	w0, #0x0                   	// #0
  41a5b0:	add	sp, sp, #0x10
  41a5b4:	ret
  41a5b8:	stp	x29, x30, [sp, #-128]!
  41a5bc:	mov	x29, sp
  41a5c0:	str	x0, [sp, #40]
  41a5c4:	str	x1, [sp, #32]
  41a5c8:	str	x2, [sp, #24]
  41a5cc:	ldr	x0, [sp, #40]
  41a5d0:	ldr	x0, [x0]
  41a5d4:	str	x0, [sp, #64]
  41a5d8:	str	xzr, [sp, #96]
  41a5dc:	str	xzr, [sp, #88]
  41a5e0:	str	wzr, [sp, #84]
  41a5e4:	str	wzr, [sp, #80]
  41a5e8:	str	wzr, [sp, #76]
  41a5ec:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41a5f0:	add	x0, x0, #0xba8
  41a5f4:	str	x0, [sp, #120]
  41a5f8:	b	41a730 <clear@@Base+0x164e4>
  41a5fc:	ldr	x0, [sp, #120]
  41a600:	ldr	x0, [x0, #8]
  41a604:	str	x0, [sp, #112]
  41a608:	b	41a718 <clear@@Base+0x164cc>
  41a60c:	str	wzr, [sp, #108]
  41a610:	b	41a6f8 <clear@@Base+0x164ac>
  41a614:	ldr	x0, [sp, #112]
  41a618:	ldr	x0, [x0]
  41a61c:	ldr	w2, [sp, #108]
  41a620:	mov	x1, x0
  41a624:	ldr	x0, [sp, #64]
  41a628:	bl	4023e0 <setlocale@plt+0x7c0>
  41a62c:	str	w0, [sp, #60]
  41a630:	ldr	w0, [sp, #60]
  41a634:	cmp	w0, #0x0
  41a638:	b.le	41a6e8 <clear@@Base+0x1649c>
  41a63c:	ldrsw	x0, [sp, #60]
  41a640:	ldr	x1, [sp, #64]
  41a644:	add	x0, x1, x0
  41a648:	ldrb	w0, [x0]
  41a64c:	bl	41a550 <clear@@Base+0x16304>
  41a650:	cmp	w0, #0x0
  41a654:	b.ne	41a6e8 <clear@@Base+0x1649c>  // b.any
  41a658:	ldr	w0, [sp, #76]
  41a65c:	cmp	w0, #0x0
  41a660:	b.ne	41a680 <clear@@Base+0x16434>  // b.any
  41a664:	ldr	w1, [sp, #60]
  41a668:	ldr	w0, [sp, #84]
  41a66c:	cmp	w1, w0
  41a670:	b.ne	41a680 <clear@@Base+0x16434>  // b.any
  41a674:	mov	w0, #0x1                   	// #1
  41a678:	str	w0, [sp, #80]
  41a67c:	b	41a6d0 <clear@@Base+0x16484>
  41a680:	ldr	w1, [sp, #60]
  41a684:	ldr	w0, [sp, #84]
  41a688:	cmp	w1, w0
  41a68c:	b.le	41a6d0 <clear@@Base+0x16484>
  41a690:	ldr	x0, [sp, #120]
  41a694:	str	x0, [sp, #96]
  41a698:	ldr	x0, [sp, #112]
  41a69c:	str	x0, [sp, #88]
  41a6a0:	ldr	w0, [sp, #60]
  41a6a4:	str	w0, [sp, #84]
  41a6a8:	str	wzr, [sp, #80]
  41a6ac:	ldr	x0, [sp, #112]
  41a6b0:	ldr	x0, [x0]
  41a6b4:	bl	4017b0 <strlen@plt>
  41a6b8:	mov	w1, w0
  41a6bc:	ldr	w0, [sp, #60]
  41a6c0:	cmp	w0, w1
  41a6c4:	cset	w0, eq  // eq = none
  41a6c8:	and	w0, w0, #0xff
  41a6cc:	str	w0, [sp, #76]
  41a6d0:	ldr	x0, [sp, #120]
  41a6d4:	ldr	w0, [x0, #16]
  41a6d8:	and	w0, w0, #0x2
  41a6dc:	cmp	w0, #0x0
  41a6e0:	b.eq	41a708 <clear@@Base+0x164bc>  // b.none
  41a6e4:	b	41a6ec <clear@@Base+0x164a0>
  41a6e8:	nop
  41a6ec:	ldr	w0, [sp, #108]
  41a6f0:	add	w0, w0, #0x1
  41a6f4:	str	w0, [sp, #108]
  41a6f8:	ldr	w0, [sp, #108]
  41a6fc:	cmp	w0, #0x1
  41a700:	b.le	41a614 <clear@@Base+0x163c8>
  41a704:	b	41a70c <clear@@Base+0x164c0>
  41a708:	nop
  41a70c:	ldr	x0, [sp, #112]
  41a710:	ldr	x0, [x0, #8]
  41a714:	str	x0, [sp, #112]
  41a718:	ldr	x0, [sp, #112]
  41a71c:	cmp	x0, #0x0
  41a720:	b.ne	41a60c <clear@@Base+0x163c0>  // b.any
  41a724:	ldr	x0, [sp, #120]
  41a728:	add	x0, x0, #0x40
  41a72c:	str	x0, [sp, #120]
  41a730:	ldr	x0, [sp, #120]
  41a734:	ldrb	w0, [x0]
  41a738:	cmp	w0, #0x0
  41a73c:	b.ne	41a5fc <clear@@Base+0x163b0>  // b.any
  41a740:	ldr	w0, [sp, #80]
  41a744:	cmp	w0, #0x0
  41a748:	b.eq	41a76c <clear@@Base+0x16520>  // b.none
  41a74c:	ldr	x0, [sp, #24]
  41a750:	cmp	x0, #0x0
  41a754:	b.eq	41a764 <clear@@Base+0x16518>  // b.none
  41a758:	ldr	x0, [sp, #24]
  41a75c:	mov	w1, #0x1                   	// #1
  41a760:	str	w1, [x0]
  41a764:	mov	x0, #0x0                   	// #0
  41a768:	b	41a7b4 <clear@@Base+0x16568>
  41a76c:	ldrsw	x0, [sp, #84]
  41a770:	ldr	x1, [sp, #64]
  41a774:	add	x1, x1, x0
  41a778:	ldr	x0, [sp, #40]
  41a77c:	str	x1, [x0]
  41a780:	ldr	x0, [sp, #32]
  41a784:	cmp	x0, #0x0
  41a788:	b.eq	41a7b0 <clear@@Base+0x16564>  // b.none
  41a78c:	ldr	x0, [sp, #88]
  41a790:	cmp	x0, #0x0
  41a794:	b.eq	41a7a4 <clear@@Base+0x16558>  // b.none
  41a798:	ldr	x0, [sp, #88]
  41a79c:	ldr	x0, [x0]
  41a7a0:	b	41a7a8 <clear@@Base+0x1655c>
  41a7a4:	mov	x0, #0x0                   	// #0
  41a7a8:	ldr	x1, [sp, #32]
  41a7ac:	str	x0, [x1]
  41a7b0:	ldr	x0, [sp, #96]
  41a7b4:	ldp	x29, x30, [sp], #128
  41a7b8:	ret
  41a7bc:	stp	x29, x30, [sp, #-176]!
  41a7c0:	mov	x29, sp
  41a7c4:	str	w0, [sp, #28]
  41a7c8:	str	x1, [sp, #16]
  41a7cc:	str	w2, [sp, #24]
  41a7d0:	adrp	x0, 444000 <PC+0x3788>
  41a7d4:	add	x0, x0, #0x370
  41a7d8:	bl	4017d0 <_setjmp@plt>
  41a7dc:	cmp	w0, #0x0
  41a7e0:	b.eq	41a814 <clear@@Base+0x165c8>  // b.none
  41a7e4:	adrp	x0, 445000 <PC+0x4788>
  41a7e8:	add	x0, x0, #0x2d0
  41a7ec:	str	wzr, [x0]
  41a7f0:	add	x0, sp, #0x28
  41a7f4:	bl	401950 <sigemptyset@plt>
  41a7f8:	add	x0, sp, #0x28
  41a7fc:	mov	x2, #0x0                   	// #0
  41a800:	mov	x1, x0
  41a804:	mov	w0, #0x2                   	// #2
  41a808:	bl	4017f0 <sigprocmask@plt>
  41a80c:	mov	w0, #0xfffffffe            	// #-2
  41a810:	b	41a8f4 <clear@@Base+0x166a8>
  41a814:	bl	41ab60 <clear@@Base+0x16914>
  41a818:	adrp	x0, 445000 <PC+0x4788>
  41a81c:	add	x0, x0, #0x2d0
  41a820:	mov	w1, #0x1                   	// #1
  41a824:	str	w1, [x0]
  41a828:	ldr	w0, [sp, #24]
  41a82c:	mov	x2, x0
  41a830:	ldr	x1, [sp, #16]
  41a834:	ldr	w0, [sp, #28]
  41a838:	bl	401ad0 <read@plt>
  41a83c:	str	w0, [sp, #172]
  41a840:	adrp	x0, 445000 <PC+0x4788>
  41a844:	add	x0, x0, #0x204
  41a848:	ldr	w0, [x0]
  41a84c:	cmp	w0, #0x0
  41a850:	b.ne	41a8a8 <clear@@Base+0x1665c>  // b.any
  41a854:	ldr	w0, [sp, #172]
  41a858:	cmp	w0, #0x0
  41a85c:	b.ne	41a880 <clear@@Base+0x16634>  // b.any
  41a860:	adrp	x0, 444000 <PC+0x3788>
  41a864:	add	x0, x0, #0x4a8
  41a868:	ldr	w0, [x0]
  41a86c:	add	w1, w0, #0x1
  41a870:	adrp	x0, 444000 <PC+0x3788>
  41a874:	add	x0, x0, #0x4a8
  41a878:	str	w1, [x0]
  41a87c:	b	41a88c <clear@@Base+0x16640>
  41a880:	adrp	x0, 444000 <PC+0x3788>
  41a884:	add	x0, x0, #0x4a8
  41a888:	str	wzr, [x0]
  41a88c:	adrp	x0, 444000 <PC+0x3788>
  41a890:	add	x0, x0, #0x4a8
  41a894:	ldr	w0, [x0]
  41a898:	cmp	w0, #0x14
  41a89c:	b.le	41a8a8 <clear@@Base+0x1665c>
  41a8a0:	mov	w0, #0x1                   	// #1
  41a8a4:	bl	4024f4 <setlocale@plt+0x8d4>
  41a8a8:	adrp	x0, 445000 <PC+0x4788>
  41a8ac:	add	x0, x0, #0x2d0
  41a8b0:	str	wzr, [x0]
  41a8b4:	ldr	w0, [sp, #172]
  41a8b8:	cmp	w0, #0x0
  41a8bc:	b.ge	41a8f0 <clear@@Base+0x166a4>  // b.tcont
  41a8c0:	bl	401ba0 <__errno_location@plt>
  41a8c4:	ldr	w0, [x0]
  41a8c8:	cmp	w0, #0x4
  41a8cc:	b.ne	41a8d4 <clear@@Base+0x16688>  // b.any
  41a8d0:	b	41a7d0 <clear@@Base+0x16584>
  41a8d4:	bl	401ba0 <__errno_location@plt>
  41a8d8:	ldr	w0, [x0]
  41a8dc:	cmp	w0, #0xb
  41a8e0:	b.ne	41a8e8 <clear@@Base+0x1669c>  // b.any
  41a8e4:	b	41a7d0 <clear@@Base+0x16584>
  41a8e8:	mov	w0, #0xffffffff            	// #-1
  41a8ec:	b	41a8f4 <clear@@Base+0x166a8>
  41a8f0:	ldr	w0, [sp, #172]
  41a8f4:	ldp	x29, x30, [sp], #176
  41a8f8:	ret
  41a8fc:	stp	x29, x30, [sp, #-16]!
  41a900:	mov	x29, sp
  41a904:	mov	w1, #0x1                   	// #1
  41a908:	adrp	x0, 444000 <PC+0x3788>
  41a90c:	add	x0, x0, #0x370
  41a910:	bl	4018a0 <_longjmp@plt>
  41a914:	stp	x29, x30, [sp, #-32]!
  41a918:	mov	x29, sp
  41a91c:	add	x0, sp, #0x18
  41a920:	bl	401920 <time@plt>
  41a924:	ldr	x0, [sp, #24]
  41a928:	ldp	x29, x30, [sp], #32
  41a92c:	ret
  41a930:	stp	x29, x30, [sp, #-80]!
  41a934:	mov	x29, sp
  41a938:	str	x19, [sp, #16]
  41a93c:	str	x0, [sp, #40]
  41a940:	bl	401ba0 <__errno_location@plt>
  41a944:	ldr	w0, [x0]
  41a948:	bl	401a20 <strerror@plt>
  41a94c:	str	x0, [sp, #72]
  41a950:	ldr	x0, [sp, #40]
  41a954:	bl	4017b0 <strlen@plt>
  41a958:	mov	w19, w0
  41a95c:	ldr	x0, [sp, #72]
  41a960:	bl	4017b0 <strlen@plt>
  41a964:	add	w0, w19, w0
  41a968:	add	w0, w0, #0x3
  41a96c:	str	w0, [sp, #68]
  41a970:	mov	w1, #0x1                   	// #1
  41a974:	ldr	w0, [sp, #68]
  41a978:	bl	402344 <setlocale@plt+0x724>
  41a97c:	str	x0, [sp, #56]
  41a980:	ldrsw	x1, [sp, #68]
  41a984:	ldr	x4, [sp, #72]
  41a988:	ldr	x3, [sp, #40]
  41a98c:	adrp	x0, 426000 <winch@@Base+0x6630>
  41a990:	add	x2, x0, #0xef8
  41a994:	ldr	x0, [sp, #56]
  41a998:	bl	401870 <snprintf@plt>
  41a99c:	ldr	x0, [sp, #56]
  41a9a0:	ldr	x19, [sp, #16]
  41a9a4:	ldp	x29, x30, [sp], #80
  41a9a8:	ret
  41a9ac:	sub	sp, sp, #0x30
  41a9b0:	str	x0, [sp, #24]
  41a9b4:	str	x1, [sp, #16]
  41a9b8:	str	x2, [sp, #8]
  41a9bc:	ldr	d0, [sp, #24]
  41a9c0:	scvtf	d1, d0
  41a9c4:	ldr	d0, [sp, #16]
  41a9c8:	scvtf	d0, d0
  41a9cc:	fmul	d1, d1, d0
  41a9d0:	ldr	d0, [sp, #8]
  41a9d4:	scvtf	d0, d0
  41a9d8:	fdiv	d0, d1, d0
  41a9dc:	str	d0, [sp, #40]
  41a9e0:	ldr	d1, [sp, #40]
  41a9e4:	fmov	d0, #5.000000000000000000e-01
  41a9e8:	fadd	d0, d1, d0
  41a9ec:	fcvtzs	d0, d0
  41a9f0:	fmov	x0, d0
  41a9f4:	add	sp, sp, #0x30
  41a9f8:	ret
  41a9fc:	stp	x29, x30, [sp, #-32]!
  41aa00:	mov	x29, sp
  41aa04:	str	x0, [sp, #24]
  41aa08:	str	x1, [sp, #16]
  41aa0c:	ldr	x2, [sp, #16]
  41aa10:	mov	x1, #0x64                  	// #100
  41aa14:	ldr	x0, [sp, #24]
  41aa18:	bl	41a9ac <clear@@Base+0x16760>
  41aa1c:	ldp	x29, x30, [sp], #32
  41aa20:	ret
  41aa24:	stp	x29, x30, [sp, #-64]!
  41aa28:	mov	x29, sp
  41aa2c:	str	x0, [sp, #40]
  41aa30:	str	w1, [sp, #36]
  41aa34:	str	x2, [sp, #24]
  41aa38:	ldr	w1, [sp, #36]
  41aa3c:	mov	w0, #0x2710                	// #10000
  41aa40:	mul	w0, w1, w0
  41aa44:	sxtw	x1, w0
  41aa48:	ldr	x0, [sp, #24]
  41aa4c:	mov	x2, #0xd70b                	// #55051
  41aa50:	movk	x2, #0x70a3, lsl #16
  41aa54:	movk	x2, #0xa3d, lsl #32
  41aa58:	movk	x2, #0xa3d7, lsl #48
  41aa5c:	smulh	x2, x0, x2
  41aa60:	add	x2, x2, x0
  41aa64:	asr	x2, x2, #6
  41aa68:	asr	x0, x0, #63
  41aa6c:	sub	x0, x2, x0
  41aa70:	add	x0, x1, x0
  41aa74:	str	x0, [sp, #56]
  41aa78:	ldr	x0, [sp, #56]
  41aa7c:	cmp	x0, #0x0
  41aa80:	b.ne	41aa8c <clear@@Base+0x16840>  // b.any
  41aa84:	mov	x0, #0x0                   	// #0
  41aa88:	b	41aaa4 <clear@@Base+0x16858>
  41aa8c:	mov	x2, #0x4240                	// #16960
  41aa90:	movk	x2, #0xf, lsl #16
  41aa94:	ldr	x1, [sp, #56]
  41aa98:	ldr	x0, [sp, #40]
  41aa9c:	bl	41a9ac <clear@@Base+0x16760>
  41aaa0:	nop
  41aaa4:	ldp	x29, x30, [sp], #64
  41aaa8:	ret
  41aaac:	stp	x29, x30, [sp, #-32]!
  41aab0:	mov	x29, sp
  41aab4:	adrp	x0, 445000 <PC+0x4788>
  41aab8:	add	x0, x0, #0x300
  41aabc:	ldr	w0, [x0]
  41aac0:	and	w0, w0, #0x3
  41aac4:	cmp	w0, #0x0
  41aac8:	b.eq	41aae0 <clear@@Base+0x16894>  // b.none
  41aacc:	adrp	x0, 445000 <PC+0x4788>
  41aad0:	add	x0, x0, #0x21c
  41aad4:	mov	w1, #0x1                   	// #1
  41aad8:	str	w1, [x0]
  41aadc:	b	41ab58 <clear@@Base+0x1690c>
  41aae0:	adrp	x0, 445000 <PC+0x4788>
  41aae4:	add	x0, x0, #0x2dc
  41aae8:	str	wzr, [x0]
  41aaec:	str	wzr, [sp, #28]
  41aaf0:	b	41ab34 <clear@@Base+0x168e8>
  41aaf4:	ldr	w0, [sp, #20]
  41aaf8:	bl	40458c <clear@@Base+0x340>
  41aafc:	ldr	w1, [sp, #20]
  41ab00:	adrp	x0, 445000 <PC+0x4788>
  41ab04:	add	x0, x0, #0x2dc
  41ab08:	str	w1, [x0]
  41ab0c:	ldr	w0, [sp, #24]
  41ab10:	cmp	w0, #0x8
  41ab14:	b.ne	41ab20 <clear@@Base+0x168d4>  // b.any
  41ab18:	bl	404694 <clear@@Base+0x448>
  41ab1c:	b	41ab28 <clear@@Base+0x168dc>
  41ab20:	ldr	w0, [sp, #24]
  41ab24:	bl	41ac10 <clear@@Base+0x169c4>
  41ab28:	ldr	w0, [sp, #28]
  41ab2c:	add	w0, w0, #0x1
  41ab30:	str	w0, [sp, #28]
  41ab34:	add	x0, sp, #0x14
  41ab38:	mov	x1, x0
  41ab3c:	ldr	w0, [sp, #28]
  41ab40:	bl	415df8 <clear@@Base+0x11bac>
  41ab44:	str	w0, [sp, #24]
  41ab48:	ldr	w0, [sp, #24]
  41ab4c:	cmp	w0, #0x0
  41ab50:	b.ne	41aaf4 <clear@@Base+0x168a8>  // b.any
  41ab54:	bl	40448c <clear@@Base+0x240>
  41ab58:	ldp	x29, x30, [sp], #32
  41ab5c:	ret
  41ab60:	stp	x29, x30, [sp, #-32]!
  41ab64:	mov	x29, sp
  41ab68:	adrp	x0, 440000 <winch@@Base+0x20630>
  41ab6c:	add	x0, x0, #0x7e8
  41ab70:	ldr	x1, [x0]
  41ab74:	adrp	x0, 444000 <PC+0x3788>
  41ab78:	add	x0, x0, #0x4b0
  41ab7c:	sub	x0, x1, x0
  41ab80:	str	w0, [sp, #28]
  41ab84:	ldr	w0, [sp, #28]
  41ab88:	cmp	w0, #0x0
  41ab8c:	b.eq	41ac04 <clear@@Base+0x169b8>  // b.none
  41ab90:	adrp	x0, 440000 <winch@@Base+0x20630>
  41ab94:	add	x0, x0, #0x898
  41ab98:	ldr	w0, [x0]
  41ab9c:	cmp	w0, #0x0
  41aba0:	b.eq	41abac <clear@@Base+0x16960>  // b.none
  41aba4:	mov	w0, #0x1                   	// #1
  41aba8:	b	41abb0 <clear@@Base+0x16964>
  41abac:	mov	w0, #0x2                   	// #2
  41abb0:	str	w0, [sp, #24]
  41abb4:	ldrsw	x0, [sp, #28]
  41abb8:	mov	x2, x0
  41abbc:	adrp	x0, 444000 <PC+0x3788>
  41abc0:	add	x1, x0, #0x4b0
  41abc4:	ldr	w0, [sp, #24]
  41abc8:	bl	401a50 <write@plt>
  41abcc:	mov	x1, x0
  41abd0:	ldrsw	x0, [sp, #28]
  41abd4:	cmp	x1, x0
  41abd8:	b.eq	41abec <clear@@Base+0x169a0>  // b.none
  41abdc:	adrp	x0, 445000 <PC+0x4788>
  41abe0:	add	x0, x0, #0x21c
  41abe4:	mov	w1, #0x1                   	// #1
  41abe8:	str	w1, [x0]
  41abec:	adrp	x0, 440000 <winch@@Base+0x20630>
  41abf0:	add	x0, x0, #0x7e8
  41abf4:	adrp	x1, 444000 <PC+0x3788>
  41abf8:	add	x1, x1, #0x4b0
  41abfc:	str	x1, [x0]
  41ac00:	b	41ac08 <clear@@Base+0x169bc>
  41ac04:	nop
  41ac08:	ldp	x29, x30, [sp], #32
  41ac0c:	ret
  41ac10:	stp	x29, x30, [sp, #-32]!
  41ac14:	mov	x29, sp
  41ac18:	str	w0, [sp, #28]
  41ac1c:	adrp	x0, 445000 <PC+0x4788>
  41ac20:	add	x0, x0, #0x2d8
  41ac24:	ldr	w0, [x0]
  41ac28:	cmp	w0, #0x0
  41ac2c:	b.eq	41ac40 <clear@@Base+0x169f4>  // b.none
  41ac30:	adrp	x0, 445000 <PC+0x4788>
  41ac34:	add	x0, x0, #0x2d8
  41ac38:	str	wzr, [x0]
  41ac3c:	bl	404328 <clear@@Base+0xdc>
  41ac40:	adrp	x0, 440000 <winch@@Base+0x20630>
  41ac44:	add	x0, x0, #0x7e8
  41ac48:	ldr	x1, [x0]
  41ac4c:	adrp	x0, 444000 <PC+0x3788>
  41ac50:	add	x0, x0, #0x8af
  41ac54:	cmp	x1, x0
  41ac58:	b.cc	41ac60 <clear@@Base+0x16a14>  // b.lo, b.ul, b.last
  41ac5c:	bl	41ab60 <clear@@Base+0x16914>
  41ac60:	adrp	x0, 440000 <winch@@Base+0x20630>
  41ac64:	add	x0, x0, #0x7e8
  41ac68:	ldr	x0, [x0]
  41ac6c:	add	x2, x0, #0x1
  41ac70:	adrp	x1, 440000 <winch@@Base+0x20630>
  41ac74:	add	x1, x1, #0x7e8
  41ac78:	str	x2, [x1]
  41ac7c:	ldr	w1, [sp, #28]
  41ac80:	and	w1, w1, #0xff
  41ac84:	strb	w1, [x0]
  41ac88:	adrp	x0, 445000 <PC+0x4788>
  41ac8c:	add	x0, x0, #0x2e0
  41ac90:	str	wzr, [x0]
  41ac94:	ldr	w0, [sp, #28]
  41ac98:	ldp	x29, x30, [sp], #32
  41ac9c:	ret
  41aca0:	stp	x29, x30, [sp, #-32]!
  41aca4:	mov	x29, sp
  41aca8:	str	x0, [sp, #24]
  41acac:	b	41acc4 <clear@@Base+0x16a78>
  41acb0:	ldr	x0, [sp, #24]
  41acb4:	add	x1, x0, #0x1
  41acb8:	str	x1, [sp, #24]
  41acbc:	ldrb	w0, [x0]
  41acc0:	bl	41ac10 <clear@@Base+0x169c4>
  41acc4:	ldr	x0, [sp, #24]
  41acc8:	ldrb	w0, [x0]
  41accc:	cmp	w0, #0x0
  41acd0:	b.ne	41acb0 <clear@@Base+0x16a64>  // b.any
  41acd4:	nop
  41acd8:	nop
  41acdc:	ldp	x29, x30, [sp], #32
  41ace0:	ret
  41ace4:	stp	x29, x30, [sp, #-80]!
  41ace8:	mov	x29, sp
  41acec:	str	x0, [sp, #24]
  41acf0:	str	x1, [sp, #16]
  41acf4:	ldr	x0, [sp, #24]
  41acf8:	lsr	x0, x0, #63
  41acfc:	and	w0, w0, #0xff
  41ad00:	str	w0, [sp, #68]
  41ad04:	add	x0, sp, #0x28
  41ad08:	add	x0, x0, #0x17
  41ad0c:	str	x0, [sp, #72]
  41ad10:	ldr	w0, [sp, #68]
  41ad14:	cmp	w0, #0x0
  41ad18:	b.eq	41ad28 <clear@@Base+0x16adc>  // b.none
  41ad1c:	ldr	x0, [sp, #24]
  41ad20:	neg	x0, x0
  41ad24:	str	x0, [sp, #24]
  41ad28:	ldr	x0, [sp, #72]
  41ad2c:	sub	x0, x0, #0x1
  41ad30:	str	x0, [sp, #72]
  41ad34:	ldr	x0, [sp, #72]
  41ad38:	strb	wzr, [x0]
  41ad3c:	ldr	x1, [sp, #24]
  41ad40:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  41ad44:	movk	x0, #0x6667
  41ad48:	smulh	x0, x1, x0
  41ad4c:	asr	x2, x0, #2
  41ad50:	asr	x0, x1, #63
  41ad54:	sub	x2, x2, x0
  41ad58:	mov	x0, x2
  41ad5c:	lsl	x0, x0, #2
  41ad60:	add	x0, x0, x2
  41ad64:	lsl	x0, x0, #1
  41ad68:	sub	x2, x1, x0
  41ad6c:	and	w0, w2, #0xff
  41ad70:	ldr	x1, [sp, #72]
  41ad74:	sub	x1, x1, #0x1
  41ad78:	str	x1, [sp, #72]
  41ad7c:	add	w0, w0, #0x30
  41ad80:	and	w1, w0, #0xff
  41ad84:	ldr	x0, [sp, #72]
  41ad88:	strb	w1, [x0]
  41ad8c:	ldr	x0, [sp, #24]
  41ad90:	mov	x1, #0x6666666666666666    	// #7378697629483820646
  41ad94:	movk	x1, #0x6667
  41ad98:	smulh	x1, x0, x1
  41ad9c:	asr	x1, x1, #2
  41ada0:	asr	x0, x0, #63
  41ada4:	sub	x0, x1, x0
  41ada8:	str	x0, [sp, #24]
  41adac:	ldr	x0, [sp, #24]
  41adb0:	cmp	x0, #0x0
  41adb4:	b.ne	41ad3c <clear@@Base+0x16af0>  // b.any
  41adb8:	ldr	w0, [sp, #68]
  41adbc:	cmp	w0, #0x0
  41adc0:	b.eq	41addc <clear@@Base+0x16b90>  // b.none
  41adc4:	ldr	x0, [sp, #72]
  41adc8:	sub	x0, x0, #0x1
  41adcc:	str	x0, [sp, #72]
  41add0:	ldr	x0, [sp, #72]
  41add4:	mov	w1, #0x2d                  	// #45
  41add8:	strb	w1, [x0]
  41addc:	ldr	x1, [sp, #72]
  41ade0:	ldr	x0, [sp, #16]
  41ade4:	bl	401ac0 <strcpy@plt>
  41ade8:	nop
  41adec:	ldp	x29, x30, [sp], #80
  41adf0:	ret
  41adf4:	stp	x29, x30, [sp, #-80]!
  41adf8:	mov	x29, sp
  41adfc:	str	x0, [sp, #24]
  41ae00:	str	x1, [sp, #16]
  41ae04:	ldr	x0, [sp, #24]
  41ae08:	lsr	x0, x0, #63
  41ae0c:	and	w0, w0, #0xff
  41ae10:	str	w0, [sp, #68]
  41ae14:	add	x0, sp, #0x28
  41ae18:	add	x0, x0, #0x17
  41ae1c:	str	x0, [sp, #72]
  41ae20:	ldr	w0, [sp, #68]
  41ae24:	cmp	w0, #0x0
  41ae28:	b.eq	41ae38 <clear@@Base+0x16bec>  // b.none
  41ae2c:	ldr	x0, [sp, #24]
  41ae30:	neg	x0, x0
  41ae34:	str	x0, [sp, #24]
  41ae38:	ldr	x0, [sp, #72]
  41ae3c:	sub	x0, x0, #0x1
  41ae40:	str	x0, [sp, #72]
  41ae44:	ldr	x0, [sp, #72]
  41ae48:	strb	wzr, [x0]
  41ae4c:	ldr	x1, [sp, #24]
  41ae50:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  41ae54:	movk	x0, #0x6667
  41ae58:	smulh	x0, x1, x0
  41ae5c:	asr	x2, x0, #2
  41ae60:	asr	x0, x1, #63
  41ae64:	sub	x2, x2, x0
  41ae68:	mov	x0, x2
  41ae6c:	lsl	x0, x0, #2
  41ae70:	add	x0, x0, x2
  41ae74:	lsl	x0, x0, #1
  41ae78:	sub	x2, x1, x0
  41ae7c:	and	w0, w2, #0xff
  41ae80:	ldr	x1, [sp, #72]
  41ae84:	sub	x1, x1, #0x1
  41ae88:	str	x1, [sp, #72]
  41ae8c:	add	w0, w0, #0x30
  41ae90:	and	w1, w0, #0xff
  41ae94:	ldr	x0, [sp, #72]
  41ae98:	strb	w1, [x0]
  41ae9c:	ldr	x0, [sp, #24]
  41aea0:	mov	x1, #0x6666666666666666    	// #7378697629483820646
  41aea4:	movk	x1, #0x6667
  41aea8:	smulh	x1, x0, x1
  41aeac:	asr	x1, x1, #2
  41aeb0:	asr	x0, x0, #63
  41aeb4:	sub	x0, x1, x0
  41aeb8:	str	x0, [sp, #24]
  41aebc:	ldr	x0, [sp, #24]
  41aec0:	cmp	x0, #0x0
  41aec4:	b.ne	41ae4c <clear@@Base+0x16c00>  // b.any
  41aec8:	ldr	w0, [sp, #68]
  41aecc:	cmp	w0, #0x0
  41aed0:	b.eq	41aeec <clear@@Base+0x16ca0>  // b.none
  41aed4:	ldr	x0, [sp, #72]
  41aed8:	sub	x0, x0, #0x1
  41aedc:	str	x0, [sp, #72]
  41aee0:	ldr	x0, [sp, #72]
  41aee4:	mov	w1, #0x2d                  	// #45
  41aee8:	strb	w1, [x0]
  41aeec:	ldr	x1, [sp, #72]
  41aef0:	ldr	x0, [sp, #16]
  41aef4:	bl	401ac0 <strcpy@plt>
  41aef8:	nop
  41aefc:	ldp	x29, x30, [sp], #80
  41af00:	ret
  41af04:	stp	x29, x30, [sp, #-64]!
  41af08:	mov	x29, sp
  41af0c:	str	w0, [sp, #28]
  41af10:	str	x1, [sp, #16]
  41af14:	ldr	w0, [sp, #28]
  41af18:	lsr	w0, w0, #31
  41af1c:	and	w0, w0, #0xff
  41af20:	str	w0, [sp, #52]
  41af24:	add	x0, sp, #0x20
  41af28:	add	x0, x0, #0xd
  41af2c:	str	x0, [sp, #56]
  41af30:	ldr	w0, [sp, #52]
  41af34:	cmp	w0, #0x0
  41af38:	b.eq	41af48 <clear@@Base+0x16cfc>  // b.none
  41af3c:	ldr	w0, [sp, #28]
  41af40:	neg	w0, w0
  41af44:	str	w0, [sp, #28]
  41af48:	ldr	x0, [sp, #56]
  41af4c:	sub	x0, x0, #0x1
  41af50:	str	x0, [sp, #56]
  41af54:	ldr	x0, [sp, #56]
  41af58:	strb	wzr, [x0]
  41af5c:	ldr	w1, [sp, #28]
  41af60:	mov	w0, #0x6667                	// #26215
  41af64:	movk	w0, #0x6666, lsl #16
  41af68:	smull	x0, w1, w0
  41af6c:	lsr	x0, x0, #32
  41af70:	asr	w2, w0, #2
  41af74:	asr	w0, w1, #31
  41af78:	sub	w2, w2, w0
  41af7c:	mov	w0, w2
  41af80:	lsl	w0, w0, #2
  41af84:	add	w0, w0, w2
  41af88:	lsl	w0, w0, #1
  41af8c:	sub	w2, w1, w0
  41af90:	and	w0, w2, #0xff
  41af94:	ldr	x1, [sp, #56]
  41af98:	sub	x1, x1, #0x1
  41af9c:	str	x1, [sp, #56]
  41afa0:	add	w0, w0, #0x30
  41afa4:	and	w1, w0, #0xff
  41afa8:	ldr	x0, [sp, #56]
  41afac:	strb	w1, [x0]
  41afb0:	ldr	w0, [sp, #28]
  41afb4:	mov	w1, #0x6667                	// #26215
  41afb8:	movk	w1, #0x6666, lsl #16
  41afbc:	smull	x1, w0, w1
  41afc0:	lsr	x1, x1, #32
  41afc4:	asr	w1, w1, #2
  41afc8:	asr	w0, w0, #31
  41afcc:	sub	w0, w1, w0
  41afd0:	str	w0, [sp, #28]
  41afd4:	ldr	w0, [sp, #28]
  41afd8:	cmp	w0, #0x0
  41afdc:	b.ne	41af5c <clear@@Base+0x16d10>  // b.any
  41afe0:	ldr	w0, [sp, #52]
  41afe4:	cmp	w0, #0x0
  41afe8:	b.eq	41b004 <clear@@Base+0x16db8>  // b.none
  41afec:	ldr	x0, [sp, #56]
  41aff0:	sub	x0, x0, #0x1
  41aff4:	str	x0, [sp, #56]
  41aff8:	ldr	x0, [sp, #56]
  41affc:	mov	w1, #0x2d                  	// #45
  41b000:	strb	w1, [x0]
  41b004:	ldr	x1, [sp, #56]
  41b008:	ldr	x0, [sp, #16]
  41b00c:	bl	401ac0 <strcpy@plt>
  41b010:	nop
  41b014:	ldp	x29, x30, [sp], #64
  41b018:	ret
  41b01c:	sub	sp, sp, #0x20
  41b020:	str	x0, [sp, #8]
  41b024:	str	x1, [sp]
  41b028:	str	xzr, [sp, #24]
  41b02c:	ldr	x0, [sp, #8]
  41b030:	add	x1, x0, #0x1
  41b034:	str	x1, [sp, #8]
  41b038:	ldrb	w0, [x0]
  41b03c:	strb	w0, [sp, #23]
  41b040:	ldrb	w0, [sp, #23]
  41b044:	cmp	w0, #0x2f
  41b048:	b.ls	41b084 <clear@@Base+0x16e38>  // b.plast
  41b04c:	ldrb	w0, [sp, #23]
  41b050:	cmp	w0, #0x39
  41b054:	b.hi	41b084 <clear@@Base+0x16e38>  // b.pmore
  41b058:	ldr	x1, [sp, #24]
  41b05c:	mov	x0, x1
  41b060:	lsl	x0, x0, #2
  41b064:	add	x0, x0, x1
  41b068:	lsl	x0, x0, #1
  41b06c:	mov	x1, x0
  41b070:	ldrb	w0, [sp, #23]
  41b074:	add	x0, x1, x0
  41b078:	sub	x0, x0, #0x30
  41b07c:	str	x0, [sp, #24]
  41b080:	b	41b02c <clear@@Base+0x16de0>
  41b084:	ldr	x0, [sp]
  41b088:	cmp	x0, #0x0
  41b08c:	b.eq	41b09c <clear@@Base+0x16e50>  // b.none
  41b090:	ldr	x0, [sp]
  41b094:	ldr	x1, [sp, #8]
  41b098:	str	x1, [x0]
  41b09c:	ldr	x0, [sp, #24]
  41b0a0:	add	sp, sp, #0x20
  41b0a4:	ret
  41b0a8:	sub	sp, sp, #0x20
  41b0ac:	str	x0, [sp, #8]
  41b0b0:	str	x1, [sp]
  41b0b4:	str	wzr, [sp, #28]
  41b0b8:	ldr	x0, [sp, #8]
  41b0bc:	add	x1, x0, #0x1
  41b0c0:	str	x1, [sp, #8]
  41b0c4:	ldrb	w0, [x0]
  41b0c8:	strb	w0, [sp, #27]
  41b0cc:	ldrb	w0, [sp, #27]
  41b0d0:	cmp	w0, #0x2f
  41b0d4:	b.ls	41b110 <clear@@Base+0x16ec4>  // b.plast
  41b0d8:	ldrb	w0, [sp, #27]
  41b0dc:	cmp	w0, #0x39
  41b0e0:	b.hi	41b110 <clear@@Base+0x16ec4>  // b.pmore
  41b0e4:	ldr	w1, [sp, #28]
  41b0e8:	mov	w0, w1
  41b0ec:	lsl	w0, w0, #2
  41b0f0:	add	w0, w0, w1
  41b0f4:	lsl	w0, w0, #1
  41b0f8:	mov	w1, w0
  41b0fc:	ldrb	w0, [sp, #27]
  41b100:	add	w0, w1, w0
  41b104:	sub	w0, w0, #0x30
  41b108:	str	w0, [sp, #28]
  41b10c:	b	41b0b8 <clear@@Base+0x16e6c>
  41b110:	ldr	x0, [sp]
  41b114:	cmp	x0, #0x0
  41b118:	b.eq	41b128 <clear@@Base+0x16edc>  // b.none
  41b11c:	ldr	x0, [sp]
  41b120:	ldr	x1, [sp, #8]
  41b124:	str	x1, [x0]
  41b128:	ldr	w0, [sp, #28]
  41b12c:	add	sp, sp, #0x20
  41b130:	ret
  41b134:	stp	x29, x30, [sp, #-48]!
  41b138:	mov	x29, sp
  41b13c:	str	w0, [sp, #28]
  41b140:	add	x0, sp, #0x20
  41b144:	mov	x1, x0
  41b148:	ldr	w0, [sp, #28]
  41b14c:	bl	41af04 <clear@@Base+0x16cb8>
  41b150:	add	x0, sp, #0x20
  41b154:	bl	41aca0 <clear@@Base+0x16a54>
  41b158:	add	x0, sp, #0x20
  41b15c:	bl	4017b0 <strlen@plt>
  41b160:	ldp	x29, x30, [sp], #48
  41b164:	ret
  41b168:	stp	x29, x30, [sp, #-64]!
  41b16c:	mov	x29, sp
  41b170:	str	x0, [sp, #24]
  41b174:	add	x0, sp, #0x28
  41b178:	mov	x1, x0
  41b17c:	ldr	x0, [sp, #24]
  41b180:	bl	41adf4 <clear@@Base+0x16ba8>
  41b184:	add	x0, sp, #0x28
  41b188:	bl	41aca0 <clear@@Base+0x16a54>
  41b18c:	add	x0, sp, #0x28
  41b190:	bl	4017b0 <strlen@plt>
  41b194:	ldp	x29, x30, [sp], #64
  41b198:	ret
  41b19c:	stp	x29, x30, [sp, #-48]!
  41b1a0:	mov	x29, sp
  41b1a4:	str	x0, [sp, #24]
  41b1a8:	str	x1, [sp, #16]
  41b1ac:	str	wzr, [sp, #36]
  41b1b0:	b	41b2ec <clear@@Base+0x170a0>
  41b1b4:	ldr	x0, [sp, #24]
  41b1b8:	ldrb	w0, [x0]
  41b1bc:	cmp	w0, #0x25
  41b1c0:	b.eq	41b1e8 <clear@@Base+0x16f9c>  // b.none
  41b1c4:	ldr	x0, [sp, #24]
  41b1c8:	add	x1, x0, #0x1
  41b1cc:	str	x1, [sp, #24]
  41b1d0:	ldrb	w0, [x0]
  41b1d4:	bl	41ac10 <clear@@Base+0x169c4>
  41b1d8:	ldr	w0, [sp, #36]
  41b1dc:	add	w0, w0, #0x1
  41b1e0:	str	w0, [sp, #36]
  41b1e4:	b	41b2ec <clear@@Base+0x170a0>
  41b1e8:	ldr	x0, [sp, #24]
  41b1ec:	add	x0, x0, #0x1
  41b1f0:	str	x0, [sp, #24]
  41b1f4:	ldr	x0, [sp, #24]
  41b1f8:	add	x1, x0, #0x1
  41b1fc:	str	x1, [sp, #24]
  41b200:	ldrb	w0, [x0]
  41b204:	cmp	w0, #0x73
  41b208:	b.eq	41b238 <clear@@Base+0x16fec>  // b.none
  41b20c:	cmp	w0, #0x73
  41b210:	b.gt	41b2ec <clear@@Base+0x170a0>
  41b214:	cmp	w0, #0x6e
  41b218:	b.eq	41b2b4 <clear@@Base+0x17068>  // b.none
  41b21c:	cmp	w0, #0x6e
  41b220:	b.gt	41b2ec <clear@@Base+0x170a0>
  41b224:	cmp	w0, #0x25
  41b228:	b.eq	41b2e0 <clear@@Base+0x17094>  // b.none
  41b22c:	cmp	w0, #0x64
  41b230:	b.eq	41b288 <clear@@Base+0x1703c>  // b.none
  41b234:	b	41b2ec <clear@@Base+0x170a0>
  41b238:	ldr	x0, [sp, #16]
  41b23c:	ldr	x0, [x0]
  41b240:	str	x0, [sp, #40]
  41b244:	ldr	x0, [sp, #16]
  41b248:	add	x0, x0, #0x8
  41b24c:	str	x0, [sp, #16]
  41b250:	b	41b274 <clear@@Base+0x17028>
  41b254:	ldr	x0, [sp, #40]
  41b258:	add	x1, x0, #0x1
  41b25c:	str	x1, [sp, #40]
  41b260:	ldrb	w0, [x0]
  41b264:	bl	41ac10 <clear@@Base+0x169c4>
  41b268:	ldr	w0, [sp, #36]
  41b26c:	add	w0, w0, #0x1
  41b270:	str	w0, [sp, #36]
  41b274:	ldr	x0, [sp, #40]
  41b278:	ldrb	w0, [x0]
  41b27c:	cmp	w0, #0x0
  41b280:	b.ne	41b254 <clear@@Base+0x17008>  // b.any
  41b284:	b	41b2ec <clear@@Base+0x170a0>
  41b288:	ldr	x0, [sp, #16]
  41b28c:	ldr	w0, [x0]
  41b290:	bl	41b134 <clear@@Base+0x16ee8>
  41b294:	mov	w1, w0
  41b298:	ldr	w0, [sp, #36]
  41b29c:	add	w0, w0, w1
  41b2a0:	str	w0, [sp, #36]
  41b2a4:	ldr	x0, [sp, #16]
  41b2a8:	add	x0, x0, #0x8
  41b2ac:	str	x0, [sp, #16]
  41b2b0:	b	41b2ec <clear@@Base+0x170a0>
  41b2b4:	ldr	x0, [sp, #16]
  41b2b8:	ldr	x0, [x0]
  41b2bc:	bl	41b168 <clear@@Base+0x16f1c>
  41b2c0:	mov	w1, w0
  41b2c4:	ldr	w0, [sp, #36]
  41b2c8:	add	w0, w0, w1
  41b2cc:	str	w0, [sp, #36]
  41b2d0:	ldr	x0, [sp, #16]
  41b2d4:	add	x0, x0, #0x8
  41b2d8:	str	x0, [sp, #16]
  41b2dc:	b	41b2ec <clear@@Base+0x170a0>
  41b2e0:	mov	w0, #0x25                  	// #37
  41b2e4:	bl	41ac10 <clear@@Base+0x169c4>
  41b2e8:	nop
  41b2ec:	ldr	x0, [sp, #24]
  41b2f0:	ldrb	w0, [x0]
  41b2f4:	cmp	w0, #0x0
  41b2f8:	b.ne	41b1b4 <clear@@Base+0x16f68>  // b.any
  41b2fc:	ldr	w0, [sp, #36]
  41b300:	ldp	x29, x30, [sp], #48
  41b304:	ret
  41b308:	stp	x29, x30, [sp, #-32]!
  41b30c:	mov	x29, sp
  41b310:	bl	421174 <winch@@Base+0x17a4>
  41b314:	str	w0, [sp, #28]
  41b318:	ldr	w0, [sp, #28]
  41b31c:	cmp	w0, #0xa
  41b320:	b.eq	41b350 <clear@@Base+0x17104>  // b.none
  41b324:	ldr	w0, [sp, #28]
  41b328:	cmp	w0, #0xd
  41b32c:	b.eq	41b350 <clear@@Base+0x17104>  // b.none
  41b330:	ldr	w0, [sp, #28]
  41b334:	cmp	w0, #0x20
  41b338:	b.eq	41b350 <clear@@Base+0x17104>  // b.none
  41b33c:	ldr	w0, [sp, #28]
  41b340:	cmn	w0, #0x2
  41b344:	b.eq	41b350 <clear@@Base+0x17104>  // b.none
  41b348:	ldrsw	x0, [sp, #28]
  41b34c:	bl	40bcc4 <clear@@Base+0x7a78>
  41b350:	nop
  41b354:	ldp	x29, x30, [sp], #32
  41b358:	ret

000000000041b35c <error@@Base>:
  41b35c:	stp	x29, x30, [sp, #-48]!
  41b360:	mov	x29, sp
  41b364:	str	x0, [sp, #24]
  41b368:	str	x1, [sp, #16]
  41b36c:	str	wzr, [sp, #44]
  41b370:	adrp	x0, 445000 <PC+0x4788>
  41b374:	add	x0, x0, #0x2d4
  41b378:	ldr	w0, [x0]
  41b37c:	add	w1, w0, #0x1
  41b380:	adrp	x0, 445000 <PC+0x4788>
  41b384:	add	x0, x0, #0x2d4
  41b388:	str	w1, [x0]
  41b38c:	adrp	x0, 440000 <winch@@Base+0x20630>
  41b390:	add	x0, x0, #0x898
  41b394:	ldr	w0, [x0]
  41b398:	cmp	w0, #0x0
  41b39c:	b.eq	41b3f4 <error@@Base+0x98>  // b.none
  41b3a0:	adrp	x0, 445000 <PC+0x4788>
  41b3a4:	add	x0, x0, #0x18c
  41b3a8:	ldr	w0, [x0]
  41b3ac:	cmp	w0, #0x0
  41b3b0:	b.eq	41b3f4 <error@@Base+0x98>  // b.none
  41b3b4:	adrp	x0, 445000 <PC+0x4788>
  41b3b8:	add	x0, x0, #0x2b8
  41b3bc:	ldr	w0, [x0]
  41b3c0:	cmp	w0, #0x0
  41b3c4:	b.ne	41b3cc <error@@Base+0x70>  // b.any
  41b3c8:	bl	4114e4 <clear@@Base+0xd298>
  41b3cc:	bl	40448c <clear@@Base+0x240>
  41b3d0:	bl	404328 <clear@@Base+0xdc>
  41b3d4:	mov	w0, #0x8                   	// #8
  41b3d8:	bl	404398 <clear@@Base+0x14c>
  41b3dc:	adrp	x0, 445000 <PC+0x4788>
  41b3e0:	add	x0, x0, #0x1bc
  41b3e4:	ldr	w0, [x0]
  41b3e8:	ldr	w1, [sp, #44]
  41b3ec:	add	w0, w1, w0
  41b3f0:	str	w0, [sp, #44]
  41b3f4:	ldr	x1, [sp, #16]
  41b3f8:	ldr	x0, [sp, #24]
  41b3fc:	bl	41b19c <clear@@Base+0x16f50>
  41b400:	mov	w1, w0
  41b404:	ldr	w0, [sp, #44]
  41b408:	add	w0, w0, w1
  41b40c:	str	w0, [sp, #44]
  41b410:	adrp	x0, 440000 <winch@@Base+0x20630>
  41b414:	add	x0, x0, #0x898
  41b418:	ldr	w0, [x0]
  41b41c:	cmp	w0, #0x0
  41b420:	b.eq	41b438 <error@@Base+0xdc>  // b.none
  41b424:	adrp	x0, 445000 <PC+0x4788>
  41b428:	add	x0, x0, #0x18c
  41b42c:	ldr	w0, [x0]
  41b430:	cmp	w0, #0x0
  41b434:	b.ne	41b444 <error@@Base+0xe8>  // b.any
  41b438:	mov	w0, #0xa                   	// #10
  41b43c:	bl	41ac10 <clear@@Base+0x169c4>
  41b440:	b	41b4a8 <error@@Base+0x14c>
  41b444:	adrp	x0, 440000 <winch@@Base+0x20630>
  41b448:	add	x0, x0, #0x810
  41b44c:	bl	41aca0 <clear@@Base+0x16a54>
  41b450:	bl	40448c <clear@@Base+0x240>
  41b454:	ldr	w0, [sp, #44]
  41b458:	adrp	x1, 445000 <PC+0x4788>
  41b45c:	add	x1, x1, #0x1d8
  41b460:	ldr	w1, [x1]
  41b464:	add	w0, w0, w1
  41b468:	add	w0, w0, #0x11
  41b46c:	str	w0, [sp, #44]
  41b470:	bl	41b308 <clear@@Base+0x170bc>
  41b474:	bl	4040d4 <setlocale@plt+0x24b4>
  41b478:	bl	404288 <clear@@Base+0x3c>
  41b47c:	adrp	x0, 445000 <PC+0x4788>
  41b480:	add	x0, x0, #0x1d4
  41b484:	ldr	w0, [x0]
  41b488:	ldr	w1, [sp, #44]
  41b48c:	cmp	w1, w0
  41b490:	b.lt	41b4a4 <error@@Base+0x148>  // b.tstop
  41b494:	adrp	x0, 445000 <PC+0x4788>
  41b498:	add	x0, x0, #0x21c
  41b49c:	mov	w1, #0x1                   	// #1
  41b4a0:	str	w1, [x0]
  41b4a4:	bl	41ab60 <clear@@Base+0x16914>
  41b4a8:	ldp	x29, x30, [sp], #48
  41b4ac:	ret
  41b4b0:	stp	x29, x30, [sp, #-32]!
  41b4b4:	mov	x29, sp
  41b4b8:	str	x0, [sp, #24]
  41b4bc:	str	x1, [sp, #16]
  41b4c0:	bl	40448c <clear@@Base+0x240>
  41b4c4:	bl	404328 <clear@@Base+0xdc>
  41b4c8:	mov	w0, #0x8                   	// #8
  41b4cc:	bl	404398 <clear@@Base+0x14c>
  41b4d0:	ldr	x1, [sp, #16]
  41b4d4:	ldr	x0, [sp, #24]
  41b4d8:	bl	41b19c <clear@@Base+0x16f50>
  41b4dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  41b4e0:	add	x0, x0, #0x7f0
  41b4e4:	bl	41aca0 <clear@@Base+0x16a54>
  41b4e8:	bl	40448c <clear@@Base+0x240>
  41b4ec:	bl	41ab60 <clear@@Base+0x16914>
  41b4f0:	adrp	x0, 445000 <PC+0x4788>
  41b4f4:	add	x0, x0, #0x2d8
  41b4f8:	mov	w1, #0x1                   	// #1
  41b4fc:	str	w1, [x0]
  41b500:	nop
  41b504:	ldp	x29, x30, [sp], #32
  41b508:	ret
  41b50c:	stp	x29, x30, [sp, #-48]!
  41b510:	mov	x29, sp
  41b514:	str	x0, [sp, #24]
  41b518:	str	x1, [sp, #16]
  41b51c:	str	wzr, [sp, #44]
  41b520:	adrp	x0, 440000 <winch@@Base+0x20630>
  41b524:	add	x0, x0, #0x898
  41b528:	ldr	w0, [x0]
  41b52c:	cmp	w0, #0x0
  41b530:	b.eq	41b54c <error@@Base+0x1f0>  // b.none
  41b534:	adrp	x0, 445000 <PC+0x4788>
  41b538:	add	x0, x0, #0x18c
  41b53c:	ldr	w0, [x0]
  41b540:	cmp	w0, #0x0
  41b544:	b.eq	41b54c <error@@Base+0x1f0>  // b.none
  41b548:	bl	404328 <clear@@Base+0xdc>
  41b54c:	ldr	x1, [sp, #16]
  41b550:	ldr	x0, [sp, #24]
  41b554:	bl	41b19c <clear@@Base+0x16f50>
  41b558:	bl	421174 <winch@@Base+0x17a4>
  41b55c:	str	w0, [sp, #40]
  41b560:	adrp	x0, 440000 <winch@@Base+0x20630>
  41b564:	add	x0, x0, #0x898
  41b568:	ldr	w0, [x0]
  41b56c:	cmp	w0, #0x0
  41b570:	b.eq	41b588 <error@@Base+0x22c>  // b.none
  41b574:	adrp	x0, 445000 <PC+0x4788>
  41b578:	add	x0, x0, #0x18c
  41b57c:	ldr	w0, [x0]
  41b580:	cmp	w0, #0x0
  41b584:	b.ne	41b598 <error@@Base+0x23c>  // b.any
  41b588:	mov	w0, #0xa                   	// #10
  41b58c:	bl	41ac10 <clear@@Base+0x169c4>
  41b590:	ldr	w0, [sp, #40]
  41b594:	b	41b5cc <error@@Base+0x270>
  41b598:	bl	4040d4 <setlocale@plt+0x24b4>
  41b59c:	adrp	x0, 445000 <PC+0x4788>
  41b5a0:	add	x0, x0, #0x1d4
  41b5a4:	ldr	w0, [x0]
  41b5a8:	ldr	w1, [sp, #44]
  41b5ac:	cmp	w1, w0
  41b5b0:	b.lt	41b5c4 <error@@Base+0x268>  // b.tstop
  41b5b4:	adrp	x0, 445000 <PC+0x4788>
  41b5b8:	add	x0, x0, #0x21c
  41b5bc:	mov	w1, #0x1                   	// #1
  41b5c0:	str	w1, [x0]
  41b5c4:	bl	41ab60 <clear@@Base+0x16914>
  41b5c8:	ldr	w0, [sp, #40]
  41b5cc:	ldp	x29, x30, [sp], #48
  41b5d0:	ret
  41b5d4:	stp	x29, x30, [sp, #-64]!
  41b5d8:	mov	x29, sp
  41b5dc:	str	x0, [sp, #40]
  41b5e0:	str	w1, [sp, #36]
  41b5e4:	str	x2, [sp, #24]
  41b5e8:	str	w3, [sp, #32]
  41b5ec:	ldr	w0, [sp, #36]
  41b5f0:	and	w0, w0, #0x1000
  41b5f4:	cmp	w0, #0x0
  41b5f8:	b.eq	41b604 <error@@Base+0x2a8>  // b.none
  41b5fc:	mov	w0, #0x0                   	// #0
  41b600:	b	41b690 <error@@Base+0x334>
  41b604:	mov	w1, #0x40                  	// #64
  41b608:	mov	w0, #0x1                   	// #1
  41b60c:	bl	402344 <setlocale@plt+0x724>
  41b610:	str	x0, [sp, #56]
  41b614:	mov	w2, #0x1                   	// #1
  41b618:	ldr	x1, [sp, #40]
  41b61c:	ldr	x0, [sp, #56]
  41b620:	bl	401b70 <regcomp@plt>
  41b624:	cmp	w0, #0x0
  41b628:	b.eq	41b658 <error@@Base+0x2fc>  // b.none
  41b62c:	ldr	x0, [sp, #56]
  41b630:	bl	401a90 <free@plt>
  41b634:	ldr	w0, [sp, #32]
  41b638:	cmp	w0, #0x0
  41b63c:	b.eq	41b650 <error@@Base+0x2f4>  // b.none
  41b640:	mov	x1, #0x0                   	// #0
  41b644:	adrp	x0, 426000 <winch@@Base+0x6630>
  41b648:	add	x0, x0, #0xf00
  41b64c:	bl	41b35c <error@@Base>
  41b650:	mov	w0, #0xffffffff            	// #-1
  41b654:	b	41b690 <error@@Base+0x334>
  41b658:	ldr	x0, [sp, #24]
  41b65c:	ldr	x0, [x0]
  41b660:	cmp	x0, #0x0
  41b664:	b.eq	41b680 <error@@Base+0x324>  // b.none
  41b668:	ldr	x0, [sp, #24]
  41b66c:	ldr	x0, [x0]
  41b670:	bl	401b60 <regfree@plt>
  41b674:	ldr	x0, [sp, #24]
  41b678:	ldr	x0, [x0]
  41b67c:	bl	401a90 <free@plt>
  41b680:	ldr	x0, [sp, #24]
  41b684:	ldr	x1, [sp, #56]
  41b688:	str	x1, [x0]
  41b68c:	mov	w0, #0x0                   	// #0
  41b690:	ldp	x29, x30, [sp], #64
  41b694:	ret
  41b698:	stp	x29, x30, [sp, #-64]!
  41b69c:	mov	x29, sp
  41b6a0:	str	x0, [sp, #40]
  41b6a4:	str	w1, [sp, #36]
  41b6a8:	str	x2, [sp, #24]
  41b6ac:	adrp	x0, 445000 <PC+0x4788>
  41b6b0:	add	x0, x0, #0x240
  41b6b4:	ldr	w0, [x0]
  41b6b8:	cmp	w0, #0x2
  41b6bc:	b.eq	41b6cc <error@@Base+0x370>  // b.none
  41b6c0:	ldr	x0, [sp, #40]
  41b6c4:	str	x0, [sp, #56]
  41b6c8:	b	41b704 <error@@Base+0x3a8>
  41b6cc:	ldr	x0, [sp, #40]
  41b6d0:	bl	4017b0 <strlen@plt>
  41b6d4:	mov	w1, #0x1                   	// #1
  41b6d8:	bl	40d770 <clear@@Base+0x9524>
  41b6dc:	mov	w1, w0
  41b6e0:	mov	w0, #0x1                   	// #1
  41b6e4:	bl	402344 <setlocale@plt+0x724>
  41b6e8:	str	x0, [sp, #56]
  41b6ec:	mov	w4, #0x1                   	// #1
  41b6f0:	mov	x3, #0x0                   	// #0
  41b6f4:	mov	x2, #0x0                   	// #0
  41b6f8:	ldr	x1, [sp, #40]
  41b6fc:	ldr	x0, [sp, #56]
  41b700:	bl	40d814 <clear@@Base+0x95c8>
  41b704:	mov	w3, #0x1                   	// #1
  41b708:	ldr	x2, [sp, #24]
  41b70c:	ldr	w1, [sp, #36]
  41b710:	ldr	x0, [sp, #56]
  41b714:	bl	41b5d4 <error@@Base+0x278>
  41b718:	str	w0, [sp, #52]
  41b71c:	ldr	x1, [sp, #56]
  41b720:	ldr	x0, [sp, #40]
  41b724:	cmp	x1, x0
  41b728:	b.eq	41b734 <error@@Base+0x3d8>  // b.none
  41b72c:	ldr	x0, [sp, #56]
  41b730:	bl	401a90 <free@plt>
  41b734:	ldr	w0, [sp, #52]
  41b738:	ldp	x29, x30, [sp], #64
  41b73c:	ret
  41b740:	stp	x29, x30, [sp, #-32]!
  41b744:	mov	x29, sp
  41b748:	str	x0, [sp, #24]
  41b74c:	ldr	x0, [sp, #24]
  41b750:	ldr	x0, [x0]
  41b754:	cmp	x0, #0x0
  41b758:	b.eq	41b774 <error@@Base+0x418>  // b.none
  41b75c:	ldr	x0, [sp, #24]
  41b760:	ldr	x0, [x0]
  41b764:	bl	401b60 <regfree@plt>
  41b768:	ldr	x0, [sp, #24]
  41b76c:	ldr	x0, [x0]
  41b770:	bl	401a90 <free@plt>
  41b774:	ldr	x0, [sp, #24]
  41b778:	str	xzr, [x0]
  41b77c:	nop
  41b780:	ldp	x29, x30, [sp], #32
  41b784:	ret
  41b788:	stp	x29, x30, [sp, #-48]!
  41b78c:	mov	x29, sp
  41b790:	str	x0, [sp, #24]
  41b794:	str	xzr, [sp, #32]
  41b798:	add	x0, sp, #0x20
  41b79c:	mov	w3, #0x0                   	// #0
  41b7a0:	mov	x2, x0
  41b7a4:	mov	w1, #0x0                   	// #0
  41b7a8:	ldr	x0, [sp, #24]
  41b7ac:	bl	41b5d4 <error@@Base+0x278>
  41b7b0:	str	w0, [sp, #44]
  41b7b4:	ldr	w0, [sp, #44]
  41b7b8:	cmp	w0, #0x0
  41b7bc:	b.eq	41b7c8 <error@@Base+0x46c>  // b.none
  41b7c0:	mov	w0, #0x0                   	// #0
  41b7c4:	b	41b7d4 <error@@Base+0x478>
  41b7c8:	add	x0, sp, #0x20
  41b7cc:	bl	41b740 <error@@Base+0x3e4>
  41b7d0:	mov	w0, #0x1                   	// #1
  41b7d4:	ldp	x29, x30, [sp], #48
  41b7d8:	ret
  41b7dc:	sub	sp, sp, #0x10
  41b7e0:	str	x0, [sp, #8]
  41b7e4:	ldr	x0, [sp, #8]
  41b7e8:	cmp	x0, #0x0
  41b7ec:	cset	w0, eq  // eq = none
  41b7f0:	and	w0, w0, #0xff
  41b7f4:	add	sp, sp, #0x10
  41b7f8:	ret
  41b7fc:	sub	sp, sp, #0x60
  41b800:	str	x0, [sp, #40]
  41b804:	str	w1, [sp, #36]
  41b808:	str	x2, [sp, #24]
  41b80c:	str	w3, [sp, #32]
  41b810:	str	x4, [sp, #16]
  41b814:	str	x5, [sp, #8]
  41b818:	ldrsw	x0, [sp, #36]
  41b81c:	ldr	x1, [sp, #40]
  41b820:	add	x0, x1, x0
  41b824:	str	x0, [sp, #64]
  41b828:	ldrsw	x0, [sp, #32]
  41b82c:	ldr	x1, [sp, #24]
  41b830:	add	x0, x1, x0
  41b834:	str	x0, [sp, #56]
  41b838:	b	41b940 <error@@Base+0x5e4>
  41b83c:	ldr	x0, [sp, #40]
  41b840:	str	x0, [sp, #88]
  41b844:	ldr	x0, [sp, #24]
  41b848:	str	x0, [sp, #80]
  41b84c:	ldr	x0, [sp, #88]
  41b850:	ldrb	w0, [x0]
  41b854:	strb	w0, [sp, #79]
  41b858:	ldr	x0, [sp, #80]
  41b85c:	ldrb	w0, [x0]
  41b860:	strb	w0, [sp, #55]
  41b864:	adrp	x0, 445000 <PC+0x4788>
  41b868:	add	x0, x0, #0x240
  41b86c:	ldr	w0, [x0]
  41b870:	cmp	w0, #0x2
  41b874:	b.ne	41b89c <error@@Base+0x540>  // b.any
  41b878:	ldrb	w0, [sp, #79]
  41b87c:	cmp	w0, #0x40
  41b880:	b.ls	41b89c <error@@Base+0x540>  // b.plast
  41b884:	ldrb	w0, [sp, #79]
  41b888:	cmp	w0, #0x5a
  41b88c:	b.hi	41b89c <error@@Base+0x540>  // b.pmore
  41b890:	ldrb	w0, [sp, #79]
  41b894:	add	w0, w0, #0x20
  41b898:	strb	w0, [sp, #79]
  41b89c:	ldrb	w1, [sp, #79]
  41b8a0:	ldrb	w0, [sp, #55]
  41b8a4:	cmp	w1, w0
  41b8a8:	b.ne	41b8e8 <error@@Base+0x58c>  // b.any
  41b8ac:	ldr	x1, [sp, #88]
  41b8b0:	ldr	x0, [sp, #64]
  41b8b4:	cmp	x1, x0
  41b8b8:	b.eq	41b8ec <error@@Base+0x590>  // b.none
  41b8bc:	ldr	x1, [sp, #80]
  41b8c0:	ldr	x0, [sp, #56]
  41b8c4:	cmp	x1, x0
  41b8c8:	b.eq	41b8ec <error@@Base+0x590>  // b.none
  41b8cc:	ldr	x0, [sp, #88]
  41b8d0:	add	x0, x0, #0x1
  41b8d4:	str	x0, [sp, #88]
  41b8d8:	ldr	x0, [sp, #80]
  41b8dc:	add	x0, x0, #0x1
  41b8e0:	str	x0, [sp, #80]
  41b8e4:	b	41b84c <error@@Base+0x4f0>
  41b8e8:	nop
  41b8ec:	ldr	x1, [sp, #88]
  41b8f0:	ldr	x0, [sp, #64]
  41b8f4:	cmp	x1, x0
  41b8f8:	b.ne	41b934 <error@@Base+0x5d8>  // b.any
  41b8fc:	ldr	x0, [sp, #16]
  41b900:	cmp	x0, #0x0
  41b904:	b.eq	41b914 <error@@Base+0x5b8>  // b.none
  41b908:	ldr	x0, [sp, #16]
  41b90c:	ldr	x1, [sp, #24]
  41b910:	str	x1, [x0]
  41b914:	ldr	x0, [sp, #8]
  41b918:	cmp	x0, #0x0
  41b91c:	b.eq	41b92c <error@@Base+0x5d0>  // b.none
  41b920:	ldr	x0, [sp, #8]
  41b924:	ldr	x1, [sp, #80]
  41b928:	str	x1, [x0]
  41b92c:	mov	w0, #0x1                   	// #1
  41b930:	b	41b954 <error@@Base+0x5f8>
  41b934:	ldr	x0, [sp, #24]
  41b938:	add	x0, x0, #0x1
  41b93c:	str	x0, [sp, #24]
  41b940:	ldr	x1, [sp, #24]
  41b944:	ldr	x0, [sp, #56]
  41b948:	cmp	x1, x0
  41b94c:	b.cc	41b83c <error@@Base+0x4e0>  // b.lo, b.ul, b.last
  41b950:	mov	w0, #0x0                   	// #0
  41b954:	add	sp, sp, #0x60
  41b958:	ret
  41b95c:	stp	x29, x30, [sp, #-96]!
  41b960:	mov	x29, sp
  41b964:	str	x0, [sp, #72]
  41b968:	str	x1, [sp, #64]
  41b96c:	str	x2, [sp, #56]
  41b970:	str	w3, [sp, #52]
  41b974:	str	x4, [sp, #40]
  41b978:	str	x5, [sp, #32]
  41b97c:	str	w6, [sp, #48]
  41b980:	str	w7, [sp, #28]
  41b984:	ldr	x0, [sp, #32]
  41b988:	str	xzr, [x0]
  41b98c:	ldr	x0, [sp, #32]
  41b990:	ldr	x1, [x0]
  41b994:	ldr	x0, [sp, #40]
  41b998:	str	x1, [x0]
  41b99c:	ldr	w0, [sp, #28]
  41b9a0:	and	w0, w0, #0x1000
  41b9a4:	cmp	w0, #0x0
  41b9a8:	b.eq	41b9d8 <error@@Base+0x67c>  // b.none
  41b9ac:	ldr	x0, [sp, #64]
  41b9b0:	bl	4017b0 <strlen@plt>
  41b9b4:	ldr	x5, [sp, #32]
  41b9b8:	ldr	x4, [sp, #40]
  41b9bc:	ldr	w3, [sp, #52]
  41b9c0:	ldr	x2, [sp, #56]
  41b9c4:	mov	x1, x0
  41b9c8:	ldr	x0, [sp, #64]
  41b9cc:	bl	41b7fc <error@@Base+0x4a0>
  41b9d0:	str	w0, [sp, #92]
  41b9d4:	b	41ba6c <error@@Base+0x710>
  41b9d8:	ldr	w0, [sp, #48]
  41b9dc:	cmp	w0, #0x0
  41b9e0:	cset	w0, ne  // ne = any
  41b9e4:	and	w0, w0, #0xff
  41b9e8:	str	w0, [sp, #88]
  41b9ec:	ldr	w0, [sp, #88]
  41b9f0:	orr	w0, w0, #0x4
  41b9f4:	str	w0, [sp, #88]
  41b9f8:	str	wzr, [sp, #80]
  41b9fc:	ldr	w0, [sp, #52]
  41ba00:	str	w0, [sp, #84]
  41ba04:	add	x0, sp, #0x50
  41ba08:	ldr	w4, [sp, #88]
  41ba0c:	mov	x3, x0
  41ba10:	mov	x2, #0x1                   	// #1
  41ba14:	ldr	x1, [sp, #56]
  41ba18:	ldr	x0, [sp, #72]
  41ba1c:	bl	401b50 <regexec@plt>
  41ba20:	cmp	w0, #0x0
  41ba24:	cset	w0, eq  // eq = none
  41ba28:	and	w0, w0, #0xff
  41ba2c:	str	w0, [sp, #92]
  41ba30:	ldr	w0, [sp, #92]
  41ba34:	cmp	w0, #0x0
  41ba38:	b.eq	41ba6c <error@@Base+0x710>  // b.none
  41ba3c:	ldr	w0, [sp, #80]
  41ba40:	sxtw	x0, w0
  41ba44:	ldr	x1, [sp, #56]
  41ba48:	add	x1, x1, x0
  41ba4c:	ldr	x0, [sp, #40]
  41ba50:	str	x1, [x0]
  41ba54:	ldr	w0, [sp, #84]
  41ba58:	sxtw	x0, w0
  41ba5c:	ldr	x1, [sp, #56]
  41ba60:	add	x1, x1, x0
  41ba64:	ldr	x0, [sp, #32]
  41ba68:	str	x1, [x0]
  41ba6c:	ldr	w0, [sp, #28]
  41ba70:	and	w0, w0, #0x100
  41ba74:	cmp	w0, #0x0
  41ba78:	b.ne	41ba88 <error@@Base+0x72c>  // b.any
  41ba7c:	ldr	w0, [sp, #92]
  41ba80:	cmp	w0, #0x0
  41ba84:	b.ne	41baa4 <error@@Base+0x748>  // b.any
  41ba88:	ldr	w0, [sp, #28]
  41ba8c:	and	w0, w0, #0x100
  41ba90:	cmp	w0, #0x0
  41ba94:	b.eq	41baac <error@@Base+0x750>  // b.none
  41ba98:	ldr	w0, [sp, #92]
  41ba9c:	cmp	w0, #0x0
  41baa0:	b.ne	41baac <error@@Base+0x750>  // b.any
  41baa4:	mov	w0, #0x1                   	// #1
  41baa8:	b	41bab0 <error@@Base+0x754>
  41baac:	mov	w0, #0x0                   	// #0
  41bab0:	str	w0, [sp, #92]
  41bab4:	ldr	w0, [sp, #92]
  41bab8:	ldp	x29, x30, [sp], #96
  41babc:	ret
  41bac0:	adrp	x0, 426000 <winch@@Base+0x6630>
  41bac4:	add	x0, x0, #0xf10
  41bac8:	ret
  41bacc:	sub	sp, sp, #0x10
  41bad0:	str	w0, [sp, #12]
  41bad4:	ldr	w0, [sp, #12]
  41bad8:	cmn	w0, #0x1
  41badc:	b.eq	41bb08 <error@@Base+0x7ac>  // b.none
  41bae0:	ldr	w0, [sp, #12]
  41bae4:	cmp	w0, #0x0
  41bae8:	b.ge	41bb5c <error@@Base+0x800>  // b.tcont
  41baec:	ldr	w0, [sp, #12]
  41baf0:	cmn	w0, #0x3
  41baf4:	b.eq	41bb38 <error@@Base+0x7dc>  // b.none
  41baf8:	ldr	w0, [sp, #12]
  41bafc:	cmn	w0, #0x2
  41bb00:	b.eq	41bb20 <error@@Base+0x7c4>  // b.none
  41bb04:	b	41bb5c <error@@Base+0x800>
  41bb08:	adrp	x0, 445000 <PC+0x4788>
  41bb0c:	add	x0, x0, #0x1c8
  41bb10:	ldr	w0, [x0]
  41bb14:	sub	w0, w0, #0x2
  41bb18:	str	w0, [sp, #12]
  41bb1c:	b	41bb5c <error@@Base+0x800>
  41bb20:	adrp	x0, 445000 <PC+0x4788>
  41bb24:	add	x0, x0, #0x1c8
  41bb28:	ldr	w0, [x0]
  41bb2c:	sub	w0, w0, #0x1
  41bb30:	str	w0, [sp, #12]
  41bb34:	b	41bb5c <error@@Base+0x800>
  41bb38:	adrp	x0, 445000 <PC+0x4788>
  41bb3c:	add	x0, x0, #0x1c8
  41bb40:	ldr	w0, [x0]
  41bb44:	sub	w0, w0, #0x1
  41bb48:	lsr	w1, w0, #31
  41bb4c:	add	w0, w1, w0
  41bb50:	asr	w0, w0, #1
  41bb54:	str	w0, [sp, #12]
  41bb58:	nop
  41bb5c:	adrp	x0, 444000 <PC+0x3788>
  41bb60:	add	x0, x0, #0x8b0
  41bb64:	ldr	x1, [x0]
  41bb68:	ldrsw	x0, [sp, #12]
  41bb6c:	lsl	x0, x0, #3
  41bb70:	add	x0, x1, x0
  41bb74:	ldr	x0, [x0]
  41bb78:	add	sp, sp, #0x10
  41bb7c:	ret
  41bb80:	sub	sp, sp, #0x20
  41bb84:	str	x0, [sp, #8]
  41bb88:	mov	w0, #0x1                   	// #1
  41bb8c:	str	w0, [sp, #28]
  41bb90:	b	41bbdc <error@@Base+0x880>
  41bb94:	adrp	x0, 444000 <PC+0x3788>
  41bb98:	add	x0, x0, #0x8b0
  41bb9c:	ldr	x1, [x0]
  41bba0:	ldrsw	x0, [sp, #28]
  41bba4:	lsl	x0, x0, #3
  41bba8:	add	x1, x1, x0
  41bbac:	adrp	x0, 444000 <PC+0x3788>
  41bbb0:	add	x0, x0, #0x8b0
  41bbb4:	ldr	x2, [x0]
  41bbb8:	ldrsw	x0, [sp, #28]
  41bbbc:	lsl	x0, x0, #3
  41bbc0:	sub	x0, x0, #0x8
  41bbc4:	add	x0, x2, x0
  41bbc8:	ldr	x1, [x1]
  41bbcc:	str	x1, [x0]
  41bbd0:	ldr	w0, [sp, #28]
  41bbd4:	add	w0, w0, #0x1
  41bbd8:	str	w0, [sp, #28]
  41bbdc:	adrp	x0, 445000 <PC+0x4788>
  41bbe0:	add	x0, x0, #0x1c8
  41bbe4:	ldr	w0, [x0]
  41bbe8:	ldr	w1, [sp, #28]
  41bbec:	cmp	w1, w0
  41bbf0:	b.lt	41bb94 <error@@Base+0x838>  // b.tstop
  41bbf4:	adrp	x0, 444000 <PC+0x3788>
  41bbf8:	add	x0, x0, #0x8b0
  41bbfc:	ldr	x1, [x0]
  41bc00:	adrp	x0, 445000 <PC+0x4788>
  41bc04:	add	x0, x0, #0x1c8
  41bc08:	ldr	w0, [x0]
  41bc0c:	sxtw	x0, w0
  41bc10:	lsl	x0, x0, #3
  41bc14:	sub	x0, x0, #0x8
  41bc18:	add	x0, x1, x0
  41bc1c:	ldr	x1, [sp, #8]
  41bc20:	str	x1, [x0]
  41bc24:	nop
  41bc28:	add	sp, sp, #0x20
  41bc2c:	ret
  41bc30:	sub	sp, sp, #0x20
  41bc34:	str	x0, [sp, #8]
  41bc38:	adrp	x0, 445000 <PC+0x4788>
  41bc3c:	add	x0, x0, #0x1c8
  41bc40:	ldr	w0, [x0]
  41bc44:	sub	w0, w0, #0x1
  41bc48:	str	w0, [sp, #28]
  41bc4c:	b	41bc98 <error@@Base+0x93c>
  41bc50:	adrp	x0, 444000 <PC+0x3788>
  41bc54:	add	x0, x0, #0x8b0
  41bc58:	ldr	x1, [x0]
  41bc5c:	ldrsw	x0, [sp, #28]
  41bc60:	lsl	x0, x0, #3
  41bc64:	sub	x0, x0, #0x8
  41bc68:	add	x1, x1, x0
  41bc6c:	adrp	x0, 444000 <PC+0x3788>
  41bc70:	add	x0, x0, #0x8b0
  41bc74:	ldr	x2, [x0]
  41bc78:	ldrsw	x0, [sp, #28]
  41bc7c:	lsl	x0, x0, #3
  41bc80:	add	x0, x2, x0
  41bc84:	ldr	x1, [x1]
  41bc88:	str	x1, [x0]
  41bc8c:	ldr	w0, [sp, #28]
  41bc90:	sub	w0, w0, #0x1
  41bc94:	str	w0, [sp, #28]
  41bc98:	ldr	w0, [sp, #28]
  41bc9c:	cmp	w0, #0x0
  41bca0:	b.gt	41bc50 <error@@Base+0x8f4>
  41bca4:	adrp	x0, 444000 <PC+0x3788>
  41bca8:	add	x0, x0, #0x8b0
  41bcac:	ldr	x0, [x0]
  41bcb0:	ldr	x1, [sp, #8]
  41bcb4:	str	x1, [x0]
  41bcb8:	nop
  41bcbc:	add	sp, sp, #0x20
  41bcc0:	ret
  41bcc4:	sub	sp, sp, #0x10
  41bcc8:	str	wzr, [sp, #12]
  41bccc:	b	41bcfc <error@@Base+0x9a0>
  41bcd0:	adrp	x0, 444000 <PC+0x3788>
  41bcd4:	add	x0, x0, #0x8b0
  41bcd8:	ldr	x1, [x0]
  41bcdc:	ldrsw	x0, [sp, #12]
  41bce0:	lsl	x0, x0, #3
  41bce4:	add	x0, x1, x0
  41bce8:	mov	x1, #0xffffffffffffffff    	// #-1
  41bcec:	str	x1, [x0]
  41bcf0:	ldr	w0, [sp, #12]
  41bcf4:	add	w0, w0, #0x1
  41bcf8:	str	w0, [sp, #12]
  41bcfc:	adrp	x0, 445000 <PC+0x4788>
  41bd00:	add	x0, x0, #0x1c8
  41bd04:	ldr	w0, [x0]
  41bd08:	ldr	w1, [sp, #12]
  41bd0c:	cmp	w1, w0
  41bd10:	b.lt	41bcd0 <error@@Base+0x974>  // b.tstop
  41bd14:	nop
  41bd18:	nop
  41bd1c:	add	sp, sp, #0x10
  41bd20:	ret
  41bd24:	stp	x29, x30, [sp, #-32]!
  41bd28:	mov	x29, sp
  41bd2c:	adrp	x0, 445000 <PC+0x4788>
  41bd30:	add	x0, x0, #0x1c8
  41bd34:	ldr	w1, [x0]
  41bd38:	adrp	x0, 444000 <PC+0x3788>
  41bd3c:	add	x0, x0, #0x8b8
  41bd40:	ldr	w0, [x0]
  41bd44:	cmp	w1, w0
  41bd48:	b.le	41be00 <error@@Base+0xaa4>
  41bd4c:	adrp	x0, 444000 <PC+0x3788>
  41bd50:	add	x0, x0, #0x8b0
  41bd54:	ldr	x0, [x0]
  41bd58:	cmp	x0, #0x0
  41bd5c:	b.eq	41bd80 <error@@Base+0xa24>  // b.none
  41bd60:	add	x0, sp, #0x10
  41bd64:	mov	w1, #0x0                   	// #0
  41bd68:	bl	41bf64 <error@@Base+0xc08>
  41bd6c:	adrp	x0, 444000 <PC+0x3788>
  41bd70:	add	x0, x0, #0x8b0
  41bd74:	ldr	x0, [x0]
  41bd78:	bl	401a90 <free@plt>
  41bd7c:	b	41bd88 <error@@Base+0xa2c>
  41bd80:	mov	x0, #0xffffffffffffffff    	// #-1
  41bd84:	str	x0, [sp, #16]
  41bd88:	adrp	x0, 445000 <PC+0x4788>
  41bd8c:	add	x0, x0, #0x1c8
  41bd90:	ldr	w0, [x0]
  41bd94:	mov	w1, #0x8                   	// #8
  41bd98:	bl	402344 <setlocale@plt+0x724>
  41bd9c:	mov	x1, x0
  41bda0:	adrp	x0, 444000 <PC+0x3788>
  41bda4:	add	x0, x0, #0x8b0
  41bda8:	str	x1, [x0]
  41bdac:	adrp	x0, 445000 <PC+0x4788>
  41bdb0:	add	x0, x0, #0x1c8
  41bdb4:	ldr	w1, [x0]
  41bdb8:	adrp	x0, 444000 <PC+0x3788>
  41bdbc:	add	x0, x0, #0x8b8
  41bdc0:	str	w1, [x0]
  41bdc4:	bl	41bcc4 <error@@Base+0x968>
  41bdc8:	ldr	x0, [sp, #16]
  41bdcc:	cmn	x0, #0x1
  41bdd0:	b.eq	41be04 <error@@Base+0xaa8>  // b.none
  41bdd4:	adrp	x0, 444000 <PC+0x3788>
  41bdd8:	add	x0, x0, #0x8b0
  41bddc:	ldr	x1, [x0]
  41bde0:	ldr	w0, [sp, #24]
  41bde4:	sxtw	x0, w0
  41bde8:	lsl	x0, x0, #3
  41bdec:	sub	x0, x0, #0x8
  41bdf0:	add	x0, x1, x0
  41bdf4:	ldr	x1, [sp, #16]
  41bdf8:	str	x1, [x0]
  41bdfc:	b	41be04 <error@@Base+0xaa8>
  41be00:	nop
  41be04:	ldp	x29, x30, [sp], #32
  41be08:	ret
  41be0c:	sub	sp, sp, #0x20
  41be10:	str	x0, [sp, #8]
  41be14:	adrp	x0, 444000 <PC+0x3788>
  41be18:	add	x0, x0, #0x8b0
  41be1c:	ldr	x0, [x0]
  41be20:	ldr	x0, [x0]
  41be24:	ldr	x1, [sp, #8]
  41be28:	cmp	x1, x0
  41be2c:	b.ge	41be38 <error@@Base+0xadc>  // b.tcont
  41be30:	mov	w0, #0xffffffff            	// #-1
  41be34:	b	41bea0 <error@@Base+0xb44>
  41be38:	mov	w0, #0x1                   	// #1
  41be3c:	str	w0, [sp, #28]
  41be40:	b	41be84 <error@@Base+0xb28>
  41be44:	adrp	x0, 444000 <PC+0x3788>
  41be48:	add	x0, x0, #0x8b0
  41be4c:	ldr	x1, [x0]
  41be50:	ldrsw	x0, [sp, #28]
  41be54:	lsl	x0, x0, #3
  41be58:	add	x0, x1, x0
  41be5c:	ldr	x0, [x0]
  41be60:	ldr	x1, [sp, #8]
  41be64:	cmp	x1, x0
  41be68:	b.ge	41be78 <error@@Base+0xb1c>  // b.tcont
  41be6c:	ldr	w0, [sp, #28]
  41be70:	sub	w0, w0, #0x1
  41be74:	b	41bea0 <error@@Base+0xb44>
  41be78:	ldr	w0, [sp, #28]
  41be7c:	add	w0, w0, #0x1
  41be80:	str	w0, [sp, #28]
  41be84:	adrp	x0, 445000 <PC+0x4788>
  41be88:	add	x0, x0, #0x1c8
  41be8c:	ldr	w0, [x0]
  41be90:	ldr	w1, [sp, #28]
  41be94:	cmp	w1, w0
  41be98:	b.lt	41be44 <error@@Base+0xae8>  // b.tstop
  41be9c:	mov	w0, #0xffffffff            	// #-1
  41bea0:	add	sp, sp, #0x20
  41bea4:	ret
  41bea8:	stp	x29, x30, [sp, #-16]!
  41beac:	mov	x29, sp
  41beb0:	adrp	x0, 445000 <PC+0x4788>
  41beb4:	add	x0, x0, #0x1c8
  41beb8:	ldr	w0, [x0]
  41bebc:	sub	w0, w0, #0x1
  41bec0:	mov	w1, w0
  41bec4:	mov	w0, #0x0                   	// #0
  41bec8:	bl	41bed4 <error@@Base+0xb78>
  41becc:	ldp	x29, x30, [sp], #16
  41bed0:	ret
  41bed4:	sub	sp, sp, #0x20
  41bed8:	str	w0, [sp, #12]
  41bedc:	str	w1, [sp, #8]
  41bee0:	ldr	w0, [sp, #12]
  41bee4:	str	w0, [sp, #28]
  41bee8:	b	41bf48 <error@@Base+0xbec>
  41beec:	adrp	x0, 444000 <PC+0x3788>
  41bef0:	add	x0, x0, #0x8b0
  41bef4:	ldr	x1, [x0]
  41bef8:	ldrsw	x0, [sp, #28]
  41befc:	lsl	x0, x0, #3
  41bf00:	add	x0, x1, x0
  41bf04:	ldr	x0, [x0]
  41bf08:	cmn	x0, #0x1
  41bf0c:	b.eq	41bf3c <error@@Base+0xbe0>  // b.none
  41bf10:	adrp	x0, 444000 <PC+0x3788>
  41bf14:	add	x0, x0, #0x8b0
  41bf18:	ldr	x1, [x0]
  41bf1c:	ldrsw	x0, [sp, #28]
  41bf20:	lsl	x0, x0, #3
  41bf24:	add	x0, x1, x0
  41bf28:	ldr	x0, [x0]
  41bf2c:	cmp	x0, #0x0
  41bf30:	b.eq	41bf3c <error@@Base+0xbe0>  // b.none
  41bf34:	mov	w0, #0x0                   	// #0
  41bf38:	b	41bf5c <error@@Base+0xc00>
  41bf3c:	ldr	w0, [sp, #28]
  41bf40:	add	w0, w0, #0x1
  41bf44:	str	w0, [sp, #28]
  41bf48:	ldr	w1, [sp, #28]
  41bf4c:	ldr	w0, [sp, #8]
  41bf50:	cmp	w1, w0
  41bf54:	b.le	41beec <error@@Base+0xb90>
  41bf58:	mov	w0, #0x1                   	// #1
  41bf5c:	add	sp, sp, #0x20
  41bf60:	ret
  41bf64:	sub	sp, sp, #0x20
  41bf68:	str	x0, [sp, #8]
  41bf6c:	str	w1, [sp, #4]
  41bf70:	ldr	w0, [sp, #4]
  41bf74:	cmp	w0, #0x0
  41bf78:	b.ge	41bf8c <error@@Base+0xc30>  // b.tcont
  41bf7c:	ldr	w0, [sp, #4]
  41bf80:	cmn	w0, #0x2
  41bf84:	b.ge	41bfbc <error@@Base+0xc60>  // b.tcont
  41bf88:	b	41bfe0 <error@@Base+0xc84>
  41bf8c:	ldr	w0, [sp, #4]
  41bf90:	cmp	w0, #0x0
  41bf94:	b.ne	41bfe0 <error@@Base+0xc84>  // b.any
  41bf98:	str	wzr, [sp, #28]
  41bf9c:	mov	w0, #0x1                   	// #1
  41bfa0:	str	w0, [sp, #24]
  41bfa4:	adrp	x0, 445000 <PC+0x4788>
  41bfa8:	add	x0, x0, #0x1c8
  41bfac:	ldr	w0, [x0]
  41bfb0:	sub	w0, w0, #0x2
  41bfb4:	str	w0, [sp, #20]
  41bfb8:	b	41c020 <error@@Base+0xcc4>
  41bfbc:	adrp	x0, 445000 <PC+0x4788>
  41bfc0:	add	x0, x0, #0x1c8
  41bfc4:	ldr	w0, [x0]
  41bfc8:	sub	w0, w0, #0x2
  41bfcc:	str	w0, [sp, #28]
  41bfd0:	mov	w0, #0xffffffff            	// #-1
  41bfd4:	str	w0, [sp, #24]
  41bfd8:	str	wzr, [sp, #20]
  41bfdc:	b	41c020 <error@@Base+0xcc4>
  41bfe0:	ldr	w0, [sp, #4]
  41bfe4:	str	w0, [sp, #28]
  41bfe8:	adrp	x0, 444000 <PC+0x3788>
  41bfec:	add	x0, x0, #0x8b0
  41bff0:	ldr	x1, [x0]
  41bff4:	ldrsw	x0, [sp, #28]
  41bff8:	lsl	x0, x0, #3
  41bffc:	add	x0, x1, x0
  41c000:	ldr	x0, [x0]
  41c004:	cmn	x0, #0x1
  41c008:	b.ne	41c01c <error@@Base+0xcc0>  // b.any
  41c00c:	ldr	x0, [sp, #8]
  41c010:	mov	x1, #0xffffffffffffffff    	// #-1
  41c014:	str	x1, [x0]
  41c018:	b	41c0b0 <error@@Base+0xd54>
  41c01c:	nop
  41c020:	adrp	x0, 444000 <PC+0x3788>
  41c024:	add	x0, x0, #0x8b0
  41c028:	ldr	x1, [x0]
  41c02c:	ldrsw	x0, [sp, #28]
  41c030:	lsl	x0, x0, #3
  41c034:	add	x0, x1, x0
  41c038:	ldr	x0, [x0]
  41c03c:	cmn	x0, #0x1
  41c040:	b.eq	41c07c <error@@Base+0xd20>  // b.none
  41c044:	ldr	w0, [sp, #28]
  41c048:	add	w1, w0, #0x1
  41c04c:	ldr	x0, [sp, #8]
  41c050:	str	w1, [x0, #8]
  41c054:	adrp	x0, 444000 <PC+0x3788>
  41c058:	add	x0, x0, #0x8b0
  41c05c:	ldr	x1, [x0]
  41c060:	ldrsw	x0, [sp, #28]
  41c064:	lsl	x0, x0, #3
  41c068:	add	x0, x1, x0
  41c06c:	ldr	x1, [x0]
  41c070:	ldr	x0, [sp, #8]
  41c074:	str	x1, [x0]
  41c078:	b	41c0b0 <error@@Base+0xd54>
  41c07c:	ldr	w1, [sp, #28]
  41c080:	ldr	w0, [sp, #20]
  41c084:	cmp	w1, w0
  41c088:	b.eq	41c0a0 <error@@Base+0xd44>  // b.none
  41c08c:	ldr	w1, [sp, #28]
  41c090:	ldr	w0, [sp, #24]
  41c094:	add	w0, w1, w0
  41c098:	str	w0, [sp, #28]
  41c09c:	b	41c020 <error@@Base+0xcc4>
  41c0a0:	nop
  41c0a4:	ldr	x0, [sp, #8]
  41c0a8:	mov	x1, #0xffffffffffffffff    	// #-1
  41c0ac:	str	x1, [x0]
  41c0b0:	add	sp, sp, #0x20
  41c0b4:	ret
  41c0b8:	sub	sp, sp, #0x10
  41c0bc:	str	w0, [sp, #12]
  41c0c0:	ldr	w0, [sp, #12]
  41c0c4:	cmp	w0, #0x0
  41c0c8:	b.ge	41c0e4 <error@@Base+0xd88>  // b.tcont
  41c0cc:	adrp	x0, 445000 <PC+0x4788>
  41c0d0:	add	x0, x0, #0x1c8
  41c0d4:	ldr	w0, [x0]
  41c0d8:	ldr	w1, [sp, #12]
  41c0dc:	add	w0, w1, w0
  41c0e0:	str	w0, [sp, #12]
  41c0e4:	ldr	w0, [sp, #12]
  41c0e8:	cmp	w0, #0x0
  41c0ec:	b.gt	41c0f8 <error@@Base+0xd9c>
  41c0f0:	mov	w0, #0x1                   	// #1
  41c0f4:	str	w0, [sp, #12]
  41c0f8:	adrp	x0, 445000 <PC+0x4788>
  41c0fc:	add	x0, x0, #0x1c8
  41c100:	ldr	w0, [x0]
  41c104:	ldr	w1, [sp, #12]
  41c108:	cmp	w1, w0
  41c10c:	b.le	41c120 <error@@Base+0xdc4>
  41c110:	adrp	x0, 445000 <PC+0x4788>
  41c114:	add	x0, x0, #0x1c8
  41c118:	ldr	w0, [x0]
  41c11c:	str	w0, [sp, #12]
  41c120:	ldr	w0, [sp, #12]
  41c124:	sub	w0, w0, #0x1
  41c128:	add	sp, sp, #0x10
  41c12c:	ret
  41c130:	stp	x29, x30, [sp, #-16]!
  41c134:	mov	x29, sp
  41c138:	adrp	x0, 426000 <winch@@Base+0x6630>
  41c13c:	add	x0, x0, #0xf18
  41c140:	bl	402308 <setlocale@plt+0x6e8>
  41c144:	mov	x1, x0
  41c148:	adrp	x0, 445000 <PC+0x4788>
  41c14c:	add	x0, x0, #0x2e8
  41c150:	str	x1, [x0]
  41c154:	adrp	x0, 444000 <PC+0x3788>
  41c158:	add	x0, x0, #0x368
  41c15c:	ldr	w0, [x0]
  41c160:	cmp	w0, #0x0
  41c164:	b.eq	41c174 <error@@Base+0xe18>  // b.none
  41c168:	adrp	x0, 427000 <winch@@Base+0x7630>
  41c16c:	add	x0, x0, #0xc8
  41c170:	b	41c17c <error@@Base+0xe20>
  41c174:	adrp	x0, 426000 <winch@@Base+0x6630>
  41c178:	add	x0, x0, #0xf50
  41c17c:	bl	402308 <setlocale@plt+0x6e8>
  41c180:	mov	x1, x0
  41c184:	adrp	x0, 445000 <PC+0x4788>
  41c188:	add	x0, x0, #0x2e8
  41c18c:	str	x1, [x0, #8]
  41c190:	adrp	x0, 426000 <winch@@Base+0x6630>
  41c194:	add	x0, x0, #0xfa0
  41c198:	bl	402308 <setlocale@plt+0x6e8>
  41c19c:	mov	x1, x0
  41c1a0:	adrp	x0, 445000 <PC+0x4788>
  41c1a4:	add	x0, x0, #0x2e8
  41c1a8:	str	x1, [x0, #16]
  41c1ac:	adrp	x0, 427000 <winch@@Base+0x7630>
  41c1b0:	add	x0, x0, #0x8
  41c1b4:	bl	402308 <setlocale@plt+0x6e8>
  41c1b8:	mov	x1, x0
  41c1bc:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c1c0:	add	x0, x0, #0x828
  41c1c4:	str	x1, [x0]
  41c1c8:	adrp	x0, 427000 <winch@@Base+0x7630>
  41c1cc:	add	x0, x0, #0x60
  41c1d0:	bl	402308 <setlocale@plt+0x6e8>
  41c1d4:	mov	x1, x0
  41c1d8:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c1dc:	add	x0, x0, #0x830
  41c1e0:	str	x1, [x0]
  41c1e4:	adrp	x0, 427000 <winch@@Base+0x7630>
  41c1e8:	add	x0, x0, #0xb0
  41c1ec:	bl	402308 <setlocale@plt+0x6e8>
  41c1f0:	mov	x1, x0
  41c1f4:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c1f8:	add	x0, x0, #0x838
  41c1fc:	str	x1, [x0]
  41c200:	nop
  41c204:	ldp	x29, x30, [sp], #16
  41c208:	ret
  41c20c:	stp	x29, x30, [sp, #-48]!
  41c210:	mov	x29, sp
  41c214:	str	x0, [sp, #24]
  41c218:	ldr	x0, [sp, #24]
  41c21c:	bl	4017b0 <strlen@plt>
  41c220:	str	w0, [sp, #44]
  41c224:	adrp	x0, 445000 <PC+0x4788>
  41c228:	add	x0, x0, #0xc0
  41c22c:	ldr	x1, [x0]
  41c230:	ldrsw	x0, [sp, #44]
  41c234:	add	x1, x1, x0
  41c238:	adrp	x0, 445000 <PC+0x4788>
  41c23c:	add	x0, x0, #0xc0
  41c240:	cmp	x1, x0
  41c244:	b.cc	41c268 <error@@Base+0xf0c>  // b.lo, b.ul, b.last
  41c248:	adrp	x0, 445000 <PC+0x4788>
  41c24c:	add	x1, x0, #0xc0
  41c250:	adrp	x0, 445000 <PC+0x4788>
  41c254:	add	x0, x0, #0xc0
  41c258:	ldr	x0, [x0]
  41c25c:	sub	x0, x1, x0
  41c260:	sub	w0, w0, #0x1
  41c264:	str	w0, [sp, #44]
  41c268:	adrp	x0, 445000 <PC+0x4788>
  41c26c:	add	x0, x0, #0xc0
  41c270:	ldr	x0, [x0]
  41c274:	ldrsw	x1, [sp, #44]
  41c278:	mov	x2, x1
  41c27c:	ldr	x1, [sp, #24]
  41c280:	bl	401b80 <strncpy@plt>
  41c284:	adrp	x0, 445000 <PC+0x4788>
  41c288:	add	x0, x0, #0xc0
  41c28c:	ldr	x1, [x0]
  41c290:	ldrsw	x0, [sp, #44]
  41c294:	add	x1, x1, x0
  41c298:	adrp	x0, 445000 <PC+0x4788>
  41c29c:	add	x0, x0, #0xc0
  41c2a0:	str	x1, [x0]
  41c2a4:	adrp	x0, 445000 <PC+0x4788>
  41c2a8:	add	x0, x0, #0xc0
  41c2ac:	ldr	x0, [x0]
  41c2b0:	strb	wzr, [x0]
  41c2b4:	nop
  41c2b8:	ldp	x29, x30, [sp], #48
  41c2bc:	ret
  41c2c0:	stp	x29, x30, [sp, #-48]!
  41c2c4:	mov	x29, sp
  41c2c8:	strb	w0, [sp, #28]
  41c2cc:	ldrb	w0, [sp, #28]
  41c2d0:	strb	w0, [sp, #40]
  41c2d4:	strb	wzr, [sp, #41]
  41c2d8:	add	x0, sp, #0x28
  41c2dc:	bl	41c20c <error@@Base+0xeb0>
  41c2e0:	nop
  41c2e4:	ldp	x29, x30, [sp], #48
  41c2e8:	ret
  41c2ec:	stp	x29, x30, [sp, #-64]!
  41c2f0:	mov	x29, sp
  41c2f4:	str	x0, [sp, #24]
  41c2f8:	add	x0, sp, #0x28
  41c2fc:	mov	x1, x0
  41c300:	ldr	x0, [sp, #24]
  41c304:	bl	41ace4 <clear@@Base+0x16a98>
  41c308:	add	x0, sp, #0x28
  41c30c:	bl	41c20c <error@@Base+0xeb0>
  41c310:	nop
  41c314:	ldp	x29, x30, [sp], #64
  41c318:	ret
  41c31c:	stp	x29, x30, [sp, #-64]!
  41c320:	mov	x29, sp
  41c324:	str	x0, [sp, #24]
  41c328:	add	x0, sp, #0x28
  41c32c:	mov	x1, x0
  41c330:	ldr	x0, [sp, #24]
  41c334:	bl	41adf4 <clear@@Base+0x16ba8>
  41c338:	add	x0, sp, #0x28
  41c33c:	bl	41c20c <error@@Base+0xeb0>
  41c340:	nop
  41c344:	ldp	x29, x30, [sp], #64
  41c348:	ret
  41c34c:	stp	x29, x30, [sp, #-48]!
  41c350:	mov	x29, sp
  41c354:	str	w0, [sp, #28]
  41c358:	add	x0, sp, #0x20
  41c35c:	mov	x1, x0
  41c360:	ldr	w0, [sp, #28]
  41c364:	bl	41af04 <clear@@Base+0x16cb8>
  41c368:	add	x0, sp, #0x20
  41c36c:	bl	41c20c <error@@Base+0xeb0>
  41c370:	nop
  41c374:	ldp	x29, x30, [sp], #48
  41c378:	ret
  41c37c:	stp	x29, x30, [sp, #-16]!
  41c380:	mov	x29, sp
  41c384:	adrp	x0, 427000 <winch@@Base+0x7630>
  41c388:	add	x0, x0, #0x108
  41c38c:	bl	41c20c <error@@Base+0xeb0>
  41c390:	nop
  41c394:	ldp	x29, x30, [sp], #16
  41c398:	ret
  41c39c:	stp	x29, x30, [sp, #-48]!
  41c3a0:	mov	x29, sp
  41c3a4:	str	w0, [sp, #28]
  41c3a8:	ldr	w0, [sp, #28]
  41c3ac:	bl	41bacc <error@@Base+0x770>
  41c3b0:	str	x0, [sp, #40]
  41c3b4:	b	41c3d0 <error@@Base+0x1074>
  41c3b8:	ldr	w0, [sp, #28]
  41c3bc:	add	w0, w0, #0x1
  41c3c0:	str	w0, [sp, #28]
  41c3c4:	ldr	w0, [sp, #28]
  41c3c8:	bl	41bacc <error@@Base+0x770>
  41c3cc:	str	x0, [sp, #40]
  41c3d0:	ldr	x0, [sp, #40]
  41c3d4:	cmn	x0, #0x1
  41c3d8:	b.ne	41c404 <error@@Base+0x10a8>  // b.any
  41c3dc:	ldr	w0, [sp, #28]
  41c3e0:	cmp	w0, #0x0
  41c3e4:	b.lt	41c404 <error@@Base+0x10a8>  // b.tstop
  41c3e8:	adrp	x0, 445000 <PC+0x4788>
  41c3ec:	add	x0, x0, #0x1c8
  41c3f0:	ldr	w0, [x0]
  41c3f4:	sub	w0, w0, #0x1
  41c3f8:	ldr	w1, [sp, #28]
  41c3fc:	cmp	w1, w0
  41c400:	b.lt	41c3b8 <error@@Base+0x105c>  // b.tstop
  41c404:	ldr	x0, [sp, #40]
  41c408:	cmn	x0, #0x1
  41c40c:	b.ne	41c418 <error@@Base+0x10bc>  // b.any
  41c410:	bl	40599c <clear@@Base+0x1750>
  41c414:	str	x0, [sp, #40]
  41c418:	ldr	x0, [sp, #40]
  41c41c:	ldp	x29, x30, [sp], #48
  41c420:	ret
  41c424:	stp	x29, x30, [sp, #-48]!
  41c428:	mov	x29, sp
  41c42c:	str	w1, [sp, #24]
  41c430:	strb	w0, [sp, #28]
  41c434:	ldrb	w0, [sp, #28]
  41c438:	cmp	w0, #0x78
  41c43c:	b.eq	41c700 <error@@Base+0x13a4>  // b.none
  41c440:	cmp	w0, #0x78
  41c444:	b.gt	41c734 <error@@Base+0x13d8>
  41c448:	cmp	w0, #0x73
  41c44c:	b.eq	41c6ec <error@@Base+0x1390>  // b.none
  41c450:	cmp	w0, #0x73
  41c454:	b.gt	41c734 <error@@Base+0x13d8>
  41c458:	cmp	w0, #0x70
  41c45c:	b.eq	41c67c <error@@Base+0x1320>  // b.none
  41c460:	cmp	w0, #0x70
  41c464:	b.gt	41c734 <error@@Base+0x13d8>
  41c468:	cmp	w0, #0x6e
  41c46c:	b.eq	41c658 <error@@Base+0x12fc>  // b.none
  41c470:	cmp	w0, #0x6e
  41c474:	b.gt	41c734 <error@@Base+0x13d8>
  41c478:	cmp	w0, #0x6d
  41c47c:	b.eq	41c624 <error@@Base+0x12c8>  // b.none
  41c480:	cmp	w0, #0x6d
  41c484:	b.gt	41c734 <error@@Base+0x13d8>
  41c488:	cmp	w0, #0x6c
  41c48c:	b.eq	41c5c0 <error@@Base+0x1264>  // b.none
  41c490:	cmp	w0, #0x6c
  41c494:	b.gt	41c734 <error@@Base+0x13d8>
  41c498:	cmp	w0, #0x67
  41c49c:	b.gt	41c734 <error@@Base+0x13d8>
  41c4a0:	cmp	w0, #0x66
  41c4a4:	b.ge	41c58c <error@@Base+0x1230>  // b.tcont
  41c4a8:	cmp	w0, #0x65
  41c4ac:	b.eq	41c584 <error@@Base+0x1228>  // b.none
  41c4b0:	cmp	w0, #0x65
  41c4b4:	b.gt	41c734 <error@@Base+0x13d8>
  41c4b8:	cmp	w0, #0x64
  41c4bc:	b.eq	41c5c0 <error@@Base+0x1264>  // b.none
  41c4c0:	cmp	w0, #0x64
  41c4c4:	b.gt	41c734 <error@@Base+0x13d8>
  41c4c8:	cmp	w0, #0x63
  41c4cc:	b.eq	41c568 <error@@Base+0x120c>  // b.none
  41c4d0:	cmp	w0, #0x63
  41c4d4:	b.gt	41c734 <error@@Base+0x13d8>
  41c4d8:	cmp	w0, #0x62
  41c4dc:	b.eq	41c550 <error@@Base+0x11f4>  // b.none
  41c4e0:	cmp	w0, #0x62
  41c4e4:	b.gt	41c734 <error@@Base+0x13d8>
  41c4e8:	cmp	w0, #0x61
  41c4ec:	b.eq	41c52c <error@@Base+0x11d0>  // b.none
  41c4f0:	cmp	w0, #0x61
  41c4f4:	b.gt	41c734 <error@@Base+0x13d8>
  41c4f8:	cmp	w0, #0x50
  41c4fc:	b.eq	41c6a8 <error@@Base+0x134c>  // b.none
  41c500:	cmp	w0, #0x50
  41c504:	b.gt	41c734 <error@@Base+0x13d8>
  41c508:	cmp	w0, #0x4c
  41c50c:	b.eq	41c5f4 <error@@Base+0x1298>  // b.none
  41c510:	cmp	w0, #0x4c
  41c514:	b.gt	41c734 <error@@Base+0x13d8>
  41c518:	cmp	w0, #0x42
  41c51c:	b.eq	41c6ec <error@@Base+0x1390>  // b.none
  41c520:	cmp	w0, #0x44
  41c524:	b.eq	41c5f4 <error@@Base+0x1298>  // b.none
  41c528:	b	41c734 <error@@Base+0x13d8>
  41c52c:	adrp	x0, 445000 <PC+0x4788>
  41c530:	add	x0, x0, #0xc0
  41c534:	ldr	x1, [x0]
  41c538:	adrp	x0, 444000 <PC+0x3788>
  41c53c:	add	x0, x0, #0x8c0
  41c540:	cmp	x1, x0
  41c544:	cset	w0, hi  // hi = pmore
  41c548:	and	w0, w0, #0xff
  41c54c:	b	41c738 <error@@Base+0x13dc>
  41c550:	ldr	w0, [sp, #24]
  41c554:	bl	41c39c <error@@Base+0x1040>
  41c558:	cmn	x0, #0x1
  41c55c:	cset	w0, ne  // ne = any
  41c560:	and	w0, w0, #0xff
  41c564:	b	41c738 <error@@Base+0x13dc>
  41c568:	adrp	x0, 445000 <PC+0x4788>
  41c56c:	add	x0, x0, #0x230
  41c570:	ldr	w0, [x0]
  41c574:	cmp	w0, #0x0
  41c578:	cset	w0, ne  // ne = any
  41c57c:	and	w0, w0, #0xff
  41c580:	b	41c738 <error@@Base+0x13dc>
  41c584:	bl	411418 <clear@@Base+0xd1cc>
  41c588:	b	41c738 <error@@Base+0x13dc>
  41c58c:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c590:	add	x0, x0, #0x888
  41c594:	ldr	x0, [x0]
  41c598:	bl	412254 <clear@@Base+0xe008>
  41c59c:	mov	x2, x0
  41c5a0:	adrp	x0, 427000 <winch@@Base+0x7630>
  41c5a4:	add	x1, x0, #0x110
  41c5a8:	mov	x0, x2
  41c5ac:	bl	401a70 <strcmp@plt>
  41c5b0:	cmp	w0, #0x0
  41c5b4:	cset	w0, ne  // ne = any
  41c5b8:	and	w0, w0, #0xff
  41c5bc:	b	41c738 <error@@Base+0x13dc>
  41c5c0:	adrp	x0, 445000 <PC+0x4788>
  41c5c4:	add	x0, x0, #0x244
  41c5c8:	ldr	w0, [x0]
  41c5cc:	cmp	w0, #0x0
  41c5d0:	b.ne	41c5dc <error@@Base+0x1280>  // b.any
  41c5d4:	mov	w0, #0x0                   	// #0
  41c5d8:	b	41c738 <error@@Base+0x13dc>
  41c5dc:	ldr	w0, [sp, #24]
  41c5e0:	bl	416ccc <clear@@Base+0x12a80>
  41c5e4:	cmp	x0, #0x0
  41c5e8:	cset	w0, ne  // ne = any
  41c5ec:	and	w0, w0, #0xff
  41c5f0:	b	41c738 <error@@Base+0x13dc>
  41c5f4:	adrp	x0, 445000 <PC+0x4788>
  41c5f8:	add	x0, x0, #0x244
  41c5fc:	ldr	w0, [x0]
  41c600:	cmp	w0, #0x0
  41c604:	b.eq	41c61c <error@@Base+0x12c0>  // b.none
  41c608:	bl	40599c <clear@@Base+0x1750>
  41c60c:	cmn	x0, #0x1
  41c610:	b.eq	41c61c <error@@Base+0x12c0>  // b.none
  41c614:	mov	w0, #0x1                   	// #1
  41c618:	b	41c738 <error@@Base+0x13dc>
  41c61c:	mov	w0, #0x0                   	// #0
  41c620:	b	41c738 <error@@Base+0x13dc>
  41c624:	bl	4200f8 <winch@@Base+0x728>
  41c628:	cmp	w0, #0x0
  41c62c:	b.eq	41c644 <error@@Base+0x12e8>  // b.none
  41c630:	bl	4200f8 <winch@@Base+0x728>
  41c634:	cmp	w0, #0x1
  41c638:	cset	w0, gt
  41c63c:	and	w0, w0, #0xff
  41c640:	b	41c738 <error@@Base+0x13dc>
  41c644:	bl	41210c <clear@@Base+0xdec0>
  41c648:	cmp	w0, #0x1
  41c64c:	cset	w0, gt
  41c650:	and	w0, w0, #0xff
  41c654:	b	41c738 <error@@Base+0x13dc>
  41c658:	bl	4200f8 <winch@@Base+0x728>
  41c65c:	cmp	w0, #0x0
  41c660:	b.ne	41c674 <error@@Base+0x1318>  // b.any
  41c664:	adrp	x0, 445000 <PC+0x4788>
  41c668:	add	x0, x0, #0x1a0
  41c66c:	ldr	w0, [x0]
  41c670:	b	41c738 <error@@Base+0x13dc>
  41c674:	mov	w0, #0x1                   	// #1
  41c678:	b	41c738 <error@@Base+0x13dc>
  41c67c:	ldr	w0, [sp, #24]
  41c680:	bl	41c39c <error@@Base+0x1040>
  41c684:	cmn	x0, #0x1
  41c688:	b.eq	41c6a0 <error@@Base+0x1344>  // b.none
  41c68c:	bl	40599c <clear@@Base+0x1750>
  41c690:	cmp	x0, #0x0
  41c694:	b.le	41c6a0 <error@@Base+0x1344>
  41c698:	mov	w0, #0x1                   	// #1
  41c69c:	b	41c738 <error@@Base+0x13dc>
  41c6a0:	mov	w0, #0x0                   	// #0
  41c6a4:	b	41c738 <error@@Base+0x13dc>
  41c6a8:	ldr	w0, [sp, #24]
  41c6ac:	bl	416ccc <clear@@Base+0x12a80>
  41c6b0:	cmp	x0, #0x0
  41c6b4:	b.eq	41c6e4 <error@@Base+0x1388>  // b.none
  41c6b8:	bl	40599c <clear@@Base+0x1750>
  41c6bc:	str	x0, [sp, #40]
  41c6c0:	ldr	x0, [sp, #40]
  41c6c4:	cmp	x0, #0x0
  41c6c8:	b.le	41c6e4 <error@@Base+0x1388>
  41c6cc:	ldr	x0, [sp, #40]
  41c6d0:	bl	4167e8 <clear@@Base+0x1259c>
  41c6d4:	cmp	x0, #0x0
  41c6d8:	b.eq	41c6e4 <error@@Base+0x1388>  // b.none
  41c6dc:	mov	w0, #0x1                   	// #1
  41c6e0:	b	41c738 <error@@Base+0x13dc>
  41c6e4:	mov	w0, #0x0                   	// #0
  41c6e8:	b	41c738 <error@@Base+0x13dc>
  41c6ec:	bl	40599c <clear@@Base+0x1750>
  41c6f0:	cmn	x0, #0x1
  41c6f4:	cset	w0, ne  // ne = any
  41c6f8:	and	w0, w0, #0xff
  41c6fc:	b	41c738 <error@@Base+0x13dc>
  41c700:	bl	4200f8 <winch@@Base+0x728>
  41c704:	cmp	w0, #0x0
  41c708:	b.eq	41c714 <error@@Base+0x13b8>  // b.none
  41c70c:	mov	w0, #0x0                   	// #0
  41c710:	b	41c738 <error@@Base+0x13dc>
  41c714:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c718:	add	x0, x0, #0x888
  41c71c:	ldr	x0, [x0]
  41c720:	bl	412004 <clear@@Base+0xddb8>
  41c724:	cmp	x0, #0x0
  41c728:	cset	w0, ne  // ne = any
  41c72c:	and	w0, w0, #0xff
  41c730:	b	41c738 <error@@Base+0x13dc>
  41c734:	mov	w0, #0x0                   	// #0
  41c738:	ldp	x29, x30, [sp], #48
  41c73c:	ret
  41c740:	stp	x29, x30, [sp, #-96]!
  41c744:	mov	x29, sp
  41c748:	str	w0, [sp, #28]
  41c74c:	str	w1, [sp, #24]
  41c750:	str	w2, [sp, #20]
  41c754:	ldr	w0, [sp, #28]
  41c758:	sub	w0, w0, #0x42
  41c75c:	cmp	w0, #0x36
  41c760:	b.hi	41cb94 <error@@Base+0x1838>  // b.pmore
  41c764:	adrp	x1, 427000 <winch@@Base+0x7630>
  41c768:	add	x1, x1, #0x128
  41c76c:	ldr	w0, [x1, w0, uxtw #2]
  41c770:	adr	x1, 41c77c <error@@Base+0x1420>
  41c774:	add	x0, x1, w0, sxtw #2
  41c778:	br	x0
  41c77c:	ldr	w0, [sp, #24]
  41c780:	bl	41c39c <error@@Base+0x1040>
  41c784:	str	x0, [sp, #80]
  41c788:	ldr	x0, [sp, #80]
  41c78c:	cmn	x0, #0x1
  41c790:	b.eq	41c7a0 <error@@Base+0x1444>  // b.none
  41c794:	ldr	x0, [sp, #80]
  41c798:	bl	41c2ec <error@@Base+0xf90>
  41c79c:	b	41cb94 <error@@Base+0x1838>
  41c7a0:	bl	41c37c <error@@Base+0x1020>
  41c7a4:	b	41cb94 <error@@Base+0x1838>
  41c7a8:	adrp	x0, 445000 <PC+0x4788>
  41c7ac:	add	x0, x0, #0x230
  41c7b0:	ldr	w0, [x0]
  41c7b4:	bl	41c34c <error@@Base+0xff0>
  41c7b8:	b	41cb94 <error@@Base+0x1838>
  41c7bc:	ldr	w0, [sp, #24]
  41c7c0:	bl	416ccc <clear@@Base+0x12a80>
  41c7c4:	str	x0, [sp, #56]
  41c7c8:	ldr	x0, [sp, #56]
  41c7cc:	cmp	x0, #0x0
  41c7d0:	b.le	41c814 <error@@Base+0x14b8>
  41c7d4:	adrp	x0, 445000 <PC+0x4788>
  41c7d8:	add	x0, x0, #0x1c8
  41c7dc:	ldr	w0, [x0]
  41c7e0:	cmp	w0, #0x1
  41c7e4:	b.le	41c814 <error@@Base+0x14b8>
  41c7e8:	ldr	x0, [sp, #56]
  41c7ec:	sub	x1, x0, #0x1
  41c7f0:	adrp	x0, 445000 <PC+0x4788>
  41c7f4:	add	x0, x0, #0x1c8
  41c7f8:	ldr	w0, [x0]
  41c7fc:	sub	w0, w0, #0x1
  41c800:	sxtw	x0, w0
  41c804:	sdiv	x0, x1, x0
  41c808:	add	x0, x0, #0x1
  41c80c:	bl	41c31c <error@@Base+0xfc0>
  41c810:	b	41cb94 <error@@Base+0x1838>
  41c814:	bl	41c37c <error@@Base+0x1020>
  41c818:	b	41cb94 <error@@Base+0x1838>
  41c81c:	bl	40599c <clear@@Base+0x1750>
  41c820:	str	x0, [sp, #72]
  41c824:	ldr	x0, [sp, #72]
  41c828:	cmn	x0, #0x1
  41c82c:	b.ne	41c838 <error@@Base+0x14dc>  // b.any
  41c830:	bl	41c37c <error@@Base+0x1020>
  41c834:	b	41cb94 <error@@Base+0x1838>
  41c838:	ldr	x0, [sp, #72]
  41c83c:	cmp	x0, #0x0
  41c840:	b.ne	41c850 <error@@Base+0x14f4>  // b.any
  41c844:	mov	w0, #0x0                   	// #0
  41c848:	bl	41c31c <error@@Base+0xfc0>
  41c84c:	b	41cb94 <error@@Base+0x1838>
  41c850:	ldr	x0, [sp, #72]
  41c854:	sub	x0, x0, #0x1
  41c858:	bl	4167e8 <clear@@Base+0x1259c>
  41c85c:	str	x0, [sp, #56]
  41c860:	ldr	x0, [sp, #56]
  41c864:	cmp	x0, #0x0
  41c868:	b.gt	41c874 <error@@Base+0x1518>
  41c86c:	bl	41c37c <error@@Base+0x1020>
  41c870:	b	41cb94 <error@@Base+0x1838>
  41c874:	ldr	x0, [sp, #56]
  41c878:	sub	x1, x0, #0x1
  41c87c:	adrp	x0, 445000 <PC+0x4788>
  41c880:	add	x0, x0, #0x1c8
  41c884:	ldr	w0, [x0]
  41c888:	sub	w0, w0, #0x1
  41c88c:	sxtw	x0, w0
  41c890:	sdiv	x0, x1, x0
  41c894:	add	x0, x0, #0x1
  41c898:	bl	41c31c <error@@Base+0xfc0>
  41c89c:	b	41cb94 <error@@Base+0x1838>
  41c8a0:	adrp	x0, 445000 <PC+0x4788>
  41c8a4:	add	x0, x0, #0x1a8
  41c8a8:	ldr	x0, [x0]
  41c8ac:	bl	41c20c <error@@Base+0xeb0>
  41c8b0:	b	41cb94 <error@@Base+0x1838>
  41c8b4:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c8b8:	add	x0, x0, #0x888
  41c8bc:	ldr	x0, [x0]
  41c8c0:	bl	412254 <clear@@Base+0xe008>
  41c8c4:	bl	41c20c <error@@Base+0xeb0>
  41c8c8:	b	41cb94 <error@@Base+0x1838>
  41c8cc:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c8d0:	add	x0, x0, #0x888
  41c8d4:	ldr	x0, [x0]
  41c8d8:	bl	412254 <clear@@Base+0xe008>
  41c8dc:	bl	411364 <clear@@Base+0xd118>
  41c8e0:	bl	41c20c <error@@Base+0xeb0>
  41c8e4:	b	41cb94 <error@@Base+0x1838>
  41c8e8:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c8ec:	add	x0, x0, #0x888
  41c8f0:	ldr	x0, [x0]
  41c8f4:	bl	412254 <clear@@Base+0xe008>
  41c8f8:	bl	4100c8 <clear@@Base+0xbe7c>
  41c8fc:	str	x0, [sp, #48]
  41c900:	ldr	x0, [sp, #48]
  41c904:	bl	41c20c <error@@Base+0xeb0>
  41c908:	ldr	x0, [sp, #48]
  41c90c:	bl	401a90 <free@plt>
  41c910:	b	41cb94 <error@@Base+0x1838>
  41c914:	bl	4200f8 <winch@@Base+0x728>
  41c918:	cmp	w0, #0x0
  41c91c:	b.eq	41c92c <error@@Base+0x15d0>  // b.none
  41c920:	bl	420108 <winch@@Base+0x738>
  41c924:	bl	41c34c <error@@Base+0xff0>
  41c928:	b	41cb94 <error@@Base+0x1838>
  41c92c:	adrp	x0, 440000 <winch@@Base+0x20630>
  41c930:	add	x0, x0, #0x888
  41c934:	ldr	x0, [x0]
  41c938:	bl	412280 <clear@@Base+0xe034>
  41c93c:	bl	41c34c <error@@Base+0xff0>
  41c940:	b	41cb94 <error@@Base+0x1838>
  41c944:	ldr	w0, [sp, #24]
  41c948:	bl	416ccc <clear@@Base+0x12a80>
  41c94c:	str	x0, [sp, #56]
  41c950:	ldr	x0, [sp, #56]
  41c954:	cmp	x0, #0x0
  41c958:	b.eq	41c968 <error@@Base+0x160c>  // b.none
  41c95c:	ldr	x0, [sp, #56]
  41c960:	bl	41c31c <error@@Base+0xfc0>
  41c964:	b	41cb94 <error@@Base+0x1838>
  41c968:	bl	41c37c <error@@Base+0x1020>
  41c96c:	b	41cb94 <error@@Base+0x1838>
  41c970:	bl	40599c <clear@@Base+0x1750>
  41c974:	str	x0, [sp, #72]
  41c978:	ldr	x0, [sp, #72]
  41c97c:	cmn	x0, #0x1
  41c980:	b.eq	41c9a8 <error@@Base+0x164c>  // b.none
  41c984:	ldr	x0, [sp, #72]
  41c988:	cmp	x0, #0x0
  41c98c:	b.eq	41c9a8 <error@@Base+0x164c>  // b.none
  41c990:	ldr	x0, [sp, #72]
  41c994:	bl	4167e8 <clear@@Base+0x1259c>
  41c998:	str	x0, [sp, #56]
  41c99c:	ldr	x0, [sp, #56]
  41c9a0:	cmp	x0, #0x0
  41c9a4:	b.gt	41c9b0 <error@@Base+0x1654>
  41c9a8:	bl	41c37c <error@@Base+0x1020>
  41c9ac:	b	41cb94 <error@@Base+0x1838>
  41c9b0:	ldr	x0, [sp, #56]
  41c9b4:	sub	x0, x0, #0x1
  41c9b8:	bl	41c31c <error@@Base+0xfc0>
  41c9bc:	b	41cb94 <error@@Base+0x1838>
  41c9c0:	bl	4200f8 <winch@@Base+0x728>
  41c9c4:	str	w0, [sp, #68]
  41c9c8:	ldr	w0, [sp, #68]
  41c9cc:	cmp	w0, #0x0
  41c9d0:	b.eq	41c9e0 <error@@Base+0x1684>  // b.none
  41c9d4:	ldr	w0, [sp, #68]
  41c9d8:	bl	41c34c <error@@Base+0xff0>
  41c9dc:	b	41cb94 <error@@Base+0x1838>
  41c9e0:	bl	41210c <clear@@Base+0xdec0>
  41c9e4:	bl	41c34c <error@@Base+0xff0>
  41c9e8:	b	41cb94 <error@@Base+0x1838>
  41c9ec:	ldr	w0, [sp, #24]
  41c9f0:	bl	41c39c <error@@Base+0x1040>
  41c9f4:	str	x0, [sp, #80]
  41c9f8:	bl	40599c <clear@@Base+0x1750>
  41c9fc:	str	x0, [sp, #72]
  41ca00:	ldr	x0, [sp, #80]
  41ca04:	cmn	x0, #0x1
  41ca08:	b.eq	41ca2c <error@@Base+0x16d0>  // b.none
  41ca0c:	ldr	x0, [sp, #72]
  41ca10:	cmp	x0, #0x0
  41ca14:	b.le	41ca2c <error@@Base+0x16d0>
  41ca18:	ldr	x1, [sp, #72]
  41ca1c:	ldr	x0, [sp, #80]
  41ca20:	bl	41a9fc <clear@@Base+0x167b0>
  41ca24:	bl	41c34c <error@@Base+0xff0>
  41ca28:	b	41cb94 <error@@Base+0x1838>
  41ca2c:	bl	41c37c <error@@Base+0x1020>
  41ca30:	b	41cb94 <error@@Base+0x1838>
  41ca34:	ldr	w0, [sp, #24]
  41ca38:	bl	416ccc <clear@@Base+0x12a80>
  41ca3c:	str	x0, [sp, #56]
  41ca40:	ldr	x0, [sp, #56]
  41ca44:	cmp	x0, #0x0
  41ca48:	b.eq	41ca84 <error@@Base+0x1728>  // b.none
  41ca4c:	bl	40599c <clear@@Base+0x1750>
  41ca50:	str	x0, [sp, #72]
  41ca54:	ldr	x0, [sp, #72]
  41ca58:	cmn	x0, #0x1
  41ca5c:	b.eq	41ca84 <error@@Base+0x1728>  // b.none
  41ca60:	ldr	x0, [sp, #72]
  41ca64:	cmp	x0, #0x0
  41ca68:	b.eq	41ca84 <error@@Base+0x1728>  // b.none
  41ca6c:	ldr	x0, [sp, #72]
  41ca70:	bl	4167e8 <clear@@Base+0x1259c>
  41ca74:	str	x0, [sp, #40]
  41ca78:	ldr	x0, [sp, #40]
  41ca7c:	cmp	x0, #0x0
  41ca80:	b.gt	41ca8c <error@@Base+0x1730>
  41ca84:	bl	41c37c <error@@Base+0x1020>
  41ca88:	b	41cb94 <error@@Base+0x1838>
  41ca8c:	ldr	x1, [sp, #40]
  41ca90:	ldr	x0, [sp, #56]
  41ca94:	bl	41a9fc <clear@@Base+0x167b0>
  41ca98:	bl	41c34c <error@@Base+0xff0>
  41ca9c:	b	41cb94 <error@@Base+0x1838>
  41caa0:	bl	40599c <clear@@Base+0x1750>
  41caa4:	str	x0, [sp, #72]
  41caa8:	ldr	x0, [sp, #72]
  41caac:	cmn	x0, #0x1
  41cab0:	b.eq	41cac0 <error@@Base+0x1764>  // b.none
  41cab4:	ldr	x0, [sp, #72]
  41cab8:	bl	41c2ec <error@@Base+0xf90>
  41cabc:	b	41cb94 <error@@Base+0x1838>
  41cac0:	bl	41c37c <error@@Base+0x1020>
  41cac4:	b	41cb94 <error@@Base+0x1838>
  41cac8:	adrp	x0, 445000 <PC+0x4788>
  41cacc:	add	x0, x0, #0xc0
  41cad0:	ldr	x0, [x0]
  41cad4:	sub	x1, x0, #0x1
  41cad8:	adrp	x0, 445000 <PC+0x4788>
  41cadc:	add	x0, x0, #0xc0
  41cae0:	str	x1, [x0]
  41cae4:	adrp	x0, 445000 <PC+0x4788>
  41cae8:	add	x0, x0, #0xc0
  41caec:	ldr	x1, [x0]
  41caf0:	adrp	x0, 444000 <PC+0x3788>
  41caf4:	add	x0, x0, #0x8c0
  41caf8:	cmp	x1, x0
  41cafc:	b.ls	41cb1c <error@@Base+0x17c0>  // b.plast
  41cb00:	adrp	x0, 445000 <PC+0x4788>
  41cb04:	add	x0, x0, #0xc0
  41cb08:	ldr	x0, [x0]
  41cb0c:	sub	x0, x0, #0x1
  41cb10:	ldrb	w0, [x0]
  41cb14:	cmp	w0, #0x20
  41cb18:	b.eq	41cac8 <error@@Base+0x176c>  // b.none
  41cb1c:	adrp	x0, 445000 <PC+0x4788>
  41cb20:	add	x0, x0, #0xc0
  41cb24:	ldr	x0, [x0]
  41cb28:	strb	wzr, [x0]
  41cb2c:	b	41cb94 <error@@Base+0x1838>
  41cb30:	bl	4200f8 <winch@@Base+0x728>
  41cb34:	cmp	w0, #0x0
  41cb38:	b.eq	41cb4c <error@@Base+0x17f0>  // b.none
  41cb3c:	adrp	x0, 427000 <winch@@Base+0x7630>
  41cb40:	add	x0, x0, #0x118
  41cb44:	bl	41c20c <error@@Base+0xeb0>
  41cb48:	b	41cb94 <error@@Base+0x1838>
  41cb4c:	adrp	x0, 427000 <winch@@Base+0x7630>
  41cb50:	add	x0, x0, #0x120
  41cb54:	bl	41c20c <error@@Base+0xeb0>
  41cb58:	b	41cb94 <error@@Base+0x1838>
  41cb5c:	adrp	x0, 440000 <winch@@Base+0x20630>
  41cb60:	add	x0, x0, #0x888
  41cb64:	ldr	x0, [x0]
  41cb68:	bl	412004 <clear@@Base+0xddb8>
  41cb6c:	str	x0, [sp, #88]
  41cb70:	ldr	x0, [sp, #88]
  41cb74:	cmp	x0, #0x0
  41cb78:	b.eq	41cb8c <error@@Base+0x1830>  // b.none
  41cb7c:	ldr	x0, [sp, #88]
  41cb80:	bl	412254 <clear@@Base+0xe008>
  41cb84:	bl	41c20c <error@@Base+0xeb0>
  41cb88:	b	41cb90 <error@@Base+0x1834>
  41cb8c:	bl	41c37c <error@@Base+0x1020>
  41cb90:	nop
  41cb94:	nop
  41cb98:	ldp	x29, x30, [sp], #96
  41cb9c:	ret
  41cba0:	sub	sp, sp, #0x20
  41cba4:	str	x0, [sp, #8]
  41cba8:	mov	w0, #0x1                   	// #1
  41cbac:	str	w0, [sp, #28]
  41cbb0:	ldr	x0, [sp, #8]
  41cbb4:	add	x0, x0, #0x1
  41cbb8:	str	x0, [sp, #8]
  41cbbc:	ldr	x0, [sp, #8]
  41cbc0:	ldrb	w0, [x0]
  41cbc4:	cmp	w0, #0x5c
  41cbc8:	b.eq	41cc4c <error@@Base+0x18f0>  // b.none
  41cbcc:	cmp	w0, #0x5c
  41cbd0:	b.gt	41cbb0 <error@@Base+0x1854>
  41cbd4:	cmp	w0, #0x3f
  41cbd8:	b.eq	41cc08 <error@@Base+0x18ac>  // b.none
  41cbdc:	cmp	w0, #0x3f
  41cbe0:	b.gt	41cbb0 <error@@Base+0x1854>
  41cbe4:	cmp	w0, #0x3a
  41cbe8:	b.eq	41cc18 <error@@Base+0x18bc>  // b.none
  41cbec:	cmp	w0, #0x3a
  41cbf0:	b.gt	41cbb0 <error@@Base+0x1854>
  41cbf4:	cmp	w0, #0x0
  41cbf8:	b.eq	41cc5c <error@@Base+0x1900>  // b.none
  41cbfc:	cmp	w0, #0x2e
  41cc00:	b.eq	41cc2c <error@@Base+0x18d0>  // b.none
  41cc04:	b	41cbb0 <error@@Base+0x1854>
  41cc08:	ldr	w0, [sp, #28]
  41cc0c:	add	w0, w0, #0x1
  41cc10:	str	w0, [sp, #28]
  41cc14:	b	41cc74 <error@@Base+0x1918>
  41cc18:	ldr	w0, [sp, #28]
  41cc1c:	cmp	w0, #0x1
  41cc20:	b.ne	41cc68 <error@@Base+0x190c>  // b.any
  41cc24:	ldr	x0, [sp, #8]
  41cc28:	b	41cc78 <error@@Base+0x191c>
  41cc2c:	ldr	w0, [sp, #28]
  41cc30:	sub	w0, w0, #0x1
  41cc34:	str	w0, [sp, #28]
  41cc38:	ldr	w0, [sp, #28]
  41cc3c:	cmp	w0, #0x0
  41cc40:	b.ne	41cc70 <error@@Base+0x1914>  // b.any
  41cc44:	ldr	x0, [sp, #8]
  41cc48:	b	41cc78 <error@@Base+0x191c>
  41cc4c:	ldr	x0, [sp, #8]
  41cc50:	add	x0, x0, #0x1
  41cc54:	str	x0, [sp, #8]
  41cc58:	b	41cc74 <error@@Base+0x1918>
  41cc5c:	ldr	x0, [sp, #8]
  41cc60:	sub	x0, x0, #0x1
  41cc64:	b	41cc78 <error@@Base+0x191c>
  41cc68:	nop
  41cc6c:	b	41cbb0 <error@@Base+0x1854>
  41cc70:	nop
  41cc74:	b	41cbb0 <error@@Base+0x1854>
  41cc78:	add	sp, sp, #0x20
  41cc7c:	ret
  41cc80:	stp	x29, x30, [sp, #-32]!
  41cc84:	mov	x29, sp
  41cc88:	str	x0, [sp, #24]
  41cc8c:	str	x1, [sp, #16]
  41cc90:	ldr	x0, [sp, #24]
  41cc94:	ldrb	w0, [x0]
  41cc98:	sub	w0, w0, #0x50
  41cc9c:	cmp	w0, #0x20
  41cca0:	cset	w1, hi  // hi = pmore
  41cca4:	and	w1, w1, #0xff
  41cca8:	cmp	w1, #0x0
  41ccac:	b.ne	41cda4 <error@@Base+0x1a48>  // b.any
  41ccb0:	mov	x1, #0x1                   	// #1
  41ccb4:	lsl	x1, x1, x0
  41ccb8:	mov	x0, #0x100000001           	// #4294967297
  41ccbc:	movk	x0, #0x1014, lsl #16
  41ccc0:	and	x0, x1, x0
  41ccc4:	cmp	x0, #0x0
  41ccc8:	cset	w0, ne  // ne = any
  41cccc:	and	w0, w0, #0xff
  41ccd0:	cmp	w0, #0x0
  41ccd4:	b.eq	41cda4 <error@@Base+0x1a48>  // b.none
  41ccd8:	ldr	x0, [sp, #24]
  41ccdc:	add	x0, x0, #0x1
  41cce0:	str	x0, [sp, #24]
  41cce4:	ldr	x0, [sp, #24]
  41cce8:	ldrb	w0, [x0]
  41ccec:	cmp	w0, #0x74
  41ccf0:	b.eq	41cd30 <error@@Base+0x19d4>  // b.none
  41ccf4:	cmp	w0, #0x74
  41ccf8:	b.gt	41cd8c <error@@Base+0x1a30>
  41ccfc:	cmp	w0, #0x6d
  41cd00:	b.eq	41cd3c <error@@Base+0x19e0>  // b.none
  41cd04:	cmp	w0, #0x6d
  41cd08:	b.gt	41cd8c <error@@Base+0x1a30>
  41cd0c:	cmp	w0, #0x6a
  41cd10:	b.eq	41cd6c <error@@Base+0x1a10>  // b.none
  41cd14:	cmp	w0, #0x6a
  41cd18:	b.gt	41cd8c <error@@Base+0x1a30>
  41cd1c:	cmp	w0, #0x42
  41cd20:	b.eq	41cd5c <error@@Base+0x1a00>  // b.none
  41cd24:	cmp	w0, #0x62
  41cd28:	b.eq	41cd4c <error@@Base+0x19f0>  // b.none
  41cd2c:	b	41cd8c <error@@Base+0x1a30>
  41cd30:	ldr	x0, [sp, #16]
  41cd34:	str	wzr, [x0]
  41cd38:	b	41cda4 <error@@Base+0x1a48>
  41cd3c:	ldr	x0, [sp, #16]
  41cd40:	mov	w1, #0xfffffffd            	// #-3
  41cd44:	str	w1, [x0]
  41cd48:	b	41cda4 <error@@Base+0x1a48>
  41cd4c:	ldr	x0, [sp, #16]
  41cd50:	mov	w1, #0xffffffff            	// #-1
  41cd54:	str	w1, [x0]
  41cd58:	b	41cda4 <error@@Base+0x1a48>
  41cd5c:	ldr	x0, [sp, #16]
  41cd60:	mov	w1, #0xfffffffe            	// #-2
  41cd64:	str	w1, [x0]
  41cd68:	b	41cda4 <error@@Base+0x1a48>
  41cd6c:	adrp	x0, 445000 <PC+0x4788>
  41cd70:	add	x0, x0, #0x27c
  41cd74:	ldr	w0, [x0]
  41cd78:	bl	41c0b8 <error@@Base+0xd5c>
  41cd7c:	mov	w1, w0
  41cd80:	ldr	x0, [sp, #16]
  41cd84:	str	w1, [x0]
  41cd88:	b	41cda4 <error@@Base+0x1a48>
  41cd8c:	ldr	x0, [sp, #16]
  41cd90:	str	wzr, [x0]
  41cd94:	ldr	x0, [sp, #24]
  41cd98:	sub	x0, x0, #0x1
  41cd9c:	str	x0, [sp, #24]
  41cda0:	nop
  41cda4:	ldr	x0, [sp, #24]
  41cda8:	ldp	x29, x30, [sp], #32
  41cdac:	ret
  41cdb0:	stp	x29, x30, [sp, #-48]!
  41cdb4:	mov	x29, sp
  41cdb8:	str	x0, [sp, #24]
  41cdbc:	str	w1, [sp, #20]
  41cdc0:	adrp	x0, 445000 <PC+0x4788>
  41cdc4:	add	x0, x0, #0xc0
  41cdc8:	adrp	x1, 444000 <PC+0x3788>
  41cdcc:	add	x1, x1, #0x8c0
  41cdd0:	str	x1, [x0]
  41cdd4:	ldr	x0, [sp, #24]
  41cdd8:	ldrb	w0, [x0]
  41cddc:	cmp	w0, #0x0
  41cde0:	b.ne	41cdf0 <error@@Base+0x1a94>  // b.any
  41cde4:	adrp	x0, 427000 <winch@@Base+0x7630>
  41cde8:	add	x0, x0, #0x208
  41cdec:	b	41d018 <error@@Base+0x1cbc>
  41cdf0:	ldr	x0, [sp, #24]
  41cdf4:	str	x0, [sp, #40]
  41cdf8:	b	41cf8c <error@@Base+0x1c30>
  41cdfc:	ldr	x0, [sp, #40]
  41ce00:	ldrb	w0, [x0]
  41ce04:	cmp	w0, #0x5c
  41ce08:	b.eq	41ce54 <error@@Base+0x1af8>  // b.none
  41ce0c:	cmp	w0, #0x5c
  41ce10:	b.gt	41ce44 <error@@Base+0x1ae8>
  41ce14:	cmp	w0, #0x3f
  41ce18:	b.eq	41ce70 <error@@Base+0x1b14>  // b.none
  41ce1c:	cmp	w0, #0x3f
  41ce20:	b.gt	41ce44 <error@@Base+0x1ae8>
  41ce24:	cmp	w0, #0x3a
  41ce28:	b.eq	41cee4 <error@@Base+0x1b88>  // b.none
  41ce2c:	cmp	w0, #0x3a
  41ce30:	b.gt	41ce44 <error@@Base+0x1ae8>
  41ce34:	cmp	w0, #0x25
  41ce38:	b.eq	41cef4 <error@@Base+0x1b98>  // b.none
  41ce3c:	cmp	w0, #0x2e
  41ce40:	b.eq	41cf74 <error@@Base+0x1c18>  // b.none
  41ce44:	ldr	x0, [sp, #40]
  41ce48:	ldrb	w0, [x0]
  41ce4c:	bl	41c2c0 <error@@Base+0xf64>
  41ce50:	b	41cf80 <error@@Base+0x1c24>
  41ce54:	ldr	x0, [sp, #40]
  41ce58:	add	x0, x0, #0x1
  41ce5c:	str	x0, [sp, #40]
  41ce60:	ldr	x0, [sp, #40]
  41ce64:	ldrb	w0, [x0]
  41ce68:	bl	41c2c0 <error@@Base+0xf64>
  41ce6c:	b	41cf80 <error@@Base+0x1c24>
  41ce70:	ldr	x0, [sp, #40]
  41ce74:	add	x0, x0, #0x1
  41ce78:	str	x0, [sp, #40]
  41ce7c:	ldr	x0, [sp, #40]
  41ce80:	ldrb	w0, [x0]
  41ce84:	str	w0, [sp, #36]
  41ce88:	ldr	w0, [sp, #36]
  41ce8c:	cmp	w0, #0x0
  41ce90:	b.ne	41cea4 <error@@Base+0x1b48>  // b.any
  41ce94:	ldr	x0, [sp, #40]
  41ce98:	sub	x0, x0, #0x1
  41ce9c:	str	x0, [sp, #40]
  41cea0:	b	41cf7c <error@@Base+0x1c20>
  41cea4:	str	wzr, [sp, #32]
  41cea8:	add	x0, sp, #0x20
  41ceac:	mov	x1, x0
  41ceb0:	ldr	x0, [sp, #40]
  41ceb4:	bl	41cc80 <error@@Base+0x1924>
  41ceb8:	str	x0, [sp, #40]
  41cebc:	ldr	w0, [sp, #32]
  41cec0:	mov	w1, w0
  41cec4:	ldr	w0, [sp, #36]
  41cec8:	bl	41c424 <error@@Base+0x10c8>
  41cecc:	cmp	w0, #0x0
  41ced0:	b.ne	41cf7c <error@@Base+0x1c20>  // b.any
  41ced4:	ldr	x0, [sp, #40]
  41ced8:	bl	41cba0 <error@@Base+0x1844>
  41cedc:	str	x0, [sp, #40]
  41cee0:	b	41cf7c <error@@Base+0x1c20>
  41cee4:	ldr	x0, [sp, #40]
  41cee8:	bl	41cba0 <error@@Base+0x1844>
  41ceec:	str	x0, [sp, #40]
  41cef0:	b	41cf80 <error@@Base+0x1c24>
  41cef4:	ldr	x0, [sp, #40]
  41cef8:	add	x0, x0, #0x1
  41cefc:	str	x0, [sp, #40]
  41cf00:	ldr	x0, [sp, #40]
  41cf04:	ldrb	w0, [x0]
  41cf08:	str	w0, [sp, #36]
  41cf0c:	ldr	w0, [sp, #36]
  41cf10:	cmp	w0, #0x0
  41cf14:	b.ne	41cf28 <error@@Base+0x1bcc>  // b.any
  41cf18:	ldr	x0, [sp, #40]
  41cf1c:	sub	x0, x0, #0x1
  41cf20:	str	x0, [sp, #40]
  41cf24:	b	41cf80 <error@@Base+0x1c24>
  41cf28:	str	wzr, [sp, #32]
  41cf2c:	add	x0, sp, #0x20
  41cf30:	mov	x1, x0
  41cf34:	ldr	x0, [sp, #40]
  41cf38:	bl	41cc80 <error@@Base+0x1924>
  41cf3c:	str	x0, [sp, #40]
  41cf40:	ldr	w3, [sp, #32]
  41cf44:	adrp	x0, 445000 <PC+0x4788>
  41cf48:	add	x0, x0, #0x190
  41cf4c:	ldr	x0, [x0]
  41cf50:	ldr	x1, [sp, #24]
  41cf54:	cmp	x1, x0
  41cf58:	cset	w0, eq  // eq = none
  41cf5c:	and	w0, w0, #0xff
  41cf60:	mov	w2, w0
  41cf64:	mov	w1, w3
  41cf68:	ldr	w0, [sp, #36]
  41cf6c:	bl	41c740 <error@@Base+0x13e4>
  41cf70:	b	41cf80 <error@@Base+0x1c24>
  41cf74:	nop
  41cf78:	b	41cf80 <error@@Base+0x1c24>
  41cf7c:	nop
  41cf80:	ldr	x0, [sp, #40]
  41cf84:	add	x0, x0, #0x1
  41cf88:	str	x0, [sp, #40]
  41cf8c:	ldr	x0, [sp, #40]
  41cf90:	ldrb	w0, [x0]
  41cf94:	cmp	w0, #0x0
  41cf98:	b.ne	41cdfc <error@@Base+0x1aa0>  // b.any
  41cf9c:	adrp	x0, 445000 <PC+0x4788>
  41cfa0:	add	x0, x0, #0xc0
  41cfa4:	ldr	x1, [x0]
  41cfa8:	adrp	x0, 444000 <PC+0x3788>
  41cfac:	add	x0, x0, #0x8c0
  41cfb0:	cmp	x1, x0
  41cfb4:	b.ne	41cfc4 <error@@Base+0x1c68>  // b.any
  41cfb8:	adrp	x0, 427000 <winch@@Base+0x7630>
  41cfbc:	add	x0, x0, #0x208
  41cfc0:	b	41d018 <error@@Base+0x1cbc>
  41cfc4:	ldr	w0, [sp, #20]
  41cfc8:	cmp	w0, #0x0
  41cfcc:	b.le	41d010 <error@@Base+0x1cb4>
  41cfd0:	ldrsw	x1, [sp, #20]
  41cfd4:	adrp	x0, 444000 <PC+0x3788>
  41cfd8:	add	x0, x0, #0x8c0
  41cfdc:	add	x1, x1, x0
  41cfe0:	adrp	x0, 445000 <PC+0x4788>
  41cfe4:	add	x0, x0, #0xc0
  41cfe8:	ldr	x0, [x0]
  41cfec:	cmp	x1, x0
  41cff0:	b.hi	41d010 <error@@Base+0x1cb4>  // b.pmore
  41cff4:	adrp	x0, 445000 <PC+0x4788>
  41cff8:	add	x0, x0, #0xc0
  41cffc:	ldr	x1, [x0]
  41d000:	ldrsw	x0, [sp, #20]
  41d004:	neg	x0, x0
  41d008:	add	x0, x1, x0
  41d00c:	b	41d018 <error@@Base+0x1cbc>
  41d010:	adrp	x0, 444000 <PC+0x3788>
  41d014:	add	x0, x0, #0x8c0
  41d018:	ldp	x29, x30, [sp], #48
  41d01c:	ret
  41d020:	stp	x29, x30, [sp, #-16]!
  41d024:	mov	x29, sp
  41d028:	adrp	x0, 440000 <winch@@Base+0x20630>
  41d02c:	add	x0, x0, #0x828
  41d030:	ldr	x0, [x0]
  41d034:	mov	w1, #0x0                   	// #0
  41d038:	bl	41cdb0 <error@@Base+0x1a54>
  41d03c:	ldp	x29, x30, [sp], #16
  41d040:	ret
  41d044:	stp	x29, x30, [sp, #-32]!
  41d048:	mov	x29, sp
  41d04c:	adrp	x0, 444000 <PC+0x3788>
  41d050:	add	x0, x0, #0x368
  41d054:	ldr	w0, [x0]
  41d058:	cmp	w0, #0x0
  41d05c:	b.eq	41d07c <error@@Base+0x1d20>  // b.none
  41d060:	adrp	x0, 445000 <PC+0x4788>
  41d064:	add	x0, x0, #0x2a4
  41d068:	ldr	w0, [x0]
  41d06c:	cmp	w0, #0x0
  41d070:	cset	w0, eq  // eq = none
  41d074:	and	w0, w0, #0xff
  41d078:	b	41d088 <error@@Base+0x1d2c>
  41d07c:	adrp	x0, 445000 <PC+0x4788>
  41d080:	add	x0, x0, #0x2a4
  41d084:	ldr	w0, [x0]
  41d088:	str	w0, [sp, #28]
  41d08c:	bl	4064a4 <clear@@Base+0x2258>
  41d090:	and	w0, w0, #0x8
  41d094:	cmp	w0, #0x0
  41d098:	b.ne	41d0b0 <error@@Base+0x1d54>  // b.any
  41d09c:	adrp	x0, 445000 <PC+0x4788>
  41d0a0:	add	x0, x0, #0x2e8
  41d0a4:	ldrsw	x1, [sp, #28]
  41d0a8:	ldr	x0, [x0, x1, lsl #3]
  41d0ac:	b	41d0bc <error@@Base+0x1d60>
  41d0b0:	adrp	x0, 440000 <winch@@Base+0x20630>
  41d0b4:	add	x0, x0, #0x830
  41d0b8:	ldr	x0, [x0]
  41d0bc:	adrp	x1, 445000 <PC+0x4788>
  41d0c0:	add	x1, x1, #0x1d4
  41d0c4:	ldr	w2, [x1]
  41d0c8:	adrp	x1, 445000 <PC+0x4788>
  41d0cc:	add	x1, x1, #0x1bc
  41d0d0:	ldr	w1, [x1]
  41d0d4:	sub	w2, w2, w1
  41d0d8:	adrp	x1, 445000 <PC+0x4788>
  41d0dc:	add	x1, x1, #0x1d8
  41d0e0:	ldr	w1, [x1]
  41d0e4:	sub	w1, w2, w1
  41d0e8:	sub	w1, w1, #0x2
  41d0ec:	bl	41cdb0 <error@@Base+0x1a54>
  41d0f0:	str	x0, [sp, #16]
  41d0f4:	adrp	x0, 445000 <PC+0x4788>
  41d0f8:	add	x0, x0, #0x1a0
  41d0fc:	str	wzr, [x0]
  41d100:	ldr	x0, [sp, #16]
  41d104:	ldp	x29, x30, [sp], #32
  41d108:	ret
  41d10c:	stp	x29, x30, [sp, #-16]!
  41d110:	mov	x29, sp
  41d114:	adrp	x0, 440000 <winch@@Base+0x20630>
  41d118:	add	x0, x0, #0x838
  41d11c:	ldr	x2, [x0]
  41d120:	adrp	x0, 445000 <PC+0x4788>
  41d124:	add	x0, x0, #0x1d4
  41d128:	ldr	w1, [x0]
  41d12c:	adrp	x0, 445000 <PC+0x4788>
  41d130:	add	x0, x0, #0x1bc
  41d134:	ldr	w0, [x0]
  41d138:	sub	w1, w1, w0
  41d13c:	adrp	x0, 445000 <PC+0x4788>
  41d140:	add	x0, x0, #0x1d8
  41d144:	ldr	w0, [x0]
  41d148:	sub	w0, w1, w0
  41d14c:	sub	w0, w0, #0x2
  41d150:	mov	w1, w0
  41d154:	mov	x0, x2
  41d158:	bl	41cdb0 <error@@Base+0x1a54>
  41d15c:	ldp	x29, x30, [sp], #16
  41d160:	ret
  41d164:	stp	x29, x30, [sp, #-64]!
  41d168:	mov	x29, sp
  41d16c:	str	x19, [sp, #16]
  41d170:	str	x0, [sp, #40]
  41d174:	ldr	x19, [sp, #40]
  41d178:	ldr	x0, [sp, #40]
  41d17c:	bl	4017b0 <strlen@plt>
  41d180:	add	x0, x19, x0
  41d184:	str	x0, [sp, #56]
  41d188:	b	41d1b8 <error@@Base+0x1e5c>
  41d18c:	add	x0, sp, #0x28
  41d190:	ldr	x2, [sp, #56]
  41d194:	mov	w1, #0x1                   	// #1
  41d198:	bl	407874 <clear@@Base+0x3628>
  41d19c:	str	x0, [sp, #48]
  41d1a0:	ldr	x0, [sp, #48]
  41d1a4:	bl	401b00 <iswupper@plt>
  41d1a8:	cmp	w0, #0x0
  41d1ac:	b.eq	41d1b8 <error@@Base+0x1e5c>  // b.none
  41d1b0:	mov	w0, #0x1                   	// #1
  41d1b4:	b	41d1cc <error@@Base+0x1e70>
  41d1b8:	ldr	x0, [sp, #40]
  41d1bc:	ldr	x1, [sp, #56]
  41d1c0:	cmp	x1, x0
  41d1c4:	b.hi	41d18c <error@@Base+0x1e30>  // b.pmore
  41d1c8:	mov	w0, #0x0                   	// #0
  41d1cc:	ldr	x19, [sp, #16]
  41d1d0:	ldp	x29, x30, [sp], #64
  41d1d4:	ret
  41d1d8:	stp	x29, x30, [sp, #-48]!
  41d1dc:	mov	x29, sp
  41d1e0:	str	x0, [sp, #40]
  41d1e4:	str	x1, [sp, #32]
  41d1e8:	str	w2, [sp, #28]
  41d1ec:	ldr	x0, [sp, #32]
  41d1f0:	cmp	x0, #0x0
  41d1f4:	b.ne	41d204 <error@@Base+0x1ea8>  // b.any
  41d1f8:	ldr	x0, [sp, #40]
  41d1fc:	str	xzr, [x0]
  41d200:	b	41d228 <error@@Base+0x1ecc>
  41d204:	ldr	x0, [sp, #40]
  41d208:	mov	x2, x0
  41d20c:	ldr	w1, [sp, #28]
  41d210:	ldr	x0, [sp, #32]
  41d214:	bl	41b698 <error@@Base+0x33c>
  41d218:	cmp	w0, #0x0
  41d21c:	b.ge	41d228 <error@@Base+0x1ecc>  // b.tcont
  41d220:	mov	w0, #0xffffffff            	// #-1
  41d224:	b	41d304 <error@@Base+0x1fa8>
  41d228:	ldr	x0, [sp, #40]
  41d22c:	ldr	x0, [x0, #8]
  41d230:	cmp	x0, #0x0
  41d234:	b.eq	41d244 <error@@Base+0x1ee8>  // b.none
  41d238:	ldr	x0, [sp, #40]
  41d23c:	ldr	x0, [x0, #8]
  41d240:	bl	401a90 <free@plt>
  41d244:	ldr	x0, [sp, #40]
  41d248:	str	xzr, [x0, #8]
  41d24c:	ldr	x0, [sp, #32]
  41d250:	cmp	x0, #0x0
  41d254:	b.eq	41d28c <error@@Base+0x1f30>  // b.none
  41d258:	ldr	x0, [sp, #32]
  41d25c:	bl	4017b0 <strlen@plt>
  41d260:	add	w0, w0, #0x1
  41d264:	mov	w1, w0
  41d268:	mov	w0, #0x1                   	// #1
  41d26c:	bl	402344 <setlocale@plt+0x724>
  41d270:	mov	x1, x0
  41d274:	ldr	x0, [sp, #40]
  41d278:	str	x1, [x0, #8]
  41d27c:	ldr	x0, [sp, #40]
  41d280:	ldr	x0, [x0, #8]
  41d284:	ldr	x1, [sp, #32]
  41d288:	bl	401ac0 <strcpy@plt>
  41d28c:	ldr	x0, [sp, #40]
  41d290:	ldr	w1, [sp, #28]
  41d294:	str	w1, [x0, #16]
  41d298:	ldr	x0, [sp, #32]
  41d29c:	bl	41d164 <error@@Base+0x1e08>
  41d2a0:	mov	w1, w0
  41d2a4:	adrp	x0, 445000 <PC+0x4788>
  41d2a8:	add	x0, x0, #0xe4
  41d2ac:	str	w1, [x0]
  41d2b0:	adrp	x0, 445000 <PC+0x4788>
  41d2b4:	add	x0, x0, #0xe4
  41d2b8:	ldr	w0, [x0]
  41d2bc:	cmp	w0, #0x0
  41d2c0:	b.eq	41d2e8 <error@@Base+0x1f8c>  // b.none
  41d2c4:	adrp	x0, 445000 <PC+0x4788>
  41d2c8:	add	x0, x0, #0x240
  41d2cc:	ldr	w0, [x0]
  41d2d0:	cmp	w0, #0x2
  41d2d4:	b.eq	41d2e8 <error@@Base+0x1f8c>  // b.none
  41d2d8:	adrp	x0, 445000 <PC+0x4788>
  41d2dc:	add	x0, x0, #0xe0
  41d2e0:	str	wzr, [x0]
  41d2e4:	b	41d300 <error@@Base+0x1fa4>
  41d2e8:	adrp	x0, 445000 <PC+0x4788>
  41d2ec:	add	x0, x0, #0x240
  41d2f0:	ldr	w1, [x0]
  41d2f4:	adrp	x0, 445000 <PC+0x4788>
  41d2f8:	add	x0, x0, #0xe0
  41d2fc:	str	w1, [x0]
  41d300:	mov	w0, #0x0                   	// #0
  41d304:	ldp	x29, x30, [sp], #48
  41d308:	ret
  41d30c:	stp	x29, x30, [sp, #-32]!
  41d310:	mov	x29, sp
  41d314:	str	x0, [sp, #24]
  41d318:	ldr	x0, [sp, #24]
  41d31c:	ldr	x0, [x0, #8]
  41d320:	cmp	x0, #0x0
  41d324:	b.eq	41d334 <error@@Base+0x1fd8>  // b.none
  41d328:	ldr	x0, [sp, #24]
  41d32c:	ldr	x0, [x0, #8]
  41d330:	bl	401a90 <free@plt>
  41d334:	ldr	x0, [sp, #24]
  41d338:	str	xzr, [x0, #8]
  41d33c:	ldr	x0, [sp, #24]
  41d340:	bl	41b740 <error@@Base+0x3e4>
  41d344:	nop
  41d348:	ldp	x29, x30, [sp], #32
  41d34c:	ret
  41d350:	sub	sp, sp, #0x10
  41d354:	str	x0, [sp, #8]
  41d358:	ldr	x0, [sp, #8]
  41d35c:	str	xzr, [x0]
  41d360:	ldr	x0, [sp, #8]
  41d364:	str	xzr, [x0, #8]
  41d368:	ldr	x0, [sp, #8]
  41d36c:	str	wzr, [x0, #16]
  41d370:	nop
  41d374:	add	sp, sp, #0x10
  41d378:	ret
  41d37c:	stp	x29, x30, [sp, #-16]!
  41d380:	mov	x29, sp
  41d384:	adrp	x0, 445000 <PC+0x4788>
  41d388:	add	x0, x0, #0x128
  41d38c:	bl	41d350 <error@@Base+0x1ff4>
  41d390:	adrp	x0, 445000 <PC+0x4788>
  41d394:	add	x0, x0, #0x140
  41d398:	bl	41d350 <error@@Base+0x1ff4>
  41d39c:	nop
  41d3a0:	ldp	x29, x30, [sp], #16
  41d3a4:	ret
  41d3a8:	sub	sp, sp, #0x10
  41d3ac:	str	wzr, [sp, #12]
  41d3b0:	adrp	x0, 445000 <PC+0x4788>
  41d3b4:	add	x0, x0, #0xe0
  41d3b8:	ldr	w0, [x0]
  41d3bc:	cmp	w0, #0x0
  41d3c0:	b.ne	41d3d8 <error@@Base+0x207c>  // b.any
  41d3c4:	adrp	x0, 445000 <PC+0x4788>
  41d3c8:	add	x0, x0, #0x29c
  41d3cc:	ldr	w0, [x0]
  41d3d0:	cmp	w0, #0x0
  41d3d4:	b.ne	41d43c <error@@Base+0x20e0>  // b.any
  41d3d8:	adrp	x0, 445000 <PC+0x4788>
  41d3dc:	add	x0, x0, #0xe0
  41d3e0:	ldr	w0, [x0]
  41d3e4:	cmp	w0, #0x0
  41d3e8:	b.eq	41d3f8 <error@@Base+0x209c>  // b.none
  41d3ec:	ldr	w0, [sp, #12]
  41d3f0:	orr	w0, w0, #0x1
  41d3f4:	str	w0, [sp, #12]
  41d3f8:	adrp	x0, 445000 <PC+0x4788>
  41d3fc:	add	x0, x0, #0x29c
  41d400:	ldr	w0, [x0]
  41d404:	cmp	w0, #0x0
  41d408:	b.ne	41d418 <error@@Base+0x20bc>  // b.any
  41d40c:	ldr	w0, [sp, #12]
  41d410:	orr	w0, w0, #0x2
  41d414:	str	w0, [sp, #12]
  41d418:	adrp	x0, 445000 <PC+0x4788>
  41d41c:	add	x0, x0, #0x29c
  41d420:	ldr	w0, [x0]
  41d424:	cmp	w0, #0x2
  41d428:	b.eq	41d45c <error@@Base+0x2100>  // b.none
  41d42c:	ldr	w0, [sp, #12]
  41d430:	orr	w0, w0, #0x4
  41d434:	str	w0, [sp, #12]
  41d438:	b	41d45c <error@@Base+0x2100>
  41d43c:	adrp	x0, 445000 <PC+0x4788>
  41d440:	add	x0, x0, #0x29c
  41d444:	ldr	w0, [x0]
  41d448:	cmp	w0, #0x2
  41d44c:	b.eq	41d45c <error@@Base+0x2100>  // b.none
  41d450:	ldr	w0, [sp, #12]
  41d454:	orr	w0, w0, #0x4
  41d458:	str	w0, [sp, #12]
  41d45c:	adrp	x0, 445000 <PC+0x4788>
  41d460:	add	x0, x0, #0x2a0
  41d464:	ldr	w0, [x0]
  41d468:	cmp	w0, #0x2
  41d46c:	b.ne	41d47c <error@@Base+0x2120>  // b.any
  41d470:	ldr	w0, [sp, #12]
  41d474:	orr	w0, w0, #0x8
  41d478:	str	w0, [sp, #12]
  41d47c:	ldr	w0, [sp, #12]
  41d480:	add	sp, sp, #0x10
  41d484:	ret
  41d488:	stp	x29, x30, [sp, #-32]!
  41d48c:	mov	x29, sp
  41d490:	str	x0, [sp, #24]
  41d494:	ldr	x0, [sp, #24]
  41d498:	ldr	w0, [x0, #16]
  41d49c:	and	w0, w0, #0x1000
  41d4a0:	cmp	w0, #0x0
  41d4a4:	b.ne	41d4c4 <error@@Base+0x2168>  // b.any
  41d4a8:	ldr	x0, [sp, #24]
  41d4ac:	ldr	x0, [x0]
  41d4b0:	bl	41b7dc <error@@Base+0x480>
  41d4b4:	cmp	w0, #0x0
  41d4b8:	cset	w0, eq  // eq = none
  41d4bc:	and	w0, w0, #0xff
  41d4c0:	b	41d4d8 <error@@Base+0x217c>
  41d4c4:	ldr	x0, [sp, #24]
  41d4c8:	ldr	x0, [x0, #8]
  41d4cc:	cmp	x0, #0x0
  41d4d0:	cset	w0, ne  // ne = any
  41d4d4:	and	w0, w0, #0xff
  41d4d8:	ldp	x29, x30, [sp], #32
  41d4dc:	ret
  41d4e0:	stp	x29, x30, [sp, #-48]!
  41d4e4:	mov	x29, sp
  41d4e8:	str	w0, [sp, #28]
  41d4ec:	adrp	x0, 445000 <PC+0x4788>
  41d4f0:	add	x0, x0, #0x218
  41d4f4:	ldr	w0, [x0]
  41d4f8:	cmp	w0, #0x0
  41d4fc:	b.eq	41d504 <error@@Base+0x21a8>  // b.none
  41d500:	bl	413038 <clear@@Base+0xedec>
  41d504:	adrp	x0, 445000 <PC+0x4788>
  41d508:	add	x0, x0, #0xc8
  41d50c:	ldr	w0, [x0]
  41d510:	str	w0, [sp, #40]
  41d514:	ldr	w0, [sp, #28]
  41d518:	cmp	w0, #0x0
  41d51c:	b.ne	41d544 <error@@Base+0x21e8>  // b.any
  41d520:	adrp	x0, 445000 <PC+0x4788>
  41d524:	add	x0, x0, #0xc8
  41d528:	ldr	w0, [x0]
  41d52c:	cmp	w0, #0x0
  41d530:	b.ne	41d5ec <error@@Base+0x2290>  // b.any
  41d534:	adrp	x0, 445000 <PC+0x4788>
  41d538:	add	x0, x0, #0xc8
  41d53c:	mov	w1, #0x1                   	// #1
  41d540:	str	w1, [x0]
  41d544:	adrp	x0, 445000 <PC+0x4788>
  41d548:	add	x0, x0, #0x1e8
  41d54c:	ldr	w0, [x0]
  41d550:	cmp	w0, #0x0
  41d554:	b.ne	41d570 <error@@Base+0x2214>  // b.any
  41d558:	bl	413038 <clear@@Base+0xedec>
  41d55c:	adrp	x0, 445000 <PC+0x4788>
  41d560:	add	x0, x0, #0xc8
  41d564:	ldr	w1, [sp, #40]
  41d568:	str	w1, [x0]
  41d56c:	b	41d5f0 <error@@Base+0x2294>
  41d570:	str	wzr, [sp, #44]
  41d574:	b	41d5b8 <error@@Base+0x225c>
  41d578:	ldr	w0, [sp, #44]
  41d57c:	bl	41bacc <error@@Base+0x770>
  41d580:	str	x0, [sp, #32]
  41d584:	ldr	x0, [sp, #32]
  41d588:	cmn	x0, #0x1
  41d58c:	b.eq	41d5a8 <error@@Base+0x224c>  // b.none
  41d590:	ldr	x0, [sp, #32]
  41d594:	bl	412444 <clear@@Base+0xe1f8>
  41d598:	ldr	w0, [sp, #44]
  41d59c:	bl	40415c <setlocale@plt+0x253c>
  41d5a0:	bl	41aaac <clear@@Base+0x16860>
  41d5a4:	b	41d5ac <error@@Base+0x2250>
  41d5a8:	nop
  41d5ac:	ldr	w0, [sp, #44]
  41d5b0:	add	w0, w0, #0x1
  41d5b4:	str	w0, [sp, #44]
  41d5b8:	adrp	x0, 445000 <PC+0x4788>
  41d5bc:	add	x0, x0, #0x1c8
  41d5c0:	ldr	w0, [x0]
  41d5c4:	sub	w0, w0, #0x1
  41d5c8:	ldr	w1, [sp, #44]
  41d5cc:	cmp	w1, w0
  41d5d0:	b.lt	41d578 <error@@Base+0x221c>  // b.tstop
  41d5d4:	bl	4040d4 <setlocale@plt+0x24b4>
  41d5d8:	adrp	x0, 445000 <PC+0x4788>
  41d5dc:	add	x0, x0, #0xc8
  41d5e0:	ldr	w1, [sp, #40]
  41d5e4:	str	w1, [x0]
  41d5e8:	b	41d5f0 <error@@Base+0x2294>
  41d5ec:	nop
  41d5f0:	ldp	x29, x30, [sp], #48
  41d5f4:	ret
  41d5f8:	stp	x29, x30, [sp, #-64]!
  41d5fc:	mov	x29, sp
  41d600:	str	wzr, [sp, #56]
  41d604:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41d608:	add	x0, x0, #0x258
  41d60c:	ldr	x0, [x0]
  41d610:	cmn	x0, #0x1
  41d614:	b.eq	41d750 <error@@Base+0x23f4>  // b.none
  41d618:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41d61c:	add	x0, x0, #0x258
  41d620:	ldr	x0, [x0]
  41d624:	str	x0, [sp, #48]
  41d628:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41d62c:	add	x0, x0, #0x260
  41d630:	ldr	x0, [x0]
  41d634:	str	x0, [sp, #40]
  41d638:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41d63c:	add	x0, x0, #0x260
  41d640:	mov	x1, #0xffffffffffffffff    	// #-1
  41d644:	str	x1, [x0]
  41d648:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41d64c:	add	x0, x0, #0x260
  41d650:	ldr	x1, [x0]
  41d654:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41d658:	add	x0, x0, #0x258
  41d65c:	str	x1, [x0]
  41d660:	adrp	x0, 445000 <PC+0x4788>
  41d664:	add	x0, x0, #0x1e8
  41d668:	ldr	w0, [x0]
  41d66c:	cmp	w0, #0x0
  41d670:	b.ne	41d67c <error@@Base+0x2320>  // b.any
  41d674:	bl	413038 <clear@@Base+0xedec>
  41d678:	b	41d754 <error@@Base+0x23f8>
  41d67c:	adrp	x0, 445000 <PC+0x4788>
  41d680:	add	x0, x0, #0x218
  41d684:	ldr	w0, [x0]
  41d688:	cmp	w0, #0x0
  41d68c:	b.eq	41d694 <error@@Base+0x2338>  // b.none
  41d690:	bl	413038 <clear@@Base+0xedec>
  41d694:	str	wzr, [sp, #60]
  41d698:	b	41d720 <error@@Base+0x23c4>
  41d69c:	ldr	w0, [sp, #60]
  41d6a0:	bl	41bacc <error@@Base+0x770>
  41d6a4:	str	x0, [sp, #32]
  41d6a8:	ldr	x0, [sp, #32]
  41d6ac:	cmn	x0, #0x1
  41d6b0:	b.eq	41d710 <error@@Base+0x23b4>  // b.none
  41d6b4:	ldr	w0, [sp, #60]
  41d6b8:	add	w0, w0, #0x1
  41d6bc:	bl	41bacc <error@@Base+0x770>
  41d6c0:	str	x0, [sp, #24]
  41d6c4:	ldr	x1, [sp, #32]
  41d6c8:	ldr	x0, [sp, #40]
  41d6cc:	cmp	x1, x0
  41d6d0:	b.gt	41d714 <error@@Base+0x23b8>
  41d6d4:	ldr	x0, [sp, #24]
  41d6d8:	cmn	x0, #0x1
  41d6dc:	b.eq	41d6f0 <error@@Base+0x2394>  // b.none
  41d6e0:	ldr	x1, [sp, #24]
  41d6e4:	ldr	x0, [sp, #48]
  41d6e8:	cmp	x1, x0
  41d6ec:	b.le	41d714 <error@@Base+0x23b8>
  41d6f0:	ldr	x0, [sp, #32]
  41d6f4:	bl	412444 <clear@@Base+0xe1f8>
  41d6f8:	ldr	w0, [sp, #60]
  41d6fc:	bl	40415c <setlocale@plt+0x253c>
  41d700:	bl	41aaac <clear@@Base+0x16860>
  41d704:	mov	w0, #0x1                   	// #1
  41d708:	str	w0, [sp, #56]
  41d70c:	b	41d714 <error@@Base+0x23b8>
  41d710:	nop
  41d714:	ldr	w0, [sp, #60]
  41d718:	add	w0, w0, #0x1
  41d71c:	str	w0, [sp, #60]
  41d720:	adrp	x0, 445000 <PC+0x4788>
  41d724:	add	x0, x0, #0x1c8
  41d728:	ldr	w0, [x0]
  41d72c:	sub	w0, w0, #0x1
  41d730:	ldr	w1, [sp, #60]
  41d734:	cmp	w1, w0
  41d738:	b.lt	41d69c <error@@Base+0x2340>  // b.tstop
  41d73c:	ldr	w0, [sp, #56]
  41d740:	cmp	w0, #0x0
  41d744:	b.eq	41d754 <error@@Base+0x23f8>  // b.none
  41d748:	bl	4040d4 <setlocale@plt+0x24b4>
  41d74c:	b	41d754 <error@@Base+0x23f8>
  41d750:	nop
  41d754:	ldp	x29, x30, [sp], #64
  41d758:	ret
  41d75c:	stp	x29, x30, [sp, #-16]!
  41d760:	mov	x29, sp
  41d764:	adrp	x0, 445000 <PC+0x4788>
  41d768:	add	x0, x0, #0x128
  41d76c:	bl	41d488 <error@@Base+0x212c>
  41d770:	cmp	w0, #0x0
  41d774:	b.ne	41d7a4 <error@@Base+0x2448>  // b.any
  41d778:	adrp	x0, 445000 <PC+0x4788>
  41d77c:	add	x0, x0, #0xe8
  41d780:	ldr	x0, [x0]
  41d784:	cmp	x0, #0x0
  41d788:	b.ne	41d7a0 <error@@Base+0x2444>  // b.any
  41d78c:	mov	x1, #0x0                   	// #0
  41d790:	adrp	x0, 427000 <winch@@Base+0x7630>
  41d794:	add	x0, x0, #0x210
  41d798:	bl	41b35c <error@@Base>
  41d79c:	b	41d7e0 <error@@Base+0x2484>
  41d7a0:	bl	41d88c <error@@Base+0x2530>
  41d7a4:	adrp	x0, 445000 <PC+0x4788>
  41d7a8:	add	x0, x0, #0x128
  41d7ac:	bl	41d30c <error@@Base+0x1fb0>
  41d7b0:	adrp	x0, 445000 <PC+0x4788>
  41d7b4:	add	x0, x0, #0xc8
  41d7b8:	ldr	w0, [x0]
  41d7bc:	cmp	w0, #0x0
  41d7c0:	cset	w0, eq  // eq = none
  41d7c4:	and	w0, w0, #0xff
  41d7c8:	mov	w1, w0
  41d7cc:	adrp	x0, 445000 <PC+0x4788>
  41d7d0:	add	x0, x0, #0xc8
  41d7d4:	str	w1, [x0]
  41d7d8:	mov	w0, #0x1                   	// #1
  41d7dc:	bl	41d4e0 <error@@Base+0x2184>
  41d7e0:	ldp	x29, x30, [sp], #16
  41d7e4:	ret
  41d7e8:	stp	x29, x30, [sp, #-48]!
  41d7ec:	mov	x29, sp
  41d7f0:	str	x0, [sp, #24]
  41d7f4:	ldr	x0, [sp, #24]
  41d7f8:	ldr	x0, [x0]
  41d7fc:	str	x0, [sp, #40]
  41d800:	b	41d82c <error@@Base+0x24d0>
  41d804:	ldr	x0, [sp, #40]
  41d808:	ldr	x0, [x0, #8]
  41d80c:	str	x0, [sp, #32]
  41d810:	ldr	x0, [sp, #40]
  41d814:	ldr	x0, [x0, #16]
  41d818:	bl	401a90 <free@plt>
  41d81c:	ldr	x0, [sp, #40]
  41d820:	bl	401a90 <free@plt>
  41d824:	ldr	x0, [sp, #32]
  41d828:	str	x0, [sp, #40]
  41d82c:	ldr	x0, [sp, #40]
  41d830:	cmp	x0, #0x0
  41d834:	b.ne	41d804 <error@@Base+0x24a8>  // b.any
  41d838:	ldr	x0, [sp, #24]
  41d83c:	str	xzr, [x0]
  41d840:	ldr	x0, [sp, #24]
  41d844:	str	xzr, [x0, #8]
  41d848:	ldr	x0, [sp, #24]
  41d84c:	str	xzr, [x0, #16]
  41d850:	ldr	x0, [sp, #24]
  41d854:	str	xzr, [x0, #24]
  41d858:	adrp	x0, 445000 <PC+0x4788>
  41d85c:	add	x0, x0, #0xd8
  41d860:	mov	x1, #0xffffffffffffffff    	// #-1
  41d864:	str	x1, [x0]
  41d868:	adrp	x0, 445000 <PC+0x4788>
  41d86c:	add	x0, x0, #0xd8
  41d870:	ldr	x1, [x0]
  41d874:	adrp	x0, 445000 <PC+0x4788>
  41d878:	add	x0, x0, #0xd0
  41d87c:	str	x1, [x0]
  41d880:	nop
  41d884:	ldp	x29, x30, [sp], #48
  41d888:	ret
  41d88c:	stp	x29, x30, [sp, #-16]!
  41d890:	mov	x29, sp
  41d894:	adrp	x0, 445000 <PC+0x4788>
  41d898:	add	x0, x0, #0xe8
  41d89c:	bl	41d7e8 <error@@Base+0x248c>
  41d8a0:	nop
  41d8a4:	ldp	x29, x30, [sp], #16
  41d8a8:	ret
  41d8ac:	stp	x29, x30, [sp, #-16]!
  41d8b0:	mov	x29, sp
  41d8b4:	adrp	x0, 445000 <PC+0x4788>
  41d8b8:	add	x0, x0, #0x108
  41d8bc:	bl	41d7e8 <error@@Base+0x248c>
  41d8c0:	nop
  41d8c4:	ldp	x29, x30, [sp], #16
  41d8c8:	ret
  41d8cc:	sub	sp, sp, #0x20
  41d8d0:	str	x0, [sp, #8]
  41d8d4:	ldr	x0, [sp, #8]
  41d8d8:	ldr	x0, [x0, #16]
  41d8dc:	str	x0, [sp, #24]
  41d8e0:	b	41d8f0 <error@@Base+0x2594>
  41d8e4:	ldr	x0, [sp, #24]
  41d8e8:	ldr	x0, [x0, #16]
  41d8ec:	str	x0, [sp, #24]
  41d8f0:	ldr	x0, [sp, #24]
  41d8f4:	cmp	x0, #0x0
  41d8f8:	b.eq	41d90c <error@@Base+0x25b0>  // b.none
  41d8fc:	ldr	x0, [sp, #24]
  41d900:	ldr	x0, [x0, #16]
  41d904:	cmp	x0, #0x0
  41d908:	b.ne	41d8e4 <error@@Base+0x2588>  // b.any
  41d90c:	ldr	x0, [sp, #24]
  41d910:	add	sp, sp, #0x20
  41d914:	ret
  41d918:	sub	sp, sp, #0x10
  41d91c:	str	x0, [sp, #8]
  41d920:	ldr	x0, [sp, #8]
  41d924:	ldr	x0, [x0, #32]
  41d928:	add	sp, sp, #0x10
  41d92c:	ret
  41d930:	sub	sp, sp, #0x10
  41d934:	str	x0, [sp, #8]
  41d938:	ldr	x0, [sp, #8]
  41d93c:	ldr	x0, [x0, #24]
  41d940:	add	sp, sp, #0x10
  41d944:	ret
  41d948:	sub	sp, sp, #0x30
  41d94c:	str	x0, [sp, #8]
  41d950:	str	x1, [sp]
  41d954:	ldr	x0, [sp, #8]
  41d958:	ldr	x0, [x0, #24]
  41d95c:	cmp	x0, #0x0
  41d960:	b.eq	41da5c <error@@Base+0x2700>  // b.none
  41d964:	str	wzr, [sp, #28]
  41d968:	str	wzr, [sp, #24]
  41d96c:	ldr	x0, [sp, #8]
  41d970:	ldr	x0, [x0, #24]
  41d974:	str	x0, [sp, #40]
  41d978:	ldr	x0, [sp, #40]
  41d97c:	ldr	x0, [x0, #56]
  41d980:	ldr	x1, [sp]
  41d984:	cmp	x1, x0
  41d988:	b.ge	41d9c0 <error@@Base+0x2664>  // b.tcont
  41d98c:	ldr	x0, [sp, #40]
  41d990:	ldr	x0, [x0, #24]
  41d994:	cmp	x0, #0x0
  41d998:	b.eq	41d9b4 <error@@Base+0x2658>  // b.none
  41d99c:	ldr	x0, [sp, #40]
  41d9a0:	ldr	x0, [x0, #24]
  41d9a4:	ldr	x0, [x0, #56]
  41d9a8:	ldr	x1, [sp]
  41d9ac:	cmp	x1, x0
  41d9b0:	b.lt	41d9e0 <error@@Base+0x2684>  // b.tstop
  41d9b4:	mov	w0, #0x1                   	// #1
  41d9b8:	str	w0, [sp, #24]
  41d9bc:	b	41da48 <error@@Base+0x26ec>
  41d9c0:	ldr	x0, [sp, #40]
  41d9c4:	ldr	x0, [x0, #32]
  41d9c8:	cmp	x0, #0x0
  41d9cc:	b.ne	41d9e0 <error@@Base+0x2684>  // b.any
  41d9d0:	str	xzr, [sp, #40]
  41d9d4:	mov	w0, #0x1                   	// #1
  41d9d8:	str	w0, [sp, #24]
  41d9dc:	b	41da48 <error@@Base+0x26ec>
  41d9e0:	ldr	w0, [sp, #28]
  41d9e4:	cmp	w0, #0x1
  41d9e8:	b.gt	41da44 <error@@Base+0x26e8>
  41d9ec:	ldr	w0, [sp, #28]
  41d9f0:	add	w0, w0, #0x1
  41d9f4:	str	w0, [sp, #28]
  41d9f8:	ldr	x0, [sp, #40]
  41d9fc:	ldr	x0, [x0, #56]
  41da00:	ldr	x1, [sp]
  41da04:	cmp	x1, x0
  41da08:	b.ge	41da28 <error@@Base+0x26cc>  // b.tcont
  41da0c:	ldr	x0, [sp, #40]
  41da10:	ldr	x0, [x0, #24]
  41da14:	str	x0, [sp, #40]
  41da18:	ldr	x0, [sp, #8]
  41da1c:	ldr	x1, [sp, #40]
  41da20:	str	x1, [x0, #24]
  41da24:	b	41d978 <error@@Base+0x261c>
  41da28:	ldr	x0, [sp, #40]
  41da2c:	ldr	x0, [x0, #32]
  41da30:	str	x0, [sp, #40]
  41da34:	ldr	x0, [sp, #8]
  41da38:	ldr	x1, [sp, #40]
  41da3c:	str	x1, [x0, #24]
  41da40:	b	41d978 <error@@Base+0x261c>
  41da44:	nop
  41da48:	ldr	w0, [sp, #24]
  41da4c:	cmp	w0, #0x0
  41da50:	b.eq	41da5c <error@@Base+0x2700>  // b.none
  41da54:	ldr	x0, [sp, #40]
  41da58:	b	41db5c <error@@Base+0x2800>
  41da5c:	ldr	x0, [sp, #8]
  41da60:	ldr	x0, [x0, #16]
  41da64:	str	x0, [sp, #40]
  41da68:	str	xzr, [sp, #32]
  41da6c:	b	41db08 <error@@Base+0x27ac>
  41da70:	ldr	x0, [sp, #40]
  41da74:	ldr	x0, [x0, #48]
  41da78:	ldr	x1, [sp]
  41da7c:	cmp	x1, x0
  41da80:	b.ge	41daac <error@@Base+0x2750>  // b.tcont
  41da84:	ldr	x0, [sp, #40]
  41da88:	ldr	x0, [x0, #8]
  41da8c:	cmp	x0, #0x0
  41da90:	b.eq	41db18 <error@@Base+0x27bc>  // b.none
  41da94:	ldr	x0, [sp, #40]
  41da98:	str	x0, [sp, #32]
  41da9c:	ldr	x0, [sp, #40]
  41daa0:	ldr	x0, [x0, #8]
  41daa4:	str	x0, [sp, #40]
  41daa8:	b	41db08 <error@@Base+0x27ac>
  41daac:	ldr	x0, [sp, #40]
  41dab0:	ldr	x0, [x0, #56]
  41dab4:	ldr	x1, [sp]
  41dab8:	cmp	x1, x0
  41dabc:	b.lt	41db20 <error@@Base+0x27c4>  // b.tstop
  41dac0:	ldr	x0, [sp, #40]
  41dac4:	ldr	x0, [x0, #16]
  41dac8:	cmp	x0, #0x0
  41dacc:	b.eq	41dae0 <error@@Base+0x2784>  // b.none
  41dad0:	ldr	x0, [sp, #40]
  41dad4:	ldr	x0, [x0, #16]
  41dad8:	str	x0, [sp, #40]
  41dadc:	b	41db08 <error@@Base+0x27ac>
  41dae0:	ldr	x0, [sp, #32]
  41dae4:	cmp	x0, #0x0
  41dae8:	b.eq	41daf8 <error@@Base+0x279c>  // b.none
  41daec:	ldr	x0, [sp, #32]
  41daf0:	str	x0, [sp, #40]
  41daf4:	b	41db20 <error@@Base+0x27c4>
  41daf8:	ldr	x0, [sp, #40]
  41dafc:	str	x0, [sp, #32]
  41db00:	str	xzr, [sp, #40]
  41db04:	b	41db20 <error@@Base+0x27c4>
  41db08:	ldr	x0, [sp, #40]
  41db0c:	cmp	x0, #0x0
  41db10:	b.ne	41da70 <error@@Base+0x2714>  // b.any
  41db14:	b	41db24 <error@@Base+0x27c8>
  41db18:	nop
  41db1c:	b	41db24 <error@@Base+0x27c8>
  41db20:	nop
  41db24:	ldr	x0, [sp, #40]
  41db28:	cmp	x0, #0x0
  41db2c:	b.eq	41db40 <error@@Base+0x27e4>  // b.none
  41db30:	ldr	x0, [sp, #8]
  41db34:	ldr	x1, [sp, #40]
  41db38:	str	x1, [x0, #24]
  41db3c:	b	41db58 <error@@Base+0x27fc>
  41db40:	ldr	x0, [sp, #32]
  41db44:	cmp	x0, #0x0
  41db48:	b.eq	41db58 <error@@Base+0x27fc>  // b.none
  41db4c:	ldr	x0, [sp, #8]
  41db50:	ldr	x1, [sp, #32]
  41db54:	str	x1, [x0, #24]
  41db58:	ldr	x0, [sp, #40]
  41db5c:	add	sp, sp, #0x30
  41db60:	ret
  41db64:	stp	x29, x30, [sp, #-48]!
  41db68:	mov	x29, sp
  41db6c:	str	x0, [sp, #24]
  41db70:	str	x1, [sp, #16]
  41db74:	ldr	x1, [sp, #24]
  41db78:	adrp	x0, 445000 <PC+0x4788>
  41db7c:	add	x0, x0, #0xe8
  41db80:	bl	41d948 <error@@Base+0x25ec>
  41db84:	str	x0, [sp, #40]
  41db88:	ldr	x0, [sp, #40]
  41db8c:	cmp	x0, #0x0
  41db90:	b.eq	41dbbc <error@@Base+0x2860>  // b.none
  41db94:	ldr	x0, [sp, #16]
  41db98:	cmn	x0, #0x1
  41db9c:	b.eq	41dbb4 <error@@Base+0x2858>  // b.none
  41dba0:	ldr	x0, [sp, #40]
  41dba4:	ldr	x0, [x0, #48]
  41dba8:	ldr	x1, [sp, #16]
  41dbac:	cmp	x1, x0
  41dbb0:	b.le	41dbbc <error@@Base+0x2860>
  41dbb4:	mov	w0, #0x1                   	// #1
  41dbb8:	b	41dbc0 <error@@Base+0x2864>
  41dbbc:	mov	w0, #0x0                   	// #0
  41dbc0:	ldp	x29, x30, [sp], #48
  41dbc4:	ret
  41dbc8:	stp	x29, x30, [sp, #-48]!
  41dbcc:	mov	x29, sp
  41dbd0:	str	x0, [sp, #24]
  41dbd4:	bl	4064a4 <clear@@Base+0x2258>
  41dbd8:	and	w0, w0, #0x8
  41dbdc:	cmp	w0, #0x0
  41dbe0:	b.eq	41dbec <error@@Base+0x2890>  // b.none
  41dbe4:	mov	w0, #0x0                   	// #0
  41dbe8:	b	41dc2c <error@@Base+0x28d0>
  41dbec:	ldr	x1, [sp, #24]
  41dbf0:	adrp	x0, 445000 <PC+0x4788>
  41dbf4:	add	x0, x0, #0x108
  41dbf8:	bl	41d948 <error@@Base+0x25ec>
  41dbfc:	str	x0, [sp, #40]
  41dc00:	ldr	x0, [sp, #40]
  41dc04:	cmp	x0, #0x0
  41dc08:	b.eq	41dc28 <error@@Base+0x28cc>  // b.none
  41dc0c:	ldr	x0, [sp, #40]
  41dc10:	ldr	x0, [x0, #48]
  41dc14:	ldr	x1, [sp, #24]
  41dc18:	cmp	x1, x0
  41dc1c:	b.lt	41dc28 <error@@Base+0x28cc>  // b.tstop
  41dc20:	mov	w0, #0x1                   	// #1
  41dc24:	b	41dc2c <error@@Base+0x28d0>
  41dc28:	mov	w0, #0x0                   	// #0
  41dc2c:	ldp	x29, x30, [sp], #48
  41dc30:	ret
  41dc34:	stp	x29, x30, [sp, #-48]!
  41dc38:	mov	x29, sp
  41dc3c:	str	x0, [sp, #24]
  41dc40:	bl	4064a4 <clear@@Base+0x2258>
  41dc44:	and	w0, w0, #0x8
  41dc48:	cmp	w0, #0x0
  41dc4c:	b.eq	41dc58 <error@@Base+0x28fc>  // b.none
  41dc50:	ldr	x0, [sp, #24]
  41dc54:	b	41dcac <error@@Base+0x2950>
  41dc58:	ldr	x1, [sp, #24]
  41dc5c:	adrp	x0, 445000 <PC+0x4788>
  41dc60:	add	x0, x0, #0x108
  41dc64:	bl	41d948 <error@@Base+0x25ec>
  41dc68:	str	x0, [sp, #40]
  41dc6c:	b	41dc88 <error@@Base+0x292c>
  41dc70:	ldr	x0, [sp, #40]
  41dc74:	ldr	x0, [x0, #56]
  41dc78:	str	x0, [sp, #24]
  41dc7c:	ldr	x0, [sp, #40]
  41dc80:	ldr	x0, [x0, #32]
  41dc84:	str	x0, [sp, #40]
  41dc88:	ldr	x0, [sp, #40]
  41dc8c:	cmp	x0, #0x0
  41dc90:	b.eq	41dca8 <error@@Base+0x294c>  // b.none
  41dc94:	ldr	x0, [sp, #40]
  41dc98:	ldr	x0, [x0, #48]
  41dc9c:	ldr	x1, [sp, #24]
  41dca0:	cmp	x1, x0
  41dca4:	b.ge	41dc70 <error@@Base+0x2914>  // b.tcont
  41dca8:	ldr	x0, [sp, #24]
  41dcac:	ldp	x29, x30, [sp], #48
  41dcb0:	ret
  41dcb4:	stp	x29, x30, [sp, #-48]!
  41dcb8:	mov	x29, sp
  41dcbc:	str	x0, [sp, #24]
  41dcc0:	bl	4064a4 <clear@@Base+0x2258>
  41dcc4:	and	w0, w0, #0x8
  41dcc8:	cmp	w0, #0x0
  41dccc:	b.eq	41dcd8 <error@@Base+0x297c>  // b.none
  41dcd0:	ldr	x0, [sp, #24]
  41dcd4:	b	41dd4c <error@@Base+0x29f0>
  41dcd8:	ldr	x1, [sp, #24]
  41dcdc:	adrp	x0, 445000 <PC+0x4788>
  41dce0:	add	x0, x0, #0x108
  41dce4:	bl	41d948 <error@@Base+0x25ec>
  41dce8:	str	x0, [sp, #40]
  41dcec:	b	41dd20 <error@@Base+0x29c4>
  41dcf0:	ldr	x0, [sp, #40]
  41dcf4:	ldr	x0, [x0, #48]
  41dcf8:	str	x0, [sp, #24]
  41dcfc:	ldr	x0, [sp, #24]
  41dd00:	cmp	x0, #0x0
  41dd04:	b.eq	41dd44 <error@@Base+0x29e8>  // b.none
  41dd08:	ldr	x0, [sp, #24]
  41dd0c:	sub	x0, x0, #0x1
  41dd10:	str	x0, [sp, #24]
  41dd14:	ldr	x0, [sp, #40]
  41dd18:	ldr	x0, [x0, #24]
  41dd1c:	str	x0, [sp, #40]
  41dd20:	ldr	x0, [sp, #40]
  41dd24:	cmp	x0, #0x0
  41dd28:	b.eq	41dd48 <error@@Base+0x29ec>  // b.none
  41dd2c:	ldr	x0, [sp, #40]
  41dd30:	ldr	x0, [x0, #48]
  41dd34:	ldr	x1, [sp, #24]
  41dd38:	cmp	x1, x0
  41dd3c:	b.ge	41dcf0 <error@@Base+0x2994>  // b.tcont
  41dd40:	b	41dd48 <error@@Base+0x29ec>
  41dd44:	nop
  41dd48:	ldr	x0, [sp, #24]
  41dd4c:	ldp	x29, x30, [sp], #48
  41dd50:	ret
  41dd54:	stp	x29, x30, [sp, #-64]!
  41dd58:	mov	x29, sp
  41dd5c:	str	x0, [sp, #40]
  41dd60:	str	x1, [sp, #32]
  41dd64:	str	w2, [sp, #28]
  41dd68:	str	x3, [sp, #16]
  41dd6c:	ldr	x0, [sp, #16]
  41dd70:	cmp	x0, #0x0
  41dd74:	b.eq	41dd80 <error@@Base+0x2a24>  // b.none
  41dd78:	ldr	x0, [sp, #16]
  41dd7c:	str	wzr, [x0]
  41dd80:	adrp	x0, 445000 <PC+0x4788>
  41dd84:	add	x0, x0, #0x258
  41dd88:	ldr	w0, [x0]
  41dd8c:	cmp	w0, #0x0
  41dd90:	b.ne	41ddec <error@@Base+0x2a90>  // b.any
  41dd94:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41dd98:	add	x0, x0, #0x258
  41dd9c:	ldr	x0, [x0]
  41dda0:	cmn	x0, #0x1
  41dda4:	b.eq	41ddec <error@@Base+0x2a90>  // b.none
  41dda8:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41ddac:	add	x0, x0, #0x260
  41ddb0:	ldr	x0, [x0]
  41ddb4:	ldr	x1, [sp, #40]
  41ddb8:	cmp	x1, x0
  41ddbc:	b.ge	41ddec <error@@Base+0x2a90>  // b.tcont
  41ddc0:	ldr	x0, [sp, #32]
  41ddc4:	cmn	x0, #0x1
  41ddc8:	b.eq	41dde4 <error@@Base+0x2a88>  // b.none
  41ddcc:	adrp	x0, 43d000 <winch@@Base+0x1d630>
  41ddd0:	add	x0, x0, #0x258
  41ddd4:	ldr	x0, [x0]
  41ddd8:	ldr	x1, [sp, #32]
  41dddc:	cmp	x1, x0
  41dde0:	b.le	41ddec <error@@Base+0x2a90>
  41dde4:	mov	w0, #0x1                   	// #1
  41dde8:	b	41de78 <error@@Base+0x2b1c>
  41ddec:	ldr	x1, [sp, #32]
  41ddf0:	ldr	x0, [sp, #40]
  41ddf4:	bl	41db64 <error@@Base+0x2808>
  41ddf8:	str	w0, [sp, #60]
  41ddfc:	ldr	w0, [sp, #60]
  41de00:	cmp	w0, #0x0
  41de04:	b.ne	41de10 <error@@Base+0x2ab4>  // b.any
  41de08:	mov	w0, #0x0                   	// #0
  41de0c:	b	41de78 <error@@Base+0x2b1c>
  41de10:	ldr	x0, [sp, #16]
  41de14:	cmp	x0, #0x0
  41de18:	b.ne	41de24 <error@@Base+0x2ac8>  // b.any
  41de1c:	mov	w0, #0x1                   	// #1
  41de20:	b	41de78 <error@@Base+0x2b1c>
  41de24:	ldr	x0, [sp, #16]
  41de28:	mov	w1, #0x1                   	// #1
  41de2c:	str	w1, [x0]
  41de30:	adrp	x0, 445000 <PC+0x4788>
  41de34:	add	x0, x0, #0x2c4
  41de38:	ldr	w0, [x0]
  41de3c:	cmp	w0, #0x0
  41de40:	b.ne	41de4c <error@@Base+0x2af0>  // b.any
  41de44:	mov	w0, #0x0                   	// #0
  41de48:	b	41de78 <error@@Base+0x2b1c>
  41de4c:	ldr	w0, [sp, #28]
  41de50:	cmp	w0, #0x0
  41de54:	b.ne	41de74 <error@@Base+0x2b18>  // b.any
  41de58:	adrp	x0, 445000 <PC+0x4788>
  41de5c:	add	x0, x0, #0xc8
  41de60:	ldr	w0, [x0]
  41de64:	cmp	w0, #0x0
  41de68:	b.eq	41de74 <error@@Base+0x2b18>  // b.none
  41de6c:	mov	w0, #0x0                   	// #0
  41de70:	b	41de78 <error@@Base+0x2b1c>
  41de74:	mov	w0, #0x1                   	// #1
  41de78:	ldp	x29, x30, [sp], #64
  41de7c:	ret
  41de80:	stp	x29, x30, [sp, #-48]!
  41de84:	mov	x29, sp
  41de88:	str	x0, [sp, #24]
  41de8c:	mov	w0, #0x1                   	// #1
  41de90:	str	w0, [sp, #44]
  41de94:	ldr	x0, [sp, #24]
  41de98:	ldr	x0, [x0, #8]
  41de9c:	cmp	x0, #0x0
  41dea0:	b.eq	41dee4 <error@@Base+0x2b88>  // b.none
  41dea4:	ldr	x0, [sp, #24]
  41dea8:	ldr	x0, [x0, #8]
  41deac:	ldr	w1, [x0, #4]
  41deb0:	ldr	x0, [sp, #24]
  41deb4:	ldr	x0, [x0, #8]
  41deb8:	ldr	w0, [x0]
  41debc:	cmp	w1, w0
  41dec0:	b.ge	41ded0 <error@@Base+0x2b74>  // b.tcont
  41dec4:	ldr	x0, [sp, #24]
  41dec8:	ldr	x0, [x0, #8]
  41decc:	b	41df68 <error@@Base+0x2c0c>
  41ded0:	ldr	x0, [sp, #24]
  41ded4:	ldr	x0, [x0, #8]
  41ded8:	ldr	w0, [x0]
  41dedc:	lsl	w0, w0, #1
  41dee0:	str	w0, [sp, #44]
  41dee4:	mov	w1, #0x18                  	// #24
  41dee8:	mov	w0, #0x1                   	// #1
  41deec:	bl	402344 <setlocale@plt+0x724>
  41def0:	str	x0, [sp, #32]
  41def4:	mov	w1, #0x40                  	// #64
  41def8:	ldr	w0, [sp, #44]
  41defc:	bl	402344 <setlocale@plt+0x724>
  41df00:	mov	x1, x0
  41df04:	ldr	x0, [sp, #32]
  41df08:	str	x1, [x0, #16]
  41df0c:	ldr	x0, [sp, #32]
  41df10:	ldr	w1, [sp, #44]
  41df14:	str	w1, [x0]
  41df18:	ldr	x0, [sp, #32]
  41df1c:	str	wzr, [x0, #4]
  41df20:	ldr	x0, [sp, #32]
  41df24:	str	xzr, [x0, #8]
  41df28:	ldr	x0, [sp, #24]
  41df2c:	ldr	x0, [x0, #8]
  41df30:	cmp	x0, #0x0
  41df34:	b.eq	41df4c <error@@Base+0x2bf0>  // b.none
  41df38:	ldr	x0, [sp, #24]
  41df3c:	ldr	x0, [x0, #8]
  41df40:	ldr	x1, [sp, #32]
  41df44:	str	x1, [x0, #8]
  41df48:	b	41df58 <error@@Base+0x2bfc>
  41df4c:	ldr	x0, [sp, #24]
  41df50:	ldr	x1, [sp, #32]
  41df54:	str	x1, [x0]
  41df58:	ldr	x0, [sp, #24]
  41df5c:	ldr	x1, [sp, #32]
  41df60:	str	x1, [x0, #8]
  41df64:	ldr	x0, [sp, #32]
  41df68:	ldp	x29, x30, [sp], #48
  41df6c:	ret
  41df70:	stp	x29, x30, [sp, #-48]!
  41df74:	mov	x29, sp
  41df78:	str	x0, [sp, #24]
  41df7c:	ldr	x0, [sp, #24]
  41df80:	bl	41de80 <error@@Base+0x2b24>
  41df84:	str	x0, [sp, #40]
  41df88:	ldr	x0, [sp, #40]
  41df8c:	ldr	x1, [x0, #16]
  41df90:	ldr	x0, [sp, #40]
  41df94:	ldr	w0, [x0, #4]
  41df98:	add	w3, w0, #0x1
  41df9c:	ldr	x2, [sp, #40]
  41dfa0:	str	w3, [x2, #4]
  41dfa4:	sxtw	x0, w0
  41dfa8:	lsl	x0, x0, #6
  41dfac:	add	x0, x1, x0
  41dfb0:	ldp	x29, x30, [sp], #48
  41dfb4:	ret
  41dfb8:	sub	sp, sp, #0x30
  41dfbc:	str	x0, [sp, #8]
  41dfc0:	str	x1, [sp]
  41dfc4:	ldr	x0, [sp]
  41dfc8:	ldr	x0, [x0]
  41dfcc:	str	x0, [sp, #40]
  41dfd0:	ldr	x0, [sp]
  41dfd4:	ldr	x0, [x0, #16]
  41dfd8:	str	x0, [sp, #32]
  41dfdc:	ldr	x0, [sp]
  41dfe0:	ldr	x0, [x0, #16]
  41dfe4:	ldr	x0, [x0, #8]
  41dfe8:	str	x0, [sp, #24]
  41dfec:	ldr	x0, [sp, #40]
  41dff0:	cmp	x0, #0x0
  41dff4:	b.eq	41e02c <error@@Base+0x2cd0>  // b.none
  41dff8:	ldr	x0, [sp, #40]
  41dffc:	ldr	x0, [x0, #8]
  41e000:	ldr	x1, [sp]
  41e004:	cmp	x1, x0
  41e008:	b.ne	41e01c <error@@Base+0x2cc0>  // b.any
  41e00c:	ldr	x0, [sp, #40]
  41e010:	ldr	x1, [sp, #32]
  41e014:	str	x1, [x0, #8]
  41e018:	b	41e038 <error@@Base+0x2cdc>
  41e01c:	ldr	x0, [sp, #40]
  41e020:	ldr	x1, [sp, #32]
  41e024:	str	x1, [x0, #16]
  41e028:	b	41e038 <error@@Base+0x2cdc>
  41e02c:	ldr	x0, [sp, #8]
  41e030:	ldr	x1, [sp, #32]
  41e034:	str	x1, [x0, #16]
  41e038:	ldr	x0, [sp, #32]
  41e03c:	ldr	x1, [sp]
  41e040:	str	x1, [x0, #8]
  41e044:	ldr	x0, [sp]
  41e048:	ldr	x1, [sp, #24]
  41e04c:	str	x1, [x0, #16]
  41e050:	ldr	x0, [sp, #32]
  41e054:	ldr	x1, [sp, #40]
  41e058:	str	x1, [x0]
  41e05c:	ldr	x0, [sp]
  41e060:	ldr	x1, [sp, #32]
  41e064:	str	x1, [x0]
  41e068:	ldr	x0, [sp, #24]
  41e06c:	cmp	x0, #0x0
  41e070:	b.eq	41e080 <error@@Base+0x2d24>  // b.none
  41e074:	ldr	x0, [sp, #24]
  41e078:	ldr	x1, [sp]
  41e07c:	str	x1, [x0]
  41e080:	nop
  41e084:	add	sp, sp, #0x30
  41e088:	ret
  41e08c:	sub	sp, sp, #0x30
  41e090:	str	x0, [sp, #8]
  41e094:	str	x1, [sp]
  41e098:	ldr	x0, [sp]
  41e09c:	ldr	x0, [x0]
  41e0a0:	str	x0, [sp, #40]
  41e0a4:	ldr	x0, [sp]
  41e0a8:	ldr	x0, [x0, #8]
  41e0ac:	str	x0, [sp, #32]
  41e0b0:	ldr	x0, [sp]
  41e0b4:	ldr	x0, [x0, #8]
  41e0b8:	ldr	x0, [x0, #16]
  41e0bc:	str	x0, [sp, #24]
  41e0c0:	ldr	x0, [sp, #40]
  41e0c4:	cmp	x0, #0x0
  41e0c8:	b.eq	41e100 <error@@Base+0x2da4>  // b.none
  41e0cc:	ldr	x0, [sp, #40]
  41e0d0:	ldr	x0, [x0, #16]
  41e0d4:	ldr	x1, [sp]
  41e0d8:	cmp	x1, x0
  41e0dc:	b.ne	41e0f0 <error@@Base+0x2d94>  // b.any
  41e0e0:	ldr	x0, [sp, #40]
  41e0e4:	ldr	x1, [sp, #32]
  41e0e8:	str	x1, [x0, #16]
  41e0ec:	b	41e10c <error@@Base+0x2db0>
  41e0f0:	ldr	x0, [sp, #40]
  41e0f4:	ldr	x1, [sp, #32]
  41e0f8:	str	x1, [x0, #8]
  41e0fc:	b	41e10c <error@@Base+0x2db0>
  41e100:	ldr	x0, [sp, #8]
  41e104:	ldr	x1, [sp, #32]
  41e108:	str	x1, [x0, #16]
  41e10c:	ldr	x0, [sp, #32]
  41e110:	ldr	x1, [sp]
  41e114:	str	x1, [x0, #16]
  41e118:	ldr	x0, [sp]
  41e11c:	ldr	x1, [sp, #24]
  41e120:	str	x1, [x0, #8]
  41e124:	ldr	x0, [sp, #32]
  41e128:	ldr	x1, [sp, #40]
  41e12c:	str	x1, [x0]
  41e130:	ldr	x0, [sp]
  41e134:	ldr	x1, [sp, #32]
  41e138:	str	x1, [x0]
  41e13c:	ldr	x0, [sp, #24]
  41e140:	cmp	x0, #0x0
  41e144:	b.eq	41e154 <error@@Base+0x2df8>  // b.none
  41e148:	ldr	x0, [sp, #24]
  41e14c:	ldr	x1, [sp]
  41e150:	str	x1, [x0]
  41e154:	nop
  41e158:	add	sp, sp, #0x30
  41e15c:	ret
  41e160:	stp	x29, x30, [sp, #-64]!
  41e164:	mov	x29, sp
  41e168:	str	x0, [sp, #24]
  41e16c:	str	x1, [sp, #16]
  41e170:	ldr	x0, [sp, #16]
  41e174:	ldr	x1, [x0]
  41e178:	ldr	x0, [sp, #16]
  41e17c:	ldr	x0, [x0, #8]
  41e180:	cmp	x1, x0
  41e184:	b.ge	41e66c <error@@Base+0x3310>  // b.tcont
  41e188:	ldr	x0, [sp, #24]
  41e18c:	ldr	x0, [x0, #16]
  41e190:	str	x0, [sp, #56]
  41e194:	ldr	x0, [sp, #56]
  41e198:	cmp	x0, #0x0
  41e19c:	b.ne	41e1d8 <error@@Base+0x2e7c>  // b.any
  41e1a0:	ldr	x0, [sp, #24]
  41e1a4:	bl	41df70 <error@@Base+0x2c14>
  41e1a8:	str	x0, [sp, #48]
  41e1ac:	ldr	x2, [sp, #48]
  41e1b0:	ldr	x0, [sp, #16]
  41e1b4:	ldp	x0, x1, [x0]
  41e1b8:	stp	x0, x1, [x2, #48]
  41e1bc:	ldr	x0, [sp, #24]
  41e1c0:	ldr	x1, [sp, #48]
  41e1c4:	str	x1, [x0, #16]
  41e1c8:	ldr	x0, [sp, #24]
  41e1cc:	ldr	x1, [sp, #48]
  41e1d0:	str	x1, [x0, #24]
  41e1d4:	b	41e680 <error@@Base+0x3324>
  41e1d8:	ldr	x0, [sp, #16]
  41e1dc:	ldr	x1, [x0]
  41e1e0:	ldr	x0, [sp, #56]
  41e1e4:	ldr	x0, [x0, #48]
  41e1e8:	cmp	x1, x0
  41e1ec:	b.ge	41e238 <error@@Base+0x2edc>  // b.tcont
  41e1f0:	ldr	x0, [sp, #16]
  41e1f4:	ldr	x1, [x0, #8]
  41e1f8:	ldr	x0, [sp, #56]
  41e1fc:	ldr	x0, [x0, #48]
  41e200:	cmp	x1, x0
  41e204:	b.le	41e218 <error@@Base+0x2ebc>
  41e208:	ldr	x0, [sp, #56]
  41e20c:	ldr	x1, [x0, #48]
  41e210:	ldr	x0, [sp, #16]
  41e214:	str	x1, [x0, #8]
  41e218:	ldr	x0, [sp, #56]
  41e21c:	ldr	x0, [x0, #8]
  41e220:	cmp	x0, #0x0
  41e224:	b.eq	41e29c <error@@Base+0x2f40>  // b.none
  41e228:	ldr	x0, [sp, #56]
  41e22c:	ldr	x0, [x0, #8]
  41e230:	str	x0, [sp, #56]
  41e234:	b	41e298 <error@@Base+0x2f3c>
  41e238:	ldr	x0, [sp, #16]
  41e23c:	ldr	x1, [x0]
  41e240:	ldr	x0, [sp, #56]
  41e244:	ldr	x0, [x0, #56]
  41e248:	cmp	x1, x0
  41e24c:	b.ge	41e278 <error@@Base+0x2f1c>  // b.tcont
  41e250:	ldr	x0, [sp, #56]
  41e254:	ldr	x1, [x0, #56]
  41e258:	ldr	x0, [sp, #16]
  41e25c:	str	x1, [x0]
  41e260:	ldr	x0, [sp, #16]
  41e264:	ldr	x1, [x0]
  41e268:	ldr	x0, [sp, #16]
  41e26c:	ldr	x0, [x0, #8]
  41e270:	cmp	x1, x0
  41e274:	b.ge	41e674 <error@@Base+0x3318>  // b.tcont
  41e278:	ldr	x0, [sp, #56]
  41e27c:	ldr	x0, [x0, #16]
  41e280:	cmp	x0, #0x0
  41e284:	b.eq	41e2a4 <error@@Base+0x2f48>  // b.none
  41e288:	ldr	x0, [sp, #56]
  41e28c:	ldr	x0, [x0, #16]
  41e290:	str	x0, [sp, #56]
  41e294:	nop
  41e298:	b	41e1d8 <error@@Base+0x2e7c>
  41e29c:	nop
  41e2a0:	b	41e2a8 <error@@Base+0x2f4c>
  41e2a4:	nop
  41e2a8:	ldr	x0, [sp, #16]
  41e2ac:	ldr	x1, [x0]
  41e2b0:	ldr	x0, [sp, #56]
  41e2b4:	ldr	x0, [x0, #48]
  41e2b8:	cmp	x1, x0
  41e2bc:	b.ge	41e394 <error@@Base+0x3038>  // b.tcont
  41e2c0:	ldr	x0, [sp, #16]
  41e2c4:	ldr	x1, [x0, #8]
  41e2c8:	ldr	x0, [sp, #56]
  41e2cc:	ldr	x0, [x0, #48]
  41e2d0:	cmp	x1, x0
  41e2d4:	b.ne	41e2ec <error@@Base+0x2f90>  // b.any
  41e2d8:	ldr	x0, [sp, #16]
  41e2dc:	ldr	x1, [x0]
  41e2e0:	ldr	x0, [sp, #56]
  41e2e4:	str	x1, [x0, #48]
  41e2e8:	b	41e680 <error@@Base+0x3324>
  41e2ec:	ldr	x0, [sp, #56]
  41e2f0:	ldr	x0, [x0, #24]
  41e2f4:	cmp	x0, #0x0
  41e2f8:	b.eq	41e330 <error@@Base+0x2fd4>  // b.none
  41e2fc:	ldr	x0, [sp, #56]
  41e300:	ldr	x0, [x0, #24]
  41e304:	ldr	x1, [x0, #56]
  41e308:	ldr	x0, [sp, #16]
  41e30c:	ldr	x0, [x0]
  41e310:	cmp	x1, x0
  41e314:	b.ne	41e330 <error@@Base+0x2fd4>  // b.any
  41e318:	ldr	x0, [sp, #56]
  41e31c:	ldr	x0, [x0, #24]
  41e320:	ldr	x1, [sp, #16]
  41e324:	ldr	x1, [x1, #8]
  41e328:	str	x1, [x0, #56]
  41e32c:	b	41e680 <error@@Base+0x3324>
  41e330:	ldr	x0, [sp, #24]
  41e334:	bl	41df70 <error@@Base+0x2c14>
  41e338:	str	x0, [sp, #48]
  41e33c:	ldr	x0, [sp, #56]
  41e340:	ldr	x1, [sp, #48]
  41e344:	str	x1, [x0, #8]
  41e348:	ldr	x0, [sp, #48]
  41e34c:	ldr	x1, [sp, #56]
  41e350:	str	x1, [x0, #32]
  41e354:	ldr	x0, [sp, #56]
  41e358:	ldr	x0, [x0, #24]
  41e35c:	cmp	x0, #0x0
  41e360:	b.eq	41e384 <error@@Base+0x3028>  // b.none
  41e364:	ldr	x0, [sp, #56]
  41e368:	ldr	x1, [x0, #24]
  41e36c:	ldr	x0, [sp, #48]
  41e370:	str	x1, [x0, #24]
  41e374:	ldr	x0, [sp, #56]
  41e378:	ldr	x0, [x0, #24]
  41e37c:	ldr	x1, [sp, #48]
  41e380:	str	x1, [x0, #32]
  41e384:	ldr	x0, [sp, #56]
  41e388:	ldr	x1, [sp, #48]
  41e38c:	str	x1, [x0, #24]
  41e390:	b	41e464 <error@@Base+0x3108>
  41e394:	ldr	x0, [sp, #56]
  41e398:	ldr	x1, [x0, #56]
  41e39c:	ldr	x0, [sp, #16]
  41e3a0:	ldr	x0, [x0]
  41e3a4:	cmp	x1, x0
  41e3a8:	b.ne	41e3c0 <error@@Base+0x3064>  // b.any
  41e3ac:	ldr	x0, [sp, #16]
  41e3b0:	ldr	x1, [x0, #8]
  41e3b4:	ldr	x0, [sp, #56]
  41e3b8:	str	x1, [x0, #56]
  41e3bc:	b	41e680 <error@@Base+0x3324>
  41e3c0:	ldr	x0, [sp, #56]
  41e3c4:	ldr	x0, [x0, #32]
  41e3c8:	cmp	x0, #0x0
  41e3cc:	b.eq	41e404 <error@@Base+0x30a8>  // b.none
  41e3d0:	ldr	x0, [sp, #16]
  41e3d4:	ldr	x1, [x0, #8]
  41e3d8:	ldr	x0, [sp, #56]
  41e3dc:	ldr	x0, [x0, #32]
  41e3e0:	ldr	x0, [x0, #48]
  41e3e4:	cmp	x1, x0
  41e3e8:	b.ne	41e404 <error@@Base+0x30a8>  // b.any
  41e3ec:	ldr	x0, [sp, #56]
  41e3f0:	ldr	x0, [x0, #32]
  41e3f4:	ldr	x1, [sp, #16]
  41e3f8:	ldr	x1, [x1]
  41e3fc:	str	x1, [x0, #48]
  41e400:	b	41e680 <error@@Base+0x3324>
  41e404:	ldr	x0, [sp, #24]
  41e408:	bl	41df70 <error@@Base+0x2c14>
  41e40c:	str	x0, [sp, #48]
  41e410:	ldr	x0, [sp, #56]
  41e414:	ldr	x1, [sp, #48]
  41e418:	str	x1, [x0, #16]
  41e41c:	ldr	x0, [sp, #48]
  41e420:	ldr	x1, [sp, #56]
  41e424:	str	x1, [x0, #24]
  41e428:	ldr	x0, [sp, #56]
  41e42c:	ldr	x0, [x0, #32]
  41e430:	cmp	x0, #0x0
  41e434:	b.eq	41e458 <error@@Base+0x30fc>  // b.none
  41e438:	ldr	x0, [sp, #56]
  41e43c:	ldr	x1, [x0, #32]
  41e440:	ldr	x0, [sp, #48]
  41e444:	str	x1, [x0, #32]
  41e448:	ldr	x0, [sp, #56]
  41e44c:	ldr	x0, [x0, #32]
  41e450:	ldr	x1, [sp, #48]
  41e454:	str	x1, [x0, #24]
  41e458:	ldr	x0, [sp, #56]
  41e45c:	ldr	x1, [sp, #48]
  41e460:	str	x1, [x0, #32]
  41e464:	ldr	x0, [sp, #48]
  41e468:	ldr	x1, [sp, #56]
  41e46c:	str	x1, [x0]
  41e470:	ldr	x0, [sp, #48]
  41e474:	mov	w1, #0x1                   	// #1
  41e478:	str	w1, [x0, #40]
  41e47c:	ldr	x2, [sp, #48]
  41e480:	ldr	x0, [sp, #16]
  41e484:	ldp	x0, x1, [x0]
  41e488:	stp	x0, x1, [x2, #48]
  41e48c:	ldr	x0, [sp, #48]
  41e490:	ldr	x0, [x0]
  41e494:	cmp	x0, #0x0
  41e498:	b.ne	41e4a8 <error@@Base+0x314c>  // b.any
  41e49c:	ldr	x0, [sp, #48]
  41e4a0:	str	wzr, [x0, #40]
  41e4a4:	b	41e680 <error@@Base+0x3324>
  41e4a8:	ldr	x0, [sp, #48]
  41e4ac:	ldr	x0, [x0]
  41e4b0:	ldr	w0, [x0, #40]
  41e4b4:	cmp	w0, #0x0
  41e4b8:	b.eq	41e67c <error@@Base+0x3320>  // b.none
  41e4bc:	ldr	x0, [sp, #48]
  41e4c0:	ldr	x0, [x0]
  41e4c4:	ldr	x0, [x0]
  41e4c8:	ldr	x0, [x0, #8]
  41e4cc:	str	x0, [sp, #40]
  41e4d0:	ldr	x0, [sp, #48]
  41e4d4:	ldr	x0, [x0]
  41e4d8:	ldr	x1, [sp, #40]
  41e4dc:	cmp	x1, x0
  41e4e0:	b.ne	41e4f8 <error@@Base+0x319c>  // b.any
  41e4e4:	ldr	x0, [sp, #48]
  41e4e8:	ldr	x0, [x0]
  41e4ec:	ldr	x0, [x0]
  41e4f0:	ldr	x0, [x0, #16]
  41e4f4:	str	x0, [sp, #40]
  41e4f8:	ldr	x0, [sp, #40]
  41e4fc:	cmp	x0, #0x0
  41e500:	b.eq	41e548 <error@@Base+0x31ec>  // b.none
  41e504:	ldr	x0, [sp, #40]
  41e508:	ldr	w0, [x0, #40]
  41e50c:	cmp	w0, #0x0
  41e510:	b.eq	41e548 <error@@Base+0x31ec>  // b.none
  41e514:	ldr	x0, [sp, #48]
  41e518:	ldr	x0, [x0]
  41e51c:	str	wzr, [x0, #40]
  41e520:	ldr	x0, [sp, #40]
  41e524:	str	wzr, [x0, #40]
  41e528:	ldr	x0, [sp, #48]
  41e52c:	ldr	x0, [x0]
  41e530:	ldr	x0, [x0]
  41e534:	str	x0, [sp, #48]
  41e538:	ldr	x0, [sp, #48]
  41e53c:	mov	w1, #0x1                   	// #1
  41e540:	str	w1, [x0, #40]
  41e544:	b	41e48c <error@@Base+0x3130>
  41e548:	ldr	x0, [sp, #48]
  41e54c:	ldr	x0, [x0]
  41e550:	ldr	x0, [x0, #16]
  41e554:	ldr	x1, [sp, #48]
  41e558:	cmp	x1, x0
  41e55c:	b.ne	41e5a4 <error@@Base+0x3248>  // b.any
  41e560:	ldr	x0, [sp, #48]
  41e564:	ldr	x1, [x0]
  41e568:	ldr	x0, [sp, #48]
  41e56c:	ldr	x0, [x0]
  41e570:	ldr	x0, [x0]
  41e574:	ldr	x0, [x0, #8]
  41e578:	cmp	x1, x0
  41e57c:	b.ne	41e5a4 <error@@Base+0x3248>  // b.any
  41e580:	ldr	x0, [sp, #48]
  41e584:	ldr	x0, [x0]
  41e588:	mov	x1, x0
  41e58c:	ldr	x0, [sp, #24]
  41e590:	bl	41dfb8 <error@@Base+0x2c5c>
  41e594:	ldr	x0, [sp, #48]
  41e598:	ldr	x0, [x0, #8]
  41e59c:	str	x0, [sp, #48]
  41e5a0:	b	41e5fc <error@@Base+0x32a0>
  41e5a4:	ldr	x0, [sp, #48]
  41e5a8:	ldr	x0, [x0]
  41e5ac:	ldr	x0, [x0, #8]
  41e5b0:	ldr	x1, [sp, #48]
  41e5b4:	cmp	x1, x0
  41e5b8:	b.ne	41e5fc <error@@Base+0x32a0>  // b.any
  41e5bc:	ldr	x0, [sp, #48]
  41e5c0:	ldr	x1, [x0]
  41e5c4:	ldr	x0, [sp, #48]
  41e5c8:	ldr	x0, [x0]
  41e5cc:	ldr	x0, [x0]
  41e5d0:	ldr	x0, [x0, #16]
  41e5d4:	cmp	x1, x0
  41e5d8:	b.ne	41e5fc <error@@Base+0x32a0>  // b.any
  41e5dc:	ldr	x0, [sp, #48]
  41e5e0:	ldr	x0, [x0]
  41e5e4:	mov	x1, x0
  41e5e8:	ldr	x0, [sp, #24]
  41e5ec:	bl	41e08c <error@@Base+0x2d30>
  41e5f0:	ldr	x0, [sp, #48]
  41e5f4:	ldr	x0, [x0, #16]
  41e5f8:	str	x0, [sp, #48]
  41e5fc:	ldr	x0, [sp, #48]
  41e600:	ldr	x0, [x0]
  41e604:	str	wzr, [x0, #40]
  41e608:	ldr	x0, [sp, #48]
  41e60c:	ldr	x0, [x0]
  41e610:	ldr	x0, [x0]
  41e614:	mov	w1, #0x1                   	// #1
  41e618:	str	w1, [x0, #40]
  41e61c:	ldr	x0, [sp, #48]
  41e620:	ldr	x0, [x0]
  41e624:	ldr	x0, [x0, #8]
  41e628:	ldr	x1, [sp, #48]
  41e62c:	cmp	x1, x0
  41e630:	b.ne	41e650 <error@@Base+0x32f4>  // b.any
  41e634:	ldr	x0, [sp, #48]
  41e638:	ldr	x0, [x0]
  41e63c:	ldr	x0, [x0]
  41e640:	mov	x1, x0
  41e644:	ldr	x0, [sp, #24]
  41e648:	bl	41e08c <error@@Base+0x2d30>
  41e64c:	b	41e680 <error@@Base+0x3324>
  41e650:	ldr	x0, [sp, #48]
  41e654:	ldr	x0, [x0]
  41e658:	ldr	x0, [x0]
  41e65c:	mov	x1, x0
  41e660:	ldr	x0, [sp, #24]
  41e664:	bl	41dfb8 <error@@Base+0x2c5c>
  41e668:	b	41e680 <error@@Base+0x3324>
  41e66c:	nop
  41e670:	b	41e680 <error@@Base+0x3324>
  41e674:	nop
  41e678:	b	41e680 <error@@Base+0x3324>
  41e67c:	nop
  41e680:	ldp	x29, x30, [sp], #64
  41e684:	ret
  41e688:	stp	x29, x30, [sp, #-80]!
  41e68c:	mov	x29, sp
  41e690:	str	x0, [sp, #40]
  41e694:	str	w1, [sp, #36]
  41e698:	str	w2, [sp, #32]
  41e69c:	str	x3, [sp, #24]
  41e6a0:	ldrsw	x0, [sp, #36]
  41e6a4:	lsl	x0, x0, #2
  41e6a8:	ldr	x1, [sp, #24]
  41e6ac:	add	x0, x1, x0
  41e6b0:	ldr	w0, [x0]
  41e6b4:	sxtw	x1, w0
  41e6b8:	ldr	x0, [sp, #40]
  41e6bc:	add	x0, x1, x0
  41e6c0:	str	x0, [sp, #56]
  41e6c4:	ldr	w0, [sp, #36]
  41e6c8:	add	w0, w0, #0x1
  41e6cc:	str	w0, [sp, #76]
  41e6d0:	b	41e79c <error@@Base+0x3440>
  41e6d4:	ldrsw	x0, [sp, #76]
  41e6d8:	lsl	x0, x0, #2
  41e6dc:	ldr	x1, [sp, #24]
  41e6e0:	add	x0, x1, x0
  41e6e4:	ldr	w1, [x0]
  41e6e8:	ldrsw	x0, [sp, #76]
  41e6ec:	lsl	x0, x0, #2
  41e6f0:	sub	x0, x0, #0x4
  41e6f4:	ldr	x2, [sp, #24]
  41e6f8:	add	x0, x2, x0
  41e6fc:	ldr	w0, [x0]
  41e700:	add	w0, w0, #0x1
  41e704:	cmp	w1, w0
  41e708:	b.ne	41e71c <error@@Base+0x33c0>  // b.any
  41e70c:	ldr	w1, [sp, #76]
  41e710:	ldr	w0, [sp, #32]
  41e714:	cmp	w1, w0
  41e718:	b.ne	41e790 <error@@Base+0x3434>  // b.any
  41e71c:	ldrsw	x0, [sp, #76]
  41e720:	lsl	x0, x0, #2
  41e724:	sub	x0, x0, #0x4
  41e728:	ldr	x1, [sp, #24]
  41e72c:	add	x0, x1, x0
  41e730:	ldr	w0, [x0]
  41e734:	sxtw	x1, w0
  41e738:	ldr	x0, [sp, #40]
  41e73c:	add	x0, x1, x0
  41e740:	add	x0, x0, #0x1
  41e744:	str	x0, [sp, #64]
  41e748:	add	x0, sp, #0x38
  41e74c:	mov	x1, x0
  41e750:	adrp	x0, 445000 <PC+0x4788>
  41e754:	add	x0, x0, #0xe8
  41e758:	bl	41e160 <error@@Base+0x2e04>
  41e75c:	ldr	w1, [sp, #76]
  41e760:	ldr	w0, [sp, #32]
  41e764:	cmp	w1, w0
  41e768:	b.ge	41e790 <error@@Base+0x3434>  // b.tcont
  41e76c:	ldrsw	x0, [sp, #76]
  41e770:	lsl	x0, x0, #2
  41e774:	ldr	x1, [sp, #24]
  41e778:	add	x0, x1, x0
  41e77c:	ldr	w0, [x0]
  41e780:	sxtw	x1, w0
  41e784:	ldr	x0, [sp, #40]
  41e788:	add	x0, x1, x0
  41e78c:	str	x0, [sp, #56]
  41e790:	ldr	w0, [sp, #76]
  41e794:	add	w0, w0, #0x1
  41e798:	str	w0, [sp, #76]
  41e79c:	ldr	w1, [sp, #76]
  41e7a0:	ldr	w0, [sp, #32]
  41e7a4:	cmp	w1, w0
  41e7a8:	b.le	41e6d4 <error@@Base+0x3378>
  41e7ac:	nop
  41e7b0:	nop
  41e7b4:	ldp	x29, x30, [sp], #80
  41e7b8:	ret
  41e7bc:	stp	x29, x30, [sp, #-80]!
  41e7c0:	mov	x29, sp
  41e7c4:	str	x0, [sp, #56]
  41e7c8:	str	x1, [sp, #48]
  41e7cc:	str	w2, [sp, #44]
  41e7d0:	str	x3, [sp, #32]
  41e7d4:	str	x4, [sp, #24]
  41e7d8:	str	x5, [sp, #16]
  41e7dc:	str	w6, [sp, #40]
  41e7e0:	ldrsw	x0, [sp, #44]
  41e7e4:	ldr	x1, [sp, #48]
  41e7e8:	add	x0, x1, x0
  41e7ec:	str	x0, [sp, #64]
  41e7f0:	ldr	x0, [sp, #48]
  41e7f4:	str	x0, [sp, #72]
  41e7f8:	ldr	x0, [sp, #24]
  41e7fc:	cmp	x0, #0x0
  41e800:	b.eq	41e8dc <error@@Base+0x3580>  // b.none
  41e804:	ldr	x0, [sp, #16]
  41e808:	cmp	x0, #0x0
  41e80c:	b.eq	41e8dc <error@@Base+0x3580>  // b.none
  41e810:	ldr	x1, [sp, #24]
  41e814:	ldr	x0, [sp, #48]
  41e818:	sub	x4, x1, x0
  41e81c:	ldr	x1, [sp, #16]
  41e820:	ldr	x0, [sp, #48]
  41e824:	sub	x0, x1, x0
  41e828:	ldr	x3, [sp, #32]
  41e82c:	mov	x2, x0
  41e830:	mov	x1, x4
  41e834:	ldr	x0, [sp, #56]
  41e838:	bl	41e688 <error@@Base+0x332c>
  41e83c:	ldr	x0, [sp, #16]
  41e840:	ldr	x1, [sp, #72]
  41e844:	cmp	x1, x0
  41e848:	b.cs	41e858 <error@@Base+0x34fc>  // b.hs, b.nlast
  41e84c:	ldr	x0, [sp, #16]
  41e850:	str	x0, [sp, #72]
  41e854:	b	41e874 <error@@Base+0x3518>
  41e858:	ldr	x1, [sp, #72]
  41e85c:	ldr	x0, [sp, #64]
  41e860:	cmp	x1, x0
  41e864:	b.eq	41e8e4 <error@@Base+0x3588>  // b.none
  41e868:	ldr	x0, [sp, #72]
  41e86c:	add	x0, x0, #0x1
  41e870:	str	x0, [sp, #72]
  41e874:	adrp	x0, 445000 <PC+0x4788>
  41e878:	add	x0, x0, #0x128
  41e87c:	ldr	x8, [x0]
  41e880:	adrp	x0, 445000 <PC+0x4788>
  41e884:	add	x0, x0, #0x128
  41e888:	ldr	x9, [x0, #8]
  41e88c:	ldr	x1, [sp, #64]
  41e890:	ldr	x0, [sp, #72]
  41e894:	sub	x0, x1, x0
  41e898:	mov	w3, w0
  41e89c:	adrp	x0, 445000 <PC+0x4788>
  41e8a0:	add	x0, x0, #0x128
  41e8a4:	ldr	w2, [x0, #16]
  41e8a8:	add	x1, sp, #0x10
  41e8ac:	add	x0, sp, #0x18
  41e8b0:	mov	w7, w2
  41e8b4:	mov	w6, #0x1                   	// #1
  41e8b8:	mov	x5, x1
  41e8bc:	mov	x4, x0
  41e8c0:	ldr	x2, [sp, #72]
  41e8c4:	mov	x1, x9
  41e8c8:	mov	x0, x8
  41e8cc:	bl	41b95c <error@@Base+0x600>
  41e8d0:	cmp	w0, #0x0
  41e8d4:	b.ne	41e7f8 <error@@Base+0x349c>  // b.any
  41e8d8:	b	41e8e8 <error@@Base+0x358c>
  41e8dc:	nop
  41e8e0:	b	41e8e8 <error@@Base+0x358c>
  41e8e4:	nop
  41e8e8:	ldp	x29, x30, [sp], #80
  41e8ec:	ret
  41e8f0:	stp	x29, x30, [sp, #-48]!
  41e8f4:	mov	x29, sp
  41e8f8:	str	x19, [sp, #16]
  41e8fc:	add	x0, sp, #0x20
  41e900:	mov	w1, #0x0                   	// #0
  41e904:	bl	41bf64 <error@@Base+0xc08>
  41e908:	ldr	x0, [sp, #32]
  41e90c:	cmn	x0, #0x1
  41e910:	b.eq	41e93c <error@@Base+0x35e0>  // b.none
  41e914:	ldr	x19, [sp, #32]
  41e918:	mov	w0, #0xfffffffe            	// #-2
  41e91c:	bl	41bacc <error@@Base+0x770>
  41e920:	mov	w2, #0xffffffff            	// #-1
  41e924:	mov	x1, x0
  41e928:	mov	x0, x19
  41e92c:	bl	41f3f8 <error@@Base+0x409c>
  41e930:	mov	w0, #0x1                   	// #1
  41e934:	bl	41d4e0 <error@@Base+0x2184>
  41e938:	b	41e940 <error@@Base+0x35e4>
  41e93c:	nop
  41e940:	ldr	x19, [sp, #16]
  41e944:	ldp	x29, x30, [sp], #48
  41e948:	ret
  41e94c:	stp	x29, x30, [sp, #-16]!
  41e950:	mov	x29, sp
  41e954:	bl	41d88c <error@@Base+0x2530>
  41e958:	adrp	x0, 445000 <PC+0x4788>
  41e95c:	add	x0, x0, #0xc8
  41e960:	str	wzr, [x0]
  41e964:	adrp	x0, 445000 <PC+0x4788>
  41e968:	add	x0, x0, #0x2c4
  41e96c:	ldr	w0, [x0]
  41e970:	cmp	w0, #0x2
  41e974:	b.ne	41e97c <error@@Base+0x3620>  // b.any
  41e978:	bl	41e8f0 <error@@Base+0x3594>
  41e97c:	nop
  41e980:	ldp	x29, x30, [sp], #16
  41e984:	ret
  41e988:	stp	x29, x30, [sp, #-48]!
  41e98c:	mov	x29, sp
  41e990:	str	w0, [sp, #28]
  41e994:	bl	41bea8 <error@@Base+0xb4c>
  41e998:	cmp	w0, #0x0
  41e99c:	b.eq	41e9e0 <error@@Base+0x3684>  // b.none
  41e9a0:	ldr	w0, [sp, #28]
  41e9a4:	and	w0, w0, #0x1
  41e9a8:	cmp	w0, #0x0
  41e9ac:	b.eq	41e9b8 <error@@Base+0x365c>  // b.none
  41e9b0:	str	xzr, [sp, #40]
  41e9b4:	b	41e9d8 <error@@Base+0x367c>
  41e9b8:	bl	40599c <clear@@Base+0x1750>
  41e9bc:	str	x0, [sp, #40]
  41e9c0:	ldr	x0, [sp, #40]
  41e9c4:	cmn	x0, #0x1
  41e9c8:	b.ne	41e9d8 <error@@Base+0x367c>  // b.any
  41e9cc:	bl	4056f8 <clear@@Base+0x14ac>
  41e9d0:	bl	40599c <clear@@Base+0x1750>
  41e9d4:	str	x0, [sp, #40]
  41e9d8:	str	wzr, [sp, #36]
  41e9dc:	b	41ead4 <error@@Base+0x3778>
  41e9e0:	str	wzr, [sp, #32]
  41e9e4:	adrp	x0, 445000 <PC+0x4788>
  41e9e8:	add	x0, x0, #0x2ac
  41e9ec:	ldr	w0, [x0]
  41e9f0:	cmp	w0, #0x1
  41e9f4:	b.ne	41ea28 <error@@Base+0x36cc>  // b.any
  41e9f8:	ldr	w0, [sp, #28]
  41e9fc:	and	w0, w0, #0x1
  41ea00:	cmp	w0, #0x0
  41ea04:	b.eq	41ea20 <error@@Base+0x36c4>  // b.none
  41ea08:	adrp	x0, 445000 <PC+0x4788>
  41ea0c:	add	x0, x0, #0x1c8
  41ea10:	ldr	w0, [x0]
  41ea14:	sub	w0, w0, #0x1
  41ea18:	str	w0, [sp, #36]
  41ea1c:	b	41eaa8 <error@@Base+0x374c>
  41ea20:	str	wzr, [sp, #36]
  41ea24:	b	41eaa8 <error@@Base+0x374c>
  41ea28:	adrp	x0, 445000 <PC+0x4788>
  41ea2c:	add	x0, x0, #0x2ac
  41ea30:	ldr	w0, [x0]
  41ea34:	cmp	w0, #0x2
  41ea38:	b.ne	41ea7c <error@@Base+0x3720>  // b.any
  41ea3c:	ldr	w0, [sp, #28]
  41ea40:	and	w0, w0, #0x4000
  41ea44:	cmp	w0, #0x0
  41ea48:	b.ne	41ea7c <error@@Base+0x3720>  // b.any
  41ea4c:	ldr	w0, [sp, #28]
  41ea50:	and	w0, w0, #0x1
  41ea54:	cmp	w0, #0x0
  41ea58:	b.eq	41ea64 <error@@Base+0x3708>  // b.none
  41ea5c:	str	wzr, [sp, #36]
  41ea60:	b	41eaa8 <error@@Base+0x374c>
  41ea64:	adrp	x0, 445000 <PC+0x4788>
  41ea68:	add	x0, x0, #0x1c8
  41ea6c:	ldr	w0, [x0]
  41ea70:	sub	w0, w0, #0x1
  41ea74:	str	w0, [sp, #36]
  41ea78:	b	41eaa8 <error@@Base+0x374c>
  41ea7c:	adrp	x0, 445000 <PC+0x4788>
  41ea80:	add	x0, x0, #0x27c
  41ea84:	ldr	w0, [x0]
  41ea88:	bl	41c0b8 <error@@Base+0xd5c>
  41ea8c:	str	w0, [sp, #36]
  41ea90:	ldr	w0, [sp, #28]
  41ea94:	and	w0, w0, #0x1
  41ea98:	cmp	w0, #0x0
  41ea9c:	b.eq	41eaa8 <error@@Base+0x374c>  // b.none
  41eaa0:	mov	w0, #0x1                   	// #1
  41eaa4:	str	w0, [sp, #32]
  41eaa8:	ldr	w0, [sp, #36]
  41eaac:	bl	41bacc <error@@Base+0x770>
  41eab0:	str	x0, [sp, #40]
  41eab4:	ldr	w0, [sp, #32]
  41eab8:	cmp	w0, #0x0
  41eabc:	b.eq	41ead4 <error@@Base+0x3778>  // b.none
  41eac0:	mov	x2, #0x0                   	// #0
  41eac4:	mov	x1, #0x0                   	// #0
  41eac8:	ldr	x0, [sp, #40]
  41eacc:	bl	415ee4 <clear@@Base+0x11c98>
  41ead0:	str	x0, [sp, #40]
  41ead4:	ldr	w0, [sp, #28]
  41ead8:	and	w0, w0, #0x1
  41eadc:	cmp	w0, #0x0
  41eae0:	b.eq	41eb4c <error@@Base+0x37f0>  // b.none
  41eae4:	b	41eb18 <error@@Base+0x37bc>
  41eae8:	ldr	w0, [sp, #36]
  41eaec:	add	w0, w0, #0x1
  41eaf0:	str	w0, [sp, #36]
  41eaf4:	adrp	x0, 445000 <PC+0x4788>
  41eaf8:	add	x0, x0, #0x1c8
  41eafc:	ldr	w0, [x0]
  41eb00:	ldr	w1, [sp, #36]
  41eb04:	cmp	w1, w0
  41eb08:	b.ge	41eb5c <error@@Base+0x3800>  // b.tcont
  41eb0c:	ldr	w0, [sp, #36]
  41eb10:	bl	41bacc <error@@Base+0x770>
  41eb14:	str	x0, [sp, #40]
  41eb18:	ldr	x0, [sp, #40]
  41eb1c:	cmn	x0, #0x1
  41eb20:	b.eq	41eae8 <error@@Base+0x378c>  // b.none
  41eb24:	b	41eb68 <error@@Base+0x380c>
  41eb28:	ldr	w0, [sp, #36]
  41eb2c:	sub	w0, w0, #0x1
  41eb30:	str	w0, [sp, #36]
  41eb34:	ldr	w0, [sp, #36]
  41eb38:	cmp	w0, #0x0
  41eb3c:	b.lt	41eb64 <error@@Base+0x3808>  // b.tstop
  41eb40:	ldr	w0, [sp, #36]
  41eb44:	bl	41bacc <error@@Base+0x770>
  41eb48:	str	x0, [sp, #40]
  41eb4c:	ldr	x0, [sp, #40]
  41eb50:	cmn	x0, #0x1
  41eb54:	b.eq	41eb28 <error@@Base+0x37cc>  // b.none
  41eb58:	b	41eb68 <error@@Base+0x380c>
  41eb5c:	nop
  41eb60:	b	41eb68 <error@@Base+0x380c>
  41eb64:	nop
  41eb68:	ldr	x0, [sp, #40]
  41eb6c:	ldp	x29, x30, [sp], #48
  41eb70:	ret
  41eb74:	stp	x29, x30, [sp, #-176]!
  41eb78:	mov	x29, sp
  41eb7c:	str	x0, [sp, #56]
  41eb80:	str	x1, [sp, #48]
  41eb84:	str	w2, [sp, #44]
  41eb88:	str	w3, [sp, #40]
  41eb8c:	str	w4, [sp, #36]
  41eb90:	str	x5, [sp, #24]
  41eb94:	str	x6, [sp, #16]
  41eb98:	ldr	x0, [sp, #56]
  41eb9c:	bl	4167e8 <clear@@Base+0x1259c>
  41eba0:	str	x0, [sp, #168]
  41eba4:	ldr	x0, [sp, #56]
  41eba8:	str	x0, [sp, #152]
  41ebac:	adrp	x0, 445000 <PC+0x4788>
  41ebb0:	add	x0, x0, #0x300
  41ebb4:	ldr	w0, [x0]
  41ebb8:	and	w0, w0, #0x3
  41ebbc:	cmp	w0, #0x0
  41ebc0:	b.eq	41ebcc <error@@Base+0x3870>  // b.none
  41ebc4:	mov	w0, #0xffffffff            	// #-1
  41ebc8:	b	41efe8 <error@@Base+0x3c8c>
  41ebcc:	ldr	x0, [sp, #48]
  41ebd0:	cmn	x0, #0x1
  41ebd4:	b.eq	41ebe8 <error@@Base+0x388c>  // b.none
  41ebd8:	ldr	x1, [sp, #56]
  41ebdc:	ldr	x0, [sp, #48]
  41ebe0:	cmp	x1, x0
  41ebe4:	b.ge	41ebf4 <error@@Base+0x3898>  // b.tcont
  41ebe8:	ldr	w0, [sp, #36]
  41ebec:	cmp	w0, #0x0
  41ebf0:	b.ne	41ec14 <error@@Base+0x38b8>  // b.any
  41ebf4:	ldr	x0, [sp, #16]
  41ebf8:	cmp	x0, #0x0
  41ebfc:	b.eq	41ec0c <error@@Base+0x38b0>  // b.none
  41ec00:	ldr	x0, [sp, #16]
  41ec04:	ldr	x1, [sp, #56]
  41ec08:	str	x1, [x0]
  41ec0c:	ldr	w0, [sp, #40]
  41ec10:	b	41efe8 <error@@Base+0x3c8c>
  41ec14:	ldr	w0, [sp, #36]
  41ec18:	cmp	w0, #0x0
  41ec1c:	b.le	41ec2c <error@@Base+0x38d0>
  41ec20:	ldr	w0, [sp, #36]
  41ec24:	sub	w0, w0, #0x1
  41ec28:	str	w0, [sp, #36]
  41ec2c:	ldr	w0, [sp, #44]
  41ec30:	and	w0, w0, #0x1
  41ec34:	cmp	w0, #0x0
  41ec38:	b.eq	41ec7c <error@@Base+0x3920>  // b.none
  41ec3c:	ldr	x0, [sp, #56]
  41ec40:	str	x0, [sp, #160]
  41ec44:	add	x1, sp, #0x6c
  41ec48:	add	x0, sp, #0x70
  41ec4c:	mov	x2, x1
  41ec50:	mov	x1, x0
  41ec54:	ldr	x0, [sp, #56]
  41ec58:	bl	415ee4 <clear@@Base+0x11c98>
  41ec5c:	str	x0, [sp, #56]
  41ec60:	ldr	x0, [sp, #168]
  41ec64:	cmp	x0, #0x0
  41ec68:	b.eq	41ecb8 <error@@Base+0x395c>  // b.none
  41ec6c:	ldr	x0, [sp, #168]
  41ec70:	add	x0, x0, #0x1
  41ec74:	str	x0, [sp, #168]
  41ec78:	b	41ecb8 <error@@Base+0x395c>
  41ec7c:	add	x1, sp, #0x6c
  41ec80:	add	x0, sp, #0x70
  41ec84:	mov	x2, x1
  41ec88:	mov	x1, x0
  41ec8c:	ldr	x0, [sp, #56]
  41ec90:	bl	41603c <clear@@Base+0x11df0>
  41ec94:	str	x0, [sp, #56]
  41ec98:	ldr	x0, [sp, #56]
  41ec9c:	str	x0, [sp, #160]
  41eca0:	ldr	x0, [sp, #168]
  41eca4:	cmp	x0, #0x0
  41eca8:	b.eq	41ecb8 <error@@Base+0x395c>  // b.none
  41ecac:	ldr	x0, [sp, #168]
  41ecb0:	sub	x0, x0, #0x1
  41ecb4:	str	x0, [sp, #168]
  41ecb8:	ldr	x0, [sp, #56]
  41ecbc:	cmn	x0, #0x1
  41ecc0:	b.ne	41ece4 <error@@Base+0x3988>  // b.any
  41ecc4:	ldr	x0, [sp, #16]
  41ecc8:	cmp	x0, #0x0
  41eccc:	b.eq	41ecdc <error@@Base+0x3980>  // b.none
  41ecd0:	ldr	x0, [sp, #16]
  41ecd4:	ldr	x1, [sp, #152]
  41ecd8:	str	x1, [x0]
  41ecdc:	ldr	w0, [sp, #40]
  41ece0:	b	41efe8 <error@@Base+0x3c8c>
  41ece4:	adrp	x0, 445000 <PC+0x4788>
  41ece8:	add	x0, x0, #0x244
  41ecec:	ldr	w0, [x0]
  41ecf0:	cmp	w0, #0x0
  41ecf4:	b.eq	41ed24 <error@@Base+0x39c8>  // b.none
  41ecf8:	ldr	x0, [sp, #56]
  41ecfc:	mov	w1, w0
  41ed00:	ldr	x0, [sp, #152]
  41ed04:	sub	w0, w1, w0
  41ed08:	cmp	w0, #0x0
  41ed0c:	cneg	w0, w0, lt  // lt = tstop
  41ed10:	cmp	w0, #0x800
  41ed14:	b.le	41ed24 <error@@Base+0x39c8>
  41ed18:	ldr	x1, [sp, #56]
  41ed1c:	ldr	x0, [sp, #168]
  41ed20:	bl	4164ac <clear@@Base+0x12260>
  41ed24:	ldr	x0, [sp, #56]
  41ed28:	str	x0, [sp, #152]
  41ed2c:	ldr	x0, [sp, #160]
  41ed30:	bl	41dbc8 <error@@Base+0x286c>
  41ed34:	cmp	w0, #0x0
  41ed38:	b.ne	41efe0 <error@@Base+0x3c84>  // b.any
  41ed3c:	bl	41d3a8 <error@@Base+0x204c>
  41ed40:	str	w0, [sp, #148]
  41ed44:	ldr	w0, [sp, #108]
  41ed48:	ldr	w1, [sp, #148]
  41ed4c:	bl	40d770 <clear@@Base+0x9524>
  41ed50:	str	w0, [sp, #144]
  41ed54:	ldr	w0, [sp, #144]
  41ed58:	mov	w1, w0
  41ed5c:	mov	w0, #0x1                   	// #1
  41ed60:	bl	402344 <setlocale@plt+0x724>
  41ed64:	str	x0, [sp, #136]
  41ed68:	ldr	w0, [sp, #144]
  41ed6c:	bl	40d7ac <clear@@Base+0x9560>
  41ed70:	str	x0, [sp, #128]
  41ed74:	ldr	x0, [sp, #112]
  41ed78:	add	x1, sp, #0x6c
  41ed7c:	ldr	w4, [sp, #148]
  41ed80:	mov	x3, x1
  41ed84:	ldr	x2, [sp, #128]
  41ed88:	mov	x1, x0
  41ed8c:	ldr	x0, [sp, #136]
  41ed90:	bl	40d814 <clear@@Base+0x95c8>
  41ed94:	ldr	w0, [sp, #44]
  41ed98:	and	w0, w0, #0x10
  41ed9c:	cmp	w0, #0x0
  41eda0:	b.ne	41ede8 <error@@Base+0x3a8c>  // b.any
  41eda4:	adrp	x0, 445000 <PC+0x4788>
  41eda8:	add	x0, x0, #0xd0
  41edac:	ldr	x0, [x0]
  41edb0:	cmn	x0, #0x1
  41edb4:	b.eq	41ede8 <error@@Base+0x3a8c>  // b.none
  41edb8:	adrp	x0, 445000 <PC+0x4788>
  41edbc:	add	x0, x0, #0xd0
  41edc0:	ldr	x0, [x0]
  41edc4:	ldr	x1, [sp, #160]
  41edc8:	cmp	x1, x0
  41edcc:	b.lt	41ede8 <error@@Base+0x3a8c>  // b.tstop
  41edd0:	adrp	x0, 445000 <PC+0x4788>
  41edd4:	add	x0, x0, #0xd8
  41edd8:	ldr	x0, [x0]
  41eddc:	ldr	x1, [sp, #160]
  41ede0:	cmp	x1, x0
  41ede4:	b.lt	41ee94 <error@@Base+0x3b38>  // b.tstop
  41ede8:	adrp	x0, 445000 <PC+0x4788>
  41edec:	add	x0, x0, #0x140
  41edf0:	bl	41d488 <error@@Base+0x212c>
  41edf4:	cmp	w0, #0x0
  41edf8:	b.eq	41ee94 <error@@Base+0x3b38>  // b.none
  41edfc:	adrp	x0, 445000 <PC+0x4788>
  41ee00:	add	x0, x0, #0x140
  41ee04:	ldr	x8, [x0]
  41ee08:	adrp	x0, 445000 <PC+0x4788>
  41ee0c:	add	x0, x0, #0x140
  41ee10:	ldr	x1, [x0, #8]
  41ee14:	ldr	w2, [sp, #108]
  41ee18:	adrp	x0, 445000 <PC+0x4788>
  41ee1c:	add	x0, x0, #0x140
  41ee20:	ldr	w4, [x0, #16]
  41ee24:	add	x3, sp, #0x58
  41ee28:	add	x0, sp, #0x60
  41ee2c:	mov	w7, w4
  41ee30:	mov	w6, #0x0                   	// #0
  41ee34:	mov	x5, x3
  41ee38:	mov	x4, x0
  41ee3c:	mov	w3, w2
  41ee40:	ldr	x2, [sp, #136]
  41ee44:	mov	x0, x8
  41ee48:	bl	41b95c <error@@Base+0x600>
  41ee4c:	str	w0, [sp, #124]
  41ee50:	ldr	w0, [sp, #124]
  41ee54:	cmp	w0, #0x0
  41ee58:	b.eq	41ee94 <error@@Base+0x3b38>  // b.none
  41ee5c:	ldr	x0, [sp, #160]
  41ee60:	str	x0, [sp, #72]
  41ee64:	ldr	x0, [sp, #56]
  41ee68:	str	x0, [sp, #80]
  41ee6c:	add	x0, sp, #0x48
  41ee70:	mov	x1, x0
  41ee74:	adrp	x0, 445000 <PC+0x4788>
  41ee78:	add	x0, x0, #0x108
  41ee7c:	bl	41e160 <error@@Base+0x2e04>
  41ee80:	ldr	x0, [sp, #136]
  41ee84:	bl	401a90 <free@plt>
  41ee88:	ldr	x0, [sp, #128]
  41ee8c:	bl	401a90 <free@plt>
  41ee90:	b	41ebac <error@@Base+0x3850>
  41ee94:	adrp	x0, 445000 <PC+0x4788>
  41ee98:	add	x0, x0, #0x128
  41ee9c:	bl	41d488 <error@@Base+0x212c>
  41eea0:	cmp	w0, #0x0
  41eea4:	b.eq	41efcc <error@@Base+0x3c70>  // b.none
  41eea8:	adrp	x0, 445000 <PC+0x4788>
  41eeac:	add	x0, x0, #0x128
  41eeb0:	ldr	x8, [x0]
  41eeb4:	adrp	x0, 445000 <PC+0x4788>
  41eeb8:	add	x0, x0, #0x128
  41eebc:	ldr	x0, [x0, #8]
  41eec0:	ldr	w1, [sp, #108]
  41eec4:	add	x3, sp, #0x58
  41eec8:	add	x2, sp, #0x60
  41eecc:	ldr	w7, [sp, #44]
  41eed0:	mov	w6, #0x0                   	// #0
  41eed4:	mov	x5, x3
  41eed8:	mov	x4, x2
  41eedc:	mov	w3, w1
  41eee0:	ldr	x2, [sp, #136]
  41eee4:	mov	x1, x0
  41eee8:	mov	x0, x8
  41eeec:	bl	41b95c <error@@Base+0x600>
  41eef0:	str	w0, [sp, #120]
  41eef4:	ldr	w0, [sp, #120]
  41eef8:	cmp	w0, #0x0
  41eefc:	b.eq	41efcc <error@@Base+0x3c70>  // b.none
  41ef00:	ldr	w0, [sp, #44]
  41ef04:	and	w0, w0, #0x10
  41ef08:	cmp	w0, #0x0
  41ef0c:	b.eq	41ef40 <error@@Base+0x3be4>  // b.none
  41ef10:	ldr	w0, [sp, #108]
  41ef14:	ldr	x1, [sp, #96]
  41ef18:	ldr	x2, [sp, #88]
  41ef1c:	ldr	w6, [sp, #148]
  41ef20:	mov	x5, x2
  41ef24:	mov	x4, x1
  41ef28:	ldr	x3, [sp, #128]
  41ef2c:	mov	w2, w0
  41ef30:	ldr	x1, [sp, #136]
  41ef34:	ldr	x0, [sp, #160]
  41ef38:	bl	41e7bc <error@@Base+0x3460>
  41ef3c:	b	41efcc <error@@Base+0x3c70>
  41ef40:	ldr	w0, [sp, #40]
  41ef44:	sub	w0, w0, #0x1
  41ef48:	str	w0, [sp, #40]
  41ef4c:	ldr	w0, [sp, #40]
  41ef50:	cmp	w0, #0x0
  41ef54:	b.gt	41efcc <error@@Base+0x3c70>
  41ef58:	adrp	x0, 445000 <PC+0x4788>
  41ef5c:	add	x0, x0, #0x2c4
  41ef60:	ldr	w0, [x0]
  41ef64:	cmp	w0, #0x1
  41ef68:	b.ne	41ef9c <error@@Base+0x3c40>  // b.any
  41ef6c:	bl	41d88c <error@@Base+0x2530>
  41ef70:	ldr	w0, [sp, #108]
  41ef74:	ldr	x1, [sp, #96]
  41ef78:	ldr	x2, [sp, #88]
  41ef7c:	ldr	w6, [sp, #148]
  41ef80:	mov	x5, x2
  41ef84:	mov	x4, x1
  41ef88:	ldr	x3, [sp, #128]
  41ef8c:	mov	w2, w0
  41ef90:	ldr	x1, [sp, #136]
  41ef94:	ldr	x0, [sp, #160]
  41ef98:	bl	41e7bc <error@@Base+0x3460>
  41ef9c:	ldr	x0, [sp, #136]
  41efa0:	bl	401a90 <free@plt>
  41efa4:	ldr	x0, [sp, #128]
  41efa8:	bl	401a90 <free@plt>
  41efac:	ldr	x0, [sp, #24]
  41efb0:	cmp	x0, #0x0
  41efb4:	b.eq	41efc4 <error@@Base+0x3c68>  // b.none
  41efb8:	ldr	x0, [sp, #24]
  41efbc:	ldr	x1, [sp, #160]
  41efc0:	str	x1, [x0]
  41efc4:	mov	w0, #0x0                   	// #0
  41efc8:	b	41efe8 <error@@Base+0x3c8c>
  41efcc:	ldr	x0, [sp, #136]
  41efd0:	bl	401a90 <free@plt>
  41efd4:	ldr	x0, [sp, #128]
  41efd8:	bl	401a90 <free@plt>
  41efdc:	b	41ebac <error@@Base+0x3850>
  41efe0:	nop
  41efe4:	b	41ebac <error@@Base+0x3850>
  41efe8:	ldp	x29, x30, [sp], #176
  41efec:	ret
  41eff0:	stp	x29, x30, [sp, #-48]!
  41eff4:	mov	x29, sp
  41eff8:	str	w0, [sp, #28]
  41effc:	adrp	x0, 43f000 <winch@@Base+0x1f630>
  41f000:	add	x0, x0, #0x4b8
  41f004:	ldr	x0, [x0]
  41f008:	mov	w1, #0x0                   	// #0
  41f00c:	bl	408bc8 <clear@@Base+0x497c>
  41f010:	bl	409dac <clear@@Base+0x5b60>
  41f014:	str	x0, [sp, #40]
  41f018:	ldr	x0, [sp, #40]
  41f01c:	cmp	x0, #0x0
  41f020:	b.ne	41f02c <error@@Base+0x3cd0>  // b.any
  41f024:	mov	w0, #0x0                   	// #0
  41f028:	b	41f080 <error@@Base+0x3d24>
  41f02c:	ldr	w2, [sp, #28]
  41f030:	ldr	x1, [sp, #40]
  41f034:	adrp	x0, 445000 <PC+0x4788>
  41f038:	add	x0, x0, #0x128
  41f03c:	bl	41d1d8 <error@@Base+0x1e7c>
  41f040:	cmp	w0, #0x0
  41f044:	b.ge	41f050 <error@@Base+0x3cf4>  // b.tcont
  41f048:	mov	w0, #0x0                   	// #0
  41f04c:	b	41f080 <error@@Base+0x3d24>
  41f050:	adrp	x0, 445000 <PC+0x4788>
  41f054:	add	x0, x0, #0x2c4
  41f058:	ldr	w0, [x0]
  41f05c:	cmp	w0, #0x2
  41f060:	b.ne	41f07c <error@@Base+0x3d20>  // b.any
  41f064:	adrp	x0, 445000 <PC+0x4788>
  41f068:	add	x0, x0, #0xc8
  41f06c:	ldr	w0, [x0]
  41f070:	cmp	w0, #0x0
  41f074:	b.ne	41f07c <error@@Base+0x3d20>  // b.any
  41f078:	bl	41e8f0 <error@@Base+0x3594>
  41f07c:	mov	w0, #0x1                   	// #1
  41f080:	ldp	x29, x30, [sp], #48
  41f084:	ret
  41f088:	stp	x29, x30, [sp, #-16]!
  41f08c:	mov	x29, sp
  41f090:	adrp	x0, 445000 <PC+0x4788>
  41f094:	add	x0, x0, #0xe4
  41f098:	ldr	w0, [x0]
  41f09c:	cmp	w0, #0x0
  41f0a0:	b.ne	41f0c0 <error@@Base+0x3d64>  // b.any
  41f0a4:	adrp	x0, 445000 <PC+0x4788>
  41f0a8:	add	x0, x0, #0x240
  41f0ac:	ldr	w1, [x0]
  41f0b0:	adrp	x0, 445000 <PC+0x4788>
  41f0b4:	add	x0, x0, #0xe0
  41f0b8:	str	w1, [x0]
  41f0bc:	b	41f0dc <error@@Base+0x3d80>
  41f0c0:	adrp	x0, 445000 <PC+0x4788>
  41f0c4:	add	x0, x0, #0x128
  41f0c8:	bl	41d30c <error@@Base+0x1fb0>
  41f0cc:	adrp	x0, 445000 <PC+0x4788>
  41f0d0:	add	x0, x0, #0x128
  41f0d4:	ldr	w0, [x0, #16]
  41f0d8:	bl	41eff0 <error@@Base+0x3c94>
  41f0dc:	nop
  41f0e0:	ldp	x29, x30, [sp], #16
  41f0e4:	ret
  41f0e8:	stp	x29, x30, [sp, #-48]!
  41f0ec:	mov	x29, sp
  41f0f0:	str	w0, [sp, #28]
  41f0f4:	str	x1, [sp, #16]
  41f0f8:	str	w2, [sp, #24]
  41f0fc:	ldr	x0, [sp, #16]
  41f100:	cmp	x0, #0x0
  41f104:	b.eq	41f118 <error@@Base+0x3dbc>  // b.none
  41f108:	ldr	x0, [sp, #16]
  41f10c:	ldrb	w0, [x0]
  41f110:	cmp	w0, #0x0
  41f114:	b.ne	41f210 <error@@Base+0x3eb4>  // b.any
  41f118:	ldr	w0, [sp, #28]
  41f11c:	orr	w0, w0, #0x4000
  41f120:	str	w0, [sp, #28]
  41f124:	adrp	x0, 445000 <PC+0x4788>
  41f128:	add	x0, x0, #0x128
  41f12c:	bl	41d488 <error@@Base+0x212c>
  41f130:	cmp	w0, #0x0
  41f134:	b.ne	41f160 <error@@Base+0x3e04>  // b.any
  41f138:	ldr	w0, [sp, #28]
  41f13c:	bl	41eff0 <error@@Base+0x3c94>
  41f140:	cmp	w0, #0x0
  41f144:	b.ne	41f160 <error@@Base+0x3e04>  // b.any
  41f148:	mov	x1, #0x0                   	// #0
  41f14c:	adrp	x0, 427000 <winch@@Base+0x7630>
  41f150:	add	x0, x0, #0x210
  41f154:	bl	41b35c <error@@Base>
  41f158:	mov	w0, #0xffffffff            	// #-1
  41f15c:	b	41f3f0 <error@@Base+0x4094>
  41f160:	adrp	x0, 445000 <PC+0x4788>
  41f164:	add	x0, x0, #0x128
  41f168:	ldr	w1, [x0, #16]
  41f16c:	ldr	w0, [sp, #28]
  41f170:	eor	w0, w1, w0
  41f174:	and	w0, w0, #0x1000
  41f178:	cmp	w0, #0x0
  41f17c:	b.eq	41f198 <error@@Base+0x3e3c>  // b.none
  41f180:	mov	x1, #0x0                   	// #0
  41f184:	adrp	x0, 427000 <winch@@Base+0x7630>
  41f188:	add	x0, x0, #0x230
  41f18c:	bl	41b35c <error@@Base>
  41f190:	mov	w0, #0xffffffff            	// #-1
  41f194:	b	41f3f0 <error@@Base+0x4094>
  41f198:	adrp	x0, 445000 <PC+0x4788>
  41f19c:	add	x0, x0, #0x2c4
  41f1a0:	ldr	w0, [x0]
  41f1a4:	cmp	w0, #0x1
  41f1a8:	b.eq	41f1c0 <error@@Base+0x3e64>  // b.none
  41f1ac:	adrp	x0, 445000 <PC+0x4788>
  41f1b0:	add	x0, x0, #0x258
  41f1b4:	ldr	w0, [x0]
  41f1b8:	cmp	w0, #0x0
  41f1bc:	b.eq	41f1c8 <error@@Base+0x3e6c>  // b.none
  41f1c0:	mov	w0, #0x0                   	// #0
  41f1c4:	bl	41d4e0 <error@@Base+0x2184>
  41f1c8:	adrp	x0, 445000 <PC+0x4788>
  41f1cc:	add	x0, x0, #0x2c4
  41f1d0:	ldr	w0, [x0]
  41f1d4:	cmp	w0, #0x2
  41f1d8:	b.ne	41f200 <error@@Base+0x3ea4>  // b.any
  41f1dc:	adrp	x0, 445000 <PC+0x4788>
  41f1e0:	add	x0, x0, #0xc8
  41f1e4:	ldr	w0, [x0]
  41f1e8:	cmp	w0, #0x0
  41f1ec:	b.eq	41f200 <error@@Base+0x3ea4>  // b.none
  41f1f0:	adrp	x0, 445000 <PC+0x4788>
  41f1f4:	add	x0, x0, #0xc8
  41f1f8:	str	wzr, [x0]
  41f1fc:	bl	41e8f0 <error@@Base+0x3594>
  41f200:	adrp	x0, 445000 <PC+0x4788>
  41f204:	add	x0, x0, #0xc8
  41f208:	str	wzr, [x0]
  41f20c:	b	41f2a0 <error@@Base+0x3f44>
  41f210:	ldr	w2, [sp, #28]
  41f214:	ldr	x1, [sp, #16]
  41f218:	adrp	x0, 445000 <PC+0x4788>
  41f21c:	add	x0, x0, #0x128
  41f220:	bl	41d1d8 <error@@Base+0x1e7c>
  41f224:	cmp	w0, #0x0
  41f228:	b.ge	41f234 <error@@Base+0x3ed8>  // b.tcont
  41f22c:	mov	w0, #0xffffffff            	// #-1
  41f230:	b	41f3f0 <error@@Base+0x4094>
  41f234:	adrp	x0, 445000 <PC+0x4788>
  41f238:	add	x0, x0, #0x2c4
  41f23c:	ldr	w0, [x0]
  41f240:	cmp	w0, #0x0
  41f244:	b.ne	41f25c <error@@Base+0x3f00>  // b.any
  41f248:	adrp	x0, 445000 <PC+0x4788>
  41f24c:	add	x0, x0, #0x258
  41f250:	ldr	w0, [x0]
  41f254:	cmp	w0, #0x0
  41f258:	b.eq	41f274 <error@@Base+0x3f18>  // b.none
  41f25c:	mov	w0, #0x0                   	// #0
  41f260:	bl	41d4e0 <error@@Base+0x2184>
  41f264:	adrp	x0, 445000 <PC+0x4788>
  41f268:	add	x0, x0, #0xc8
  41f26c:	str	wzr, [x0]
  41f270:	bl	41d88c <error@@Base+0x2530>
  41f274:	adrp	x0, 445000 <PC+0x4788>
  41f278:	add	x0, x0, #0x2c4
  41f27c:	ldr	w0, [x0]
  41f280:	cmp	w0, #0x2
  41f284:	b.eq	41f29c <error@@Base+0x3f40>  // b.none
  41f288:	adrp	x0, 445000 <PC+0x4788>
  41f28c:	add	x0, x0, #0x258
  41f290:	ldr	w0, [x0]
  41f294:	cmp	w0, #0x0
  41f298:	b.eq	41f2a0 <error@@Base+0x3f44>  // b.none
  41f29c:	bl	41e8f0 <error@@Base+0x3594>
  41f2a0:	ldr	w0, [sp, #28]
  41f2a4:	bl	41e988 <error@@Base+0x362c>
  41f2a8:	str	x0, [sp, #40]
  41f2ac:	ldr	x0, [sp, #40]
  41f2b0:	cmn	x0, #0x1
  41f2b4:	b.ne	41f318 <error@@Base+0x3fbc>  // b.any
  41f2b8:	ldr	w0, [sp, #28]
  41f2bc:	and	w0, w0, #0x200
  41f2c0:	cmp	w0, #0x0
  41f2c4:	b.eq	41f2d0 <error@@Base+0x3f74>  // b.none
  41f2c8:	ldr	w0, [sp, #24]
  41f2cc:	b	41f3f0 <error@@Base+0x4094>
  41f2d0:	adrp	x0, 445000 <PC+0x4788>
  41f2d4:	add	x0, x0, #0x2c4
  41f2d8:	ldr	w0, [x0]
  41f2dc:	cmp	w0, #0x1
  41f2e0:	b.eq	41f2f8 <error@@Base+0x3f9c>  // b.none
  41f2e4:	adrp	x0, 445000 <PC+0x4788>
  41f2e8:	add	x0, x0, #0x258
  41f2ec:	ldr	w0, [x0]
  41f2f0:	cmp	w0, #0x0
  41f2f4:	b.eq	41f300 <error@@Base+0x3fa4>  // b.none
  41f2f8:	mov	w0, #0x1                   	// #1
  41f2fc:	bl	41d4e0 <error@@Base+0x2184>
  41f300:	mov	x1, #0x0                   	// #0
  41f304:	adrp	x0, 427000 <winch@@Base+0x7630>
  41f308:	add	x0, x0, #0x250
  41f30c:	bl	41b35c <error@@Base>
  41f310:	mov	w0, #0xffffffff            	// #-1
  41f314:	b	41f3f0 <error@@Base+0x4094>
  41f318:	ldr	x0, [sp, #40]
  41f31c:	add	x1, sp, #0x28
  41f320:	mov	x6, #0x0                   	// #0
  41f324:	mov	x5, x1
  41f328:	mov	w4, #0xffffffff            	// #-1
  41f32c:	ldr	w3, [sp, #24]
  41f330:	ldr	w2, [sp, #28]
  41f334:	mov	x1, #0xffffffffffffffff    	// #-1
  41f338:	bl	41eb74 <error@@Base+0x3818>
  41f33c:	str	w0, [sp, #24]
  41f340:	ldr	w0, [sp, #24]
  41f344:	cmp	w0, #0x0
  41f348:	b.eq	41f390 <error@@Base+0x4034>  // b.none
  41f34c:	adrp	x0, 445000 <PC+0x4788>
  41f350:	add	x0, x0, #0x2c4
  41f354:	ldr	w0, [x0]
  41f358:	cmp	w0, #0x1
  41f35c:	b.eq	41f374 <error@@Base+0x4018>  // b.none
  41f360:	adrp	x0, 445000 <PC+0x4788>
  41f364:	add	x0, x0, #0x258
  41f368:	ldr	w0, [x0]
  41f36c:	cmp	w0, #0x0
  41f370:	b.eq	41f388 <error@@Base+0x402c>  // b.none
  41f374:	ldr	w0, [sp, #24]
  41f378:	cmp	w0, #0x0
  41f37c:	b.le	41f388 <error@@Base+0x402c>
  41f380:	mov	w0, #0x1                   	// #1
  41f384:	bl	41d4e0 <error@@Base+0x2184>
  41f388:	ldr	w0, [sp, #24]
  41f38c:	b	41f3f0 <error@@Base+0x4094>
  41f390:	ldr	w0, [sp, #28]
  41f394:	and	w0, w0, #0x4
  41f398:	cmp	w0, #0x0
  41f39c:	b.ne	41f3bc <error@@Base+0x4060>  // b.any
  41f3a0:	ldr	x2, [sp, #40]
  41f3a4:	adrp	x0, 445000 <PC+0x4788>
  41f3a8:	add	x0, x0, #0x27c
  41f3ac:	ldr	w0, [x0]
  41f3b0:	mov	w1, w0
  41f3b4:	mov	x0, x2
  41f3b8:	bl	4131c4 <clear@@Base+0xef78>
  41f3bc:	adrp	x0, 445000 <PC+0x4788>
  41f3c0:	add	x0, x0, #0x2c4
  41f3c4:	ldr	w0, [x0]
  41f3c8:	cmp	w0, #0x1
  41f3cc:	b.eq	41f3e4 <error@@Base+0x4088>  // b.none
  41f3d0:	adrp	x0, 445000 <PC+0x4788>
  41f3d4:	add	x0, x0, #0x258
  41f3d8:	ldr	w0, [x0]
  41f3dc:	cmp	w0, #0x0
  41f3e0:	b.eq	41f3ec <error@@Base+0x4090>  // b.none
  41f3e4:	mov	w0, #0x1                   	// #1
  41f3e8:	bl	41d4e0 <error@@Base+0x2184>
  41f3ec:	mov	w0, #0x0                   	// #0
  41f3f0:	ldp	x29, x30, [sp], #48
  41f3f4:	ret
  41f3f8:	stp	x29, x30, [sp, #-96]!
  41f3fc:	mov	x29, sp
  41f400:	str	x0, [sp, #40]
  41f404:	str	x1, [sp, #32]
  41f408:	str	w2, [sp, #28]
  41f40c:	adrp	x0, 445000 <PC+0x4788>
  41f410:	add	x0, x0, #0xd0
  41f414:	ldr	x0, [x0]
  41f418:	str	x0, [sp, #88]
  41f41c:	adrp	x0, 445000 <PC+0x4788>
  41f420:	add	x0, x0, #0xd8
  41f424:	ldr	x0, [x0]
  41f428:	str	x0, [sp, #80]
  41f42c:	adrp	x0, 445000 <PC+0x4788>
  41f430:	add	x0, x0, #0x128
  41f434:	bl	41d488 <error@@Base+0x212c>
  41f438:	cmp	w0, #0x0
  41f43c:	b.ne	41f44c <error@@Base+0x40f0>  // b.any
  41f440:	bl	41f8e0 <error@@Base+0x4584>
  41f444:	cmp	w0, #0x0
  41f448:	b.eq	41f85c <error@@Base+0x4500>  // b.none
  41f44c:	ldr	x0, [sp, #40]
  41f450:	add	x0, x0, #0x1
  41f454:	mov	x2, #0x0                   	// #0
  41f458:	mov	x1, #0x0                   	// #0
  41f45c:	bl	41603c <clear@@Base+0x11df0>
  41f460:	str	x0, [sp, #40]
  41f464:	ldr	w0, [sp, #28]
  41f468:	cmp	w0, #0x0
  41f46c:	b.ge	41f47c <error@@Base+0x4120>  // b.tcont
  41f470:	mov	x0, #0xffffffffffffffff    	// #-1
  41f474:	str	x0, [sp, #72]
  41f478:	b	41f4bc <error@@Base+0x4160>
  41f47c:	ldr	x0, [sp, #40]
  41f480:	str	x0, [sp, #72]
  41f484:	str	wzr, [sp, #68]
  41f488:	b	41f4ac <error@@Base+0x4150>
  41f48c:	mov	x2, #0x0                   	// #0
  41f490:	mov	x1, #0x0                   	// #0
  41f494:	ldr	x0, [sp, #72]
  41f498:	bl	415ee4 <clear@@Base+0x11c98>
  41f49c:	str	x0, [sp, #72]
  41f4a0:	ldr	w0, [sp, #68]
  41f4a4:	add	w0, w0, #0x1
  41f4a8:	str	w0, [sp, #68]
  41f4ac:	ldr	w1, [sp, #68]
  41f4b0:	ldr	w0, [sp, #28]
  41f4b4:	cmp	w1, w0
  41f4b8:	b.lt	41f48c <error@@Base+0x4130>  // b.tstop
  41f4bc:	adrp	x0, 445000 <PC+0x4788>
  41f4c0:	add	x0, x0, #0xd0
  41f4c4:	ldr	x0, [x0]
  41f4c8:	cmn	x0, #0x1
  41f4cc:	b.eq	41f50c <error@@Base+0x41b0>  // b.none
  41f4d0:	ldr	x0, [sp, #32]
  41f4d4:	cmn	x0, #0x1
  41f4d8:	b.eq	41f4f4 <error@@Base+0x4198>  // b.none
  41f4dc:	adrp	x0, 445000 <PC+0x4788>
  41f4e0:	add	x0, x0, #0xd0
  41f4e4:	ldr	x0, [x0]
  41f4e8:	ldr	x1, [sp, #32]
  41f4ec:	cmp	x1, x0
  41f4f0:	b.lt	41f50c <error@@Base+0x41b0>  // b.tstop
  41f4f4:	adrp	x0, 445000 <PC+0x4788>
  41f4f8:	add	x0, x0, #0xd8
  41f4fc:	ldr	x0, [x0]
  41f500:	ldr	x1, [sp, #40]
  41f504:	cmp	x1, x0
  41f508:	b.le	41f554 <error@@Base+0x41f8>
  41f50c:	bl	41d88c <error@@Base+0x2530>
  41f510:	bl	41d8ac <error@@Base+0x2550>
  41f514:	ldr	x0, [sp, #32]
  41f518:	cmn	x0, #0x1
  41f51c:	b.eq	41f548 <error@@Base+0x41ec>  // b.none
  41f520:	adrp	x0, 441000 <PC+0x788>
  41f524:	add	x0, x0, #0x878
  41f528:	ldr	w1, [x0]
  41f52c:	mov	w0, w1
  41f530:	lsl	w0, w0, #1
  41f534:	add	w0, w0, w1
  41f538:	sxtw	x0, w0
  41f53c:	ldr	x1, [sp, #32]
  41f540:	add	x0, x1, x0
  41f544:	str	x0, [sp, #32]
  41f548:	ldr	x0, [sp, #40]
  41f54c:	str	x0, [sp, #88]
  41f550:	b	41f640 <error@@Base+0x42e4>
  41f554:	ldr	x0, [sp, #32]
  41f558:	cmn	x0, #0x1
  41f55c:	b.eq	41f5b4 <error@@Base+0x4258>  // b.none
  41f560:	adrp	x0, 445000 <PC+0x4788>
  41f564:	add	x0, x0, #0xd8
  41f568:	ldr	x0, [x0]
  41f56c:	ldr	x1, [sp, #32]
  41f570:	cmp	x1, x0
  41f574:	b.le	41f5a4 <error@@Base+0x4248>
  41f578:	adrp	x0, 441000 <PC+0x788>
  41f57c:	add	x0, x0, #0x878
  41f580:	ldr	w1, [x0]
  41f584:	mov	w0, w1
  41f588:	lsl	w0, w0, #1
  41f58c:	add	w0, w0, w1
  41f590:	sxtw	x0, w0
  41f594:	ldr	x1, [sp, #32]
  41f598:	add	x0, x1, x0
  41f59c:	str	x0, [sp, #32]
  41f5a0:	b	41f5b4 <error@@Base+0x4258>
  41f5a4:	adrp	x0, 445000 <PC+0x4788>
  41f5a8:	add	x0, x0, #0xd0
  41f5ac:	ldr	x0, [x0]
  41f5b0:	str	x0, [sp, #32]
  41f5b4:	adrp	x0, 445000 <PC+0x4788>
  41f5b8:	add	x0, x0, #0xd0
  41f5bc:	ldr	x0, [x0]
  41f5c0:	ldr	x1, [sp, #40]
  41f5c4:	cmp	x1, x0
  41f5c8:	b.ge	41f630 <error@@Base+0x42d4>  // b.tcont
  41f5cc:	adrp	x0, 441000 <PC+0x788>
  41f5d0:	add	x0, x0, #0x878
  41f5d4:	ldr	w1, [x0]
  41f5d8:	mov	w0, w1
  41f5dc:	lsl	w0, w0, #1
  41f5e0:	add	w0, w0, w1
  41f5e4:	sxtw	x0, w0
  41f5e8:	ldr	x1, [sp, #40]
  41f5ec:	cmp	x1, x0
  41f5f0:	b.ge	41f5fc <error@@Base+0x42a0>  // b.tcont
  41f5f4:	str	xzr, [sp, #40]
  41f5f8:	b	41f624 <error@@Base+0x42c8>
  41f5fc:	adrp	x0, 441000 <PC+0x788>
  41f600:	add	x0, x0, #0x878
  41f604:	ldr	w1, [x0]
  41f608:	mov	w0, w1
  41f60c:	lsl	w0, w0, #1
  41f610:	add	w0, w0, w1
  41f614:	sxtw	x0, w0
  41f618:	ldr	x1, [sp, #40]
  41f61c:	sub	x0, x1, x0
  41f620:	str	x0, [sp, #40]
  41f624:	ldr	x0, [sp, #40]
  41f628:	str	x0, [sp, #88]
  41f62c:	b	41f640 <error@@Base+0x42e4>
  41f630:	adrp	x0, 445000 <PC+0x4788>
  41f634:	add	x0, x0, #0xd8
  41f638:	ldr	x0, [x0]
  41f63c:	str	x0, [sp, #40]
  41f640:	ldr	x0, [sp, #32]
  41f644:	cmn	x0, #0x1
  41f648:	b.eq	41f670 <error@@Base+0x4314>  // b.none
  41f64c:	ldr	x0, [sp, #72]
  41f650:	cmn	x0, #0x1
  41f654:	b.eq	41f670 <error@@Base+0x4314>  // b.none
  41f658:	ldr	x1, [sp, #32]
  41f65c:	ldr	x0, [sp, #72]
  41f660:	cmp	x1, x0
  41f664:	b.le	41f670 <error@@Base+0x4314>
  41f668:	ldr	x0, [sp, #72]
  41f66c:	str	x0, [sp, #32]
  41f670:	ldr	x0, [sp, #32]
  41f674:	cmn	x0, #0x1
  41f678:	b.eq	41f68c <error@@Base+0x4330>  // b.none
  41f67c:	ldr	x1, [sp, #32]
  41f680:	ldr	x0, [sp, #40]
  41f684:	cmp	x1, x0
  41f688:	b.le	41f838 <error@@Base+0x44dc>
  41f68c:	mov	w0, #0x11                  	// #17
  41f690:	str	w0, [sp, #64]
  41f694:	adrp	x0, 445000 <PC+0x4788>
  41f698:	add	x0, x0, #0x128
  41f69c:	ldr	w0, [x0, #16]
  41f6a0:	and	w0, w0, #0x1000
  41f6a4:	ldr	w1, [sp, #64]
  41f6a8:	orr	w0, w1, w0
  41f6ac:	str	w0, [sp, #64]
  41f6b0:	add	x0, sp, #0x30
  41f6b4:	mov	x6, x0
  41f6b8:	mov	x5, #0x0                   	// #0
  41f6bc:	ldr	w4, [sp, #28]
  41f6c0:	mov	w3, #0x0                   	// #0
  41f6c4:	ldr	w2, [sp, #64]
  41f6c8:	ldr	x1, [sp, #32]
  41f6cc:	ldr	x0, [sp, #40]
  41f6d0:	bl	41eb74 <error@@Base+0x3818>
  41f6d4:	str	w0, [sp, #60]
  41f6d8:	ldr	w0, [sp, #60]
  41f6dc:	cmp	w0, #0x0
  41f6e0:	b.lt	41f864 <error@@Base+0x4508>  // b.tstop
  41f6e4:	adrp	x0, 445000 <PC+0x4788>
  41f6e8:	add	x0, x0, #0xd8
  41f6ec:	ldr	x0, [x0]
  41f6f0:	cmn	x0, #0x1
  41f6f4:	b.eq	41f710 <error@@Base+0x43b4>  // b.none
  41f6f8:	ldr	x1, [sp, #48]
  41f6fc:	adrp	x0, 445000 <PC+0x4788>
  41f700:	add	x0, x0, #0xd8
  41f704:	ldr	x0, [x0]
  41f708:	cmp	x1, x0
  41f70c:	b.le	41f718 <error@@Base+0x43bc>
  41f710:	ldr	x0, [sp, #48]
  41f714:	str	x0, [sp, #80]
  41f718:	adrp	x0, 445000 <PC+0x4788>
  41f71c:	add	x0, x0, #0xd8
  41f720:	ldr	x0, [x0]
  41f724:	cmn	x0, #0x1
  41f728:	b.eq	41f744 <error@@Base+0x43e8>  // b.none
  41f72c:	adrp	x0, 445000 <PC+0x4788>
  41f730:	add	x0, x0, #0xd8
  41f734:	ldr	x0, [x0]
  41f738:	ldr	x1, [sp, #80]
  41f73c:	cmp	x1, x0
  41f740:	b.le	41f79c <error@@Base+0x4440>
  41f744:	ldr	x0, [sp, #48]
  41f748:	ldr	x1, [sp, #80]
  41f74c:	cmp	x1, x0
  41f750:	b.gt	41f79c <error@@Base+0x4440>
  41f754:	ldr	x0, [sp, #48]
  41f758:	sub	x0, x0, #0x1
  41f75c:	bl	41dbc8 <error@@Base+0x286c>
  41f760:	cmp	w0, #0x0
  41f764:	b.eq	41f79c <error@@Base+0x4440>  // b.none
  41f768:	ldr	x0, [sp, #80]
  41f76c:	str	x0, [sp, #40]
  41f770:	mov	x2, #0x0                   	// #0
  41f774:	mov	x1, #0x0                   	// #0
  41f778:	ldr	x0, [sp, #80]
  41f77c:	bl	415ee4 <clear@@Base+0x11c98>
  41f780:	str	x0, [sp, #32]
  41f784:	ldr	x0, [sp, #32]
  41f788:	cmn	x0, #0x1
  41f78c:	b.eq	41f824 <error@@Base+0x44c8>  // b.none
  41f790:	mov	w0, #0x1                   	// #1
  41f794:	str	w0, [sp, #28]
  41f798:	b	41f820 <error@@Base+0x44c4>
  41f79c:	adrp	x0, 445000 <PC+0x4788>
  41f7a0:	add	x0, x0, #0xd0
  41f7a4:	ldr	x0, [x0]
  41f7a8:	cmn	x0, #0x1
  41f7ac:	b.eq	41f7c8 <error@@Base+0x446c>  // b.none
  41f7b0:	adrp	x0, 445000 <PC+0x4788>
  41f7b4:	add	x0, x0, #0xd0
  41f7b8:	ldr	x0, [x0]
  41f7bc:	ldr	x1, [sp, #88]
  41f7c0:	cmp	x1, x0
  41f7c4:	b.ge	41f82c <error@@Base+0x44d0>  // b.tcont
  41f7c8:	ldr	x0, [sp, #88]
  41f7cc:	cmp	x0, #0x0
  41f7d0:	b.le	41f82c <error@@Base+0x44d0>
  41f7d4:	ldr	x0, [sp, #88]
  41f7d8:	bl	41dbc8 <error@@Base+0x286c>
  41f7dc:	cmp	w0, #0x0
  41f7e0:	b.eq	41f82c <error@@Base+0x44d0>  // b.none
  41f7e4:	ldr	x0, [sp, #88]
  41f7e8:	str	x0, [sp, #32]
  41f7ec:	mov	x2, #0x0                   	// #0
  41f7f0:	mov	x1, #0x0                   	// #0
  41f7f4:	ldr	x0, [sp, #88]
  41f7f8:	bl	41603c <clear@@Base+0x11df0>
  41f7fc:	str	x0, [sp, #40]
  41f800:	ldr	x0, [sp, #40]
  41f804:	cmn	x0, #0x1
  41f808:	b.eq	41f834 <error@@Base+0x44d8>  // b.none
  41f80c:	ldr	x0, [sp, #40]
  41f810:	str	x0, [sp, #88]
  41f814:	mov	w0, #0x1                   	// #1
  41f818:	str	w0, [sp, #28]
  41f81c:	nop
  41f820:	b	41f6b0 <error@@Base+0x4354>
  41f824:	nop
  41f828:	b	41f838 <error@@Base+0x44dc>
  41f82c:	nop
  41f830:	b	41f838 <error@@Base+0x44dc>
  41f834:	nop
  41f838:	adrp	x0, 445000 <PC+0x4788>
  41f83c:	add	x0, x0, #0xd0
  41f840:	ldr	x1, [sp, #88]
  41f844:	str	x1, [x0]
  41f848:	adrp	x0, 445000 <PC+0x4788>
  41f84c:	add	x0, x0, #0xd8
  41f850:	ldr	x1, [sp, #80]
  41f854:	str	x1, [x0]
  41f858:	b	41f868 <error@@Base+0x450c>
  41f85c:	nop
  41f860:	b	41f868 <error@@Base+0x450c>
  41f864:	nop
  41f868:	ldp	x29, x30, [sp], #96
  41f86c:	ret
  41f870:	stp	x29, x30, [sp, #-32]!
  41f874:	mov	x29, sp
  41f878:	str	x0, [sp, #24]
  41f87c:	str	w1, [sp, #20]
  41f880:	bl	41d8ac <error@@Base+0x2550>
  41f884:	ldr	x0, [sp, #24]
  41f888:	cmp	x0, #0x0
  41f88c:	b.eq	41f8a0 <error@@Base+0x4544>  // b.none
  41f890:	ldr	x0, [sp, #24]
  41f894:	ldrb	w0, [x0]
  41f898:	cmp	w0, #0x0
  41f89c:	b.ne	41f8b0 <error@@Base+0x4554>  // b.any
  41f8a0:	adrp	x0, 445000 <PC+0x4788>
  41f8a4:	add	x0, x0, #0x140
  41f8a8:	bl	41d30c <error@@Base+0x1fb0>
  41f8ac:	b	41f8c4 <error@@Base+0x4568>
  41f8b0:	ldr	w2, [sp, #20]
  41f8b4:	ldr	x1, [sp, #24]
  41f8b8:	adrp	x0, 445000 <PC+0x4788>
  41f8bc:	add	x0, x0, #0x140
  41f8c0:	bl	41d1d8 <error@@Base+0x1e7c>
  41f8c4:	adrp	x0, 445000 <PC+0x4788>
  41f8c8:	add	x0, x0, #0x21c
  41f8cc:	mov	w1, #0x1                   	// #1
  41f8d0:	str	w1, [x0]
  41f8d4:	nop
  41f8d8:	ldp	x29, x30, [sp], #32
  41f8dc:	ret
  41f8e0:	stp	x29, x30, [sp, #-16]!
  41f8e4:	mov	x29, sp
  41f8e8:	bl	4064a4 <clear@@Base+0x2258>
  41f8ec:	and	w0, w0, #0x8
  41f8f0:	cmp	w0, #0x0
  41f8f4:	b.eq	41f900 <error@@Base+0x45a4>  // b.none
  41f8f8:	mov	w0, #0x0                   	// #0
  41f8fc:	b	41f90c <error@@Base+0x45b0>
  41f900:	adrp	x0, 445000 <PC+0x4788>
  41f904:	add	x0, x0, #0x140
  41f908:	bl	41d488 <error@@Base+0x212c>
  41f90c:	ldp	x29, x30, [sp], #16
  41f910:	ret
  41f914:	stp	x29, x30, [sp, #-32]!
  41f918:	mov	x29, sp
  41f91c:	str	w0, [sp, #28]
  41f920:	bl	404218 <setlocale@plt+0x25f8>
  41f924:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41f928:	add	x1, x0, #0x914
  41f92c:	mov	w0, #0x2                   	// #2
  41f930:	bl	4018b0 <signal@plt>
  41f934:	adrp	x0, 445000 <PC+0x4788>
  41f938:	add	x0, x0, #0x300
  41f93c:	ldr	w0, [x0]
  41f940:	orr	w1, w0, #0x1
  41f944:	adrp	x0, 445000 <PC+0x4788>
  41f948:	add	x0, x0, #0x300
  41f94c:	str	w1, [x0]
  41f950:	adrp	x0, 445000 <PC+0x4788>
  41f954:	add	x0, x0, #0x2d0
  41f958:	ldr	w0, [x0]
  41f95c:	cmp	w0, #0x0
  41f960:	b.eq	41f968 <error@@Base+0x460c>  // b.none
  41f964:	bl	41a8fc <clear@@Base+0x166b0>
  41f968:	nop
  41f96c:	ldp	x29, x30, [sp], #32
  41f970:	ret
  41f974:	stp	x29, x30, [sp, #-32]!
  41f978:	mov	x29, sp
  41f97c:	str	w0, [sp, #28]
  41f980:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41f984:	add	x1, x0, #0x974
  41f988:	mov	w0, #0x14                  	// #20
  41f98c:	bl	4018b0 <signal@plt>
  41f990:	adrp	x0, 445000 <PC+0x4788>
  41f994:	add	x0, x0, #0x300
  41f998:	ldr	w0, [x0]
  41f99c:	orr	w1, w0, #0x2
  41f9a0:	adrp	x0, 445000 <PC+0x4788>
  41f9a4:	add	x0, x0, #0x300
  41f9a8:	str	w1, [x0]
  41f9ac:	adrp	x0, 445000 <PC+0x4788>
  41f9b0:	add	x0, x0, #0x2d0
  41f9b4:	ldr	w0, [x0]
  41f9b8:	cmp	w0, #0x0
  41f9bc:	b.eq	41f9c4 <error@@Base+0x4668>  // b.none
  41f9c0:	bl	41a8fc <clear@@Base+0x166b0>
  41f9c4:	nop
  41f9c8:	ldp	x29, x30, [sp], #32
  41f9cc:	ret

000000000041f9d0 <winch@@Base>:
  41f9d0:	stp	x29, x30, [sp, #-32]!
  41f9d4:	mov	x29, sp
  41f9d8:	str	w0, [sp, #28]
  41f9dc:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41f9e0:	add	x1, x0, #0x9d0
  41f9e4:	mov	w0, #0x1c                  	// #28
  41f9e8:	bl	4018b0 <signal@plt>
  41f9ec:	adrp	x0, 445000 <PC+0x4788>
  41f9f0:	add	x0, x0, #0x300
  41f9f4:	ldr	w0, [x0]
  41f9f8:	orr	w1, w0, #0x4
  41f9fc:	adrp	x0, 445000 <PC+0x4788>
  41fa00:	add	x0, x0, #0x300
  41fa04:	str	w1, [x0]
  41fa08:	adrp	x0, 445000 <PC+0x4788>
  41fa0c:	add	x0, x0, #0x2d0
  41fa10:	ldr	w0, [x0]
  41fa14:	cmp	w0, #0x0
  41fa18:	b.eq	41fa20 <winch@@Base+0x50>  // b.none
  41fa1c:	bl	41a8fc <clear@@Base+0x166b0>
  41fa20:	nop
  41fa24:	ldp	x29, x30, [sp], #32
  41fa28:	ret
  41fa2c:	stp	x29, x30, [sp, #-32]!
  41fa30:	mov	x29, sp
  41fa34:	str	w0, [sp, #28]
  41fa38:	mov	w0, #0xf                   	// #15
  41fa3c:	bl	4024f4 <setlocale@plt+0x8d4>
  41fa40:	nop
  41fa44:	ldp	x29, x30, [sp], #32
  41fa48:	ret
  41fa4c:	stp	x29, x30, [sp, #-32]!
  41fa50:	mov	x29, sp
  41fa54:	str	w0, [sp, #28]
  41fa58:	ldr	w0, [sp, #28]
  41fa5c:	cmp	w0, #0x0
  41fa60:	b.eq	41fab4 <winch@@Base+0xe4>  // b.none
  41fa64:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41fa68:	add	x1, x0, #0x914
  41fa6c:	mov	w0, #0x2                   	// #2
  41fa70:	bl	4018b0 <signal@plt>
  41fa74:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41fa78:	add	x1, x0, #0x974
  41fa7c:	mov	w0, #0x14                  	// #20
  41fa80:	bl	4018b0 <signal@plt>
  41fa84:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41fa88:	add	x1, x0, #0x9d0
  41fa8c:	mov	w0, #0x1c                  	// #28
  41fa90:	bl	4018b0 <signal@plt>
  41fa94:	mov	x1, #0x1                   	// #1
  41fa98:	mov	w0, #0x3                   	// #3
  41fa9c:	bl	4018b0 <signal@plt>
  41faa0:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41faa4:	add	x1, x0, #0xa2c
  41faa8:	mov	w0, #0xf                   	// #15
  41faac:	bl	4018b0 <signal@plt>
  41fab0:	b	41faf0 <winch@@Base+0x120>
  41fab4:	mov	x1, #0x0                   	// #0
  41fab8:	mov	w0, #0x2                   	// #2
  41fabc:	bl	4018b0 <signal@plt>
  41fac0:	mov	x1, #0x0                   	// #0
  41fac4:	mov	w0, #0x14                  	// #20
  41fac8:	bl	4018b0 <signal@plt>
  41facc:	mov	x1, #0x1                   	// #1
  41fad0:	mov	w0, #0x1c                  	// #28
  41fad4:	bl	4018b0 <signal@plt>
  41fad8:	mov	x1, #0x0                   	// #0
  41fadc:	mov	w0, #0x3                   	// #3
  41fae0:	bl	4018b0 <signal@plt>
  41fae4:	mov	x1, #0x0                   	// #0
  41fae8:	mov	w0, #0xf                   	// #15
  41faec:	bl	4018b0 <signal@plt>
  41faf0:	nop
  41faf4:	ldp	x29, x30, [sp], #32
  41faf8:	ret
  41fafc:	stp	x29, x30, [sp, #-32]!
  41fb00:	mov	x29, sp
  41fb04:	adrp	x0, 445000 <PC+0x4788>
  41fb08:	add	x0, x0, #0x300
  41fb0c:	ldr	w0, [x0]
  41fb10:	str	w0, [sp, #28]
  41fb14:	ldr	w0, [sp, #28]
  41fb18:	cmp	w0, #0x0
  41fb1c:	b.eq	41fc90 <winch@@Base+0x2c0>  // b.none
  41fb20:	adrp	x0, 445000 <PC+0x4788>
  41fb24:	add	x0, x0, #0x300
  41fb28:	str	wzr, [x0]
  41fb2c:	ldr	w0, [sp, #28]
  41fb30:	and	w0, w0, #0x2
  41fb34:	cmp	w0, #0x0
  41fb38:	b.eq	41fbb8 <winch@@Base+0x1e8>  // b.none
  41fb3c:	mov	x1, #0x1                   	// #1
  41fb40:	mov	w0, #0x16                  	// #22
  41fb44:	bl	4018b0 <signal@plt>
  41fb48:	bl	404328 <clear@@Base+0xdc>
  41fb4c:	bl	403f88 <setlocale@plt+0x2368>
  41fb50:	bl	41ab60 <clear@@Base+0x16914>
  41fb54:	mov	w0, #0x0                   	// #0
  41fb58:	bl	402594 <setlocale@plt+0x974>
  41fb5c:	mov	x1, #0x0                   	// #0
  41fb60:	mov	w0, #0x16                  	// #22
  41fb64:	bl	4018b0 <signal@plt>
  41fb68:	mov	x1, #0x0                   	// #0
  41fb6c:	mov	w0, #0x14                  	// #20
  41fb70:	bl	4018b0 <signal@plt>
  41fb74:	bl	4018f0 <getpid@plt>
  41fb78:	mov	w1, #0x14                  	// #20
  41fb7c:	bl	401840 <kill@plt>
  41fb80:	adrp	x0, 41f000 <error@@Base+0x3ca4>
  41fb84:	add	x1, x0, #0x974
  41fb88:	mov	w0, #0x14                  	// #20
  41fb8c:	bl	4018b0 <signal@plt>
  41fb90:	mov	w0, #0x1                   	// #1
  41fb94:	bl	402594 <setlocale@plt+0x974>
  41fb98:	bl	403e6c <setlocale@plt+0x224c>
  41fb9c:	adrp	x0, 445000 <PC+0x4788>
  41fba0:	add	x0, x0, #0x21c
  41fba4:	mov	w1, #0x1                   	// #1
  41fba8:	str	w1, [x0]
  41fbac:	ldr	w0, [sp, #28]
  41fbb0:	orr	w0, w0, #0x4
  41fbb4:	str	w0, [sp, #28]
  41fbb8:	ldr	w0, [sp, #28]
  41fbbc:	and	w0, w0, #0x4
  41fbc0:	cmp	w0, #0x0
  41fbc4:	b.eq	41fc60 <winch@@Base+0x290>  // b.none
  41fbc8:	adrp	x0, 445000 <PC+0x4788>
  41fbcc:	add	x0, x0, #0x1d4
  41fbd0:	ldr	w0, [x0]
  41fbd4:	str	w0, [sp, #24]
  41fbd8:	adrp	x0, 445000 <PC+0x4788>
  41fbdc:	add	x0, x0, #0x1c8
  41fbe0:	ldr	w0, [x0]
  41fbe4:	str	w0, [sp, #20]
  41fbe8:	bl	403054 <setlocale@plt+0x1434>
  41fbec:	adrp	x0, 445000 <PC+0x4788>
  41fbf0:	add	x0, x0, #0x1d4
  41fbf4:	ldr	w0, [x0]
  41fbf8:	ldr	w1, [sp, #24]
  41fbfc:	cmp	w1, w0
  41fc00:	b.ne	41fc1c <winch@@Base+0x24c>  // b.any
  41fc04:	adrp	x0, 445000 <PC+0x4788>
  41fc08:	add	x0, x0, #0x1c8
  41fc0c:	ldr	w0, [x0]
  41fc10:	ldr	w1, [sp, #20]
  41fc14:	cmp	w1, w0
  41fc18:	b.eq	41fc50 <winch@@Base+0x280>  // b.none
  41fc1c:	adrp	x0, 445000 <PC+0x4788>
  41fc20:	add	x0, x0, #0x1c8
  41fc24:	ldr	w0, [x0]
  41fc28:	add	w0, w0, #0x1
  41fc2c:	lsr	w1, w0, #31
  41fc30:	add	w0, w1, w0
  41fc34:	asr	w0, w0, #1
  41fc38:	mov	w1, w0
  41fc3c:	adrp	x0, 445000 <PC+0x4788>
  41fc40:	add	x0, x0, #0x1b0
  41fc44:	str	w1, [x0]
  41fc48:	bl	418238 <clear@@Base+0x13fec>
  41fc4c:	bl	41849c <clear@@Base+0x14250>
  41fc50:	adrp	x0, 445000 <PC+0x4788>
  41fc54:	add	x0, x0, #0x21c
  41fc58:	mov	w1, #0x1                   	// #1
  41fc5c:	str	w1, [x0]
  41fc60:	ldr	w0, [sp, #28]
  41fc64:	and	w0, w0, #0x1
  41fc68:	cmp	w0, #0x0
  41fc6c:	b.eq	41fc94 <winch@@Base+0x2c4>  // b.none
  41fc70:	adrp	x0, 445000 <PC+0x4788>
  41fc74:	add	x0, x0, #0x2a8
  41fc78:	ldr	w0, [x0]
  41fc7c:	cmp	w0, #0x0
  41fc80:	b.eq	41fc94 <winch@@Base+0x2c4>  // b.none
  41fc84:	mov	w0, #0x2                   	// #2
  41fc88:	bl	4024f4 <setlocale@plt+0x8d4>
  41fc8c:	b	41fc94 <winch@@Base+0x2c4>
  41fc90:	nop
  41fc94:	ldp	x29, x30, [sp], #32
  41fc98:	ret
  41fc9c:	stp	x29, x30, [sp, #-32]!
  41fca0:	mov	x29, sp
  41fca4:	b	41fcf0 <winch@@Base+0x320>
  41fca8:	ldr	x0, [sp, #24]
  41fcac:	ldr	x0, [x0]
  41fcb0:	ldr	x1, [sp, #24]
  41fcb4:	ldr	x1, [x1, #8]
  41fcb8:	str	x1, [x0, #8]
  41fcbc:	ldr	x0, [sp, #24]
  41fcc0:	ldr	x0, [x0, #8]
  41fcc4:	ldr	x1, [sp, #24]
  41fcc8:	ldr	x1, [x1]
  41fccc:	str	x1, [x0]
  41fcd0:	ldr	x0, [sp, #24]
  41fcd4:	ldr	x0, [x0, #16]
  41fcd8:	bl	401a90 <free@plt>
  41fcdc:	ldr	x0, [sp, #24]
  41fce0:	ldr	x0, [x0, #32]
  41fce4:	bl	401a90 <free@plt>
  41fce8:	ldr	x0, [sp, #24]
  41fcec:	bl	401a90 <free@plt>
  41fcf0:	adrp	x0, 440000 <winch@@Base+0x20630>
  41fcf4:	add	x0, x0, #0x850
  41fcf8:	ldr	x0, [x0]
  41fcfc:	str	x0, [sp, #24]
  41fd00:	ldr	x1, [sp, #24]
  41fd04:	adrp	x0, 440000 <winch@@Base+0x20630>
  41fd08:	add	x0, x0, #0x850
  41fd0c:	cmp	x1, x0
  41fd10:	b.ne	41fca8 <winch@@Base+0x2d8>  // b.any
  41fd14:	adrp	x0, 445000 <PC+0x4788>
  41fd18:	add	x0, x0, #0x160
  41fd1c:	str	xzr, [x0]
  41fd20:	adrp	x0, 445000 <PC+0x4788>
  41fd24:	add	x0, x0, #0x15c
  41fd28:	str	wzr, [x0]
  41fd2c:	adrp	x0, 445000 <PC+0x4788>
  41fd30:	add	x0, x0, #0x15c
  41fd34:	ldr	w1, [x0]
  41fd38:	adrp	x0, 445000 <PC+0x4788>
  41fd3c:	add	x0, x0, #0x158
  41fd40:	str	w1, [x0]
  41fd44:	nop
  41fd48:	ldp	x29, x30, [sp], #32
  41fd4c:	ret
  41fd50:	stp	x29, x30, [sp, #-80]!
  41fd54:	mov	x29, sp
  41fd58:	str	x0, [sp, #56]
  41fd5c:	str	x1, [sp, #48]
  41fd60:	str	x2, [sp, #40]
  41fd64:	str	x3, [sp, #32]
  41fd68:	str	w4, [sp, #28]
  41fd6c:	mov	w1, #0x1                   	// #1
  41fd70:	mov	w0, #0x30                  	// #48
  41fd74:	bl	402344 <setlocale@plt+0x724>
  41fd78:	str	x0, [sp, #72]
  41fd7c:	ldr	x0, [sp, #48]
  41fd80:	bl	4017b0 <strlen@plt>
  41fd84:	add	w0, w0, #0x1
  41fd88:	mov	w1, #0x1                   	// #1
  41fd8c:	bl	402344 <setlocale@plt+0x724>
  41fd90:	mov	x1, x0
  41fd94:	ldr	x0, [sp, #72]
  41fd98:	str	x1, [x0, #16]
  41fd9c:	ldr	x0, [sp, #72]
  41fda0:	ldr	x0, [x0, #16]
  41fda4:	ldr	x1, [sp, #48]
  41fda8:	bl	401ac0 <strcpy@plt>
  41fdac:	ldr	x0, [sp, #72]
  41fdb0:	ldr	x1, [sp, #40]
  41fdb4:	str	x1, [x0, #24]
  41fdb8:	ldr	w0, [sp, #28]
  41fdbc:	and	w1, w0, #0xff
  41fdc0:	ldr	x0, [sp, #72]
  41fdc4:	strb	w1, [x0, #40]
  41fdc8:	ldr	x0, [sp, #32]
  41fdcc:	cmp	x0, #0x0
  41fdd0:	b.ne	41fde0 <winch@@Base+0x410>  // b.any
  41fdd4:	ldr	x0, [sp, #72]
  41fdd8:	str	xzr, [x0, #32]
  41fddc:	b	41fe10 <winch@@Base+0x440>
  41fde0:	ldr	x0, [sp, #32]
  41fde4:	bl	4017b0 <strlen@plt>
  41fde8:	add	w0, w0, #0x1
  41fdec:	mov	w1, #0x1                   	// #1
  41fdf0:	bl	402344 <setlocale@plt+0x724>
  41fdf4:	mov	x1, x0
  41fdf8:	ldr	x0, [sp, #72]
  41fdfc:	str	x1, [x0, #32]
  41fe00:	ldr	x0, [sp, #72]
  41fe04:	ldr	x0, [x0, #32]
  41fe08:	ldr	x1, [sp, #32]
  41fe0c:	bl	401ac0 <strcpy@plt>
  41fe10:	ldr	x0, [sp, #72]
  41fe14:	ldp	x29, x30, [sp], #80
  41fe18:	ret
  41fe1c:	stp	x29, x30, [sp, #-32]!
  41fe20:	mov	x29, sp
  41fe24:	adrp	x0, 440000 <winch@@Base+0x20630>
  41fe28:	add	x0, x0, #0x848
  41fe2c:	ldr	x2, [x0]
  41fe30:	adrp	x0, 427000 <winch@@Base+0x7630>
  41fe34:	add	x1, x0, #0x268
  41fe38:	mov	x0, x2
  41fe3c:	bl	401a70 <strcmp@plt>
  41fe40:	cmp	w0, #0x0
  41fe44:	b.ne	41fe50 <winch@@Base+0x480>  // b.any
  41fe48:	mov	w0, #0x2                   	// #2
  41fe4c:	b	41ff38 <winch@@Base+0x568>
  41fe50:	adrp	x0, 440000 <winch@@Base+0x20630>
  41fe54:	add	x0, x0, #0x848
  41fe58:	ldr	x2, [x0]
  41fe5c:	adrp	x0, 427000 <winch@@Base+0x7630>
  41fe60:	add	x1, x0, #0x270
  41fe64:	mov	x0, x2
  41fe68:	bl	401a70 <strcmp@plt>
  41fe6c:	cmp	w0, #0x0
  41fe70:	b.ne	41fe7c <winch@@Base+0x4ac>  // b.any
  41fe74:	mov	w0, #0x3                   	// #3
  41fe78:	b	41ff38 <winch@@Base+0x568>
  41fe7c:	adrp	x0, 440000 <winch@@Base+0x20630>
  41fe80:	add	x0, x0, #0x848
  41fe84:	ldr	x2, [x0]
  41fe88:	adrp	x0, 427000 <winch@@Base+0x7630>
  41fe8c:	add	x1, x0, #0x278
  41fe90:	mov	x0, x2
  41fe94:	bl	401a70 <strcmp@plt>
  41fe98:	cmp	w0, #0x0
  41fe9c:	b.ne	41fea8 <winch@@Base+0x4d8>  // b.any
  41fea0:	mov	w0, #0x4                   	// #4
  41fea4:	b	41ff38 <winch@@Base+0x568>
  41fea8:	adrp	x0, 440000 <winch@@Base+0x20630>
  41feac:	add	x0, x0, #0x848
  41feb0:	ldr	x2, [x0]
  41feb4:	adrp	x0, 427000 <winch@@Base+0x7630>
  41feb8:	add	x1, x0, #0x280
  41febc:	mov	x0, x2
  41fec0:	bl	401a70 <strcmp@plt>
  41fec4:	cmp	w0, #0x0
  41fec8:	b.ne	41fed4 <winch@@Base+0x504>  // b.any
  41fecc:	mov	w0, #0x5                   	// #5
  41fed0:	b	41ff38 <winch@@Base+0x568>
  41fed4:	adrp	x0, 440000 <winch@@Base+0x20630>
  41fed8:	add	x0, x0, #0x848
  41fedc:	ldr	x2, [x0]
  41fee0:	adrp	x0, 427000 <winch@@Base+0x7630>
  41fee4:	add	x1, x0, #0x288
  41fee8:	mov	x0, x2
  41feec:	bl	401a70 <strcmp@plt>
  41fef0:	cmp	w0, #0x0
  41fef4:	b.ne	41ff00 <winch@@Base+0x530>  // b.any
  41fef8:	mov	w0, #0x1                   	// #1
  41fefc:	b	41ff38 <winch@@Base+0x568>
  41ff00:	adrp	x0, 440000 <winch@@Base+0x20630>
  41ff04:	add	x0, x0, #0x848
  41ff08:	ldr	x0, [x0]
  41ff0c:	mov	w1, #0x0                   	// #0
  41ff10:	bl	401930 <open@plt>
  41ff14:	str	w0, [sp, #28]
  41ff18:	ldr	w0, [sp, #28]
  41ff1c:	cmp	w0, #0x0
  41ff20:	b.lt	41ff34 <winch@@Base+0x564>  // b.tstop
  41ff24:	ldr	w0, [sp, #28]
  41ff28:	bl	401a30 <close@plt>
  41ff2c:	mov	w0, #0x0                   	// #0
  41ff30:	b	41ff38 <winch@@Base+0x568>
  41ff34:	mov	w0, #0x2                   	// #2
  41ff38:	ldp	x29, x30, [sp], #32
  41ff3c:	ret
  41ff40:	stp	x29, x30, [sp, #-48]!
  41ff44:	mov	x29, sp
  41ff48:	str	x0, [sp, #24]
  41ff4c:	bl	41fe1c <winch@@Base+0x44c>
  41ff50:	str	w0, [sp, #40]
  41ff54:	ldr	w0, [sp, #40]
  41ff58:	cmp	w0, #0x0
  41ff5c:	b.ne	41ff70 <winch@@Base+0x5a0>  // b.any
  41ff60:	ldr	x0, [sp, #24]
  41ff64:	bl	420118 <winch@@Base+0x748>
  41ff68:	str	w0, [sp, #44]
  41ff6c:	b	41ff80 <winch@@Base+0x5b0>
  41ff70:	ldr	w1, [sp, #40]
  41ff74:	ldr	x0, [sp, #24]
  41ff78:	bl	420718 <winch@@Base+0xd48>
  41ff7c:	str	w0, [sp, #44]
  41ff80:	ldr	w0, [sp, #44]
  41ff84:	cmp	w0, #0x4
  41ff88:	b.eq	420020 <winch@@Base+0x650>  // b.none
  41ff8c:	ldr	w0, [sp, #44]
  41ff90:	cmp	w0, #0x4
  41ff94:	b.hi	420024 <winch@@Base+0x654>  // b.pmore
  41ff98:	ldr	w0, [sp, #44]
  41ff9c:	cmp	w0, #0x3
  41ffa0:	b.eq	42000c <winch@@Base+0x63c>  // b.none
  41ffa4:	ldr	w0, [sp, #44]
  41ffa8:	cmp	w0, #0x3
  41ffac:	b.hi	420024 <winch@@Base+0x654>  // b.pmore
  41ffb0:	ldr	w0, [sp, #44]
  41ffb4:	cmp	w0, #0x2
  41ffb8:	b.eq	41fff8 <winch@@Base+0x628>  // b.none
  41ffbc:	ldr	w0, [sp, #44]
  41ffc0:	cmp	w0, #0x2
  41ffc4:	b.hi	420024 <winch@@Base+0x654>  // b.pmore
  41ffc8:	ldr	w0, [sp, #44]
  41ffcc:	cmp	w0, #0x0
  41ffd0:	b.eq	420020 <winch@@Base+0x650>  // b.none
  41ffd4:	ldr	w0, [sp, #44]
  41ffd8:	cmp	w0, #0x1
  41ffdc:	b.eq	41ffe4 <winch@@Base+0x614>  // b.none
  41ffe0:	b	420024 <winch@@Base+0x654>
  41ffe4:	mov	x1, #0x0                   	// #0
  41ffe8:	adrp	x0, 427000 <winch@@Base+0x7630>
  41ffec:	add	x0, x0, #0x290
  41fff0:	bl	41b35c <error@@Base>
  41fff4:	b	420024 <winch@@Base+0x654>
  41fff8:	mov	x1, #0x0                   	// #0
  41fffc:	adrp	x0, 427000 <winch@@Base+0x7630>
  420000:	add	x0, x0, #0x2a0
  420004:	bl	41b35c <error@@Base>
  420008:	b	420024 <winch@@Base+0x654>
  42000c:	mov	x1, #0x0                   	// #0
  420010:	adrp	x0, 427000 <winch@@Base+0x7630>
  420014:	add	x0, x0, #0x2c0
  420018:	bl	41b35c <error@@Base>
  42001c:	b	420024 <winch@@Base+0x654>
  420020:	nop
  420024:	nop
  420028:	ldp	x29, x30, [sp], #48
  42002c:	ret
  420030:	stp	x29, x30, [sp, #-16]!
  420034:	mov	x29, sp
  420038:	adrp	x0, 445000 <PC+0x4788>
  42003c:	add	x0, x0, #0x160
  420040:	ldr	x0, [x0]
  420044:	cmp	x0, #0x0
  420048:	b.ne	420054 <winch@@Base+0x684>  // b.any
  42004c:	mov	x0, #0xffffffffffffffff    	// #-1
  420050:	b	420078 <winch@@Base+0x6a8>
  420054:	adrp	x0, 445000 <PC+0x4788>
  420058:	add	x0, x0, #0x160
  42005c:	ldr	x0, [x0]
  420060:	ldr	x0, [x0, #24]
  420064:	cmp	x0, #0x0
  420068:	b.eq	420074 <winch@@Base+0x6a4>  // b.none
  42006c:	bl	420ce8 <winch@@Base+0x1318>
  420070:	b	420078 <winch@@Base+0x6a8>
  420074:	bl	420588 <winch@@Base+0xbb8>
  420078:	ldp	x29, x30, [sp], #16
  42007c:	ret
  420080:	stp	x29, x30, [sp, #-48]!
  420084:	mov	x29, sp
  420088:	str	w0, [sp, #28]
  42008c:	str	xzr, [sp, #40]
  420090:	b	42009c <winch@@Base+0x6cc>
  420094:	bl	420b38 <winch@@Base+0x1168>
  420098:	str	x0, [sp, #40]
  42009c:	ldr	w0, [sp, #28]
  4200a0:	sub	w1, w0, #0x1
  4200a4:	str	w1, [sp, #28]
  4200a8:	cmp	w0, #0x0
  4200ac:	b.gt	420094 <winch@@Base+0x6c4>
  4200b0:	ldr	x0, [sp, #40]
  4200b4:	ldp	x29, x30, [sp], #48
  4200b8:	ret
  4200bc:	stp	x29, x30, [sp, #-48]!
  4200c0:	mov	x29, sp
  4200c4:	str	w0, [sp, #28]
  4200c8:	str	xzr, [sp, #40]
  4200cc:	b	4200d8 <winch@@Base+0x708>
  4200d0:	bl	420c0c <winch@@Base+0x123c>
  4200d4:	str	x0, [sp, #40]
  4200d8:	ldr	w0, [sp, #28]
  4200dc:	sub	w1, w0, #0x1
  4200e0:	str	w1, [sp, #28]
  4200e4:	cmp	w0, #0x0
  4200e8:	b.gt	4200d0 <winch@@Base+0x700>
  4200ec:	ldr	x0, [sp, #40]
  4200f0:	ldp	x29, x30, [sp], #48
  4200f4:	ret
  4200f8:	adrp	x0, 445000 <PC+0x4788>
  4200fc:	add	x0, x0, #0x158
  420100:	ldr	w0, [x0]
  420104:	ret
  420108:	adrp	x0, 445000 <PC+0x4788>
  42010c:	add	x0, x0, #0x15c
  420110:	ldr	w0, [x0]
  420114:	ret
  420118:	sub	sp, sp, #0x470
  42011c:	stp	x29, x30, [sp]
  420120:	mov	x29, sp
  420124:	str	x0, [sp, #24]
  420128:	adrp	x0, 440000 <winch@@Base+0x20630>
  42012c:	add	x0, x0, #0x848
  420130:	ldr	x0, [x0]
  420134:	bl	40fe70 <clear@@Base+0xbc24>
  420138:	str	x0, [sp, #1064]
  42013c:	ldr	x2, [sp, #1064]
  420140:	adrp	x0, 427000 <winch@@Base+0x7630>
  420144:	add	x1, x0, #0x2d8
  420148:	mov	x0, x2
  42014c:	bl	401910 <fopen@plt>
  420150:	str	x0, [sp, #1104]
  420154:	ldr	x0, [sp, #1064]
  420158:	bl	401a90 <free@plt>
  42015c:	ldr	x0, [sp, #1104]
  420160:	cmp	x0, #0x0
  420164:	b.ne	420170 <winch@@Base+0x7a0>  // b.any
  420168:	mov	w0, #0x1                   	// #1
  42016c:	b	420470 <winch@@Base+0xaa0>
  420170:	bl	41fc9c <winch@@Base+0x2cc>
  420174:	adrp	x0, 445000 <PC+0x4788>
  420178:	add	x0, x0, #0x158
  42017c:	str	wzr, [x0]
  420180:	ldr	x0, [sp, #24]
  420184:	bl	4017b0 <strlen@plt>
  420188:	str	w0, [sp, #1100]
  42018c:	b	420408 <winch@@Base+0xa38>
  420190:	ldrb	w0, [sp, #32]
  420194:	cmp	w0, #0x21
  420198:	b.ne	4201a0 <winch@@Base+0x7d0>  // b.any
  42019c:	b	420408 <winch@@Base+0xa38>
  4201a0:	ldrsw	x1, [sp, #1100]
  4201a4:	add	x0, sp, #0x20
  4201a8:	mov	x2, x1
  4201ac:	mov	x1, x0
  4201b0:	ldr	x0, [sp, #24]
  4201b4:	bl	401960 <strncmp@plt>
  4201b8:	cmp	w0, #0x0
  4201bc:	b.ne	420408 <winch@@Base+0xa38>  // b.any
  4201c0:	ldrsw	x0, [sp, #1100]
  4201c4:	add	x1, sp, #0x20
  4201c8:	ldrb	w0, [x1, x0]
  4201cc:	cmp	w0, #0x20
  4201d0:	b.eq	4201ec <winch@@Base+0x81c>  // b.none
  4201d4:	ldrsw	x0, [sp, #1100]
  4201d8:	add	x1, sp, #0x20
  4201dc:	ldrb	w0, [x1, x0]
  4201e0:	cmp	w0, #0x9
  4201e4:	b.eq	4201ec <winch@@Base+0x81c>  // b.none
  4201e8:	b	420408 <winch@@Base+0xa38>
  4201ec:	str	xzr, [sp, #1120]
  4201f0:	ldrsw	x0, [sp, #1100]
  4201f4:	add	x1, sp, #0x20
  4201f8:	add	x0, x1, x0
  4201fc:	bl	40239c <setlocale@plt+0x77c>
  420200:	str	x0, [sp, #1064]
  420204:	ldr	x0, [sp, #1064]
  420208:	ldrb	w0, [x0]
  42020c:	cmp	w0, #0x0
  420210:	b.ne	420218 <winch@@Base+0x848>  // b.any
  420214:	b	420408 <winch@@Base+0xa38>
  420218:	ldr	x0, [sp, #1064]
  42021c:	str	x0, [sp, #1088]
  420220:	b	420230 <winch@@Base+0x860>
  420224:	ldr	x0, [sp, #1064]
  420228:	add	x0, x0, #0x1
  42022c:	str	x0, [sp, #1064]
  420230:	ldr	x0, [sp, #1064]
  420234:	ldrb	w0, [x0]
  420238:	cmp	w0, #0x20
  42023c:	b.eq	420260 <winch@@Base+0x890>  // b.none
  420240:	ldr	x0, [sp, #1064]
  420244:	ldrb	w0, [x0]
  420248:	cmp	w0, #0x9
  42024c:	b.eq	420260 <winch@@Base+0x890>  // b.none
  420250:	ldr	x0, [sp, #1064]
  420254:	ldrb	w0, [x0]
  420258:	cmp	w0, #0x0
  42025c:	b.ne	420224 <winch@@Base+0x854>  // b.any
  420260:	ldr	x0, [sp, #1064]
  420264:	add	x1, x0, #0x1
  420268:	str	x1, [sp, #1064]
  42026c:	strb	wzr, [x0]
  420270:	ldr	x0, [sp, #1064]
  420274:	bl	40239c <setlocale@plt+0x77c>
  420278:	str	x0, [sp, #1064]
  42027c:	ldr	x0, [sp, #1064]
  420280:	ldrb	w0, [x0]
  420284:	cmp	w0, #0x0
  420288:	b.ne	420290 <winch@@Base+0x8c0>  // b.any
  42028c:	b	420408 <winch@@Base+0xa38>
  420290:	str	wzr, [sp, #1116]
  420294:	add	x1, sp, #0x424
  420298:	add	x0, sp, #0x428
  42029c:	mov	x2, x1
  4202a0:	mov	x1, #0x0                   	// #0
  4202a4:	bl	41a130 <clear@@Base+0x15ee4>
  4202a8:	sxtw	x0, w0
  4202ac:	str	x0, [sp, #1128]
  4202b0:	ldr	w0, [sp, #1060]
  4202b4:	cmp	w0, #0x0
  4202b8:	b.eq	420388 <winch@@Base+0x9b8>  // b.none
  4202bc:	str	xzr, [sp, #1128]
  4202c0:	ldr	x0, [sp, #1064]
  4202c4:	add	x1, x0, #0x1
  4202c8:	str	x1, [sp, #1064]
  4202cc:	ldrb	w0, [x0]
  4202d0:	str	w0, [sp, #1084]
  4202d4:	ldr	x0, [sp, #1064]
  4202d8:	ldrb	w0, [x0]
  4202dc:	cmp	w0, #0x5e
  4202e0:	b.ne	4202f0 <winch@@Base+0x920>  // b.any
  4202e4:	ldr	x0, [sp, #1064]
  4202e8:	add	x0, x0, #0x1
  4202ec:	str	x0, [sp, #1064]
  4202f0:	ldr	x0, [sp, #1064]
  4202f4:	str	x0, [sp, #1120]
  4202f8:	b	420324 <winch@@Base+0x954>
  4202fc:	ldr	x0, [sp, #1064]
  420300:	ldrb	w0, [x0]
  420304:	cmp	w0, #0x5c
  420308:	b.ne	420318 <winch@@Base+0x948>  // b.any
  42030c:	ldr	x0, [sp, #1064]
  420310:	add	x0, x0, #0x1
  420314:	str	x0, [sp, #1064]
  420318:	ldr	x0, [sp, #1064]
  42031c:	add	x0, x0, #0x1
  420320:	str	x0, [sp, #1064]
  420324:	ldr	x0, [sp, #1064]
  420328:	ldrb	w0, [x0]
  42032c:	mov	w1, w0
  420330:	ldr	w0, [sp, #1084]
  420334:	cmp	w0, w1
  420338:	b.eq	42034c <winch@@Base+0x97c>  // b.none
  42033c:	ldr	x0, [sp, #1064]
  420340:	ldrb	w0, [x0]
  420344:	cmp	w0, #0x0
  420348:	b.ne	4202fc <winch@@Base+0x92c>  // b.any
  42034c:	ldr	x0, [sp, #1064]
  420350:	sub	x0, x0, #0x1
  420354:	ldrb	w0, [x0]
  420358:	cmp	w0, #0x24
  42035c:	cset	w0, eq  // eq = none
  420360:	and	w0, w0, #0xff
  420364:	str	w0, [sp, #1116]
  420368:	ldr	w0, [sp, #1116]
  42036c:	cmp	w0, #0x0
  420370:	b.eq	420380 <winch@@Base+0x9b0>  // b.none
  420374:	ldr	x0, [sp, #1064]
  420378:	sub	x0, x0, #0x1
  42037c:	str	x0, [sp, #1064]
  420380:	ldr	x0, [sp, #1064]
  420384:	strb	wzr, [x0]
  420388:	ldr	w4, [sp, #1116]
  42038c:	ldr	x3, [sp, #1120]
  420390:	ldr	x2, [sp, #1128]
  420394:	ldr	x1, [sp, #1088]
  420398:	ldr	x0, [sp, #24]
  42039c:	bl	41fd50 <winch@@Base+0x380>
  4203a0:	str	x0, [sp, #1072]
  4203a4:	ldr	x0, [sp, #1072]
  4203a8:	adrp	x1, 440000 <winch@@Base+0x20630>
  4203ac:	add	x1, x1, #0x850
  4203b0:	str	x1, [x0]
  4203b4:	adrp	x0, 440000 <winch@@Base+0x20630>
  4203b8:	add	x0, x0, #0x850
  4203bc:	ldr	x1, [x0, #8]
  4203c0:	ldr	x0, [sp, #1072]
  4203c4:	str	x1, [x0, #8]
  4203c8:	adrp	x0, 440000 <winch@@Base+0x20630>
  4203cc:	add	x0, x0, #0x850
  4203d0:	ldr	x0, [x0, #8]
  4203d4:	ldr	x1, [sp, #1072]
  4203d8:	str	x1, [x0]
  4203dc:	adrp	x0, 440000 <winch@@Base+0x20630>
  4203e0:	add	x0, x0, #0x850
  4203e4:	ldr	x1, [sp, #1072]
  4203e8:	str	x1, [x0, #8]
  4203ec:	adrp	x0, 445000 <PC+0x4788>
  4203f0:	add	x0, x0, #0x158
  4203f4:	ldr	w0, [x0]
  4203f8:	add	w1, w0, #0x1
  4203fc:	adrp	x0, 445000 <PC+0x4788>
  420400:	add	x0, x0, #0x158
  420404:	str	w1, [x0]
  420408:	add	x0, sp, #0x20
  42040c:	ldr	x2, [sp, #1104]
  420410:	mov	w1, #0x400                 	// #1024
  420414:	bl	401bf0 <fgets@plt>
  420418:	cmp	x0, #0x0
  42041c:	b.ne	420190 <winch@@Base+0x7c0>  // b.any
  420420:	ldr	x0, [sp, #1104]
  420424:	bl	4018c0 <fclose@plt>
  420428:	adrp	x0, 445000 <PC+0x4788>
  42042c:	add	x0, x0, #0x158
  420430:	ldr	w0, [x0]
  420434:	cmp	w0, #0x0
  420438:	b.ne	420444 <winch@@Base+0xa74>  // b.any
  42043c:	mov	w0, #0x2                   	// #2
  420440:	b	420470 <winch@@Base+0xaa0>
  420444:	adrp	x0, 440000 <winch@@Base+0x20630>
  420448:	add	x0, x0, #0x850
  42044c:	ldr	x1, [x0]
  420450:	adrp	x0, 445000 <PC+0x4788>
  420454:	add	x0, x0, #0x160
  420458:	str	x1, [x0]
  42045c:	adrp	x0, 445000 <PC+0x4788>
  420460:	add	x0, x0, #0x15c
  420464:	mov	w1, #0x1                   	// #1
  420468:	str	w1, [x0]
  42046c:	mov	w0, #0x0                   	// #0
  420470:	ldp	x29, x30, [sp]
  420474:	add	sp, sp, #0x470
  420478:	ret
  42047c:	stp	x29, x30, [sp, #-16]!
  420480:	mov	x29, sp
  420484:	adrp	x0, 445000 <PC+0x4788>
  420488:	add	x0, x0, #0x160
  42048c:	ldr	x0, [x0]
  420490:	cmp	x0, #0x0
  420494:	b.ne	4204a0 <winch@@Base+0xad0>  // b.any
  420498:	mov	w0, #0x1                   	// #1
  42049c:	b	4204b4 <winch@@Base+0xae4>
  4204a0:	adrp	x0, 445000 <PC+0x4788>
  4204a4:	add	x0, x0, #0x160
  4204a8:	ldr	x0, [x0]
  4204ac:	ldr	x0, [x0, #16]
  4204b0:	bl	40f0cc <clear@@Base+0xae80>
  4204b4:	ldp	x29, x30, [sp], #16
  4204b8:	ret
  4204bc:	stp	x29, x30, [sp, #-64]!
  4204c0:	mov	x29, sp
  4204c4:	str	x19, [sp, #16]
  4204c8:	str	x0, [sp, #40]
  4204cc:	str	x1, [sp, #32]
  4204d0:	adrp	x0, 445000 <PC+0x4788>
  4204d4:	add	x0, x0, #0x160
  4204d8:	ldr	x0, [x0]
  4204dc:	ldr	x0, [x0, #32]
  4204e0:	bl	4017b0 <strlen@plt>
  4204e4:	str	w0, [sp, #60]
  4204e8:	adrp	x0, 445000 <PC+0x4788>
  4204ec:	add	x0, x0, #0x160
  4204f0:	ldr	x0, [x0]
  4204f4:	ldr	x0, [x0, #32]
  4204f8:	ldrsw	x1, [sp, #60]
  4204fc:	mov	x2, x1
  420500:	ldr	x1, [sp, #40]
  420504:	bl	401960 <strncmp@plt>
  420508:	cmp	w0, #0x0
  42050c:	b.ne	420578 <winch@@Base+0xba8>  // b.any
  420510:	adrp	x0, 445000 <PC+0x4788>
  420514:	add	x0, x0, #0x160
  420518:	ldr	x0, [x0]
  42051c:	ldrb	w0, [x0, #40]
  420520:	cmp	w0, #0x0
  420524:	b.eq	420558 <winch@@Base+0xb88>  // b.none
  420528:	ldrsw	x0, [sp, #60]
  42052c:	ldr	x1, [sp, #40]
  420530:	add	x0, x1, x0
  420534:	ldrb	w0, [x0]
  420538:	cmp	w0, #0x0
  42053c:	b.eq	420558 <winch@@Base+0xb88>  // b.none
  420540:	ldrsw	x0, [sp, #60]
  420544:	ldr	x1, [sp, #40]
  420548:	add	x0, x1, x0
  42054c:	ldrb	w0, [x0]
  420550:	cmp	w0, #0xd
  420554:	b.ne	420578 <winch@@Base+0xba8>  // b.any
  420558:	adrp	x0, 445000 <PC+0x4788>
  42055c:	add	x0, x0, #0x160
  420560:	ldr	x19, [x0]
  420564:	ldr	x0, [sp, #32]
  420568:	bl	4167e8 <clear@@Base+0x1259c>
  42056c:	str	x0, [x19, #24]
  420570:	mov	w0, #0x1                   	// #1
  420574:	b	42057c <winch@@Base+0xbac>
  420578:	mov	w0, #0x0                   	// #0
  42057c:	ldr	x19, [sp, #16]
  420580:	ldp	x29, x30, [sp], #64
  420584:	ret
  420588:	stp	x29, x30, [sp, #-96]!
  42058c:	mov	x29, sp
  420590:	str	xzr, [sp, #88]
  420594:	ldr	x0, [sp, #88]
  420598:	bl	4167e8 <clear@@Base+0x1259c>
  42059c:	str	x0, [sp, #72]
  4205a0:	str	wzr, [sp, #68]
  4205a4:	b	420700 <winch@@Base+0xd30>
  4205a8:	adrp	x0, 445000 <PC+0x4788>
  4205ac:	add	x0, x0, #0x300
  4205b0:	ldr	w0, [x0]
  4205b4:	and	w0, w0, #0x3
  4205b8:	cmp	w0, #0x0
  4205bc:	b.eq	4205c8 <winch@@Base+0xbf8>  // b.none
  4205c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4205c4:	b	420710 <winch@@Base+0xd40>
  4205c8:	ldr	x0, [sp, #88]
  4205cc:	str	x0, [sp, #80]
  4205d0:	add	x1, sp, #0x24
  4205d4:	add	x0, sp, #0x18
  4205d8:	mov	x2, x1
  4205dc:	mov	x1, x0
  4205e0:	ldr	x0, [sp, #88]
  4205e4:	bl	415ee4 <clear@@Base+0x11c98>
  4205e8:	str	x0, [sp, #88]
  4205ec:	ldr	x0, [sp, #72]
  4205f0:	cmp	x0, #0x0
  4205f4:	b.eq	420604 <winch@@Base+0xc34>  // b.none
  4205f8:	ldr	x0, [sp, #72]
  4205fc:	add	x0, x0, #0x1
  420600:	str	x0, [sp, #72]
  420604:	ldr	x0, [sp, #88]
  420608:	cmn	x0, #0x1
  42060c:	b.ne	420628 <winch@@Base+0xc58>  // b.any
  420610:	mov	x1, #0x0                   	// #0
  420614:	adrp	x0, 427000 <winch@@Base+0x7630>
  420618:	add	x0, x0, #0x2e0
  42061c:	bl	41b35c <error@@Base>
  420620:	mov	x0, #0xffffffffffffffff    	// #-1
  420624:	b	420710 <winch@@Base+0xd40>
  420628:	adrp	x0, 445000 <PC+0x4788>
  42062c:	add	x0, x0, #0x244
  420630:	ldr	w0, [x0]
  420634:	cmp	w0, #0x0
  420638:	b.eq	420648 <winch@@Base+0xc78>  // b.none
  42063c:	ldr	x1, [sp, #88]
  420640:	ldr	x0, [sp, #72]
  420644:	bl	4164ac <clear@@Base+0x12260>
  420648:	adrp	x0, 445000 <PC+0x4788>
  42064c:	add	x0, x0, #0x2a0
  420650:	ldr	w0, [x0]
  420654:	cmp	w0, #0x2
  420658:	b.eq	42067c <winch@@Base+0xcac>  // b.none
  42065c:	ldr	x0, [sp, #24]
  420660:	ldr	x1, [sp, #80]
  420664:	bl	4204bc <winch@@Base+0xaec>
  420668:	cmp	w0, #0x0
  42066c:	b.eq	420700 <winch@@Base+0xd30>  // b.none
  420670:	mov	w0, #0x1                   	// #1
  420674:	str	w0, [sp, #68]
  420678:	b	420700 <winch@@Base+0xd30>
  42067c:	mov	w0, #0x8                   	// #8
  420680:	str	w0, [sp, #64]
  420684:	ldr	w0, [sp, #36]
  420688:	ldr	w1, [sp, #64]
  42068c:	bl	40d770 <clear@@Base+0x9524>
  420690:	str	w0, [sp, #60]
  420694:	ldr	w0, [sp, #60]
  420698:	bl	40d7ac <clear@@Base+0x9560>
  42069c:	str	x0, [sp, #48]
  4206a0:	ldr	w0, [sp, #60]
  4206a4:	mov	w1, w0
  4206a8:	mov	w0, #0x1                   	// #1
  4206ac:	bl	402344 <setlocale@plt+0x724>
  4206b0:	str	x0, [sp, #40]
  4206b4:	ldr	x0, [sp, #24]
  4206b8:	add	x1, sp, #0x24
  4206bc:	ldr	w4, [sp, #64]
  4206c0:	mov	x3, x1
  4206c4:	ldr	x2, [sp, #48]
  4206c8:	mov	x1, x0
  4206cc:	ldr	x0, [sp, #40]
  4206d0:	bl	40d814 <clear@@Base+0x95c8>
  4206d4:	ldr	x1, [sp, #80]
  4206d8:	ldr	x0, [sp, #40]
  4206dc:	bl	4204bc <winch@@Base+0xaec>
  4206e0:	cmp	w0, #0x0
  4206e4:	b.eq	4206f0 <winch@@Base+0xd20>  // b.none
  4206e8:	mov	w0, #0x1                   	// #1
  4206ec:	str	w0, [sp, #68]
  4206f0:	ldr	x0, [sp, #48]
  4206f4:	bl	401a90 <free@plt>
  4206f8:	ldr	x0, [sp, #40]
  4206fc:	bl	401a90 <free@plt>
  420700:	ldr	w0, [sp, #68]
  420704:	cmp	w0, #0x0
  420708:	b.eq	4205a8 <winch@@Base+0xbd8>  // b.none
  42070c:	ldr	x0, [sp, #80]
  420710:	ldp	x29, x30, [sp], #96
  420714:	ret
  420718:	stp	x29, x30, [sp, #-384]!
  42071c:	mov	x29, sp
  420720:	stp	x19, x20, [sp, #16]
  420724:	str	x0, [sp, #40]
  420728:	str	w1, [sp, #36]
  42072c:	ldr	w0, [sp, #36]
  420730:	cmp	w0, #0x1
  420734:	b.eq	42074c <winch@@Base+0xd7c>  // b.none
  420738:	ldr	x0, [sp, #40]
  42073c:	cmp	x0, #0x0
  420740:	b.ne	42074c <winch@@Base+0xd7c>  // b.any
  420744:	mov	w0, #0x1                   	// #1
  420748:	b	420b2c <winch@@Base+0x115c>
  42074c:	bl	41fc9c <winch@@Base+0x2cc>
  420750:	adrp	x0, 445000 <PC+0x4788>
  420754:	add	x0, x0, #0x158
  420758:	str	wzr, [x0]
  42075c:	ldr	w0, [sp, #36]
  420760:	cmp	w0, #0x1
  420764:	b.ne	420790 <winch@@Base+0xdc0>  // b.any
  420768:	adrp	x0, 440000 <winch@@Base+0x20630>
  42076c:	add	x0, x0, #0x870
  420770:	ldr	x0, [x0]
  420774:	str	x0, [sp, #376]
  420778:	adrp	x0, 440000 <winch@@Base+0x20630>
  42077c:	add	x0, x0, #0x848
  420780:	adrp	x1, 440000 <winch@@Base+0x20630>
  420784:	add	x1, x1, #0x840
  420788:	str	x1, [x0]
  42078c:	b	4208f0 <winch@@Base+0xf20>
  420790:	adrp	x0, 427000 <winch@@Base+0x7630>
  420794:	add	x0, x0, #0x2f0
  420798:	bl	40e4d8 <clear@@Base+0xa28c>
  42079c:	str	x0, [sp, #352]
  4207a0:	ldr	x0, [sp, #352]
  4207a4:	bl	40e588 <clear@@Base+0xa33c>
  4207a8:	cmp	w0, #0x0
  4207ac:	b.eq	4207b8 <winch@@Base+0xde8>  // b.none
  4207b0:	mov	w0, #0x1                   	// #1
  4207b4:	b	420b2c <winch@@Base+0x115c>
  4207b8:	ldr	w0, [sp, #36]
  4207bc:	cmp	w0, #0x5
  4207c0:	b.eq	420834 <winch@@Base+0xe64>  // b.none
  4207c4:	ldr	w0, [sp, #36]
  4207c8:	cmp	w0, #0x5
  4207cc:	b.gt	420844 <winch@@Base+0xe74>
  4207d0:	ldr	w0, [sp, #36]
  4207d4:	cmp	w0, #0x4
  4207d8:	b.eq	420824 <winch@@Base+0xe54>  // b.none
  4207dc:	ldr	w0, [sp, #36]
  4207e0:	cmp	w0, #0x4
  4207e4:	b.gt	420844 <winch@@Base+0xe74>
  4207e8:	ldr	w0, [sp, #36]
  4207ec:	cmp	w0, #0x2
  4207f0:	b.eq	420804 <winch@@Base+0xe34>  // b.none
  4207f4:	ldr	w0, [sp, #36]
  4207f8:	cmp	w0, #0x3
  4207fc:	b.eq	420814 <winch@@Base+0xe44>  // b.none
  420800:	b	420844 <winch@@Base+0xe74>
  420804:	adrp	x0, 427000 <winch@@Base+0x7630>
  420808:	add	x0, x0, #0x300
  42080c:	str	x0, [sp, #368]
  420810:	b	42084c <winch@@Base+0xe7c>
  420814:	adrp	x0, 427000 <winch@@Base+0x7630>
  420818:	add	x0, x0, #0x2d8
  42081c:	str	x0, [sp, #368]
  420820:	b	42084c <winch@@Base+0xe7c>
  420824:	adrp	x0, 427000 <winch@@Base+0x7630>
  420828:	add	x0, x0, #0x308
  42082c:	str	x0, [sp, #368]
  420830:	b	42084c <winch@@Base+0xe7c>
  420834:	adrp	x0, 427000 <winch@@Base+0x7630>
  420838:	add	x0, x0, #0x310
  42083c:	str	x0, [sp, #368]
  420840:	b	42084c <winch@@Base+0xe7c>
  420844:	mov	w0, #0x3                   	// #3
  420848:	b	420b2c <winch@@Base+0x115c>
  42084c:	ldr	x0, [sp, #40]
  420850:	bl	4100c8 <clear@@Base+0xbe7c>
  420854:	str	x0, [sp, #360]
  420858:	ldr	x0, [sp, #360]
  42085c:	cmp	x0, #0x0
  420860:	b.ne	42086c <winch@@Base+0xe9c>  // b.any
  420864:	ldr	x0, [sp, #40]
  420868:	str	x0, [sp, #360]
  42086c:	ldr	x0, [sp, #352]
  420870:	bl	4017b0 <strlen@plt>
  420874:	mov	w19, w0
  420878:	ldr	x0, [sp, #368]
  42087c:	bl	4017b0 <strlen@plt>
  420880:	add	w19, w19, w0
  420884:	ldr	x0, [sp, #360]
  420888:	bl	4017b0 <strlen@plt>
  42088c:	add	w0, w19, w0
  420890:	add	w0, w0, #0x5
  420894:	mov	w1, #0x1                   	// #1
  420898:	bl	402344 <setlocale@plt+0x724>
  42089c:	str	x0, [sp, #344]
  4208a0:	ldr	x4, [sp, #360]
  4208a4:	ldr	x3, [sp, #368]
  4208a8:	ldr	x2, [sp, #352]
  4208ac:	adrp	x0, 427000 <winch@@Base+0x7630>
  4208b0:	add	x1, x0, #0x318
  4208b4:	ldr	x0, [sp, #344]
  4208b8:	bl	401820 <sprintf@plt>
  4208bc:	ldr	x1, [sp, #360]
  4208c0:	ldr	x0, [sp, #40]
  4208c4:	cmp	x1, x0
  4208c8:	b.eq	4208d4 <winch@@Base+0xf04>  // b.none
  4208cc:	ldr	x0, [sp, #360]
  4208d0:	bl	401a90 <free@plt>
  4208d4:	adrp	x0, 427000 <winch@@Base+0x7630>
  4208d8:	add	x1, x0, #0x2d8
  4208dc:	ldr	x0, [sp, #344]
  4208e0:	bl	401940 <popen@plt>
  4208e4:	str	x0, [sp, #376]
  4208e8:	ldr	x0, [sp, #344]
  4208ec:	bl	401a90 <free@plt>
  4208f0:	ldr	x0, [sp, #376]
  4208f4:	cmp	x0, #0x0
  4208f8:	b.eq	420adc <winch@@Base+0x110c>  // b.none
  4208fc:	b	420a5c <winch@@Base+0x108c>
  420900:	adrp	x0, 445000 <PC+0x4788>
  420904:	add	x0, x0, #0x300
  420908:	ldr	w0, [x0]
  42090c:	cmp	w0, #0x0
  420910:	b.eq	42093c <winch@@Base+0xf6c>  // b.none
  420914:	adrp	x0, 440000 <winch@@Base+0x20630>
  420918:	add	x0, x0, #0x870
  42091c:	ldr	x0, [x0]
  420920:	ldr	x1, [sp, #376]
  420924:	cmp	x1, x0
  420928:	b.eq	420934 <winch@@Base+0xf64>  // b.none
  42092c:	ldr	x0, [sp, #376]
  420930:	bl	401b90 <pclose@plt>
  420934:	mov	w0, #0x4                   	// #4
  420938:	b	420b2c <winch@@Base+0x115c>
  42093c:	add	x0, sp, #0x48
  420940:	bl	4017b0 <strlen@plt>
  420944:	str	w0, [sp, #340]
  420948:	ldr	w0, [sp, #340]
  42094c:	cmp	w0, #0x0
  420950:	b.le	420988 <winch@@Base+0xfb8>
  420954:	ldr	w0, [sp, #340]
  420958:	sub	w0, w0, #0x1
  42095c:	sxtw	x0, w0
  420960:	add	x1, sp, #0x48
  420964:	ldrb	w0, [x1, x0]
  420968:	cmp	w0, #0xa
  42096c:	b.ne	420988 <winch@@Base+0xfb8>  // b.any
  420970:	ldr	w0, [sp, #340]
  420974:	sub	w0, w0, #0x1
  420978:	sxtw	x0, w0
  42097c:	add	x1, sp, #0x48
  420980:	strb	wzr, [x1, x0]
  420984:	b	4209ac <winch@@Base+0xfdc>
  420988:	ldr	x0, [sp, #376]
  42098c:	bl	401990 <fgetc@plt>
  420990:	str	w0, [sp, #336]
  420994:	ldr	w0, [sp, #336]
  420998:	cmp	w0, #0xa
  42099c:	b.eq	4209ac <winch@@Base+0xfdc>  // b.none
  4209a0:	ldr	w0, [sp, #336]
  4209a4:	cmn	w0, #0x1
  4209a8:	b.ne	420988 <winch@@Base+0xfb8>  // b.any
  4209ac:	add	x3, sp, #0x30
  4209b0:	add	x2, sp, #0x38
  4209b4:	add	x1, sp, #0x40
  4209b8:	add	x0, sp, #0x48
  4209bc:	bl	420d28 <winch@@Base+0x1358>
  4209c0:	cmp	w0, #0x0
  4209c4:	b.ne	420a78 <winch@@Base+0x10a8>  // b.any
  4209c8:	ldr	x19, [sp, #64]
  4209cc:	ldr	x20, [sp, #56]
  4209d0:	ldr	x0, [sp, #48]
  4209d4:	bl	4018e0 <atoi@plt>
  4209d8:	sxtw	x0, w0
  4209dc:	mov	w4, #0x0                   	// #0
  4209e0:	mov	x3, #0x0                   	// #0
  4209e4:	mov	x2, x0
  4209e8:	mov	x1, x20
  4209ec:	mov	x0, x19
  4209f0:	bl	41fd50 <winch@@Base+0x380>
  4209f4:	str	x0, [sp, #328]
  4209f8:	ldr	x0, [sp, #328]
  4209fc:	adrp	x1, 440000 <winch@@Base+0x20630>
  420a00:	add	x1, x1, #0x850
  420a04:	str	x1, [x0]
  420a08:	adrp	x0, 440000 <winch@@Base+0x20630>
  420a0c:	add	x0, x0, #0x850
  420a10:	ldr	x1, [x0, #8]
  420a14:	ldr	x0, [sp, #328]
  420a18:	str	x1, [x0, #8]
  420a1c:	adrp	x0, 440000 <winch@@Base+0x20630>
  420a20:	add	x0, x0, #0x850
  420a24:	ldr	x0, [x0, #8]
  420a28:	ldr	x1, [sp, #328]
  420a2c:	str	x1, [x0]
  420a30:	adrp	x0, 440000 <winch@@Base+0x20630>
  420a34:	add	x0, x0, #0x850
  420a38:	ldr	x1, [sp, #328]
  420a3c:	str	x1, [x0, #8]
  420a40:	adrp	x0, 445000 <PC+0x4788>
  420a44:	add	x0, x0, #0x158
  420a48:	ldr	w0, [x0]
  420a4c:	add	w1, w0, #0x1
  420a50:	adrp	x0, 445000 <PC+0x4788>
  420a54:	add	x0, x0, #0x158
  420a58:	str	w1, [x0]
  420a5c:	add	x0, sp, #0x48
  420a60:	ldr	x2, [sp, #376]
  420a64:	mov	w1, #0x100                 	// #256
  420a68:	bl	401bf0 <fgets@plt>
  420a6c:	cmp	x0, #0x0
  420a70:	b.ne	420900 <winch@@Base+0xf30>  // b.any
  420a74:	b	420a7c <winch@@Base+0x10ac>
  420a78:	nop
  420a7c:	adrp	x0, 440000 <winch@@Base+0x20630>
  420a80:	add	x0, x0, #0x870
  420a84:	ldr	x0, [x0]
  420a88:	ldr	x1, [sp, #376]
  420a8c:	cmp	x1, x0
  420a90:	b.eq	420adc <winch@@Base+0x110c>  // b.none
  420a94:	ldr	x0, [sp, #376]
  420a98:	bl	401b90 <pclose@plt>
  420a9c:	cmp	w0, #0x0
  420aa0:	b.eq	420adc <winch@@Base+0x110c>  // b.none
  420aa4:	adrp	x0, 445000 <PC+0x4788>
  420aa8:	add	x0, x0, #0x160
  420aac:	str	xzr, [x0]
  420ab0:	adrp	x0, 445000 <PC+0x4788>
  420ab4:	add	x0, x0, #0x15c
  420ab8:	str	wzr, [x0]
  420abc:	adrp	x0, 445000 <PC+0x4788>
  420ac0:	add	x0, x0, #0x15c
  420ac4:	ldr	w1, [x0]
  420ac8:	adrp	x0, 445000 <PC+0x4788>
  420acc:	add	x0, x0, #0x158
  420ad0:	str	w1, [x0]
  420ad4:	mov	w0, #0x1                   	// #1
  420ad8:	b	420b2c <winch@@Base+0x115c>
  420adc:	adrp	x0, 440000 <winch@@Base+0x20630>
  420ae0:	add	x0, x0, #0x850
  420ae4:	ldr	x0, [x0]
  420ae8:	str	x0, [sp, #328]
  420aec:	ldr	x1, [sp, #328]
  420af0:	adrp	x0, 440000 <winch@@Base+0x20630>
  420af4:	add	x0, x0, #0x850
  420af8:	cmp	x1, x0
  420afc:	b.ne	420b08 <winch@@Base+0x1138>  // b.any
  420b00:	mov	w0, #0x2                   	// #2
  420b04:	b	420b2c <winch@@Base+0x115c>
  420b08:	adrp	x0, 445000 <PC+0x4788>
  420b0c:	add	x0, x0, #0x160
  420b10:	ldr	x1, [sp, #328]
  420b14:	str	x1, [x0]
  420b18:	adrp	x0, 445000 <PC+0x4788>
  420b1c:	add	x0, x0, #0x15c
  420b20:	mov	w1, #0x1                   	// #1
  420b24:	str	w1, [x0]
  420b28:	mov	w0, #0x0                   	// #0
  420b2c:	ldp	x19, x20, [sp, #16]
  420b30:	ldp	x29, x30, [sp], #384
  420b34:	ret
  420b38:	sub	sp, sp, #0x10
  420b3c:	adrp	x0, 445000 <PC+0x4788>
  420b40:	add	x0, x0, #0x160
  420b44:	ldr	x0, [x0]
  420b48:	cmp	x0, #0x0
  420b4c:	b.ne	420b58 <winch@@Base+0x1188>  // b.any
  420b50:	mov	x0, #0x0                   	// #0
  420b54:	b	420c04 <winch@@Base+0x1234>
  420b58:	adrp	x0, 445000 <PC+0x4788>
  420b5c:	add	x0, x0, #0x160
  420b60:	ldr	x0, [x0]
  420b64:	ldr	x0, [x0]
  420b68:	str	x0, [sp, #8]
  420b6c:	ldr	x1, [sp, #8]
  420b70:	adrp	x0, 440000 <winch@@Base+0x20630>
  420b74:	add	x0, x0, #0x850
  420b78:	cmp	x1, x0
  420b7c:	b.ne	420bc8 <winch@@Base+0x11f8>  // b.any
  420b80:	adrp	x0, 445000 <PC+0x4788>
  420b84:	add	x0, x0, #0x168
  420b88:	ldr	w0, [x0]
  420b8c:	cmp	w0, #0x0
  420b90:	b.ne	420b9c <winch@@Base+0x11cc>  // b.any
  420b94:	mov	x0, #0x0                   	// #0
  420b98:	b	420c04 <winch@@Base+0x1234>
  420b9c:	adrp	x0, 440000 <winch@@Base+0x20630>
  420ba0:	add	x0, x0, #0x850
  420ba4:	ldr	x1, [x0]
  420ba8:	adrp	x0, 445000 <PC+0x4788>
  420bac:	add	x0, x0, #0x160
  420bb0:	str	x1, [x0]
  420bb4:	adrp	x0, 445000 <PC+0x4788>
  420bb8:	add	x0, x0, #0x15c
  420bbc:	mov	w1, #0x1                   	// #1
  420bc0:	str	w1, [x0]
  420bc4:	b	420bf4 <winch@@Base+0x1224>
  420bc8:	adrp	x0, 445000 <PC+0x4788>
  420bcc:	add	x0, x0, #0x160
  420bd0:	ldr	x1, [sp, #8]
  420bd4:	str	x1, [x0]
  420bd8:	adrp	x0, 445000 <PC+0x4788>
  420bdc:	add	x0, x0, #0x15c
  420be0:	ldr	w0, [x0]
  420be4:	add	w1, w0, #0x1
  420be8:	adrp	x0, 445000 <PC+0x4788>
  420bec:	add	x0, x0, #0x15c
  420bf0:	str	w1, [x0]
  420bf4:	adrp	x0, 445000 <PC+0x4788>
  420bf8:	add	x0, x0, #0x160
  420bfc:	ldr	x0, [x0]
  420c00:	ldr	x0, [x0, #16]
  420c04:	add	sp, sp, #0x10
  420c08:	ret
  420c0c:	sub	sp, sp, #0x10
  420c10:	adrp	x0, 445000 <PC+0x4788>
  420c14:	add	x0, x0, #0x160
  420c18:	ldr	x0, [x0]
  420c1c:	cmp	x0, #0x0
  420c20:	b.ne	420c2c <winch@@Base+0x125c>  // b.any
  420c24:	mov	x0, #0x0                   	// #0
  420c28:	b	420ce0 <winch@@Base+0x1310>
  420c2c:	adrp	x0, 445000 <PC+0x4788>
  420c30:	add	x0, x0, #0x160
  420c34:	ldr	x0, [x0]
  420c38:	ldr	x0, [x0, #8]
  420c3c:	str	x0, [sp, #8]
  420c40:	ldr	x1, [sp, #8]
  420c44:	adrp	x0, 440000 <winch@@Base+0x20630>
  420c48:	add	x0, x0, #0x850
  420c4c:	cmp	x1, x0
  420c50:	b.ne	420ca4 <winch@@Base+0x12d4>  // b.any
  420c54:	adrp	x0, 445000 <PC+0x4788>
  420c58:	add	x0, x0, #0x168
  420c5c:	ldr	w0, [x0]
  420c60:	cmp	w0, #0x0
  420c64:	b.ne	420c70 <winch@@Base+0x12a0>  // b.any
  420c68:	mov	x0, #0x0                   	// #0
  420c6c:	b	420ce0 <winch@@Base+0x1310>
  420c70:	adrp	x0, 440000 <winch@@Base+0x20630>
  420c74:	add	x0, x0, #0x850
  420c78:	ldr	x1, [x0, #8]
  420c7c:	adrp	x0, 445000 <PC+0x4788>
  420c80:	add	x0, x0, #0x160
  420c84:	str	x1, [x0]
  420c88:	adrp	x0, 445000 <PC+0x4788>
  420c8c:	add	x0, x0, #0x158
  420c90:	ldr	w1, [x0]
  420c94:	adrp	x0, 445000 <PC+0x4788>
  420c98:	add	x0, x0, #0x15c
  420c9c:	str	w1, [x0]
  420ca0:	b	420cd0 <winch@@Base+0x1300>
  420ca4:	adrp	x0, 445000 <PC+0x4788>
  420ca8:	add	x0, x0, #0x160
  420cac:	ldr	x1, [sp, #8]
  420cb0:	str	x1, [x0]
  420cb4:	adrp	x0, 445000 <PC+0x4788>
  420cb8:	add	x0, x0, #0x15c
  420cbc:	ldr	w0, [x0]
  420cc0:	sub	w1, w0, #0x1
  420cc4:	adrp	x0, 445000 <PC+0x4788>
  420cc8:	add	x0, x0, #0x15c
  420ccc:	str	w1, [x0]
  420cd0:	adrp	x0, 445000 <PC+0x4788>
  420cd4:	add	x0, x0, #0x160
  420cd8:	ldr	x0, [x0]
  420cdc:	ldr	x0, [x0, #16]
  420ce0:	add	sp, sp, #0x10
  420ce4:	ret
  420ce8:	stp	x29, x30, [sp, #-16]!
  420cec:	mov	x29, sp
  420cf0:	adrp	x0, 445000 <PC+0x4788>
  420cf4:	add	x0, x0, #0x160
  420cf8:	ldr	x0, [x0]
  420cfc:	cmp	x0, #0x0
  420d00:	b.ne	420d0c <winch@@Base+0x133c>  // b.any
  420d04:	mov	x0, #0xffffffffffffffff    	// #-1
  420d08:	b	420d20 <winch@@Base+0x1350>
  420d0c:	adrp	x0, 445000 <PC+0x4788>
  420d10:	add	x0, x0, #0x160
  420d14:	ldr	x0, [x0]
  420d18:	ldr	x0, [x0, #24]
  420d1c:	bl	416aa4 <clear@@Base+0x12858>
  420d20:	ldp	x29, x30, [sp], #16
  420d24:	ret
  420d28:	stp	x29, x30, [sp, #-64]!
  420d2c:	mov	x29, sp
  420d30:	str	x0, [sp, #40]
  420d34:	str	x1, [sp, #32]
  420d38:	str	x2, [sp, #24]
  420d3c:	str	x3, [sp, #16]
  420d40:	ldr	x0, [sp, #40]
  420d44:	str	x0, [sp, #56]
  420d48:	ldr	x0, [sp, #32]
  420d4c:	ldr	x1, [sp, #56]
  420d50:	str	x1, [x0]
  420d54:	b	420d64 <winch@@Base+0x1394>
  420d58:	ldr	x0, [sp, #56]
  420d5c:	add	x0, x0, #0x1
  420d60:	str	x0, [sp, #56]
  420d64:	ldr	x0, [sp, #56]
  420d68:	ldrb	w0, [x0]
  420d6c:	cmp	w0, #0x0
  420d70:	b.eq	420da0 <winch@@Base+0x13d0>  // b.none
  420d74:	bl	401a80 <__ctype_b_loc@plt>
  420d78:	ldr	x1, [x0]
  420d7c:	ldr	x0, [sp, #56]
  420d80:	ldrb	w0, [x0]
  420d84:	and	x0, x0, #0xff
  420d88:	lsl	x0, x0, #1
  420d8c:	add	x0, x1, x0
  420d90:	ldrh	w0, [x0]
  420d94:	and	w0, w0, #0x2000
  420d98:	cmp	w0, #0x0
  420d9c:	b.eq	420d58 <winch@@Base+0x1388>  // b.none
  420da0:	ldr	x0, [sp, #56]
  420da4:	ldrb	w0, [x0]
  420da8:	cmp	w0, #0x0
  420dac:	b.ne	420db8 <winch@@Base+0x13e8>  // b.any
  420db0:	mov	w0, #0xffffffff            	// #-1
  420db4:	b	4210f4 <winch@@Base+0x1724>
  420db8:	ldr	x0, [sp, #56]
  420dbc:	add	x1, x0, #0x1
  420dc0:	str	x1, [sp, #56]
  420dc4:	strb	wzr, [x0]
  420dc8:	b	420dd8 <winch@@Base+0x1408>
  420dcc:	ldr	x0, [sp, #56]
  420dd0:	add	x0, x0, #0x1
  420dd4:	str	x0, [sp, #56]
  420dd8:	ldr	x0, [sp, #56]
  420ddc:	ldrb	w0, [x0]
  420de0:	cmp	w0, #0x0
  420de4:	b.eq	420e14 <winch@@Base+0x1444>  // b.none
  420de8:	bl	401a80 <__ctype_b_loc@plt>
  420dec:	ldr	x1, [x0]
  420df0:	ldr	x0, [sp, #56]
  420df4:	ldrb	w0, [x0]
  420df8:	and	x0, x0, #0xff
  420dfc:	lsl	x0, x0, #1
  420e00:	add	x0, x1, x0
  420e04:	ldrh	w0, [x0]
  420e08:	and	w0, w0, #0x2000
  420e0c:	cmp	w0, #0x0
  420e10:	b.ne	420dcc <winch@@Base+0x13fc>  // b.any
  420e14:	ldr	x0, [sp, #56]
  420e18:	ldrb	w0, [x0]
  420e1c:	cmp	w0, #0x0
  420e20:	b.ne	420e2c <winch@@Base+0x145c>  // b.any
  420e24:	mov	w0, #0xffffffff            	// #-1
  420e28:	b	4210f4 <winch@@Base+0x1724>
  420e2c:	bl	401a80 <__ctype_b_loc@plt>
  420e30:	ldr	x1, [x0]
  420e34:	ldr	x0, [sp, #56]
  420e38:	ldrb	w0, [x0]
  420e3c:	and	x0, x0, #0xff
  420e40:	lsl	x0, x0, #1
  420e44:	add	x0, x1, x0
  420e48:	ldrh	w0, [x0]
  420e4c:	and	w0, w0, #0x800
  420e50:	cmp	w0, #0x0
  420e54:	b.ne	420ef0 <winch@@Base+0x1520>  // b.any
  420e58:	b	420e68 <winch@@Base+0x1498>
  420e5c:	ldr	x0, [sp, #56]
  420e60:	add	x0, x0, #0x1
  420e64:	str	x0, [sp, #56]
  420e68:	ldr	x0, [sp, #56]
  420e6c:	ldrb	w0, [x0]
  420e70:	cmp	w0, #0x0
  420e74:	b.eq	420eb4 <winch@@Base+0x14e4>  // b.none
  420e78:	bl	401a80 <__ctype_b_loc@plt>
  420e7c:	ldr	x1, [x0]
  420e80:	ldr	x0, [sp, #56]
  420e84:	ldrb	w0, [x0]
  420e88:	and	x0, x0, #0xff
  420e8c:	lsl	x0, x0, #1
  420e90:	add	x0, x1, x0
  420e94:	ldrh	w0, [x0]
  420e98:	and	w0, w0, #0x2000
  420e9c:	cmp	w0, #0x0
  420ea0:	b.eq	420e5c <winch@@Base+0x148c>  // b.none
  420ea4:	b	420eb4 <winch@@Base+0x14e4>
  420ea8:	ldr	x0, [sp, #56]
  420eac:	add	x0, x0, #0x1
  420eb0:	str	x0, [sp, #56]
  420eb4:	ldr	x0, [sp, #56]
  420eb8:	ldrb	w0, [x0]
  420ebc:	cmp	w0, #0x0
  420ec0:	b.eq	420ef0 <winch@@Base+0x1520>  // b.none
  420ec4:	bl	401a80 <__ctype_b_loc@plt>
  420ec8:	ldr	x1, [x0]
  420ecc:	ldr	x0, [sp, #56]
  420ed0:	ldrb	w0, [x0]
  420ed4:	and	x0, x0, #0xff
  420ed8:	lsl	x0, x0, #1
  420edc:	add	x0, x1, x0
  420ee0:	ldrh	w0, [x0]
  420ee4:	and	w0, w0, #0x2000
  420ee8:	cmp	w0, #0x0
  420eec:	b.ne	420ea8 <winch@@Base+0x14d8>  // b.any
  420ef0:	bl	401a80 <__ctype_b_loc@plt>
  420ef4:	ldr	x1, [x0]
  420ef8:	ldr	x0, [sp, #56]
  420efc:	ldrb	w0, [x0]
  420f00:	and	x0, x0, #0xff
  420f04:	lsl	x0, x0, #1
  420f08:	add	x0, x1, x0
  420f0c:	ldrh	w0, [x0]
  420f10:	and	w0, w0, #0x800
  420f14:	cmp	w0, #0x0
  420f18:	b.ne	420f24 <winch@@Base+0x1554>  // b.any
  420f1c:	mov	w0, #0xffffffff            	// #-1
  420f20:	b	4210f4 <winch@@Base+0x1724>
  420f24:	ldr	x0, [sp, #16]
  420f28:	ldr	x1, [sp, #56]
  420f2c:	str	x1, [x0]
  420f30:	ldr	x0, [sp, #16]
  420f34:	ldr	x1, [sp, #56]
  420f38:	str	x1, [x0]
  420f3c:	b	420f4c <winch@@Base+0x157c>
  420f40:	ldr	x0, [sp, #56]
  420f44:	add	x0, x0, #0x1
  420f48:	str	x0, [sp, #56]
  420f4c:	ldr	x0, [sp, #56]
  420f50:	ldrb	w0, [x0]
  420f54:	cmp	w0, #0x0
  420f58:	b.eq	420f88 <winch@@Base+0x15b8>  // b.none
  420f5c:	bl	401a80 <__ctype_b_loc@plt>
  420f60:	ldr	x1, [x0]
  420f64:	ldr	x0, [sp, #56]
  420f68:	ldrb	w0, [x0]
  420f6c:	and	x0, x0, #0xff
  420f70:	lsl	x0, x0, #1
  420f74:	add	x0, x1, x0
  420f78:	ldrh	w0, [x0]
  420f7c:	and	w0, w0, #0x2000
  420f80:	cmp	w0, #0x0
  420f84:	b.eq	420f40 <winch@@Base+0x1570>  // b.none
  420f88:	ldr	x0, [sp, #56]
  420f8c:	ldrb	w0, [x0]
  420f90:	cmp	w0, #0x0
  420f94:	b.ne	420fa0 <winch@@Base+0x15d0>  // b.any
  420f98:	mov	w0, #0xffffffff            	// #-1
  420f9c:	b	4210f4 <winch@@Base+0x1724>
  420fa0:	ldr	x0, [sp, #56]
  420fa4:	add	x1, x0, #0x1
  420fa8:	str	x1, [sp, #56]
  420fac:	strb	wzr, [x0]
  420fb0:	b	420fc0 <winch@@Base+0x15f0>
  420fb4:	ldr	x0, [sp, #56]
  420fb8:	add	x0, x0, #0x1
  420fbc:	str	x0, [sp, #56]
  420fc0:	ldr	x0, [sp, #56]
  420fc4:	ldrb	w0, [x0]
  420fc8:	cmp	w0, #0x0
  420fcc:	b.eq	420ffc <winch@@Base+0x162c>  // b.none
  420fd0:	bl	401a80 <__ctype_b_loc@plt>
  420fd4:	ldr	x1, [x0]
  420fd8:	ldr	x0, [sp, #56]
  420fdc:	ldrb	w0, [x0]
  420fe0:	and	x0, x0, #0xff
  420fe4:	lsl	x0, x0, #1
  420fe8:	add	x0, x1, x0
  420fec:	ldrh	w0, [x0]
  420ff0:	and	w0, w0, #0x2000
  420ff4:	cmp	w0, #0x0
  420ff8:	b.ne	420fb4 <winch@@Base+0x15e4>  // b.any
  420ffc:	ldr	x0, [sp, #56]
  421000:	ldrb	w0, [x0]
  421004:	cmp	w0, #0x0
  421008:	b.ne	421014 <winch@@Base+0x1644>  // b.any
  42100c:	mov	w0, #0xffffffff            	// #-1
  421010:	b	4210f4 <winch@@Base+0x1724>
  421014:	ldr	x0, [sp, #24]
  421018:	ldr	x1, [sp, #56]
  42101c:	str	x1, [x0]
  421020:	ldr	x0, [sp, #24]
  421024:	ldr	x1, [sp, #56]
  421028:	str	x1, [x0]
  42102c:	b	42103c <winch@@Base+0x166c>
  421030:	ldr	x0, [sp, #56]
  421034:	add	x0, x0, #0x1
  421038:	str	x0, [sp, #56]
  42103c:	ldr	x0, [sp, #56]
  421040:	ldrb	w0, [x0]
  421044:	cmp	w0, #0x0
  421048:	b.eq	421078 <winch@@Base+0x16a8>  // b.none
  42104c:	bl	401a80 <__ctype_b_loc@plt>
  421050:	ldr	x1, [x0]
  421054:	ldr	x0, [sp, #56]
  421058:	ldrb	w0, [x0]
  42105c:	and	x0, x0, #0xff
  421060:	lsl	x0, x0, #1
  421064:	add	x0, x1, x0
  421068:	ldrh	w0, [x0]
  42106c:	and	w0, w0, #0x2000
  421070:	cmp	w0, #0x0
  421074:	b.eq	421030 <winch@@Base+0x1660>  // b.none
  421078:	ldr	x0, [sp, #56]
  42107c:	ldrb	w0, [x0]
  421080:	cmp	w0, #0x0
  421084:	b.ne	421090 <winch@@Base+0x16c0>  // b.any
  421088:	mov	w0, #0xffffffff            	// #-1
  42108c:	b	4210f4 <winch@@Base+0x1724>
  421090:	ldr	x0, [sp, #56]
  421094:	strb	wzr, [x0]
  421098:	ldr	x0, [sp, #32]
  42109c:	ldr	x0, [x0]
  4210a0:	ldrb	w0, [x0]
  4210a4:	cmp	w0, #0x0
  4210a8:	b.eq	4210f0 <winch@@Base+0x1720>  // b.none
  4210ac:	ldr	x0, [sp, #16]
  4210b0:	ldr	x0, [x0]
  4210b4:	ldrb	w0, [x0]
  4210b8:	cmp	w0, #0x0
  4210bc:	b.eq	4210f0 <winch@@Base+0x1720>  // b.none
  4210c0:	ldr	x0, [sp, #24]
  4210c4:	ldr	x0, [x0]
  4210c8:	ldrb	w0, [x0]
  4210cc:	cmp	w0, #0x0
  4210d0:	b.eq	4210f0 <winch@@Base+0x1720>  // b.none
  4210d4:	ldr	x0, [sp, #16]
  4210d8:	ldr	x0, [x0]
  4210dc:	bl	4018e0 <atoi@plt>
  4210e0:	cmp	w0, #0x0
  4210e4:	b.le	4210f0 <winch@@Base+0x1720>
  4210e8:	mov	w0, #0x0                   	// #0
  4210ec:	b	4210f4 <winch@@Base+0x1724>
  4210f0:	mov	w0, #0xffffffff            	// #-1
  4210f4:	ldp	x29, x30, [sp], #64
  4210f8:	ret
  4210fc:	stp	x29, x30, [sp, #-16]!
  421100:	mov	x29, sp
  421104:	mov	w1, #0x0                   	// #0
  421108:	adrp	x0, 427000 <winch@@Base+0x7630>
  42110c:	add	x0, x0, #0x328
  421110:	bl	401930 <open@plt>
  421114:	mov	w1, w0
  421118:	adrp	x0, 445000 <PC+0x4788>
  42111c:	add	x0, x0, #0x304
  421120:	str	w1, [x0]
  421124:	adrp	x0, 445000 <PC+0x4788>
  421128:	add	x0, x0, #0x304
  42112c:	ldr	w0, [x0]
  421130:	cmp	w0, #0x0
  421134:	b.ge	421148 <winch@@Base+0x1778>  // b.tcont
  421138:	adrp	x0, 445000 <PC+0x4788>
  42113c:	add	x0, x0, #0x304
  421140:	mov	w1, #0x2                   	// #2
  421144:	str	w1, [x0]
  421148:	nop
  42114c:	ldp	x29, x30, [sp], #16
  421150:	ret
  421154:	nop
  421158:	ret
  42115c:	sub	sp, sp, #0x10
  421160:	mov	w0, #0x1                   	// #1
  421164:	str	w0, [sp, #12]
  421168:	ldr	w0, [sp, #12]
  42116c:	add	sp, sp, #0x10
  421170:	ret
  421174:	stp	x29, x30, [sp, #-32]!
  421178:	mov	x29, sp
  42117c:	adrp	x0, 445000 <PC+0x4788>
  421180:	add	x0, x0, #0x304
  421184:	ldr	w0, [x0]
  421188:	add	x1, sp, #0x17
  42118c:	mov	w2, #0x1                   	// #1
  421190:	bl	41a7bc <clear@@Base+0x16570>
  421194:	str	w0, [sp, #24]
  421198:	ldrb	w0, [sp, #23]
  42119c:	strb	w0, [sp, #31]
  4211a0:	ldr	w0, [sp, #24]
  4211a4:	cmn	w0, #0x2
  4211a8:	b.ne	4211b4 <winch@@Base+0x17e4>  // b.any
  4211ac:	mov	w0, #0xfffffffe            	// #-2
  4211b0:	b	4211ec <winch@@Base+0x181c>
  4211b4:	ldr	w0, [sp, #24]
  4211b8:	cmp	w0, #0x0
  4211bc:	b.ge	4211c8 <winch@@Base+0x17f8>  // b.tcont
  4211c0:	mov	w0, #0x1                   	// #1
  4211c4:	bl	4024f4 <setlocale@plt+0x8d4>
  4211c8:	ldrb	w0, [sp, #31]
  4211cc:	cmp	w0, #0x0
  4211d0:	b.ne	4211dc <winch@@Base+0x180c>  // b.any
  4211d4:	mov	w0, #0xffffffe0            	// #-32
  4211d8:	strb	w0, [sp, #31]
  4211dc:	ldr	w0, [sp, #24]
  4211e0:	cmp	w0, #0x1
  4211e4:	b.ne	42117c <winch@@Base+0x17ac>  // b.any
  4211e8:	ldrb	w0, [sp, #31]
  4211ec:	ldp	x29, x30, [sp], #32
  4211f0:	ret
  4211f4:	nop
  4211f8:	stp	x29, x30, [sp, #-64]!
  4211fc:	mov	x29, sp
  421200:	stp	x19, x20, [sp, #16]
  421204:	adrp	x20, 43c000 <winch@@Base+0x1c630>
  421208:	add	x20, x20, #0xde0
  42120c:	stp	x21, x22, [sp, #32]
  421210:	adrp	x21, 43c000 <winch@@Base+0x1c630>
  421214:	add	x21, x21, #0xdd8
  421218:	sub	x20, x20, x21
  42121c:	mov	w22, w0
  421220:	stp	x23, x24, [sp, #48]
  421224:	mov	x23, x1
  421228:	mov	x24, x2
  42122c:	bl	401760 <memcpy@plt-0x40>
  421230:	cmp	xzr, x20, asr #3
  421234:	b.eq	421260 <winch@@Base+0x1890>  // b.none
  421238:	asr	x20, x20, #3
  42123c:	mov	x19, #0x0                   	// #0
  421240:	ldr	x3, [x21, x19, lsl #3]
  421244:	mov	x2, x24
  421248:	add	x19, x19, #0x1
  42124c:	mov	x1, x23
  421250:	mov	w0, w22
  421254:	blr	x3
  421258:	cmp	x20, x19
  42125c:	b.ne	421240 <winch@@Base+0x1870>  // b.any
  421260:	ldp	x19, x20, [sp, #16]
  421264:	ldp	x21, x22, [sp, #32]
  421268:	ldp	x23, x24, [sp, #48]
  42126c:	ldp	x29, x30, [sp], #64
  421270:	ret
  421274:	nop
  421278:	ret
  42127c:	nop
  421280:	mov	x2, x1
  421284:	mov	x1, x0
  421288:	mov	w0, #0x0                   	// #0
  42128c:	b	401bc0 <__xstat@plt>
  421290:	mov	x2, x1
  421294:	mov	w1, w0
  421298:	mov	w0, #0x0                   	// #0
  42129c:	b	401b20 <__fxstat@plt>

Disassembly of section .fini:

00000000004212a0 <.fini>:
  4212a0:	stp	x29, x30, [sp, #-16]!
  4212a4:	mov	x29, sp
  4212a8:	ldp	x29, x30, [sp], #16
  4212ac:	ret
