

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Wed Apr 12 06:48:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1797|     2318|  17.970 us|  23.180 us|  1797|  2318|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_1_proc1_Pipeline_1_fu_158      |Loop_1_proc1_Pipeline_1      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_Loop_1_proc1_Pipeline_loadA_fu_194  |Loop_1_proc1_Pipeline_loadA  |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_Loop_1_proc1_Pipeline_ps_i_fu_202   |Loop_1_proc1_Pipeline_ps_i   |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |     1536|     1536|        24|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    3853|   1951|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1173|    -|
|Register         |        -|    -|     536|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   48|    4389|   3159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   21|       4|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_Loop_1_proc1_Pipeline_1_fu_158      |Loop_1_proc1_Pipeline_1      |        0|   0|    11|    52|    0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_194  |Loop_1_proc1_Pipeline_loadA  |        0|   0|   511|   382|    0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_202   |Loop_1_proc1_Pipeline_ps_i   |        0|  48|  3331|  1517|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|  48|  3853|  1951|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_1_proc1_A_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                              |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_281_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_261_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_275_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  35|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |AB_10_address0  |  14|          3|    4|         12|
    |AB_10_ce0       |  14|          3|    1|          3|
    |AB_10_ce1       |   9|          2|    1|          2|
    |AB_10_d0        |  14|          3|   32|         96|
    |AB_10_we0       |  14|          3|    1|          3|
    |AB_11_address0  |  14|          3|    4|         12|
    |AB_11_ce0       |  14|          3|    1|          3|
    |AB_11_ce1       |   9|          2|    1|          2|
    |AB_11_d0        |  14|          3|   32|         96|
    |AB_11_we0       |  14|          3|    1|          3|
    |AB_12_address0  |  14|          3|    4|         12|
    |AB_12_ce0       |  14|          3|    1|          3|
    |AB_12_ce1       |   9|          2|    1|          2|
    |AB_12_d0        |  14|          3|   32|         96|
    |AB_12_we0       |  14|          3|    1|          3|
    |AB_13_address0  |  14|          3|    4|         12|
    |AB_13_ce0       |  14|          3|    1|          3|
    |AB_13_ce1       |   9|          2|    1|          2|
    |AB_13_d0        |  14|          3|   32|         96|
    |AB_13_we0       |  14|          3|    1|          3|
    |AB_14_address0  |  14|          3|    4|         12|
    |AB_14_ce0       |  14|          3|    1|          3|
    |AB_14_ce1       |   9|          2|    1|          2|
    |AB_14_d0        |  14|          3|   32|         96|
    |AB_14_we0       |  14|          3|    1|          3|
    |AB_15_address0  |  14|          3|    4|         12|
    |AB_15_ce0       |  14|          3|    1|          3|
    |AB_15_ce1       |   9|          2|    1|          2|
    |AB_15_d0        |  14|          3|   32|         96|
    |AB_15_we0       |  14|          3|    1|          3|
    |AB_1_address0   |  14|          3|    4|         12|
    |AB_1_ce0        |  14|          3|    1|          3|
    |AB_1_ce1        |   9|          2|    1|          2|
    |AB_1_d0         |  14|          3|   32|         96|
    |AB_1_we0        |  14|          3|    1|          3|
    |AB_2_address0   |  14|          3|    4|         12|
    |AB_2_ce0        |  14|          3|    1|          3|
    |AB_2_ce1        |   9|          2|    1|          2|
    |AB_2_d0         |  14|          3|   32|         96|
    |AB_2_we0        |  14|          3|    1|          3|
    |AB_3_address0   |  14|          3|    4|         12|
    |AB_3_ce0        |  14|          3|    1|          3|
    |AB_3_ce1        |   9|          2|    1|          2|
    |AB_3_d0         |  14|          3|   32|         96|
    |AB_3_we0        |  14|          3|    1|          3|
    |AB_4_address0   |  14|          3|    4|         12|
    |AB_4_ce0        |  14|          3|    1|          3|
    |AB_4_ce1        |   9|          2|    1|          2|
    |AB_4_d0         |  14|          3|   32|         96|
    |AB_4_we0        |  14|          3|    1|          3|
    |AB_5_address0   |  14|          3|    4|         12|
    |AB_5_ce0        |  14|          3|    1|          3|
    |AB_5_ce1        |   9|          2|    1|          2|
    |AB_5_d0         |  14|          3|   32|         96|
    |AB_5_we0        |  14|          3|    1|          3|
    |AB_6_address0   |  14|          3|    4|         12|
    |AB_6_ce0        |  14|          3|    1|          3|
    |AB_6_ce1        |   9|          2|    1|          2|
    |AB_6_d0         |  14|          3|   32|         96|
    |AB_6_we0        |  14|          3|    1|          3|
    |AB_7_address0   |  14|          3|    4|         12|
    |AB_7_ce0        |  14|          3|    1|          3|
    |AB_7_ce1        |   9|          2|    1|          2|
    |AB_7_d0         |  14|          3|   32|         96|
    |AB_7_we0        |  14|          3|    1|          3|
    |AB_8_address0   |  14|          3|    4|         12|
    |AB_8_ce0        |  14|          3|    1|          3|
    |AB_8_ce1        |   9|          2|    1|          2|
    |AB_8_d0         |  14|          3|   32|         96|
    |AB_8_we0        |  14|          3|    1|          3|
    |AB_9_address0   |  14|          3|    4|         12|
    |AB_9_ce0        |  14|          3|    1|          3|
    |AB_9_ce1        |   9|          2|    1|          2|
    |AB_9_d0         |  14|          3|   32|         96|
    |AB_9_we0        |  14|          3|    1|          3|
    |AB_address0     |  14|          3|    4|         12|
    |AB_ce0          |  14|          3|    1|          3|
    |AB_ce1          |   9|          2|    1|          2|
    |AB_d0           |  14|          3|   32|         96|
    |AB_we0          |  14|          3|    1|          3|
    |A_address0      |  14|          3|   10|         30|
    |A_ce0           |  14|          3|    1|          3|
    |A_ce1           |   9|          2|    1|          2|
    |A_we0           |   9|          2|    1|          2|
    |A_we1           |   9|          2|    1|          2|
    |Arows_read      |   9|          2|    1|          2|
    |Bcols_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm       |  42|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |k_fu_142        |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           |1173|        252|  649|       1923|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_1_fu_158_ap_start_reg      |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_194_ap_start_reg  |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_202_ap_start_reg   |   1|   0|    1|          0|
    |k_fu_142                                             |   7|   0|    7|          0|
    |tempB_a_1_reg_500                                    |  32|   0|   32|          0|
    |tempB_a_reg_485                                      |  32|   0|   32|          0|
    |tmp_12_reg_510                                       |  32|   0|   32|          0|
    |tmp_13_reg_515                                       |  32|   0|   32|          0|
    |tmp_14_reg_520                                       |  32|   0|   32|          0|
    |tmp_15_reg_525                                       |  32|   0|   32|          0|
    |tmp_16_reg_530                                       |  32|   0|   32|          0|
    |tmp_17_reg_535                                       |  32|   0|   32|          0|
    |tmp_18_reg_540                                       |  32|   0|   32|          0|
    |tmp_19_reg_545                                       |  32|   0|   32|          0|
    |tmp_20_reg_550                                       |  32|   0|   32|          0|
    |tmp_21_reg_555                                       |  32|   0|   32|          0|
    |tmp_22_reg_560                                       |  32|   0|   32|          0|
    |tmp_s_reg_505                                        |  32|   0|   32|          0|
    |trunc_ln145_2_reg_490                                |  32|   0|   32|          0|
    |trunc_ln145_3_reg_495                                |  32|   0|   32|          0|
    |trunc_ln23_reg_480                                   |   6|   0|    6|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 536|   0|  536|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|AB_address0     |  out|    4|   ap_memory|            AB|         array|
|AB_ce0          |  out|    1|   ap_memory|            AB|         array|
|AB_we0          |  out|    1|   ap_memory|            AB|         array|
|AB_d0           |  out|   32|   ap_memory|            AB|         array|
|AB_address1     |  out|    4|   ap_memory|            AB|         array|
|AB_ce1          |  out|    1|   ap_memory|            AB|         array|
|AB_q1           |   in|   32|   ap_memory|            AB|         array|
|AB_1_address0   |  out|    4|   ap_memory|          AB_1|         array|
|AB_1_ce0        |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_we0        |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_d0         |  out|   32|   ap_memory|          AB_1|         array|
|AB_1_address1   |  out|    4|   ap_memory|          AB_1|         array|
|AB_1_ce1        |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_q1         |   in|   32|   ap_memory|          AB_1|         array|
|AB_2_address0   |  out|    4|   ap_memory|          AB_2|         array|
|AB_2_ce0        |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_we0        |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_d0         |  out|   32|   ap_memory|          AB_2|         array|
|AB_2_address1   |  out|    4|   ap_memory|          AB_2|         array|
|AB_2_ce1        |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_q1         |   in|   32|   ap_memory|          AB_2|         array|
|AB_3_address0   |  out|    4|   ap_memory|          AB_3|         array|
|AB_3_ce0        |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_we0        |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_d0         |  out|   32|   ap_memory|          AB_3|         array|
|AB_3_address1   |  out|    4|   ap_memory|          AB_3|         array|
|AB_3_ce1        |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_q1         |   in|   32|   ap_memory|          AB_3|         array|
|AB_4_address0   |  out|    4|   ap_memory|          AB_4|         array|
|AB_4_ce0        |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_we0        |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_d0         |  out|   32|   ap_memory|          AB_4|         array|
|AB_4_address1   |  out|    4|   ap_memory|          AB_4|         array|
|AB_4_ce1        |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_q1         |   in|   32|   ap_memory|          AB_4|         array|
|AB_5_address0   |  out|    4|   ap_memory|          AB_5|         array|
|AB_5_ce0        |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_we0        |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_d0         |  out|   32|   ap_memory|          AB_5|         array|
|AB_5_address1   |  out|    4|   ap_memory|          AB_5|         array|
|AB_5_ce1        |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_q1         |   in|   32|   ap_memory|          AB_5|         array|
|AB_6_address0   |  out|    4|   ap_memory|          AB_6|         array|
|AB_6_ce0        |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_we0        |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_d0         |  out|   32|   ap_memory|          AB_6|         array|
|AB_6_address1   |  out|    4|   ap_memory|          AB_6|         array|
|AB_6_ce1        |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_q1         |   in|   32|   ap_memory|          AB_6|         array|
|AB_7_address0   |  out|    4|   ap_memory|          AB_7|         array|
|AB_7_ce0        |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_we0        |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_d0         |  out|   32|   ap_memory|          AB_7|         array|
|AB_7_address1   |  out|    4|   ap_memory|          AB_7|         array|
|AB_7_ce1        |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_q1         |   in|   32|   ap_memory|          AB_7|         array|
|AB_8_address0   |  out|    4|   ap_memory|          AB_8|         array|
|AB_8_ce0        |  out|    1|   ap_memory|          AB_8|         array|
|AB_8_we0        |  out|    1|   ap_memory|          AB_8|         array|
|AB_8_d0         |  out|   32|   ap_memory|          AB_8|         array|
|AB_8_address1   |  out|    4|   ap_memory|          AB_8|         array|
|AB_8_ce1        |  out|    1|   ap_memory|          AB_8|         array|
|AB_8_q1         |   in|   32|   ap_memory|          AB_8|         array|
|AB_9_address0   |  out|    4|   ap_memory|          AB_9|         array|
|AB_9_ce0        |  out|    1|   ap_memory|          AB_9|         array|
|AB_9_we0        |  out|    1|   ap_memory|          AB_9|         array|
|AB_9_d0         |  out|   32|   ap_memory|          AB_9|         array|
|AB_9_address1   |  out|    4|   ap_memory|          AB_9|         array|
|AB_9_ce1        |  out|    1|   ap_memory|          AB_9|         array|
|AB_9_q1         |   in|   32|   ap_memory|          AB_9|         array|
|AB_10_address0  |  out|    4|   ap_memory|         AB_10|         array|
|AB_10_ce0       |  out|    1|   ap_memory|         AB_10|         array|
|AB_10_we0       |  out|    1|   ap_memory|         AB_10|         array|
|AB_10_d0        |  out|   32|   ap_memory|         AB_10|         array|
|AB_10_address1  |  out|    4|   ap_memory|         AB_10|         array|
|AB_10_ce1       |  out|    1|   ap_memory|         AB_10|         array|
|AB_10_q1        |   in|   32|   ap_memory|         AB_10|         array|
|AB_11_address0  |  out|    4|   ap_memory|         AB_11|         array|
|AB_11_ce0       |  out|    1|   ap_memory|         AB_11|         array|
|AB_11_we0       |  out|    1|   ap_memory|         AB_11|         array|
|AB_11_d0        |  out|   32|   ap_memory|         AB_11|         array|
|AB_11_address1  |  out|    4|   ap_memory|         AB_11|         array|
|AB_11_ce1       |  out|    1|   ap_memory|         AB_11|         array|
|AB_11_q1        |   in|   32|   ap_memory|         AB_11|         array|
|AB_12_address0  |  out|    4|   ap_memory|         AB_12|         array|
|AB_12_ce0       |  out|    1|   ap_memory|         AB_12|         array|
|AB_12_we0       |  out|    1|   ap_memory|         AB_12|         array|
|AB_12_d0        |  out|   32|   ap_memory|         AB_12|         array|
|AB_12_address1  |  out|    4|   ap_memory|         AB_12|         array|
|AB_12_ce1       |  out|    1|   ap_memory|         AB_12|         array|
|AB_12_q1        |   in|   32|   ap_memory|         AB_12|         array|
|AB_13_address0  |  out|    4|   ap_memory|         AB_13|         array|
|AB_13_ce0       |  out|    1|   ap_memory|         AB_13|         array|
|AB_13_we0       |  out|    1|   ap_memory|         AB_13|         array|
|AB_13_d0        |  out|   32|   ap_memory|         AB_13|         array|
|AB_13_address1  |  out|    4|   ap_memory|         AB_13|         array|
|AB_13_ce1       |  out|    1|   ap_memory|         AB_13|         array|
|AB_13_q1        |   in|   32|   ap_memory|         AB_13|         array|
|AB_14_address0  |  out|    4|   ap_memory|         AB_14|         array|
|AB_14_ce0       |  out|    1|   ap_memory|         AB_14|         array|
|AB_14_we0       |  out|    1|   ap_memory|         AB_14|         array|
|AB_14_d0        |  out|   32|   ap_memory|         AB_14|         array|
|AB_14_address1  |  out|    4|   ap_memory|         AB_14|         array|
|AB_14_ce1       |  out|    1|   ap_memory|         AB_14|         array|
|AB_14_q1        |   in|   32|   ap_memory|         AB_14|         array|
|AB_15_address0  |  out|    4|   ap_memory|         AB_15|         array|
|AB_15_ce0       |  out|    1|   ap_memory|         AB_15|         array|
|AB_15_we0       |  out|    1|   ap_memory|         AB_15|         array|
|AB_15_d0        |  out|   32|   ap_memory|         AB_15|         array|
|AB_15_address1  |  out|    4|   ap_memory|         AB_15|         array|
|AB_15_ce1       |  out|    1|   ap_memory|         AB_15|         array|
|AB_15_q1        |   in|   32|   ap_memory|         AB_15|         array|
|it              |   in|   32|     ap_none|            it|        scalar|
|Arows_dout      |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n   |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read      |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout      |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n   |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read      |  out|    1|     ap_fifo|         Bcols|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 11 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %it_read" [E:/Xilinx/Vitis/LabB/solution3/directives.tcl:8]   --->   Operation 13 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %trunc_ln8, i2 0" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.end, void %for.cond.preheader" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 15 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 16 'wait' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 17 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_35' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 20 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 21 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 0, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 22 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond13" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 23 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 24 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (1.48ns)   --->   "%icmp_ln23 = icmp_eq  i7 %k_1, i7 64" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %k_1, i7 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 27 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %ps_i, void %for.cond52.exitStub" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 28 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %k_1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 29 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln23, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.73>
ST_6 : Operation 32 [1/1] (3.47ns)   --->   "%Bcols_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%tempB_a = trunc i512 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'trunc' 'tempB_a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tempB_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'partselect' 'tempB_a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (3.25ns)   --->   "%call_ln23 = call void @Loop_1_proc1_Pipeline_ps_i, i6 %trunc_ln23, i32 %AB_15, i32 %AB_14, i32 %AB_13, i32 %AB_12, i32 %AB_11, i32 %AB_10, i32 %AB_9, i32 %AB_8, i32 %AB_7, i32 %AB_6, i32 %AB_5, i32 %AB_4, i32 %AB_3, i32 %AB_2, i32 %AB_1, i32 %AB, i32 %tempB_a, i32 %tempB_a_1, i32 %tmp_s, i32 %tmp_12, i32 %tmp_13, i32 %tmp_14, i32 %tmp_15, i32 %tmp_16, i32 %tmp_17, i32 %tmp_18, i32 %tmp_19, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %trunc_ln145_2, i32 %trunc_ln145_3, i32 %A" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 49 'call' 'call_ln23' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln23 = call void @Loop_1_proc1_Pipeline_ps_i, i6 %trunc_ln23, i32 %AB_15, i32 %AB_14, i32 %AB_13, i32 %AB_12, i32 %AB_11, i32 %AB_10, i32 %AB_9, i32 %AB_8, i32 %AB_7, i32 %AB_6, i32 %AB_5, i32 %AB_4, i32 %AB_3, i32 %AB_2, i32 %AB_1, i32 %AB, i32 %tempB_a, i32 %tempB_a_1, i32 %tmp_s, i32 %tmp_12, i32 %tmp_13, i32 %tmp_14, i32 %tmp_15, i32 %tmp_16, i32 %tmp_17, i32 %tmp_18, i32 %tmp_19, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %trunc_ln145_2, i32 %trunc_ln145_3, i32 %A" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 51 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond13" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 52 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
it_read            (read             ) [ 00000000]
call_ln0           (call             ) [ 00000000]
trunc_ln8          (trunc            ) [ 00000000]
icmp_ln13          (icmp             ) [ 00111000]
br_ln13            (br               ) [ 00000000]
empty              (wait             ) [ 00000000]
call_ln0           (call             ) [ 00000000]
empty_35           (wait             ) [ 00000000]
br_ln0             (br               ) [ 00000000]
k                  (alloca           ) [ 00001111]
store_ln23         (store            ) [ 00000000]
br_ln23            (br               ) [ 00000000]
k_1                (load             ) [ 00000000]
icmp_ln23          (icmp             ) [ 00000111]
empty_36           (speclooptripcount) [ 00000000]
add_ln23           (add              ) [ 00000000]
br_ln23            (br               ) [ 00000000]
trunc_ln23         (trunc            ) [ 00000011]
store_ln23         (store            ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
Bcols_read         (read             ) [ 00000000]
tempB_a            (trunc            ) [ 00000001]
trunc_ln145_2      (partselect       ) [ 00000001]
trunc_ln145_3      (partselect       ) [ 00000001]
tempB_a_1          (partselect       ) [ 00000001]
tmp_s              (partselect       ) [ 00000001]
tmp_12             (partselect       ) [ 00000001]
tmp_13             (partselect       ) [ 00000001]
tmp_14             (partselect       ) [ 00000001]
tmp_15             (partselect       ) [ 00000001]
tmp_16             (partselect       ) [ 00000001]
tmp_17             (partselect       ) [ 00000001]
tmp_18             (partselect       ) [ 00000001]
tmp_19             (partselect       ) [ 00000001]
tmp_20             (partselect       ) [ 00000001]
tmp_21             (partselect       ) [ 00000001]
tmp_22             (partselect       ) [ 00000001]
specloopname_ln144 (specloopname     ) [ 00000000]
call_ln23          (call             ) [ 00000000]
br_ln23            (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AB_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AB_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AB_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AB_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AB_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AB_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AB_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="AB_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="AB_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="AB_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="AB_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="AB_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="it">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Arows">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Bcols">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="A">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_loadA"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_ps_i"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="k_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="it_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Bcols_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="512" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bcols_read/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_Loop_1_proc1_Pipeline_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="0"/>
<pin id="164" dir="0" index="5" bw="32" slack="0"/>
<pin id="165" dir="0" index="6" bw="32" slack="0"/>
<pin id="166" dir="0" index="7" bw="32" slack="0"/>
<pin id="167" dir="0" index="8" bw="32" slack="0"/>
<pin id="168" dir="0" index="9" bw="32" slack="0"/>
<pin id="169" dir="0" index="10" bw="32" slack="0"/>
<pin id="170" dir="0" index="11" bw="32" slack="0"/>
<pin id="171" dir="0" index="12" bw="32" slack="0"/>
<pin id="172" dir="0" index="13" bw="32" slack="0"/>
<pin id="173" dir="0" index="14" bw="32" slack="0"/>
<pin id="174" dir="0" index="15" bw="32" slack="0"/>
<pin id="175" dir="0" index="16" bw="32" slack="0"/>
<pin id="176" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_Loop_1_proc1_Pipeline_loadA_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_Loop_1_proc1_Pipeline_ps_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="1"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="32" slack="0"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="0" index="5" bw="32" slack="0"/>
<pin id="209" dir="0" index="6" bw="32" slack="0"/>
<pin id="210" dir="0" index="7" bw="32" slack="0"/>
<pin id="211" dir="0" index="8" bw="32" slack="0"/>
<pin id="212" dir="0" index="9" bw="32" slack="0"/>
<pin id="213" dir="0" index="10" bw="32" slack="0"/>
<pin id="214" dir="0" index="11" bw="32" slack="0"/>
<pin id="215" dir="0" index="12" bw="32" slack="0"/>
<pin id="216" dir="0" index="13" bw="32" slack="0"/>
<pin id="217" dir="0" index="14" bw="32" slack="0"/>
<pin id="218" dir="0" index="15" bw="32" slack="0"/>
<pin id="219" dir="0" index="16" bw="32" slack="0"/>
<pin id="220" dir="0" index="17" bw="32" slack="0"/>
<pin id="221" dir="0" index="18" bw="32" slack="0"/>
<pin id="222" dir="0" index="19" bw="32" slack="0"/>
<pin id="223" dir="0" index="20" bw="32" slack="0"/>
<pin id="224" dir="0" index="21" bw="32" slack="0"/>
<pin id="225" dir="0" index="22" bw="32" slack="0"/>
<pin id="226" dir="0" index="23" bw="32" slack="0"/>
<pin id="227" dir="0" index="24" bw="32" slack="0"/>
<pin id="228" dir="0" index="25" bw="32" slack="0"/>
<pin id="229" dir="0" index="26" bw="32" slack="0"/>
<pin id="230" dir="0" index="27" bw="32" slack="0"/>
<pin id="231" dir="0" index="28" bw="32" slack="0"/>
<pin id="232" dir="0" index="29" bw="32" slack="0"/>
<pin id="233" dir="0" index="30" bw="32" slack="0"/>
<pin id="234" dir="0" index="31" bw="32" slack="0"/>
<pin id="235" dir="0" index="32" bw="32" slack="0"/>
<pin id="236" dir="0" index="33" bw="32" slack="0"/>
<pin id="237" dir="0" index="34" bw="32" slack="0"/>
<pin id="238" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln8_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln13_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln23_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="1"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln23_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln23_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln23_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln23_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="1"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tempB_a_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="512" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tempB_a/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln145_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="512" slack="0"/>
<pin id="304" dir="0" index="2" bw="10" slack="0"/>
<pin id="305" dir="0" index="3" bw="10" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln145_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="0" index="3" bw="10" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tempB_a_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="512" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tempB_a_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="512" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_12_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="512" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="8" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_13_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="9" slack="0"/>
<pin id="360" dir="0" index="3" bw="9" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_14_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="512" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="0" index="3" bw="9" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_15_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="512" slack="0"/>
<pin id="381" dir="0" index="2" bw="9" slack="0"/>
<pin id="382" dir="0" index="3" bw="9" slack="0"/>
<pin id="383" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_16_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="512" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="0" index="3" bw="9" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_17_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="512" slack="0"/>
<pin id="403" dir="0" index="2" bw="10" slack="0"/>
<pin id="404" dir="0" index="3" bw="10" slack="0"/>
<pin id="405" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_18_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="512" slack="0"/>
<pin id="414" dir="0" index="2" bw="10" slack="0"/>
<pin id="415" dir="0" index="3" bw="10" slack="0"/>
<pin id="416" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_19_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="512" slack="0"/>
<pin id="425" dir="0" index="2" bw="10" slack="0"/>
<pin id="426" dir="0" index="3" bw="10" slack="0"/>
<pin id="427" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_20_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="512" slack="0"/>
<pin id="436" dir="0" index="2" bw="10" slack="0"/>
<pin id="437" dir="0" index="3" bw="10" slack="0"/>
<pin id="438" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_21_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="512" slack="0"/>
<pin id="447" dir="0" index="2" bw="10" slack="0"/>
<pin id="448" dir="0" index="3" bw="10" slack="0"/>
<pin id="449" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_22_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="512" slack="0"/>
<pin id="458" dir="0" index="2" bw="10" slack="0"/>
<pin id="459" dir="0" index="3" bw="10" slack="0"/>
<pin id="460" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="466" class="1005" name="icmp_ln13_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="470" class="1005" name="k_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="480" class="1005" name="trunc_ln23_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="1"/>
<pin id="482" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tempB_a_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempB_a "/>
</bind>
</comp>

<comp id="490" class="1005" name="trunc_ln145_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="trunc_ln145_3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tempB_a_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempB_a_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_s_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_12_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_13_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_14_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_15_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_16_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_17_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_18_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_19_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_20_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_21_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_22_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="158" pin=11"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="158" pin=12"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="158" pin=13"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="158" pin=14"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="158" pin=15"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="158" pin=16"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="239"><net_src comp="136" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="202" pin=9"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="202" pin=11"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="202" pin=12"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="202" pin=13"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="202" pin=14"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="202" pin=15"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="202" pin=16"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="202" pin=17"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="202" pin=34"/></net>

<net id="260"><net_src comp="146" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="281" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="152" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="202" pin=18"/></net>

<net id="307"><net_src comp="74" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="152" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="78" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="311"><net_src comp="301" pin="4"/><net_sink comp="202" pin=32"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="152" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="202" pin=33"/></net>

<net id="329"><net_src comp="74" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="152" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="86" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="333"><net_src comp="323" pin="4"/><net_sink comp="202" pin=19"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="152" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="88" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="90" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="334" pin="4"/><net_sink comp="202" pin=20"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="152" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="92" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="94" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="355"><net_src comp="345" pin="4"/><net_sink comp="202" pin=21"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="152" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="98" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="366"><net_src comp="356" pin="4"/><net_sink comp="202" pin=22"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="152" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="100" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="102" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="377"><net_src comp="367" pin="4"/><net_sink comp="202" pin=23"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="152" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="104" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="106" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="388"><net_src comp="378" pin="4"/><net_sink comp="202" pin=24"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="152" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="108" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="110" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="399"><net_src comp="389" pin="4"/><net_sink comp="202" pin=25"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="152" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="112" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="114" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="410"><net_src comp="400" pin="4"/><net_sink comp="202" pin=26"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="152" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="116" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="118" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="421"><net_src comp="411" pin="4"/><net_sink comp="202" pin=27"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="152" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="120" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="122" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="432"><net_src comp="422" pin="4"/><net_sink comp="202" pin=28"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="152" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="124" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="443"><net_src comp="433" pin="4"/><net_sink comp="202" pin=29"/></net>

<net id="450"><net_src comp="74" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="152" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="128" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="130" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="454"><net_src comp="444" pin="4"/><net_sink comp="202" pin=30"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="152" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="132" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="134" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="465"><net_src comp="455" pin="4"/><net_sink comp="202" pin=31"/></net>

<net id="469"><net_src comp="261" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="142" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="483"><net_src comp="287" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="488"><net_src comp="296" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="202" pin=18"/></net>

<net id="493"><net_src comp="301" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="202" pin=32"/></net>

<net id="498"><net_src comp="312" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="202" pin=33"/></net>

<net id="503"><net_src comp="323" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="202" pin=19"/></net>

<net id="508"><net_src comp="334" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="202" pin=20"/></net>

<net id="513"><net_src comp="345" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="202" pin=21"/></net>

<net id="518"><net_src comp="356" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="202" pin=22"/></net>

<net id="523"><net_src comp="367" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="202" pin=23"/></net>

<net id="528"><net_src comp="378" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="202" pin=24"/></net>

<net id="533"><net_src comp="389" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="202" pin=25"/></net>

<net id="538"><net_src comp="400" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="202" pin=26"/></net>

<net id="543"><net_src comp="411" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="202" pin=27"/></net>

<net id="548"><net_src comp="422" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="202" pin=28"/></net>

<net id="553"><net_src comp="433" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="202" pin=29"/></net>

<net id="558"><net_src comp="444" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="202" pin=30"/></net>

<net id="563"><net_src comp="455" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="202" pin=31"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {1 2 6 7 }
	Port: AB_1 | {1 2 6 7 }
	Port: AB_2 | {1 2 6 7 }
	Port: AB_3 | {1 2 6 7 }
	Port: AB_4 | {1 2 6 7 }
	Port: AB_5 | {1 2 6 7 }
	Port: AB_6 | {1 2 6 7 }
	Port: AB_7 | {1 2 6 7 }
	Port: AB_8 | {1 2 6 7 }
	Port: AB_9 | {1 2 6 7 }
	Port: AB_10 | {1 2 6 7 }
	Port: AB_11 | {1 2 6 7 }
	Port: AB_12 | {1 2 6 7 }
	Port: AB_13 | {1 2 6 7 }
	Port: AB_14 | {1 2 6 7 }
	Port: AB_15 | {1 2 6 7 }
	Port: Arows | {}
	Port: Bcols | {}
	Port: A | {2 3 }
 - Input state : 
	Port: Loop_1_proc1 : AB | {6 7 }
	Port: Loop_1_proc1 : AB_1 | {6 7 }
	Port: Loop_1_proc1 : AB_2 | {6 7 }
	Port: Loop_1_proc1 : AB_3 | {6 7 }
	Port: Loop_1_proc1 : AB_4 | {6 7 }
	Port: Loop_1_proc1 : AB_5 | {6 7 }
	Port: Loop_1_proc1 : AB_6 | {6 7 }
	Port: Loop_1_proc1 : AB_7 | {6 7 }
	Port: Loop_1_proc1 : AB_8 | {6 7 }
	Port: Loop_1_proc1 : AB_9 | {6 7 }
	Port: Loop_1_proc1 : AB_10 | {6 7 }
	Port: Loop_1_proc1 : AB_11 | {6 7 }
	Port: Loop_1_proc1 : AB_12 | {6 7 }
	Port: Loop_1_proc1 : AB_13 | {6 7 }
	Port: Loop_1_proc1 : AB_14 | {6 7 }
	Port: Loop_1_proc1 : AB_15 | {6 7 }
	Port: Loop_1_proc1 : it | {2 }
	Port: Loop_1_proc1 : Arows | {2 3 }
	Port: Loop_1_proc1 : Bcols | {6 }
	Port: Loop_1_proc1 : A | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
	State 4
		store_ln23 : 1
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		trunc_ln23 : 1
		store_ln23 : 2
	State 6
		call_ln23 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |   grp_Loop_1_proc1_Pipeline_1_fu_158   |    0    |    0    |    9    |    25   |
|   call   | grp_Loop_1_proc1_Pipeline_loadA_fu_194 |    0    |  9.2152 |   506   |   239   |
|          |  grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |    48   |  26.996 |   3781  |   1599  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln13_fu_261            |    0    |    0    |    0    |    8    |
|          |            icmp_ln23_fu_275            |    0    |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln23_fu_281            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |           it_read_read_fu_146          |    0    |    0    |    0    |    0    |
|          |         Bcols_read_read_fu_152         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln8_fu_257            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln23_fu_287           |    0    |    0    |    0    |    0    |
|          |             tempB_a_fu_296             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          trunc_ln145_2_fu_301          |    0    |    0    |    0    |    0    |
|          |          trunc_ln145_3_fu_312          |    0    |    0    |    0    |    0    |
|          |            tempB_a_1_fu_323            |    0    |    0    |    0    |    0    |
|          |              tmp_s_fu_334              |    0    |    0    |    0    |    0    |
|          |              tmp_12_fu_345             |    0    |    0    |    0    |    0    |
|          |              tmp_13_fu_356             |    0    |    0    |    0    |    0    |
|          |              tmp_14_fu_367             |    0    |    0    |    0    |    0    |
|partselect|              tmp_15_fu_378             |    0    |    0    |    0    |    0    |
|          |              tmp_16_fu_389             |    0    |    0    |    0    |    0    |
|          |              tmp_17_fu_400             |    0    |    0    |    0    |    0    |
|          |              tmp_18_fu_411             |    0    |    0    |    0    |    0    |
|          |              tmp_19_fu_422             |    0    |    0    |    0    |    0    |
|          |              tmp_20_fu_433             |    0    |    0    |    0    |    0    |
|          |              tmp_21_fu_444             |    0    |    0    |    0    |    0    |
|          |              tmp_22_fu_455             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    48   | 36.2112 |   4296  |   1895  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln13_reg_466  |    1   |
|      k_reg_470      |    7   |
|  tempB_a_1_reg_500  |   32   |
|   tempB_a_reg_485   |   32   |
|    tmp_12_reg_510   |   32   |
|    tmp_13_reg_515   |   32   |
|    tmp_14_reg_520   |   32   |
|    tmp_15_reg_525   |   32   |
|    tmp_16_reg_530   |   32   |
|    tmp_17_reg_535   |   32   |
|    tmp_18_reg_540   |   32   |
|    tmp_19_reg_545   |   32   |
|    tmp_20_reg_550   |   32   |
|    tmp_21_reg_555   |   32   |
|    tmp_22_reg_560   |   32   |
|    tmp_s_reg_505    |   32   |
|trunc_ln145_2_reg_490|   32   |
|trunc_ln145_3_reg_495|   32   |
|  trunc_ln23_reg_480 |    6   |
+---------------------+--------+
|        Total        |   526  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p18 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p19 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p20 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p21 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p22 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p23 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p24 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p25 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p26 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p27 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p28 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p29 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p30 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p31 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p32 |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc1_Pipeline_ps_i_fu_202 |  p33 |   2  |  32  |   64   ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |  1024  ||  25.408 ||   144   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   36   |  4296  |  1895  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |   526  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   61   |  4822  |  2039  |
+-----------+--------+--------+--------+--------+
