

================================================================
== Vivado HLS Report for 'enqueue_dequeue_fram'
================================================================
* Date:           Mon Nov  2 20:52:11 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.486 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      0|      0|    510|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        1|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    176|    -|
|Register         |        -|      -|    176|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        1|      0|    176|    686|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      0|   ~0  |      3|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |edca_queues_U  |enqueue_dequeue_fbkb  |        1|  0|   0|    0|  1600|    8|     1|        12800|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|  1600|    8|     1|        12800|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln57_fu_350_p2    |     *    |      0|  0|  33|           2|           7|
    |mul_ln70_fu_326_p2    |     *    |      0|  0|  33|           2|           7|
    |mul_ln83_fu_302_p2    |     *    |      0|  0|  33|           2|           7|
    |mul_ln96_fu_278_p2    |     *    |      0|  0|  33|           2|           7|
    |add_ln101_fu_382_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln102_fu_393_p2   |     +    |      0|  0|  12|           3|           2|
    |add_ln57_fu_563_p2    |     +    |      0|  0|  16|           9|           9|
    |add_ln62_fu_568_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln63_fu_579_p2    |     +    |      0|  0|  12|           3|           2|
    |add_ln70_1_fu_531_p2  |     +    |      0|  0|  17|          10|           9|
    |add_ln70_fu_501_p2    |     +    |      0|  0|  16|           9|           9|
    |add_ln75_fu_506_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln76_fu_517_p2    |     +    |      0|  0|  12|           3|           2|
    |add_ln83_1_fu_469_p2  |     +    |      0|  0|  18|          11|          10|
    |add_ln83_fu_439_p2    |     +    |      0|  0|  16|           9|           9|
    |add_ln88_fu_444_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln89_fu_455_p2    |     +    |      0|  0|  12|           3|           2|
    |add_ln96_1_fu_407_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln96_fu_377_p2    |     +    |      0|  0|  16|           9|           9|
    |be_fu_490_p2          |     +    |      0|  0|  15|           7|           1|
    |bk_fu_552_p2          |     +    |      0|  0|  15|           7|           1|
    |vi_fu_428_p2          |     +    |      0|  0|  15|           7|           1|
    |vo_fu_366_p2          |     +    |      0|  0|  15|           7|           1|
    |icmp_ln52_fu_236_p2   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln53_fu_336_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_fu_546_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln65_fu_242_p2   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln66_fu_312_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln69_fu_484_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln78_fu_248_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln79_fu_288_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln82_fu_422_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln91_fu_254_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln92_fu_264_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln95_fu_360_p2   |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 510|         172|         145|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  50|         11|    1|         11|
    |ap_return             |   9|          2|    3|          6|
    |be_0_reg_177          |   9|          2|    7|         14|
    |bk_0_reg_188          |   9|          2|    7|         14|
    |edca_queues_address0  |  27|          5|   11|         55|
    |inout_frame_address0  |  27|          5|    7|         35|
    |p_0_reg_199           |  27|          5|    3|         15|
    |vi_0_reg_166          |   9|          2|    7|         14|
    |vo_0_reg_155          |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 176|         36|   53|        178|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln57_reg_745               |   9|   0|    9|          0|
    |add_ln70_reg_727               |   9|   0|    9|          0|
    |add_ln83_reg_709               |   9|   0|    9|          0|
    |add_ln96_reg_691               |   9|   0|    9|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_return_preg                 |   3|   0|    3|          0|
    |available_spaces_be            |   3|   0|    3|          0|
    |available_spaces_be_s_reg_642  |   3|   0|    3|          0|
    |available_spaces_bk            |   3|   0|    3|          0|
    |available_spaces_bk_s_reg_660  |   3|   0|    3|          0|
    |available_spaces_vi            |   3|   0|    3|          0|
    |available_spaces_vi_s_reg_624  |   3|   0|    3|          0|
    |available_spaces_vo            |   3|   0|    3|          0|
    |available_spaces_vo_s_reg_606  |   3|   0|    3|          0|
    |be_0_reg_177                   |   7|   0|    7|          0|
    |be_reg_717                     |   7|   0|    7|          0|
    |bk_0_reg_188                   |   7|   0|    7|          0|
    |bk_reg_735                     |   7|   0|    7|          0|
    |mul_ln57_reg_673               |   7|   0|    9|          2|
    |mul_ln70_reg_655               |   7|   0|    9|          2|
    |mul_ln83_reg_637               |   7|   0|    9|          2|
    |mul_ln96_reg_619               |   7|   0|    9|          2|
    |p_0_reg_199                    |   3|   0|    3|          0|
    |vi_0_reg_166                   |   7|   0|    7|          0|
    |vi_reg_699                     |   7|   0|    7|          0|
    |vo_0_reg_155                   |   7|   0|    7|          0|
    |vo_reg_681                     |   7|   0|    7|          0|
    |write_pointer_be               |   2|   0|    2|          0|
    |write_pointer_be_loa_reg_650   |   2|   0|    2|          0|
    |write_pointer_bk               |   2|   0|    2|          0|
    |write_pointer_bk_loa_reg_668   |   2|   0|    2|          0|
    |write_pointer_vi               |   2|   0|    2|          0|
    |write_pointer_vi_loa_reg_632   |   2|   0|    2|          0|
    |write_pointer_vo               |   2|   0|    2|          0|
    |write_pointer_vo_loa_reg_614   |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 176|   0|  184|          8|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_start              |  in |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_done               | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_idle               | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_ready              | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_return             | out |    3| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ac                    |  in |    2|   ap_none  |          ac          |    scalar    |
|inout_frame_address0  | out |    7|  ap_memory |      inout_frame     |     array    |
|inout_frame_ce0       | out |    1|  ap_memory |      inout_frame     |     array    |
|inout_frame_q0        |  in |    8|  ap_memory |      inout_frame     |     array    |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 4 6 8 
2 --> 3 10 
3 --> 2 
4 --> 5 10 
5 --> 4 
6 --> 7 10 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)" [fyp/edca.c:44]   --->   Operation 11 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.93ns)   --->   "%icmp_ln52 = icmp eq i2 %ac_read, 0" [fyp/edca.c:52]   --->   Operation 12 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %1, label %4" [fyp/edca.c:52]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%icmp_ln65 = icmp eq i2 %ac_read, 1" [fyp/edca.c:65]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln52)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %5, label %8" [fyp/edca.c:65]   --->   Operation 15 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%icmp_ln78 = icmp eq i2 %ac_read, -2" [fyp/edca.c:78]   --->   Operation 16 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln52 & !icmp_ln65)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %9, label %12" [fyp/edca.c:78]   --->   Operation 17 'br' <Predicate = (!icmp_ln52 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%icmp_ln91 = icmp eq i2 %ac_read, -1" [fyp/edca.c:91]   --->   Operation 18 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.79ns)   --->   "br i1 %icmp_ln91, label %13, label %._crit_edge" [fyp/edca.c:91]   --->   Operation 19 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 1.79>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:92]   --->   Operation 20 'load' 'available_spaces_vo_s' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "%icmp_ln92 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:92]   --->   Operation 21 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:96]   --->   Operation 22 'load' 'write_pointer_vo_loa' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.79ns)   --->   "br i1 %icmp_ln92, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:92]   --->   Operation 23 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91)> <Delay = 1.79>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:96]   --->   Operation 24 'zext' 'zext_ln96' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91 & !icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (4.37ns)   --->   "%mul_ln96 = mul i9 %zext_ln96, 100" [fyp/edca.c:96]   --->   Operation 25 'mul' 'mul_ln96' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91 & !icmp_ln92)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:95]   --->   Operation 26 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & icmp_ln91 & !icmp_ln92)> <Delay = 1.66>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:79]   --->   Operation 27 'load' 'available_spaces_vi_s' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%icmp_ln79 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:79]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:83]   --->   Operation 29 'load' 'write_pointer_vi_loa' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.79ns)   --->   "br i1 %icmp_ln79, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:79]   --->   Operation 30 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 1.79>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:83]   --->   Operation 31 'zext' 'zext_ln83' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.37ns)   --->   "%mul_ln83 = mul i9 %zext_ln83, 100" [fyp/edca.c:83]   --->   Operation 32 'mul' 'mul_ln83' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:82]   --->   Operation 33 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 1.66>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:66]   --->   Operation 34 'load' 'available_spaces_be_s' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%icmp_ln66 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:66]   --->   Operation 35 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:70]   --->   Operation 36 'load' 'write_pointer_be_loa' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.79ns)   --->   "br i1 %icmp_ln66, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:66]   --->   Operation 37 'br' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 1.79>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:70]   --->   Operation 38 'zext' 'zext_ln70' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (4.37ns)   --->   "%mul_ln70 = mul i9 %zext_ln70, 100" [fyp/edca.c:70]   --->   Operation 39 'mul' 'mul_ln70' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:69]   --->   Operation 40 'br' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 1.66>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:53]   --->   Operation 41 'load' 'available_spaces_bk_s' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.18ns)   --->   "%icmp_ln53 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:53]   --->   Operation 42 'icmp' 'icmp_ln53' <Predicate = (icmp_ln52)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:57]   --->   Operation 43 'load' 'write_pointer_bk_loa' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.79ns)   --->   "br i1 %icmp_ln53, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:53]   --->   Operation 44 'br' <Predicate = (icmp_ln52)> <Delay = 1.79>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:57]   --->   Operation 45 'zext' 'zext_ln57' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (4.37ns)   --->   "%mul_ln57 = mul i9 %zext_ln57, 100" [fyp/edca.c:57]   --->   Operation 46 'mul' 'mul_ln57' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:56]   --->   Operation 47 'br' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo, %14 ], [ 0, %.preheader4.preheader ]"   --->   Operation 48 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i7 %vo_0 to i9" [fyp/edca.c:95]   --->   Operation 49 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.46ns)   --->   "%icmp_ln95 = icmp eq i7 %vo_0, -28" [fyp/edca.c:95]   --->   Operation 50 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 51 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.03ns)   --->   "%vo = add i7 %vo_0, 1" [fyp/edca.c:95]   --->   Operation 52 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %15, label %14" [fyp/edca.c:95]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i7 %vo_0 to i64" [fyp/edca.c:96]   --->   Operation 54 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln96_1" [fyp/edca.c:96]   --->   Operation 55 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 56 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln95)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_2 : Operation 57 [1/1] (2.11ns)   --->   "%add_ln96 = add i9 %mul_ln96, %zext_ln95" [fyp/edca.c:96]   --->   Operation 57 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%add_ln101 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:101]   --->   Operation 58 'add' 'add_ln101' <Predicate = (icmp_ln95)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i2 %add_ln101, i2* @write_pointer_vo, align 1" [fyp/edca.c:101]   --->   Operation 59 'store' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.68ns)   --->   "%add_ln102 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:102]   --->   Operation 60 'add' 'add_ln102' <Predicate = (icmp_ln95)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i3 %add_ln102, i3* @available_spaces_vo, align 1" [fyp/edca.c:102]   --->   Operation 61 'store' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.79ns)   --->   "br label %._crit_edge" [fyp/edca.c:103]   --->   Operation 62 'br' <Predicate = (icmp_ln95)> <Delay = 1.79>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str68) nounwind" [fyp/edca.c:95]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 64 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i9 %add_ln96 to i11" [fyp/edca.c:96]   --->   Operation 65 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.12ns)   --->   "%add_ln96_1 = add i11 %zext_ln96_2, -848" [fyp/edca.c:96]   --->   Operation 66 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i11 %add_ln96_1 to i64" [fyp/edca.c:96]   --->   Operation 67 'zext' 'zext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln96_3" [fyp/edca.c:96]   --->   Operation 68 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:95]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi, %10 ], [ 0, %.preheader5.preheader ]"   --->   Operation 71 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %vi_0 to i9" [fyp/edca.c:82]   --->   Operation 72 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.46ns)   --->   "%icmp_ln82 = icmp eq i7 %vi_0, -28" [fyp/edca.c:82]   --->   Operation 73 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 74 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.03ns)   --->   "%vi = add i7 %vi_0, 1" [fyp/edca.c:82]   --->   Operation 75 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %11, label %10" [fyp/edca.c:82]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i7 %vi_0 to i64" [fyp/edca.c:83]   --->   Operation 77 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln83_1" [fyp/edca.c:83]   --->   Operation 78 'getelementptr' 'inout_frame_addr_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 79 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln82)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 80 [1/1] (2.11ns)   --->   "%add_ln83 = add i9 %mul_ln83, %zext_ln82" [fyp/edca.c:83]   --->   Operation 80 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%add_ln88 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:88]   --->   Operation 81 'add' 'add_ln88' <Predicate = (icmp_ln82)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i2 %add_ln88, i2* @write_pointer_vi, align 1" [fyp/edca.c:88]   --->   Operation 82 'store' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.68ns)   --->   "%add_ln89 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:89]   --->   Operation 83 'add' 'add_ln89' <Predicate = (icmp_ln82)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i3 %add_ln89, i3* @available_spaces_vi, align 1" [fyp/edca.c:89]   --->   Operation 84 'store' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.79ns)   --->   "br label %._crit_edge" [fyp/edca.c:90]   --->   Operation 85 'br' <Predicate = (icmp_ln82)> <Delay = 1.79>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:82]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 87 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i9 %add_ln83 to i11" [fyp/edca.c:83]   --->   Operation 88 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.12ns)   --->   "%add_ln83_1 = add i11 %zext_ln83_2, 800" [fyp/edca.c:83]   --->   Operation 89 'add' 'add_ln83_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i11 %add_ln83_1 to i64" [fyp/edca.c:83]   --->   Operation 90 'zext' 'zext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln83_3" [fyp/edca.c:83]   --->   Operation 91 'getelementptr' 'edca_queues_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:82]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.22>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be, %6 ], [ 0, %.preheader6.preheader ]"   --->   Operation 94 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %be_0 to i9" [fyp/edca.c:69]   --->   Operation 95 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.46ns)   --->   "%icmp_ln69 = icmp eq i7 %be_0, -28" [fyp/edca.c:69]   --->   Operation 96 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 97 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.03ns)   --->   "%be = add i7 %be_0, 1" [fyp/edca.c:69]   --->   Operation 98 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %7, label %6" [fyp/edca.c:69]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %be_0 to i64" [fyp/edca.c:70]   --->   Operation 100 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln70_1" [fyp/edca.c:70]   --->   Operation 101 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 102 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln69)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_6 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln70 = add i9 %mul_ln70, %zext_ln69" [fyp/edca.c:70]   --->   Operation 103 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.58ns)   --->   "%add_ln75 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:75]   --->   Operation 104 'add' 'add_ln75' <Predicate = (icmp_ln69)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "store i2 %add_ln75, i2* @write_pointer_be, align 1" [fyp/edca.c:75]   --->   Operation 105 'store' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.68ns)   --->   "%add_ln76 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:76]   --->   Operation 106 'add' 'add_ln76' <Predicate = (icmp_ln69)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "store i3 %add_ln76, i3* @available_spaces_be, align 1" [fyp/edca.c:76]   --->   Operation 107 'store' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.79ns)   --->   "br label %._crit_edge" [fyp/edca.c:77]   --->   Operation 108 'br' <Predicate = (icmp_ln69)> <Delay = 1.79>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:69]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 110 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %add_ln70 to i10" [fyp/edca.c:70]   --->   Operation 111 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.12ns)   --->   "%add_ln70_1 = add i10 %zext_ln70_2, 400" [fyp/edca.c:70]   --->   Operation 112 'add' 'add_ln70_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i10 %add_ln70_1 to i64" [fyp/edca.c:70]   --->   Operation 113 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln70_3" [fyp/edca.c:70]   --->   Operation 114 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:69]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 2.22>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk, %2 ], [ 0, %.preheader7.preheader ]"   --->   Operation 117 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %bk_0 to i9" [fyp/edca.c:56]   --->   Operation 118 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.46ns)   --->   "%icmp_ln56 = icmp eq i7 %bk_0, -28" [fyp/edca.c:56]   --->   Operation 119 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (2.03ns)   --->   "%bk = add i7 %bk_0, 1" [fyp/edca.c:56]   --->   Operation 121 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %3, label %2" [fyp/edca.c:56]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i7 %bk_0 to i64" [fyp/edca.c:57]   --->   Operation 123 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln57_1" [fyp/edca.c:57]   --->   Operation 124 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:57]   --->   Operation 125 'load' 'inout_frame_load' <Predicate = (!icmp_ln56)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_8 : Operation 126 [1/1] (2.11ns)   --->   "%add_ln57 = add i9 %zext_ln56, %mul_ln57" [fyp/edca.c:57]   --->   Operation 126 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.58ns)   --->   "%add_ln62 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:62]   --->   Operation 127 'add' 'add_ln62' <Predicate = (icmp_ln56)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "store i2 %add_ln62, i2* @write_pointer_bk, align 1" [fyp/edca.c:62]   --->   Operation 128 'store' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.68ns)   --->   "%add_ln63 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:63]   --->   Operation 129 'add' 'add_ln63' <Predicate = (icmp_ln56)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "store i3 %add_ln63, i3* @available_spaces_bk, align 1" [fyp/edca.c:63]   --->   Operation 130 'store' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.79ns)   --->   "br label %._crit_edge" [fyp/edca.c:64]   --->   Operation 131 'br' <Predicate = (icmp_ln56)> <Delay = 1.79>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:56]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:57]   --->   Operation 133 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57 to i64" [fyp/edca.c:57]   --->   Operation 134 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln57_2" [fyp/edca.c:57]   --->   Operation 135 'getelementptr' 'edca_queues_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr, align 1" [fyp/edca.c:57]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:56]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%p_0 = phi i3 [ -2, %3 ], [ -2, %7 ], [ -2, %11 ], [ -2, %15 ], [ 0, %1 ], [ 1, %5 ], [ 2, %9 ], [ 0, %12 ], [ 3, %13 ]"   --->   Operation 138 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "ret i3 %p_0" [fyp/edca.c:180]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ac]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ac_read               (read             ) [ 00000000000]
icmp_ln52             (icmp             ) [ 01000000000]
br_ln52               (br               ) [ 00000000000]
icmp_ln65             (icmp             ) [ 01000000000]
br_ln65               (br               ) [ 00000000000]
icmp_ln78             (icmp             ) [ 01000000000]
br_ln78               (br               ) [ 00000000000]
icmp_ln91             (icmp             ) [ 01000000000]
br_ln91               (br               ) [ 01111111111]
available_spaces_vo_s (load             ) [ 00110000000]
icmp_ln92             (icmp             ) [ 01000000000]
write_pointer_vo_loa  (load             ) [ 00110000000]
br_ln92               (br               ) [ 01111111111]
zext_ln96             (zext             ) [ 00000000000]
mul_ln96              (mul              ) [ 00110000000]
br_ln95               (br               ) [ 01110000000]
available_spaces_vi_s (load             ) [ 00001100000]
icmp_ln79             (icmp             ) [ 01000000000]
write_pointer_vi_loa  (load             ) [ 00001100000]
br_ln79               (br               ) [ 01111111111]
zext_ln83             (zext             ) [ 00000000000]
mul_ln83              (mul              ) [ 00001100000]
br_ln82               (br               ) [ 01001100000]
available_spaces_be_s (load             ) [ 00000011000]
icmp_ln66             (icmp             ) [ 01000000000]
write_pointer_be_loa  (load             ) [ 00000011000]
br_ln66               (br               ) [ 01111111111]
zext_ln70             (zext             ) [ 00000000000]
mul_ln70              (mul              ) [ 00000011000]
br_ln69               (br               ) [ 01000011000]
available_spaces_bk_s (load             ) [ 00000000110]
icmp_ln53             (icmp             ) [ 01000000000]
write_pointer_bk_loa  (load             ) [ 00000000110]
br_ln53               (br               ) [ 01111111111]
zext_ln57             (zext             ) [ 00000000000]
mul_ln57              (mul              ) [ 00000000110]
br_ln56               (br               ) [ 01000000110]
vo_0                  (phi              ) [ 00100000000]
zext_ln95             (zext             ) [ 00000000000]
icmp_ln95             (icmp             ) [ 00110000000]
empty_38              (speclooptripcount) [ 00000000000]
vo                    (add              ) [ 01110000000]
br_ln95               (br               ) [ 00000000000]
zext_ln96_1           (zext             ) [ 00000000000]
inout_frame_addr_3    (getelementptr    ) [ 00010000000]
add_ln96              (add              ) [ 00010000000]
add_ln101             (add              ) [ 00000000000]
store_ln101           (store            ) [ 00000000000]
add_ln102             (add              ) [ 00000000000]
store_ln102           (store            ) [ 00000000000]
br_ln103              (br               ) [ 01111010101]
specloopname_ln95     (specloopname     ) [ 00000000000]
inout_frame_load_3    (load             ) [ 00000000000]
zext_ln96_2           (zext             ) [ 00000000000]
add_ln96_1            (add              ) [ 00000000000]
zext_ln96_3           (zext             ) [ 00000000000]
edca_queues_addr_3    (getelementptr    ) [ 00000000000]
store_ln96            (store            ) [ 00000000000]
br_ln95               (br               ) [ 01110000000]
vi_0                  (phi              ) [ 00001000000]
zext_ln82             (zext             ) [ 00000000000]
icmp_ln82             (icmp             ) [ 00001100000]
empty_37              (speclooptripcount) [ 00000000000]
vi                    (add              ) [ 01001100000]
br_ln82               (br               ) [ 00000000000]
zext_ln83_1           (zext             ) [ 00000000000]
inout_frame_addr_2    (getelementptr    ) [ 00000100000]
add_ln83              (add              ) [ 00000100000]
add_ln88              (add              ) [ 00000000000]
store_ln88            (store            ) [ 00000000000]
add_ln89              (add              ) [ 00000000000]
store_ln89            (store            ) [ 00000000000]
br_ln90               (br               ) [ 01101110101]
specloopname_ln82     (specloopname     ) [ 00000000000]
inout_frame_load_2    (load             ) [ 00000000000]
zext_ln83_2           (zext             ) [ 00000000000]
add_ln83_1            (add              ) [ 00000000000]
zext_ln83_3           (zext             ) [ 00000000000]
edca_queues_addr_2    (getelementptr    ) [ 00000000000]
store_ln83            (store            ) [ 00000000000]
br_ln82               (br               ) [ 01001100000]
be_0                  (phi              ) [ 00000010000]
zext_ln69             (zext             ) [ 00000000000]
icmp_ln69             (icmp             ) [ 00000011000]
empty_36              (speclooptripcount) [ 00000000000]
be                    (add              ) [ 01000011000]
br_ln69               (br               ) [ 00000000000]
zext_ln70_1           (zext             ) [ 00000000000]
inout_frame_addr_1    (getelementptr    ) [ 00000001000]
add_ln70              (add              ) [ 00000001000]
add_ln75              (add              ) [ 00000000000]
store_ln75            (store            ) [ 00000000000]
add_ln76              (add              ) [ 00000000000]
store_ln76            (store            ) [ 00000000000]
br_ln77               (br               ) [ 01101011101]
specloopname_ln69     (specloopname     ) [ 00000000000]
inout_frame_load_1    (load             ) [ 00000000000]
zext_ln70_2           (zext             ) [ 00000000000]
add_ln70_1            (add              ) [ 00000000000]
zext_ln70_3           (zext             ) [ 00000000000]
edca_queues_addr_1    (getelementptr    ) [ 00000000000]
store_ln70            (store            ) [ 00000000000]
br_ln69               (br               ) [ 01000011000]
bk_0                  (phi              ) [ 00000000100]
zext_ln56             (zext             ) [ 00000000000]
icmp_ln56             (icmp             ) [ 00000000110]
empty                 (speclooptripcount) [ 00000000000]
bk                    (add              ) [ 01000000110]
br_ln56               (br               ) [ 00000000000]
zext_ln57_1           (zext             ) [ 00000000000]
inout_frame_addr      (getelementptr    ) [ 00000000010]
add_ln57              (add              ) [ 00000000010]
add_ln62              (add              ) [ 00000000000]
store_ln62            (store            ) [ 00000000000]
add_ln63              (add              ) [ 00000000000]
store_ln63            (store            ) [ 00000000000]
br_ln64               (br               ) [ 01101010111]
specloopname_ln56     (specloopname     ) [ 00000000000]
inout_frame_load      (load             ) [ 00000000000]
zext_ln57_2           (zext             ) [ 00000000000]
edca_queues_addr      (getelementptr    ) [ 00000000000]
store_ln57            (store            ) [ 00000000000]
br_ln56               (br               ) [ 01000000110]
p_0                   (phi              ) [ 00000000001]
ret_ln180             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ac">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ac"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout_frame">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_frame"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="edca_queues">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="available_spaces_be">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="write_pointer_be">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="ac_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ac_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inout_frame_addr_3_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inout_frame_load_3/2 inout_frame_load_2/4 inout_frame_load_1/6 inout_frame_load/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="edca_queues_addr_3_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_3/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 store_ln83/5 store_ln70/7 store_ln57/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="inout_frame_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_2/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="edca_queues_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_2/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="inout_frame_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_1/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="edca_queues_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_1/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="inout_frame_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="edca_queues_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr/9 "/>
</bind>
</comp>

<comp id="155" class="1005" name="vo_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="vo_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo_0/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="vi_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="1"/>
<pin id="168" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="vi_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi_0/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="be_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="1"/>
<pin id="179" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="be_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be_0/6 "/>
</bind>
</comp>

<comp id="188" class="1005" name="bk_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="bk_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk_0/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="4" bw="2" slack="1"/>
<pin id="213" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="2" slack="1"/>
<pin id="215" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="8" bw="1" slack="2"/>
<pin id="217" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="10" bw="1" slack="2"/>
<pin id="219" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="12" bw="3" slack="2"/>
<pin id="221" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="14" bw="1" slack="2"/>
<pin id="223" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="16" bw="3" slack="2"/>
<pin id="225" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="18" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln52_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln65_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln78_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln91_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="available_spaces_vo_s_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vo_s/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln92_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_pointer_vo_loa_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vo_loa/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln96_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln96_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln96/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="available_spaces_vi_s_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vi_s/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln79_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_pointer_vi_loa_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vi_loa/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln83_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mul_ln83_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="available_spaces_be_s_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_be_s/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln66_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="write_pointer_be_loa_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_be_loa/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln70_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mul_ln70_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="available_spaces_bk_s_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_bk_s/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln53_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="write_pointer_bk_loa_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_bk_loa/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln57_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln57_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln95_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln95_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="vo_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln96_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln96_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="1"/>
<pin id="379" dir="0" index="1" bw="7" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln101_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="1"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln101_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln102_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln102_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln96_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln96_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="0"/>
<pin id="410" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln96_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln82_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln82_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="vi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln83_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln83_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="1"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln88_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln88_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln89_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln89_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln83_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln83_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln83_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_3/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln69_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln69_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="7" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="be_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln70_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln70_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="1"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln75_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln75_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln76_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln76_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln70_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="1"/>
<pin id="530" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln70_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln70_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_3/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln56_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln56_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="bk_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln57_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln57_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="9" slack="1"/>
<pin id="566" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln62_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln62_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="0" index="1" bw="2" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln63_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln63_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln57_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/9 "/>
</bind>
</comp>

<comp id="606" class="1005" name="available_spaces_vo_s_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vo_s "/>
</bind>
</comp>

<comp id="614" class="1005" name="write_pointer_vo_loa_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="1"/>
<pin id="616" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vo_loa "/>
</bind>
</comp>

<comp id="619" class="1005" name="mul_ln96_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="1"/>
<pin id="621" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln96 "/>
</bind>
</comp>

<comp id="624" class="1005" name="available_spaces_vi_s_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="1"/>
<pin id="626" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vi_s "/>
</bind>
</comp>

<comp id="632" class="1005" name="write_pointer_vi_loa_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="1"/>
<pin id="634" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vi_loa "/>
</bind>
</comp>

<comp id="637" class="1005" name="mul_ln83_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln83 "/>
</bind>
</comp>

<comp id="642" class="1005" name="available_spaces_be_s_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_be_s "/>
</bind>
</comp>

<comp id="650" class="1005" name="write_pointer_be_loa_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_be_loa "/>
</bind>
</comp>

<comp id="655" class="1005" name="mul_ln70_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="1"/>
<pin id="657" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln70 "/>
</bind>
</comp>

<comp id="660" class="1005" name="available_spaces_bk_s_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="1"/>
<pin id="662" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_bk_s "/>
</bind>
</comp>

<comp id="668" class="1005" name="write_pointer_bk_loa_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="1"/>
<pin id="670" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_bk_loa "/>
</bind>
</comp>

<comp id="673" class="1005" name="mul_ln57_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="1"/>
<pin id="675" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln57 "/>
</bind>
</comp>

<comp id="681" class="1005" name="vo_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo "/>
</bind>
</comp>

<comp id="686" class="1005" name="inout_frame_addr_3_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="1"/>
<pin id="688" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_3 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln96_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="1"/>
<pin id="693" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="699" class="1005" name="vi_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi "/>
</bind>
</comp>

<comp id="704" class="1005" name="inout_frame_addr_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="1"/>
<pin id="706" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln83_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="1"/>
<pin id="711" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="717" class="1005" name="be_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be "/>
</bind>
</comp>

<comp id="722" class="1005" name="inout_frame_addr_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="1"/>
<pin id="724" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln70_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="1"/>
<pin id="729" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="735" class="1005" name="bk_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk "/>
</bind>
</comp>

<comp id="740" class="1005" name="inout_frame_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="1"/>
<pin id="742" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln57_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="1"/>
<pin id="747" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="227"><net_src comp="199" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="228"><net_src comp="199" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="229"><net_src comp="199" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="230"><net_src comp="199" pin="1"/><net_sink comp="207" pin=6"/></net>

<net id="231"><net_src comp="199" pin="1"/><net_sink comp="207" pin=8"/></net>

<net id="232"><net_src comp="199" pin="1"/><net_sink comp="207" pin=10"/></net>

<net id="233"><net_src comp="199" pin="1"/><net_sink comp="207" pin=12"/></net>

<net id="234"><net_src comp="199" pin="1"/><net_sink comp="207" pin=14"/></net>

<net id="235"><net_src comp="199" pin="1"/><net_sink comp="207" pin=16"/></net>

<net id="240"><net_src comp="74" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="74" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="74" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="74" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="6" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="159" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="159" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="159" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="159" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="381"><net_src comp="356" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="421"><net_src comp="170" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="170" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="170" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="170" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="443"><net_src comp="418" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="26" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="16" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="14" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="483"><net_src comp="181" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="181" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="181" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="44" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="181" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="505"><net_src comp="480" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="12" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="10" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="62" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="545"><net_src comp="192" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="192" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="38" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="192" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="44" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="192" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="567"><net_src comp="542" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="26" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="6" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="48" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="4" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="609"><net_src comp="260" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="617"><net_src comp="270" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="622"><net_src comp="278" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="627"><net_src comp="284" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="635"><net_src comp="294" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="640"><net_src comp="302" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="645"><net_src comp="308" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="653"><net_src comp="318" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="658"><net_src comp="326" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="663"><net_src comp="332" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="671"><net_src comp="342" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="676"><net_src comp="350" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="684"><net_src comp="366" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="689"><net_src comp="80" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="694"><net_src comp="377" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="702"><net_src comp="428" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="707"><net_src comp="107" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="712"><net_src comp="439" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="720"><net_src comp="490" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="725"><net_src comp="123" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="730"><net_src comp="501" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="738"><net_src comp="552" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="743"><net_src comp="139" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="748"><net_src comp="563" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="590" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: available_spaces_bk | {8 }
	Port: write_pointer_bk | {8 }
	Port: edca_queues | {3 5 7 9 }
	Port: available_spaces_be | {6 }
	Port: write_pointer_be | {6 }
	Port: available_spaces_vi | {4 }
	Port: write_pointer_vi | {4 }
	Port: available_spaces_vo | {2 }
	Port: write_pointer_vo | {2 }
 - Input state : 
	Port: enqueue_dequeue_fram : ac | {1 }
	Port: enqueue_dequeue_fram : inout_frame | {2 3 4 5 6 7 8 9 }
	Port: enqueue_dequeue_fram : available_spaces_bk | {1 }
	Port: enqueue_dequeue_fram : write_pointer_bk | {1 }
	Port: enqueue_dequeue_fram : edca_queues | {}
	Port: enqueue_dequeue_fram : available_spaces_be | {1 }
	Port: enqueue_dequeue_fram : write_pointer_be | {1 }
	Port: enqueue_dequeue_fram : available_spaces_vi | {1 }
	Port: enqueue_dequeue_fram : write_pointer_vi | {1 }
	Port: enqueue_dequeue_fram : available_spaces_vo | {1 }
	Port: enqueue_dequeue_fram : write_pointer_vo | {1 }
  - Chain level:
	State 1
		br_ln52 : 1
		br_ln65 : 1
		br_ln78 : 1
		br_ln91 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		zext_ln96 : 1
		mul_ln96 : 2
		icmp_ln79 : 1
		br_ln79 : 2
		zext_ln83 : 1
		mul_ln83 : 2
		icmp_ln66 : 1
		br_ln66 : 2
		zext_ln70 : 1
		mul_ln70 : 2
		icmp_ln53 : 1
		br_ln53 : 2
		zext_ln57 : 1
		mul_ln57 : 2
	State 2
		zext_ln95 : 1
		icmp_ln95 : 1
		vo : 1
		br_ln95 : 2
		zext_ln96_1 : 1
		inout_frame_addr_3 : 2
		inout_frame_load_3 : 3
		add_ln96 : 2
		store_ln101 : 1
		store_ln102 : 1
	State 3
		add_ln96_1 : 1
		zext_ln96_3 : 2
		edca_queues_addr_3 : 3
		store_ln96 : 4
	State 4
		zext_ln82 : 1
		icmp_ln82 : 1
		vi : 1
		br_ln82 : 2
		zext_ln83_1 : 1
		inout_frame_addr_2 : 2
		inout_frame_load_2 : 3
		add_ln83 : 2
		store_ln88 : 1
		store_ln89 : 1
	State 5
		add_ln83_1 : 1
		zext_ln83_3 : 2
		edca_queues_addr_2 : 3
		store_ln83 : 4
	State 6
		zext_ln69 : 1
		icmp_ln69 : 1
		be : 1
		br_ln69 : 2
		zext_ln70_1 : 1
		inout_frame_addr_1 : 2
		inout_frame_load_1 : 3
		add_ln70 : 2
		store_ln75 : 1
		store_ln76 : 1
	State 7
		add_ln70_1 : 1
		zext_ln70_3 : 2
		edca_queues_addr_1 : 3
		store_ln70 : 4
	State 8
		zext_ln56 : 1
		icmp_ln56 : 1
		bk : 1
		br_ln56 : 2
		zext_ln57_1 : 1
		inout_frame_addr : 2
		inout_frame_load : 3
		add_ln57 : 2
		store_ln62 : 1
		store_ln63 : 1
	State 9
		edca_queues_addr : 1
		store_ln57 : 2
	State 10
		ret_ln180 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      vo_fu_366     |    0    |    0    |    15   |
|          |   add_ln96_fu_377  |    0    |    0    |    16   |
|          |  add_ln101_fu_382  |    0    |    0    |    10   |
|          |  add_ln102_fu_393  |    0    |    0    |    12   |
|          |  add_ln96_1_fu_407 |    0    |    0    |    18   |
|          |      vi_fu_428     |    0    |    0    |    15   |
|          |   add_ln83_fu_439  |    0    |    0    |    16   |
|          |   add_ln88_fu_444  |    0    |    0    |    10   |
|          |   add_ln89_fu_455  |    0    |    0    |    12   |
|    add   |  add_ln83_1_fu_469 |    0    |    0    |    18   |
|          |      be_fu_490     |    0    |    0    |    15   |
|          |   add_ln70_fu_501  |    0    |    0    |    16   |
|          |   add_ln75_fu_506  |    0    |    0    |    10   |
|          |   add_ln76_fu_517  |    0    |    0    |    12   |
|          |  add_ln70_1_fu_531 |    0    |    0    |    17   |
|          |      bk_fu_552     |    0    |    0    |    15   |
|          |   add_ln57_fu_563  |    0    |    0    |    16   |
|          |   add_ln62_fu_568  |    0    |    0    |    10   |
|          |   add_ln63_fu_579  |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |   mul_ln96_fu_278  |    0    |    0    |    42   |
|    mul   |   mul_ln83_fu_302  |    0    |    0    |    42   |
|          |   mul_ln70_fu_326  |    0    |    0    |    42   |
|          |   mul_ln57_fu_350  |    0    |    0    |    42   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln52_fu_236  |    0    |    0    |    8    |
|          |  icmp_ln65_fu_242  |    0    |    0    |    8    |
|          |  icmp_ln78_fu_248  |    0    |    0    |    8    |
|          |  icmp_ln91_fu_254  |    0    |    0    |    8    |
|          |  icmp_ln92_fu_264  |    0    |    0    |    9    |
|   icmp   |  icmp_ln79_fu_288  |    0    |    0    |    9    |
|          |  icmp_ln66_fu_312  |    0    |    0    |    9    |
|          |  icmp_ln53_fu_336  |    0    |    0    |    9    |
|          |  icmp_ln95_fu_360  |    0    |    0    |    11   |
|          |  icmp_ln82_fu_422  |    0    |    0    |    11   |
|          |  icmp_ln69_fu_484  |    0    |    0    |    11   |
|          |  icmp_ln56_fu_546  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|   read   | ac_read_read_fu_74 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln96_fu_274  |    0    |    0    |    0    |
|          |  zext_ln83_fu_298  |    0    |    0    |    0    |
|          |  zext_ln70_fu_322  |    0    |    0    |    0    |
|          |  zext_ln57_fu_346  |    0    |    0    |    0    |
|          |  zext_ln95_fu_356  |    0    |    0    |    0    |
|          | zext_ln96_1_fu_372 |    0    |    0    |    0    |
|          | zext_ln96_2_fu_404 |    0    |    0    |    0    |
|          | zext_ln96_3_fu_413 |    0    |    0    |    0    |
|          |  zext_ln82_fu_418  |    0    |    0    |    0    |
|   zext   | zext_ln83_1_fu_434 |    0    |    0    |    0    |
|          | zext_ln83_2_fu_466 |    0    |    0    |    0    |
|          | zext_ln83_3_fu_475 |    0    |    0    |    0    |
|          |  zext_ln69_fu_480  |    0    |    0    |    0    |
|          | zext_ln70_1_fu_496 |    0    |    0    |    0    |
|          | zext_ln70_2_fu_528 |    0    |    0    |    0    |
|          | zext_ln70_3_fu_537 |    0    |    0    |    0    |
|          |  zext_ln56_fu_542  |    0    |    0    |    0    |
|          | zext_ln57_1_fu_558 |    0    |    0    |    0    |
|          | zext_ln57_2_fu_590 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    0    |   545   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln57_reg_745      |    9   |
|       add_ln70_reg_727      |    9   |
|       add_ln83_reg_709      |    9   |
|       add_ln96_reg_691      |    9   |
|available_spaces_be_s_reg_642|    3   |
|available_spaces_bk_s_reg_660|    3   |
|available_spaces_vi_s_reg_624|    3   |
|available_spaces_vo_s_reg_606|    3   |
|         be_0_reg_177        |    7   |
|          be_reg_717         |    7   |
|         bk_0_reg_188        |    7   |
|          bk_reg_735         |    7   |
|  inout_frame_addr_1_reg_722 |    7   |
|  inout_frame_addr_2_reg_704 |    7   |
|  inout_frame_addr_3_reg_686 |    7   |
|   inout_frame_addr_reg_740  |    7   |
|       mul_ln57_reg_673      |    9   |
|       mul_ln70_reg_655      |    9   |
|       mul_ln83_reg_637      |    9   |
|       mul_ln96_reg_619      |    9   |
|         p_0_reg_199         |    3   |
|         vi_0_reg_166        |    7   |
|          vi_reg_699         |    7   |
|         vo_0_reg_155        |    7   |
|          vo_reg_681         |    7   |
| write_pointer_be_loa_reg_650|    2   |
| write_pointer_bk_loa_reg_668|    2   |
| write_pointer_vi_loa_reg_632|    2   |
| write_pointer_vo_loa_reg_614|    2   |
+-----------------------------+--------+
|            Total            |   179  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   8  |   7  |   56   ||    41   |
| grp_access_fu_100 |  p0  |   4  |  11  |   44   ||    21   |
|    p_0_reg_199    |  p0  |   5  |   3  |   15   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   115  || 5.44575 ||    71   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   545  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   71   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   179  |   616  |
+-----------+--------+--------+--------+--------+
