	component Lab5 is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			rgb_rgbs      : out std_logic_vector(7 downto 0)         -- rgbs
		);
	end component Lab5;

	u0 : component Lab5
		port map (
			clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
			reset_reset_n => CONNECTED_TO_reset_reset_n, -- reset.reset_n
			rgb_rgbs      => CONNECTED_TO_rgb_rgbs       --   rgb.rgbs
		);

