
22. Printing statistics.

=== parameterized_clock_gating ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     sky130_fd_sc_hd__and2_1         1
     sky130_fd_sc_hd__dfxtp_1        2
     sky130_fd_sc_hd__dlxtn_1        1
     sky130_fd_sc_hd__or2_1          1

   Chip area for module '\parameterized_clock_gating': 67.564800
     of which used for sequential elements: 40.038400 (59.26%)

