This is a collection of all of my Verilog/SystemVerilog code.
It includes school projects and external projects
