-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Tue Jun 06 21:05:41 2017
-- Host        : danghai running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/haidang/Desktop/project2/colorwheel/colorwheel.srcs/sources_1/ip/Nexys4fpga_0/Nexys4fpga_0_sim_netlist.vhdl
-- Design      : Nexys4fpga_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_audio_PWM_gen is
  port (
    AUD_PWM_alarm_wire : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \AudioSample_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_audio_PWM_gen : entity is "audio_PWM_gen";
end Nexys4fpga_0_audio_PWM_gen;

architecture STRUCTURE of Nexys4fpga_0_audio_PWM_gen is
  signal PWM_out1 : STD_LOGIC;
  signal \PWM_out1_carry__0_n_7\ : STD_LOGIC;
  signal PWM_out1_carry_i_1_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_2_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_3_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_4_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_5_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_6_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_7_n_0 : STD_LOGIC;
  signal PWM_out1_carry_i_8_n_0 : STD_LOGIC;
  signal PWM_out1_carry_n_1 : STD_LOGIC;
  signal PWM_out1_carry_n_2 : STD_LOGIC;
  signal PWM_out1_carry_n_3 : STD_LOGIC;
  signal \audio_test/audioPWM/pwm_counter_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal NLW_PWM_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PWM_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PWM_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_counter[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pwm_counter[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pwm_counter[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_1\ : label is "soft_lutpair30";
begin
PWM_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PWM_out1,
      CO(2) => PWM_out1_carry_n_1,
      CO(1) => PWM_out1_carry_n_2,
      CO(0) => PWM_out1_carry_n_3,
      CYINIT => '1',
      DI(3) => PWM_out1_carry_i_1_n_0,
      DI(2) => PWM_out1_carry_i_2_n_0,
      DI(1) => PWM_out1_carry_i_3_n_0,
      DI(0) => PWM_out1_carry_i_4_n_0,
      O(3 downto 0) => NLW_PWM_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => PWM_out1_carry_i_5_n_0,
      S(2) => PWM_out1_carry_i_6_n_0,
      S(1) => PWM_out1_carry_i_7_n_0,
      S(0) => PWM_out1_carry_i_8_n_0
    );
\PWM_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => PWM_out1,
      CO(3 downto 0) => \NLW_PWM_out1_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_PWM_out1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \PWM_out1_carry__0_n_7\,
      S(3 downto 0) => B"0001"
    );
PWM_out1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(7),
      O => PWM_out1_carry_i_1_n_0
    );
\PWM_out1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(6),
      I1 => \AudioSample_reg[7]\(6),
      I2 => \AudioSample_reg[7]\(7),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(7),
      O => DI(3)
    );
PWM_out1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(5),
      O => PWM_out1_carry_i_2_n_0
    );
\PWM_out1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(4),
      I1 => \AudioSample_reg[7]\(4),
      I2 => \AudioSample_reg[7]\(5),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(5),
      O => DI(2)
    );
PWM_out1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(3),
      O => PWM_out1_carry_i_3_n_0
    );
\PWM_out1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I1 => \AudioSample_reg[7]\(2),
      I2 => \AudioSample_reg[7]\(3),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(3),
      O => DI(1)
    );
PWM_out1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(1),
      O => PWM_out1_carry_i_4_n_0
    );
\PWM_out1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I1 => \AudioSample_reg[7]\(0),
      I2 => \AudioSample_reg[7]\(1),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(1),
      O => DI(0)
    );
PWM_out1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(6),
      I1 => Q(6),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(7),
      I3 => Q(7),
      O => PWM_out1_carry_i_5_n_0
    );
\PWM_out1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(6),
      I1 => \AudioSample_reg[7]\(6),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(7),
      I3 => \AudioSample_reg[7]\(7),
      O => S(3)
    );
PWM_out1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(4),
      I1 => Q(4),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(5),
      I3 => Q(5),
      O => PWM_out1_carry_i_6_n_0
    );
\PWM_out1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(4),
      I1 => \AudioSample_reg[7]\(4),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(5),
      I3 => \AudioSample_reg[7]\(5),
      O => S(2)
    );
PWM_out1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I1 => Q(2),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(3),
      I3 => Q(3),
      O => PWM_out1_carry_i_7_n_0
    );
\PWM_out1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I1 => \AudioSample_reg[7]\(2),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(3),
      I3 => \AudioSample_reg[7]\(3),
      O => S(1)
    );
PWM_out1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I1 => Q(0),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I3 => Q(1),
      O => PWM_out1_carry_i_8_n_0
    );
\PWM_out1_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I1 => \AudioSample_reg[7]\(0),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I3 => \AudioSample_reg[7]\(1),
      O => S(0)
    );
PWM_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PWM_out1_carry__0_n_7\,
      Q => AUD_PWM_alarm_wire,
      R => '0'
    );
\pwm_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      O => p_0_in(0)
    );
\pwm_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I1 => \audio_test/audioPWM/pwm_counter_reg\(1),
      O => p_0_in(1)
    );
\pwm_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I1 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(2),
      O => p_0_in(2)
    );
\pwm_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I1 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(3),
      O => p_0_in(3)
    );
\pwm_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I1 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(3),
      I4 => \audio_test/audioPWM/pwm_counter_reg\(4),
      O => p_0_in(4)
    );
\pwm_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(3),
      I1 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I4 => \audio_test/audioPWM/pwm_counter_reg\(4),
      I5 => \audio_test/audioPWM/pwm_counter_reg\(5),
      O => p_0_in(5)
    );
\pwm_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwm_counter[7]_i_2_n_0\,
      I1 => \audio_test/audioPWM/pwm_counter_reg\(6),
      O => p_0_in(6)
    );
\pwm_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pwm_counter[7]_i_2_n_0\,
      I1 => \audio_test/audioPWM/pwm_counter_reg\(6),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(7),
      O => p_0_in(7)
    );
\pwm_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \audio_test/audioPWM/pwm_counter_reg\(5),
      I1 => \audio_test/audioPWM/pwm_counter_reg\(3),
      I2 => \audio_test/audioPWM/pwm_counter_reg\(1),
      I3 => \audio_test/audioPWM/pwm_counter_reg\(0),
      I4 => \audio_test/audioPWM/pwm_counter_reg\(2),
      I5 => \audio_test/audioPWM/pwm_counter_reg\(4),
      O => \pwm_counter[7]_i_2_n_0\
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \audio_test/audioPWM/pwm_counter_reg\(0),
      R => '0'
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \audio_test/audioPWM/pwm_counter_reg\(1),
      R => '0'
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \audio_test/audioPWM/pwm_counter_reg\(2),
      R => '0'
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \audio_test/audioPWM/pwm_counter_reg\(3),
      R => '0'
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \audio_test/audioPWM/pwm_counter_reg\(4),
      R => '0'
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \audio_test/audioPWM/pwm_counter_reg\(5),
      R => '0'
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => \audio_test/audioPWM/pwm_counter_reg\(6),
      R => '0'
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => \audio_test/audioPWM/pwm_counter_reg\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_audio_PWM_gen_0 is
  port (
    AUD_PWM : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    aud_en_wire : in STD_LOGIC;
    AUD_PWM_alarm_wire : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_audio_PWM_gen_0 : entity is "audio_PWM_gen";
end Nexys4fpga_0_audio_PWM_gen_0;

architecture STRUCTURE of Nexys4fpga_0_audio_PWM_gen_0 is
  signal AUD_PWM_voice_wire : STD_LOGIC;
  signal \PWM_out1_carry__0_n_7\ : STD_LOGIC;
  signal PWM_out1_carry_n_0 : STD_LOGIC;
  signal PWM_out1_carry_n_1 : STD_LOGIC;
  signal PWM_out1_carry_n_2 : STD_LOGIC;
  signal PWM_out1_carry_n_3 : STD_LOGIC;
  signal NLW_PWM_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PWM_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PWM_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
AUD_PWM_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AUD_PWM_voice_wire,
      I1 => aud_en_wire,
      I2 => AUD_PWM_alarm_wire,
      O => AUD_PWM
    );
PWM_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PWM_out1_carry_n_0,
      CO(2) => PWM_out1_carry_n_1,
      CO(1) => PWM_out1_carry_n_2,
      CO(0) => PWM_out1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_PWM_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\PWM_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => PWM_out1_carry_n_0,
      CO(3 downto 0) => \NLW_PWM_out1_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_PWM_out1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \PWM_out1_carry__0_n_7\,
      S(3 downto 0) => B"0001"
    );
PWM_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PWM_out1_carry__0_n_7\,
      Q => AUD_PWM_voice_wire,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_bindec is
  port (
    ram_ena : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_bindec : entity is "bindec";
end Nexys4fpga_0_bindec;

architecture STRUCTURE of Nexys4fpga_0_bindec is
begin
\ENOUT_inferred__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      I4 => addra(4),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_bindec__parameterized4\ is
  port (
    ram_ena : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_bindec__parameterized4\ : entity is "bindec";
end \Nexys4fpga_0_bindec__parameterized4\;

architecture STRUCTURE of \Nexys4fpga_0_bindec__parameterized4\ is
begin
\ENOUT_inferred__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => addra(3),
      I3 => addra(0),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end Nexys4fpga_0_blk_mem_gen_mux;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(4)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_3_n_0\,
      I1 => \douta[0]_INST_0_i_4_n_0\,
      O => \douta[0]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_5_n_0\,
      I1 => \douta[0]_INST_0_i_6_n_0\,
      O => \douta[0]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      O => \douta[0]_INST_0_i_3_n_0\
    );
\douta[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      O => \douta[0]_INST_0_i_4_n_0\
    );
\douta[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0),
      O => \douta[0]_INST_0_i_5_n_0\
    );
\douta[0]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      I4 => sel_pipe_d1(0),
      O => \douta[0]_INST_0_i_6_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(4)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_3_n_0\,
      I1 => \douta[1]_INST_0_i_4_n_0\,
      O => \douta[1]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_5_n_0\,
      I1 => \douta[1]_INST_0_i_6_n_0\,
      O => \douta[1]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      O => \douta[1]_INST_0_i_3_n_0\
    );
\douta[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      O => \douta[1]_INST_0_i_4_n_0\
    );
\douta[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1),
      O => \douta[1]_INST_0_i_5_n_0\
    );
\douta[1]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      I4 => sel_pipe_d1(0),
      O => \douta[1]_INST_0_i_6_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(4)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_3_n_0\,
      I1 => \douta[2]_INST_0_i_4_n_0\,
      O => \douta[2]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_5_n_0\,
      I1 => \douta[2]_INST_0_i_6_n_0\,
      O => \douta[2]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      O => \douta[2]_INST_0_i_3_n_0\
    );
\douta[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      O => \douta[2]_INST_0_i_4_n_0\
    );
\douta[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2),
      O => \douta[2]_INST_0_i_5_n_0\
    );
\douta[2]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2),
      I4 => sel_pipe_d1(0),
      O => \douta[2]_INST_0_i_6_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(4)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_5_n_0\,
      I1 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      O => \douta[3]_INST_0_i_3_n_0\
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      O => \douta[3]_INST_0_i_4_n_0\
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3),
      O => \douta[3]_INST_0_i_5_n_0\
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3),
      I4 => sel_pipe_d1(0),
      O => \douta[3]_INST_0_i_6_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(4)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_5_n_0\,
      I1 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      O => \douta[4]_INST_0_i_3_n_0\
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      O => \douta[4]_INST_0_i_4_n_0\
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4),
      O => \douta[4]_INST_0_i_5_n_0\
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4),
      I4 => sel_pipe_d1(0),
      O => \douta[4]_INST_0_i_6_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(4)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_5_n_0\,
      I1 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      O => \douta[5]_INST_0_i_3_n_0\
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      O => \douta[5]_INST_0_i_4_n_0\
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5),
      O => \douta[5]_INST_0_i_5_n_0\
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5),
      I4 => sel_pipe_d1(0),
      O => \douta[5]_INST_0_i_6_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(4)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_5_n_0\,
      I1 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      O => \douta[6]_INST_0_i_3_n_0\
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      O => \douta[6]_INST_0_i_4_n_0\
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6),
      O => \douta[6]_INST_0_i_5_n_0\
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6),
      I4 => sel_pipe_d1(0),
      O => \douta[6]_INST_0_i_6_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(4)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_5_n_0\,
      I1 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      O => \douta[7]_INST_0_i_3_n_0\
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      O => \douta[7]_INST_0_i_4_n_0\
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7),
      O => \douta[7]_INST_0_i_5_n_0\
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023202"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7),
      I1 => sel_pipe_d1(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7),
      I4 => sel_pipe_d1(0),
      O => \douta[7]_INST_0_i_6_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_mux__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_mux__parameterized1\ : entity is "blk_mem_gen_mux";
end \Nexys4fpga_0_blk_mem_gen_mux__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_mux__parameterized1\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_mux__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_mux__parameterized3\ : entity is "blk_mem_gen_mux";
end \Nexys4fpga_0_blk_mem_gen_mux__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_mux__parameterized3\ is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(8),
      I1 => douta_array(16),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(0),
      I4 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(9),
      I1 => douta_array(17),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(1),
      I4 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(10),
      I1 => douta_array(18),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(2),
      I4 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(11),
      I1 => douta_array(19),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(3),
      I4 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(12),
      I1 => douta_array(20),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(4),
      I4 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(13),
      I1 => douta_array(21),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(5),
      I4 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(14),
      I1 => douta_array(22),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(6),
      I4 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0ACFC0"
    )
        port map (
      I0 => douta_array(15),
      I1 => douta_array(23),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(7),
      I4 => sel_pipe_d1(0),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_mux__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 239 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_mux__parameterized5\ : entity is "blk_mem_gen_mux";
end \Nexys4fpga_0_blk_mem_gen_mux__parameterized5\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_mux__parameterized5\ is
  signal \douta[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[0]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[0]_INST_0_i_4_n_0\,
      O => douta(0)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_5_n_0\,
      I1 => \douta[0]_INST_0_i_6_n_0\,
      O => \douta[0]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(120),
      I1 => douta_array(112),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(104),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(96),
      O => \douta[0]_INST_0_i_10_n_0\
    );
\douta[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(24),
      I1 => douta_array(16),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(8),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(0),
      O => \douta[0]_INST_0_i_11_n_0\
    );
\douta[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(56),
      I1 => douta_array(48),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(40),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(32),
      O => \douta[0]_INST_0_i_12_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_7_n_0\,
      I1 => \douta[0]_INST_0_i_8_n_0\,
      O => \douta[0]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_9_n_0\,
      I1 => \douta[0]_INST_0_i_10_n_0\,
      O => \douta[0]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_11_n_0\,
      I1 => \douta[0]_INST_0_i_12_n_0\,
      O => \douta[0]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(216),
      I1 => douta_array(208),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(200),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(192),
      O => \douta[0]_INST_0_i_5_n_0\
    );
\douta[0]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(224),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(232),
      I3 => sel_pipe_d1(1),
      O => \douta[0]_INST_0_i_6_n_0\
    );
\douta[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(152),
      I1 => douta_array(144),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(136),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(128),
      O => \douta[0]_INST_0_i_7_n_0\
    );
\douta[0]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(184),
      I1 => douta_array(176),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(168),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(160),
      O => \douta[0]_INST_0_i_8_n_0\
    );
\douta[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(88),
      I1 => douta_array(80),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(72),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(64),
      O => \douta[0]_INST_0_i_9_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[1]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[1]_INST_0_i_4_n_0\,
      O => douta(1)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_5_n_0\,
      I1 => \douta[1]_INST_0_i_6_n_0\,
      O => \douta[1]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(121),
      I1 => douta_array(113),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(105),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(97),
      O => \douta[1]_INST_0_i_10_n_0\
    );
\douta[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(25),
      I1 => douta_array(17),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(9),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(1),
      O => \douta[1]_INST_0_i_11_n_0\
    );
\douta[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(57),
      I1 => douta_array(49),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(41),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(33),
      O => \douta[1]_INST_0_i_12_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_7_n_0\,
      I1 => \douta[1]_INST_0_i_8_n_0\,
      O => \douta[1]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_9_n_0\,
      I1 => \douta[1]_INST_0_i_10_n_0\,
      O => \douta[1]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_11_n_0\,
      I1 => \douta[1]_INST_0_i_12_n_0\,
      O => \douta[1]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(217),
      I1 => douta_array(209),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(201),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(193),
      O => \douta[1]_INST_0_i_5_n_0\
    );
\douta[1]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(225),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(233),
      I3 => sel_pipe_d1(1),
      O => \douta[1]_INST_0_i_6_n_0\
    );
\douta[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(153),
      I1 => douta_array(145),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(137),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(129),
      O => \douta[1]_INST_0_i_7_n_0\
    );
\douta[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(185),
      I1 => douta_array(177),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(169),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(161),
      O => \douta[1]_INST_0_i_8_n_0\
    );
\douta[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(89),
      I1 => douta_array(81),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(73),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(65),
      O => \douta[1]_INST_0_i_9_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[2]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[2]_INST_0_i_4_n_0\,
      O => douta(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_5_n_0\,
      I1 => \douta[2]_INST_0_i_6_n_0\,
      O => \douta[2]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(122),
      I1 => douta_array(114),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(106),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(98),
      O => \douta[2]_INST_0_i_10_n_0\
    );
\douta[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(26),
      I1 => douta_array(18),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(10),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(2),
      O => \douta[2]_INST_0_i_11_n_0\
    );
\douta[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(58),
      I1 => douta_array(50),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(42),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(34),
      O => \douta[2]_INST_0_i_12_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_7_n_0\,
      I1 => \douta[2]_INST_0_i_8_n_0\,
      O => \douta[2]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_9_n_0\,
      I1 => \douta[2]_INST_0_i_10_n_0\,
      O => \douta[2]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_11_n_0\,
      I1 => \douta[2]_INST_0_i_12_n_0\,
      O => \douta[2]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(218),
      I1 => douta_array(210),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(202),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(194),
      O => \douta[2]_INST_0_i_5_n_0\
    );
\douta[2]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(226),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(234),
      I3 => sel_pipe_d1(1),
      O => \douta[2]_INST_0_i_6_n_0\
    );
\douta[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(154),
      I1 => douta_array(146),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(138),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(130),
      O => \douta[2]_INST_0_i_7_n_0\
    );
\douta[2]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(186),
      I1 => douta_array(178),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(170),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(162),
      O => \douta[2]_INST_0_i_8_n_0\
    );
\douta[2]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(90),
      I1 => douta_array(82),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(74),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(66),
      O => \douta[2]_INST_0_i_9_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[3]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[3]_INST_0_i_4_n_0\,
      O => douta(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_5_n_0\,
      I1 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(123),
      I1 => douta_array(115),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(107),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(99),
      O => \douta[3]_INST_0_i_10_n_0\
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(27),
      I1 => douta_array(19),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(11),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(3),
      O => \douta[3]_INST_0_i_11_n_0\
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(59),
      I1 => douta_array(51),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(43),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(35),
      O => \douta[3]_INST_0_i_12_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_7_n_0\,
      I1 => \douta[3]_INST_0_i_8_n_0\,
      O => \douta[3]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_9_n_0\,
      I1 => \douta[3]_INST_0_i_10_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_11_n_0\,
      I1 => \douta[3]_INST_0_i_12_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(219),
      I1 => douta_array(211),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(203),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(195),
      O => \douta[3]_INST_0_i_5_n_0\
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(227),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(235),
      I3 => sel_pipe_d1(1),
      O => \douta[3]_INST_0_i_6_n_0\
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(155),
      I1 => douta_array(147),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(139),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(131),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(187),
      I1 => douta_array(179),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(171),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(163),
      O => \douta[3]_INST_0_i_8_n_0\
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(91),
      I1 => douta_array(83),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(75),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(67),
      O => \douta[3]_INST_0_i_9_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[4]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[4]_INST_0_i_4_n_0\,
      O => douta(4)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_5_n_0\,
      I1 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(124),
      I1 => douta_array(116),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(108),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(100),
      O => \douta[4]_INST_0_i_10_n_0\
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(28),
      I1 => douta_array(20),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(12),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(4),
      O => \douta[4]_INST_0_i_11_n_0\
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(60),
      I1 => douta_array(52),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(44),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(36),
      O => \douta[4]_INST_0_i_12_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_7_n_0\,
      I1 => \douta[4]_INST_0_i_8_n_0\,
      O => \douta[4]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_9_n_0\,
      I1 => \douta[4]_INST_0_i_10_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_11_n_0\,
      I1 => \douta[4]_INST_0_i_12_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(220),
      I1 => douta_array(212),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(204),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(196),
      O => \douta[4]_INST_0_i_5_n_0\
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(228),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(236),
      I3 => sel_pipe_d1(1),
      O => \douta[4]_INST_0_i_6_n_0\
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(156),
      I1 => douta_array(148),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(140),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(132),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(188),
      I1 => douta_array(180),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(172),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(164),
      O => \douta[4]_INST_0_i_8_n_0\
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(92),
      I1 => douta_array(84),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(76),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(68),
      O => \douta[4]_INST_0_i_9_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[5]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[5]_INST_0_i_4_n_0\,
      O => douta(5)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_5_n_0\,
      I1 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(125),
      I1 => douta_array(117),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(109),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(101),
      O => \douta[5]_INST_0_i_10_n_0\
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(29),
      I1 => douta_array(21),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(13),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(5),
      O => \douta[5]_INST_0_i_11_n_0\
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(61),
      I1 => douta_array(53),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(45),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(37),
      O => \douta[5]_INST_0_i_12_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_7_n_0\,
      I1 => \douta[5]_INST_0_i_8_n_0\,
      O => \douta[5]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_9_n_0\,
      I1 => \douta[5]_INST_0_i_10_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_11_n_0\,
      I1 => \douta[5]_INST_0_i_12_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(221),
      I1 => douta_array(213),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(205),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(197),
      O => \douta[5]_INST_0_i_5_n_0\
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(229),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(237),
      I3 => sel_pipe_d1(1),
      O => \douta[5]_INST_0_i_6_n_0\
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(157),
      I1 => douta_array(149),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(141),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(133),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(189),
      I1 => douta_array(181),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(173),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(165),
      O => \douta[5]_INST_0_i_8_n_0\
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(93),
      I1 => douta_array(85),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(77),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(69),
      O => \douta[5]_INST_0_i_9_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[6]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[6]_INST_0_i_4_n_0\,
      O => douta(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_5_n_0\,
      I1 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(126),
      I1 => douta_array(118),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(110),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(102),
      O => \douta[6]_INST_0_i_10_n_0\
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(30),
      I1 => douta_array(22),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(14),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(6),
      O => \douta[6]_INST_0_i_11_n_0\
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(62),
      I1 => douta_array(54),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(46),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(38),
      O => \douta[6]_INST_0_i_12_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_7_n_0\,
      I1 => \douta[6]_INST_0_i_8_n_0\,
      O => \douta[6]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_9_n_0\,
      I1 => \douta[6]_INST_0_i_10_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_11_n_0\,
      I1 => \douta[6]_INST_0_i_12_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(222),
      I1 => douta_array(214),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(206),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(198),
      O => \douta[6]_INST_0_i_5_n_0\
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(230),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(238),
      I3 => sel_pipe_d1(1),
      O => \douta[6]_INST_0_i_6_n_0\
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(158),
      I1 => douta_array(150),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(142),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(134),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(190),
      I1 => douta_array(182),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(174),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(166),
      O => \douta[6]_INST_0_i_8_n_0\
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(94),
      I1 => douta_array(86),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(78),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(70),
      O => \douta[6]_INST_0_i_9_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(4),
      I3 => \douta[7]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[7]_INST_0_i_4_n_0\,
      O => douta(7)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_5_n_0\,
      I1 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(127),
      I1 => douta_array(119),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(111),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(103),
      O => \douta[7]_INST_0_i_10_n_0\
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(31),
      I1 => douta_array(23),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(15),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(7),
      O => \douta[7]_INST_0_i_11_n_0\
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(63),
      I1 => douta_array(55),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(47),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(39),
      O => \douta[7]_INST_0_i_12_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_7_n_0\,
      I1 => \douta[7]_INST_0_i_8_n_0\,
      O => \douta[7]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_9_n_0\,
      I1 => \douta[7]_INST_0_i_10_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_11_n_0\,
      I1 => \douta[7]_INST_0_i_12_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(223),
      I1 => douta_array(215),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(207),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(199),
      O => \douta[7]_INST_0_i_5_n_0\
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => douta_array(231),
      I1 => sel_pipe_d1(0),
      I2 => douta_array(239),
      I3 => sel_pipe_d1(1),
      O => \douta[7]_INST_0_i_6_n_0\
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(159),
      I1 => douta_array(151),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(143),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(135),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(191),
      I1 => douta_array(183),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(175),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(167),
      O => \douta[7]_INST_0_i_8_n_0\
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(95),
      I1 => douta_array(87),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(79),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(71),
      O => \douta[7]_INST_0_i_9_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_mux__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_mux__parameterized7\ : entity is "blk_mem_gen_mux";
end \Nexys4fpga_0_blk_mem_gen_mux__parameterized7\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_mux__parameterized7\ is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(2),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_prim_wrapper_init is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end Nexys4fpga_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"7D82817D82817D82817D81817E81817F80808080808080808080808080808080",
      INIT_30 => X"7E827F7F827E7F837E7F827E80827E80827E80827E80827D81817D81817D8281",
      INIT_31 => X"80827D81827D81817D81817D81817D82807D82807E82807E827F7E827F7E827F",
      INIT_32 => X"82807D83807D837F7E837F7E837F7E837E7F837E7F837E7F837E80827D80827D",
      INIT_33 => X"837E7F837D7F837D80837D80827D80827D81827D81827D82817D82817D82807D",
      INIT_34 => X"827C82827C82817C82817D83817D83807D83807D837F7D837F7E837E7E837E7F",
      INIT_35 => X"7F7D837F7E847E7E847E7E847D7F837D7F837D80837D80837D81827D81827D81",
      INIT_36 => X"7D81827D80837C80837C81837C82827C82827C82817C82807D83807D83807D83",
      INIT_37 => X"80808080808080808080808080807F80807F80807F81807F81807E81807E8181",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"857E7C857F7D837F7E8180808080808080808080808080808080808080808080",
      INIT_3F => X"827B82827B83817B83817C84807C847F7D857E7D857E7D857D7E857D7D857D7D",
      INIT_40 => X"7E7D847E7D847E7E847D7E847D7F847C7F847C80847C81837B81837C82837B82",
      INIT_41 => X"7C80837C81837B81837B82827B82827B83817B83817C83807C84807C847F7D84",
      INIT_42 => X"7C83807C84807C84807C847F7D847E7D857E7D847E7E847D7F847D7F847C8084",
      INIT_43 => X"7D857D7E857D7F847C7F847C80847C80837C81837C82827B82827B82827B8381",
      INIT_44 => X"81837B82837B82827B83817B83817C84807C84807C847F7D847F7D847E7D857E",
      INIT_45 => X"84807C847F7D847E7D847E7D847D7E847D7F847C7F847C80847C80837C81837B",
      INIT_46 => X"8080808080808080817F80817F80817F80827E80827E7F837F7D83807C83807C",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"7E80817F808080807F8080808080808080808080808080808080808080808080",
      INIT_4E => X"7E857D7F857C80847B81847B81847A82847A82847A82847A81847B81847C8083",
      INIT_4F => X"82837B82827B83817B83817B84807B84807C847F7C857F7C857E7D857E7D857D",
      INIT_50 => X"857F7C857E7C857E7D857D7E857D7E847C7F847C7F847C80847B81847B81837B",
      INIT_51 => X"857C7F847C80847B81837B82837B82827B83827B83817B83817B84807C847F7C",
      INIT_52 => X"827B83817B84817B84807C847F7C857F7D857E7D857E7D857D7E857D7E857C7F",
      INIT_53 => X"7E7D857D7E857D7E857C7F847C80847B80847B81837B82837B82837B82827B83",
      INIT_54 => X"7C81837B81827B82827B83817B83817B84807B84807C847F7C847F7C847E7D85",
      INIT_55 => X"80807F80807F81807E81807E81817D81827D80837D7F847C7F847C80847C8083",
      INIT_56 => X"808080808080808080808080808080808080808080808080808080808080807F",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"817C84807C857F7C857F7C857F7C857F7B85807B84817C83817E81807F808080",
      INIT_5E => X"7E7E847D7E847D7F847C7F847C80847C80837B81837B81837B82827B82827B83",
      INIT_5F => X"7C81837B82827B82827B83817B83817C83807C84807C847F7C847E7D857E7D85",
      INIT_60 => X"7C847F7C847F7D847E7D847E7E857D7E857D7F847C7F847C80847C80847C8183",
      INIT_61 => X"7F847C7F847C80847C81837C81837C81827B82827B82827B83817C83817C8480",
      INIT_62 => X"82827B83827B83817B84807C84807C847F7C847F7D847E7D857E7D857D7E857D",
      INIT_63 => X"847E7D847E7E847E7E847D7E847C7F847C80847C80837C81837C81837B82827B",
      INIT_64 => X"7F7F827F7F827F7E82807D83817C82817C83817B83817B84807C847F7C847F7D",
      INIT_65 => X"8080808080808080808080808080808080808080807F80807F81807F817F7F81",
      INIT_66 => X"80808080808080808080808080808080807F8080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"80847B80857B80857B7F857C7F857D7F837E7F817F8080808080808080808080",
      INIT_6D => X"83817B83817C84807C84807C847F7C847F7D847E7D847D7E857D7F847C7F857C",
      INIT_6E => X"847E7D847E7E847D7F847D7F847C80847C80847B81837B81837B82837B82827B",
      INIT_6F => X"837C81837C82827B82827C83827C83817C83817C84807C84807C847F7D847F7D",
      INIT_70 => X"807C83807C847F7D847F7D847E7D847E7E857D7E847D7F847C7F847C80847C80",
      INIT_71 => X"7D7E847C7F847C7F847C80847C81837C81837C81827B82827B82817B83817C83",
      INIT_72 => X"7B82827B82827C83817C83817C84807C84807C847F7C847F7D847E7D847D7E84",
      INIT_73 => X"80827E7F837E7E847E7D847D7E857D7F847C7F847C80847C80837C81837C8183",
      INIT_74 => X"808080808080808080808080808080807F80817F80817F80817E81817E81817E",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"817A84827A83827B82827D81807F808080808080808080808080808080808080",
      INIT_7C => X"7C7F857C7F847C80847B81837B82837B82837B83827B84817A84817A85817A84",
      INIT_7D => X"7B82827B83827B84817B84807B847F7C857F7C857E7D857E7D857D7E857D7E85",
      INIT_7E => X"7D857E7D857D7E857D7E857D7F857C7F847C80847C80847B81837B81837B8283",
      INIT_7F => X"80847B81847B81837B82837B83827B83827B83817B84807C84807C847F7C857F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"84817B84807B84807C847F7C857F7C857E7D857D7D857D7E857C7F857C7F847C",
      INIT_01 => X"857D7E857D7F847C7F847C80847C80847B81847B81837B82837B83827B83817B",
      INIT_02 => X"837B81837B82827B83827B83817B84807C84807C847F7C847F7D857E7D857E7D",
      INIT_03 => X"8080808080808080807F81807F81807F817F7F827F7F827F7E82817D81827C81",
      INIT_04 => X"80808080808080808080808080808080807F8080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"7D837F7F817F80807F8080808080808080808080808080808080808080808080",
      INIT_0B => X"84817B84807C847F7C847F7D857E7D857D7E857C7E857C7E857D7E857E7D847E",
      INIT_0C => X"847D7F847D7F847C80847C80847C81837B81837C82827B82827B83827B83817B",
      INIT_0D => X"847B81837B82827B83817B83807C84807C847F7D847F7D847E7E847E7E847D7E",
      INIT_0E => X"807C847F7D847E7D847E7D857D7E847D7F847C7F847C80847C80847B81847B81",
      INIT_0F => X"7D7F847C80847C81837C81837C82827C82827C83817C83817C83817C84807C84",
      INIT_10 => X"7C83817C83817C84807C847F7C847F7C857E7D847E7D847E7E847D7E847D7F84",
      INIT_11 => X"7D857E7E847D7E847D7F847D7F847C80847C80837C81837B81837B82827B8282",
      INIT_12 => X"808080817F80817F80817F80817E80827E7F837E7E837F7D847F7C847F7C847E",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"73808F867878818B7E79867C807F8081807F80808080807F8080808080808080",
      INIT_18 => X"7D727A8A8E7E7279898D7F7278888C817477848C837677838C857778838C8575",
      INIT_19 => X"8C8B7A717C8C8C7B717C8C8C7B727B8C8C7B717B8C8B7B727B8B8D7C727B8B8D",
      INIT_1A => X"72818E8279787C8C89747782868A7D71818C827C78798B8B777580888A7C727D",
      INIT_1B => X"7C7979828F82717B8588867674888A807A75828E81757A818A8974758688857C",
      INIT_1C => X"858D7B7481848783737B8B857F7A77878C7A787E828B82717C8985827775898C",
      INIT_1D => X"788484877E72828B817E787A8B87777A7F848B7C7283888481757A8C867A7B7B",
      INIT_1E => X"86797687877E7E787F8D81777E7F868877778684837F75808C807A7C7C898976",
      INIT_1F => X"8A837E7D79858B7B7980808883747D8782827C7787897C7C7D7F8B82747E8483",
      INIT_20 => X"7C7B8986787D8082897D7583868181787B8B84797D7C838B7B7683838483757C",
      INIT_21 => X"807C7C8087827A7D8183837D798188807C7F7D8587787B84828580768189807E",
      INIT_22 => X"84857F7A7D8485807A7D8485807B7C8386807B7C8385817B7C8285817B7B8286",
      INIT_23 => X"7B8085837D7B7F84837E7B7F84847E7B7F84847E7B7E84847E7A7E84857F7A7E",
      INIT_24 => X"817C7C8285817C7C8185817C7C8185827C7C8185827D7B8085827D7B8085837D",
      INIT_25 => X"83847F7C7E83847F7C7E8284807C7D8284807C7D8285807C7C8285817C7C8285",
      INIT_26 => X"7C7F84837E7C7F84837E7C7F84837E7B7F84837F7C7E83847F7C7E83847F7C7E",
      INIT_27 => X"817D7D8184817D7C8184817D7C8184827D7C8084827D7C8084827D7C8084837E",
      INIT_28 => X"8283807C7E8283807C7E8284807C7D8284807C7D8284817D7D8184817C7D8184",
      INIT_29 => X"7C7F83837E7C7F83837F7C7F83837F7C7F83837F7C7F83837F7C7E83837F7C7E",
      INIT_2A => X"817D7D8183817D7D8083817D7D8083827E7D8083827E7C8083827E7C8083827E",
      INIT_2B => X"8283807D7E8283807D7E8183807D7E8183817D7D8183817D7D8183817D7D8183",
      INIT_2C => X"7D7F82827F7D7F82827F7D7F82827F7D7F8283807D7E8283807D7E8283807D7E",
      INIT_2D => X"817E7E8082817E7D8082827F7D8082827F7D8082827F7D7F82827F7D7F82827F",
      INIT_2E => X"8182807E7E8182807E7E8182817E7E8182817E7E8082817E7E8082817E7E8082",
      INIT_2F => X"7E7F8182807E7F8182807E7F8182807E7F8182807E7F8182807E7E8182807E7E",
      INIT_30 => X"817F7E8082817F7E8082817F7E8082817F7E8082817F7E7F82817F7E7F82827F",
      INIT_31 => X"8182807E7F8082807E7E8082807F7E8082817F7E8082817F7E8082817F7E8082",
      INIT_32 => X"7E7F8181807E7F8181807E7F8181807E7F8181807E7F8181807E7F8182807E7F",
      INIT_33 => X"817F7E8081817F7E8081817F7E8081817F7E8081817F7E7F81817F7E7F818180",
      INIT_34 => X"8081807F7F8081807F7F8081807F7F8081817F7F8081817F7F8081817F7E8081",
      INIT_35 => X"7F7F8181807F7F8181807F7F8181807F7F8181807F7F8181807F7F8081807F7F",
      INIT_36 => X"807F7F8081817F7F8081817F7F808181807F808181807F808181807F80818180",
      INIT_37 => X"8081807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081",
      INIT_38 => X"7F808081807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081807F7F",
      INIT_39 => X"80807F808180807F808180807F808180807F808181807F808181807F80818180",
      INIT_3A => X"8081807F7F8081807F7F8081807F7F8081807F7F808180807F808180807F8081",
      INIT_3B => X"7F808080807F808080807F808080807F7F8080807F7F8081807F7F8081807F7F",
      INIT_3C => X"80807F808080807F808080807F808080807F808080807F808080807F80808080",
      INIT_3D => X"8080807F7F808080807F808080807F808080807F808080807F808080807F8080",
      INIT_3E => X"7F808080807F808080807F808080807F808080807F808080807F808080807F7F",
      INIT_3F => X"80807F808080807F808080807F808080807F808080807F808080807F80808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080807F808080807F8080",
      INIT_41 => X"7F808080807F808080807F808080807F808080807F808080807F808080808080",
      INIT_42 => X"80808080808080808080808080808080807F808080807F808080807F80808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"7E7F8182807E7F8081807F7F8181807F7F8081807F8080807F80818080808080",
      INIT_57 => X"827F7E7F82827F7E7F82827F7E7F82827F7E7F8182807E7F8182807E7F818280",
      INIT_58 => X"8082817F7E8082817F7E8082827F7E7F82827F7D7F82827F7E7F82827F7D7F82",
      INIT_59 => X"7E7E8082807F7E8082817E7E8082817E7E8082817E7E8082817F7E8082817E7E",
      INIT_5A => X"81807E7F8181807E7F8182807E7F8182807E7F8182807E7F8182807E7E818280",
      INIT_5B => X"7F81817F7E7F81817F7F7F81817F7F7F81817F7E7F8181807E7F8181807E7F81",
      INIT_5C => X"7F7F8081817F7F8081817F7F8081817F7F8081817F7F8081817F7F8081817F7F",
      INIT_5D => X"81807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081807F7F808180",
      INIT_5E => X"7F8181807F7F8181807F7F8181807F7F8181807F7F8081807F7F8081807F7F80",
      INIT_5F => X"807F808180807F808180807F808181807F808181807F808181807F7F8181807F",
      INIT_60 => X"81807F7F8081807F7F8081807F7F8081807F7F808180807F8081807F7F808180",
      INIT_61 => X"7F8080807F7F8080807F7F8081807F7F8081807F7F8081807F7F8081807F7F80",
      INIT_62 => X"807F808080807F808080807F808080807F808080807F808080807F808080807F",
      INIT_63 => X"81807F7F808180807F8081807F7F808180807F808180807F808180807F808080",
      INIT_64 => X"7F8080807F7F8080807F7F8080807F7F8080807F7F8080807F7F8080807F7F80",
      INIT_65 => X"807F808080807F808080807F808080807F808080807F808080807F7F8080807F",
      INIT_66 => X"8080807F808080807F808080807F808080807F808080807F808080807F808080",
      INIT_67 => X"808080807F7F8080807F7F8080807F7F8080807F7F8080807F7F808080807F80",
      INIT_68 => X"807F808080807F808080807F808080807F808080807F808080807F808080807F",
      INIT_69 => X"8080807F808080807F808080807F808080807F808080807F808080807F808080",
      INIT_6A => X"80808080807F808080807F808080807F8080808080808080807F808080807F80",
      INIT_6B => X"807F8080808080808080807F808080807F808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080807F80808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080807F80808080808080808080808080807F80808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"808080808080808080808080808080807F808080807F80808080808080808080",
      INIT_75 => X"7B857E7D8282807E7F808080807F8080808080808080807F8080808080808080",
      INIT_76 => X"8B8579778089877C777E88887C777D87897E777B868A7F7577878D81787C8684",
      INIT_77 => X"74828E867774828C867876808B867A76808A867976818C867875818C86777581",
      INIT_78 => X"817578868C827577858C827577858C837676848D847575848D857674838E8676",
      INIT_79 => X"89897D757C898A7D757B888A7E757B888A7F7579878C807579878C807578868C",
      INIT_7A => X"778089857A778089867B778089867B777F89877B767E89887C757D89897C757D",
      INIT_7B => X"82797983898279798289837978828983797882898479788189847A778189857A",
      INIT_7C => X"85877F797C858780797B848780797B848880797B848881797A848881797A8388",
      INIT_7D => X"797F86847D797F86857D797E86857D797E86857D797E86867E797D85867E797C",
      INIT_7E => X"827B7B8286827C7B8186827C7A8186837C7A8086837C7A8086847C7A8086847C",
      INIT_7F => X"8385807B7D8385807B7D8385807B7C8385817B7C8285817B7C8286817B7B8286",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7B7F84837E7B7F84837E7B7F84847E7B7E84847F7B7E84847F7B7E84857F7B7D",
      INIT_01 => X"817D7C8184827D7C8184827D7C8084827D7C8084827D7C8084837D7B7F84837E",
      INIT_02 => X"8384807C7E8284807C7D8284807C7D8284807C7D8284817C7D8184817D7D8184",
      INIT_03 => X"7C7F83837E7C7F83837F7C7F83837F7C7F83837F7C7E83837F7C7E8383807C7E",
      INIT_04 => X"817D7D8183817D7D8083827E7D8083827E7C8083827E7C8083827E7C8083827E",
      INIT_05 => X"8283807D7E8283807D7E8283807D7E8283807D7D8183817D7D8183817D7D8183",
      INIT_06 => X"7D7F82827F7D7F82827F7D7F82827F7D7F82827F7D7F82837F7D7E8283807D7E",
      INIT_07 => X"817E7E8183817E7D8083817E7D8083817E7D8083827E7D8083827E7D8082827E",
      INIT_08 => X"8182807E7E8182807E7E8182807E7E8182807E7E8182817E7E8183817E7E8183",
      INIT_09 => X"7E8082827F7E7F82827F7E7F82827F7E7F82827F7E7F8282807E7F8182807E7F",
      INIT_0A => X"817E7E8082817E7E8082817F7E8082817F7E8082817F7E8082817F7E8082817F",
      INIT_0B => X"8182807E7F8182807E7F8182807E7F8182807E7F8182807E7E8182817E7E8082",
      INIT_0C => X"7E8081817F7E8081817F7E7F8181807E7F8181807E7F8182807E7F8182807E7F",
      INIT_0D => X"807F7F8081817F7F8081817F7F8081817F7E8081817F7E8081817F7E8081817F",
      INIT_0E => X"8181807F7F8181807F7F8181807F7F8181807F7F8081807F7F8081807F7F8081",
      INIT_0F => X"7F8081817F7F8081817F7F7F81817F7F808181807F7F8181807F7F8181807F7F",
      INIT_10 => X"807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081817F7F8081817F",
      INIT_11 => X"8181807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081",
      INIT_12 => X"7F8081807F7F808181807F808181807F808181807F808181807F7F8081807F7F",
      INIT_13 => X"807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081807F",
      INIT_14 => X"7F8181807F8081817F7F8180807F7F8081807F7F8081807F7F8081807F7F8081",
      INIT_15 => X"807D8082827F7D7F82827F7E7F8182807E7F8182807E7F8182807E7F8182807E",
      INIT_16 => X"777C8488847D7879838A887D7578848E88797178898E847977818886787C8680",
      INIT_17 => X"8278767C868B857A767B868D8579737B888F8576727C8A8D8377757D878A837A",
      INIT_18 => X"868B857A767A858C867B7478858E8879717888908676717B8A8E8376747D898B",
      INIT_19 => X"777B858A857C7679848B877B7578858D867A747A878D8478747B878C8379767C",
      INIT_1A => X"837A777C8589847B767A858A857B757A868C8579747B878C8479757C878B847A",
      INIT_1B => X"8588827C797C8488837C787B8589847B767B868B8479767C878B8379777D8689",
      INIT_1C => X"797D8587827C797C8488847C787B8589847B777C8689837A777D8688827A787D",
      INIT_1D => X"827C7A7D8486827D797C8487837D787C8488837C777C8588827B787D8687827B",
      INIT_1E => X"8485817D7A7E8385837D797D8386837D797D8487837C797D8586827C797D8486",
      INIT_1F => X"7B7F8484827D7B7E8385837D7A7D8386837D797D8486827C797E8586817C7A7F",
      INIT_20 => X"817D7C7F8384827E7B7F8284837E7B7E8385837D7A7E8485827C7A7F8485817C",
      INIT_21 => X"8283817D7C7F8283827E7C7F8284827D7B7E8384827D7B7F8384827D7B7F8384",
      INIT_22 => X"7D808283817D7D7F8283827E7C7F8284827D7C7F8284827D7B7F8384817D7C7F",
      INIT_23 => X"807D7D808283817D7D7F8183817D7D7F8284827D7C7F8284817D7C7F8284817D",
      INIT_24 => X"8283807D7E808183817E7E7F8183817E7D7F8284817D7C7F8284817C7D808283",
      INIT_25 => X"7E808283807E7E7F8182817E7E7F8183817E7D7F8284817D7D7F8283807D7D80",
      INIT_26 => X"7F7D7E808282807E7E7F8183807E7E7F8183817E7D7F8283807D7D7F8283807D",
      INIT_27 => X"82827F7E7E808282807E7E7F8182807E7E7F8283807E7D7F8283807D7E7F8283",
      INIT_28 => X"7E7F82827F7E7E7F8282807F7E7F8182807F7E7F8283807E7D7F8283807D7E7F",
      INIT_29 => X"7F7E7E8082817F7F7E7F8182807F7E7F8282807F7E7F8283807E7D7F82837F7E",
      INIT_2A => X"82817F7F7E808281807F7E7F8281807F7E7F8282807F7D7F8282807E7E808382",
      INIT_2B => X"7E808281807F7E808281807F7E808181807F7E7F8282807F7D7F8282807E7E80",
      INIT_2C => X"807E7E808281807F7E808181807F7E808181817F7E808281807F7E808281807E",
      INIT_2D => X"8281807F7E818180807F7F808181817F7E808181817F7E808281807E7E808281",
      INIT_2E => X"7E818181807F7F818180807F7F808181817F7E808181817F7E808181807E7E80",
      INIT_2F => X"807E7F818180807F7F808080807F7F808081817F7E808181817E7E808181807E",
      INIT_30 => X"8181807E7F818080807F7F808081807F7F808081817F7E808181807E7E808181",
      INIT_31 => X"7F808181807E80808081807F7F808081807F7F808081817E7F808181807E7F80",
      INIT_32 => X"7F7E808081817F7F80808081807F80808081807F7F808081807E7F808181807E",
      INIT_33 => X"81817F7F808080817F7F80808081807F7F7F8081807F7F808182807E7F808181",
      INIT_34 => X"8181807F7F81817F7F818080807F808180807E7F8182807E7F8081827F7E7F80",
      INIT_35 => X"7D7F8182807E7E81817F7F8081817F7E8082817F7D7F82837F7C7E8283817D7E",
      INIT_36 => X"837F7D7F8281807E7F82817F7F8081817E7D8183817E7D7F83837E7D7F828380",
      INIT_37 => X"8082827F7E808181807F8082807E7F8181817E7E8182817E7D8083827E7D7F82",
      INIT_38 => X"7E7E8082817E7E8181807F7F80817F7E808181807E7E8282807E7E8083817E7E",
      INIT_39 => X"827F7E7F8182807E7F8181807F7F81817F7E8081817F7D7F82827F7E7E818380",
      INIT_3A => X"7F82817F7E808181807E8081807F7F8081817E7F8181817F7D8082817F7E7F82",
      INIT_3B => X"7F7E8082817E7F8081817F7F8081807F7F8081807E7F8181817E7E8182807F7E",
      INIT_3C => X"817F7F7F8082807F7F8081807F7F81817F7F8081817F7E808181807E7E818280",
      INIT_3D => X"8082817F7F7F8181807F808080807F8081807F7F8081817F7E808181807E7F81",
      INIT_3E => X"7F7F8081807F7F7F81817F7F808080807F8081807F808081807E7F8181807F7E",
      INIT_3F => X"81807F7F8181807F808081807F808080807F7F81817F7F808081807E7F818180",
      INIT_40 => X"808180807F7F81817F80808081807F808180807F8081807F7F8081817F7E8081",
      INIT_41 => X"7F7F808180807F8081807F808080807F7F818080807F8081807F7F8081817F7F",
      INIT_42 => X"80807F7F818080807F8081807F808080807F8081807F807F80817F7F80808180",
      INIT_43 => X"808080807F80818080807F80807F80808080807F8081807F808081817F7F8080",
      INIT_44 => X"7F808080807F7F80818080808081807F80808080807F8081807F808081807F7F",
      INIT_45 => X"81807F808080807F7F81808080808081807F808080807F7F81807F7F80808180",
      INIT_46 => X"8080807F7F808080807F8081807F808080807F7F808080807F8081807F808080",
      INIT_47 => X"7F808080807F80808080807F80808080808080807F7F808080807F8081807F80",
      INIT_48 => X"807F80808080807F80808080808080807F80808080807F80808080807F80817F",
      INIT_49 => X"8080807F80808080807F80808080808080807F80808080807F80808080808080",
      INIT_4A => X"80808080807F80808080808080808080808080807F80808080807F8080808080",
      INIT_4B => X"808080808080808080808080808081808080808080807F808080807F80808080",
      INIT_4C => X"80808080808080808080808080808080808080808080807F8080808080808080",
      INIT_4D => X"808080808080808080808080808080808080807F80808080807F808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080807F80808080807F80808080",
      INIT_4F => X"80808080808080808080808080808080807F80808080807F8080808080808080",
      INIT_50 => X"808080808080808080808080808080808080807F80808080807F808080808080",
      INIT_51 => X"80808080808080808080807F8080808080808080807F808080807F8080808080",
      INIT_52 => X"808080808080808080808080808080808080808080807F80808080807F808080",
      INIT_53 => X"7D7E8083817E7E8082817F7E8082807F80808080808080807F80808080807F80",
      INIT_54 => X"857E7A7D8485807B7C8385807B7D84857F7A7D84857F7B7D84847F7C7E828480",
      INIT_55 => X"7F87857D797E85857F7A7D8384807D7E83837E7C8084827D7B8086837D7A7F85",
      INIT_56 => X"7B7A8087847C7A7E84857F7B7E8383807D7F82827E7D8184817C7B8186837C7A",
      INIT_57 => X"86807B7B8186837C7B7F84837E7C7F83817F7E8183807D7E8284807B7C838682",
      INIT_58 => X"7E8485807B7C8285817C7C8083827E7D8182807E7F82827E7C7F83847F7B7D84",
      INIT_59 => X"7E7B7F84847F7B7D8284807D7E8182817E7F81817F7E8082827E7C8084837E7B",
      INIT_5A => X"84827D7C8084837E7C7E83837F7D7F8182807E8082807E7E8183817D7C808483",
      INIT_5B => X"7E8283817D7D8184827E7D7F83827F7E8081817F7E8182807E7E8183807D7D81",
      INIT_5C => X"7F7D7F8283807D7E8183817E7E8082817E7F8181807E7F82827F7D7F8283807C",
      INIT_5D => X"82827F7D808282807D7F8182807E7F8182807E808181807E8082817F7E7F8282",
      INIT_5E => X"7E8182817E7E8082817F7E8082817F7F7F81817F7F8081807F7E8182807E7E80",
      INIT_5F => X"7F7E7F8182807E7F8182817F7E8081807F7F8081807F7F8181807F7F8182807E",
      INIT_60 => X"82817F7E7F8182807E7F8181807F7F8181807F7F8081807F8081817F7E7F8182",
      INIT_61 => X"7F8082817F7F8081817F7E808181807F7F81817F7F8081817F7F8081807F7E80",
      INIT_62 => X"807F7F8181807F7F8081817F7F8081807F7F8081807F7F8081807F7F8181807F",
      INIT_63 => X"81817F7F7F8181807F7F8081807F7F8081807F7F8081807F808081807F7F8181",
      INIT_64 => X"7F8081807F7F8081817F7F808181807F808180807F8081807F7F8081817F7F80",
      INIT_65 => X"807F7F8081807F7F8081817F7F8081817F7F8081807F7F8081807F7F8081807F",
      INIT_66 => X"8181807F7F8181807F7F8081807F7F8080807F7F8080807F808081807F808181",
      INIT_67 => X"7F8081807F7F808181807F7F8081807F808080807F8081807F7F8081817F7F80",
      INIT_68 => X"807F7F8081807F7F808180807F808181807F808080807F8080807F808081807F",
      INIT_69 => X"8181807F808181807F7F8081807F7F8081807F808080807F808080807F808081",
      INIT_6A => X"7F8081807F7F808181807F7F8081807F7F8080807F808080807F8081807F7F80",
      INIT_6B => X"807F7F8081807F7F808180807F80808080808080808080808080807F8081807F",
      INIT_6C => X"8080807F808081807F7F808180807F8081808080808080808080808080808081",
      INIT_6D => X"808081807F7F808181807F808080808080808080808080808080808080808080",
      INIT_6E => X"7A818788817B777B848A888079777D858A847B7A7C8287807B82807F8180807F",
      INIT_6F => X"8A8B8279757A858B887F77777D868A877E76767E878A857C7778808789837B78",
      INIT_70 => X"867B7375808B8D85797377838C8C8175737B878D897D75757E888C857B757781",
      INIT_71 => X"73747F8A8E85797276828C8C8277737A858C8A8075737C878E897C74747E8A8D",
      INIT_72 => X"7D888C867C75767F898C857A7376828C8D82777279868D8A7F75737C888E897C",
      INIT_73 => X"8B8A8076737B888F887B7376818A8B847B7477818B8C8277727A858D8A7F7674",
      INIT_74 => X"8278757B858A877F78777C848B887F76757E898D857A7478838A8A8178747A84",
      INIT_75 => X"777B828888827A757A848B887E76767F888A847C7879808689857D7677808A8B",
      INIT_76 => X"808789837A767B838987807A787D8388878179767C868B867C7577818989827A",
      INIT_77 => X"89837B777B818787827B777B8289888078767E868A847C787A808588837D7879",
      INIT_78 => X"7D797A808688837C777B828887807A797D838785807A787D8489867E78787F87",
      INIT_79 => X"797F8587837D797B818686827C797B818787817A777D8489857E79797F858883",
      INIT_7A => X"8487837E7A7A7F8587837D787B828786807B797E838684807B7A7D8387857F79",
      INIT_7B => X"847F7A7A7F8487837D7A7C818585817D7A7C808586817B787D8388857E797A7F",
      INIT_7C => X"7B7A7E8386837F7B7B7F8486837E797B808686817C797D8286847F7C7B7E8286",
      INIT_7D => X"7E8285847F7B7B7F8386837E7A7C808485817E7B7D808485817D7A7C81868580",
      INIT_7E => X"8584807C7B7E8285837F7C7C7F8385837E7A7B808586817C7A7D828584807C7B",
      INIT_7F => X"807D7B7E818584807C7B7F8386837E7B7C808485817E7C7D808484817E7B7D81",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"7F80808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"7B83827B84817A84817A85817A84817A84827A83827B82817D81807F807F8080",
      INIT_05 => X"7C847F7D857E7D857E7E857D7E857C7F857C7F847C80847C80847B81837B8283",
      INIT_06 => X"7F847C80847B81837B81837B82827B82827B83827B83817B84807B84807C847F",
      INIT_07 => X"83817B84817B84807C847F7C857F7C857E7D857E7D857D7E857D7E857C7F857C",
      INIT_08 => X"857D7E857D7E847D7F847C7F847C80847B80847B81847B81837B82837B83827B",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080817E7C857E7D",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080818080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080807F80807F80808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080807F80807F7F80808080808080808080807F",
      INIT_2E => X"80808181807F80807F7F80807F8080807F7F80807F7F81807F80808080808081",
      INIT_2F => X"808080807E80807F8081808080808080808080808080817F8080808080808080",
      INIT_30 => X"80808080807F81807F80817F80808080807F80808080807F80807F7F80808080",
      INIT_31 => X"808180807F80817F808180808080808080818180808080807F80807F80808080",
      INIT_32 => X"7F80807F807F7F807F7F808080808181808080807F7F80807F80807F80808080",
      INIT_33 => X"7F807F7F80808081807F80807F8082818181807F7F7F7F7F807F80807F7F8080",
      INIT_34 => X"7F81807F7F7F8080807F80807E80817F7F818180808080807F7F80807F808180",
      INIT_35 => X"808080808181818080807F80808081818081817F8081807F81807F80807F8181",
      INIT_36 => X"8181818180807F7F807F7F80808080808080808080807F807F7F807F7F81807F",
      INIT_37 => X"81808081807F807F7F80818080818080808080808080818180807F7F7F7F7F80",
      INIT_38 => X"8080808080818181808081807F807F7F7F807F8081808080807F808080807F80",
      INIT_39 => X"7F7F7F7F80807F80807F8080808081808080807F808080808181818180818180",
      INIT_3A => X"8484838384818181807F7F807F7F807E7F7F7E7E7F807F7F7F7F7F7E7E7F7F7D",
      INIT_3B => X"7D7D7C7C7C7B7B7C7D7D7E7F7F7F808081828282828382828383838383848484",
      INIT_3C => X"878889898989878583817F7D7D7D7E7D7D7D7C7C7D7C7D7D7C7B7D7C7B7C7C7C",
      INIT_3D => X"838484848382827F7E7E7D7C7D7E7E7F80818282838382828180808282838586",
      INIT_3E => X"7E7D7E7F7E7D7D7C7C7C7B7A7A7A7B7B7B7B7B7C7C7B7C7D7C7D7F7F80818183",
      INIT_3F => X"7C7E7F7F828384848384827E7F807D7E8181818588898A88898D898284857D7B",
      INIT_40 => X"7B7B7D7C7D7E7E7E7D7D7D7E7E7E7F7F818182848483848382817E7D7E7C7B7C",
      INIT_41 => X"797E837F8385878B89868A91817F8C807B7D7D7E7F7F7E7D7D7C7B7A7A7A7A7C",
      INIT_42 => X"7F818183858584848382817F7D7E7D7B7C7D7D7E80828383848384837F7F817E",
      INIT_43 => X"7D7B7D7C7B7C7B7C797A7D7B7C7D7E7E7D7E7E7F7F7E7F7F7C7E7E7C7C7D7E7E",
      INIT_44 => X"7D7F7F80818384828083847C7C817E797C83818384868C8A878792837B8B7F79",
      INIT_45 => X"807D7E7F7D7D7C7C7F7C7A7F7E7D7F81828284838485848182837F7D7D7E7D7A",
      INIT_46 => X"858384848A8D88858B927D808C7D7A7C7E7C7C7D7C7C7C7B7B7D7D7C7E7F7D7F",
      INIT_47 => X"848282848180817F7F7F7C7C7F7F7B7F848182838385817F84817A7B807E787E",
      INIT_48 => X"7C7C7A7C7C7B7C7D7F7D7D7F7D7E7D7C7E7D7B7C7D7C7C7E7E7E7F8181818284",
      INIT_49 => X"83848484838082827C7A7F7E797D82828583858F8B848894857B8C82797D7C7B",
      INIT_4A => X"7B7B7C7B7B7D7E7D80818183848385848384817F80807C7D7D7B7E7F7D7F8482",
      INIT_4B => X"87918C848A92867C8983797B7B7A7B7C7C7B7B7D7C7C7E7E7D7D7F7D7C7D7D7D",
      INIT_4C => X"817F7E7E7D7D7D7C7F818181848683838485827E81807A7A7D7E7B7D82848785",
      INIT_4D => X"7B7E7D7C7E7E7D7D7C7C7C7C7C7B7A7B7C7B7A7E7F7D80838283868483848281",
      INIT_4E => X"807E807D787B7F7E7B7F858888858B938B838B90857B84827A79797B7A7B7D7C",
      INIT_4F => X"7D7D7F818383828485848180817F7D7C7B7C7C7C7D7F81808185858584858582",
      INIT_50 => X"8A8D877F82847D797A7B7B7B7C7D7C7D7E7E7E7E7E7C7D7D7B7A7C7A7A7A7B7C",
      INIT_51 => X"7D7E7D7F8181838584848685828081817D7A7B7E7D7C7E80848787868B908C86",
      INIT_52 => X"807F7E7D7E7D7B7A7A7A78797B7C7C7D7F8182848483838482807E7D7D7D7A7A",
      INIT_53 => X"7C7D7B7A7C80828284888B8B8C8B898B8B858081837E79797A7C7C7D7D7E7E7F",
      INIT_54 => X"8081828382828484817E7F7F7E7D7C7C7E7F80808082848483838483817F7D7C",
      INIT_55 => X"8884828384807B7B7C7C7D7E7E7E7E7E7D7D7D7D7C7B7A7B7B79797B7D7D7D7E",
      INIT_56 => X"7F80818181828384848383828182817D7B7C7D7D7D7E7F8185878687898A8A89",
      INIT_57 => X"7D7D7D7C7B7C7B7A7A7B7B7B7B7D7E7F8080818282828181807F7F7F7E7D7D7E",
      INIT_58 => X"7D7C7B7A7B7D808182848586898B8C898786858584837F7B7C7D7D7E7E7F7E7E",
      INIT_59 => X"7F80818281818080807F7F7E7E7E7D7E8081828281818283848382817F7E7F7F",
      INIT_5A => X"878787878683817E7C7C7D7E7F7F7E7D7D7C7C7C7C7B7B7A7A7B7C7C7D7D7E7E",
      INIT_5B => X"808283838383828182828382817F7D7C7C7C7D7E7E7E7E7F808386888A8A8A88",
      INIT_5C => X"7D7D7C7C7B7B7C7C7C7C7C7C7B7C7D7D7E7F8080807F7F7E7F8080807F7E7E7F",
      INIT_5D => X"7E7E7E7D7D7D7E80828486878888888888888787858381807E7D7D7D7D7D7E7E",
      INIT_5E => X"7D7E7E7F8080807F7F7F7F7F808081818182828282828383838281807F7E7D7D",
      INIT_5F => X"88898988878582807E7D7C7C7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7D7C7D7D7D",
      INIT_60 => X"818283838483828180807F7F7F7F7F7E7D7D7C7C7C7D7F818384858686868788",
      INIT_61 => X"7E7F7F7F8080808081818181818180807F7E7D7D7D7D7E7F7F8080807F7F8080",
      INIT_62 => X"7F7F7F7F7F7F8080808181818182828383848484838381807F7E7D7C7C7C7D7D",
      INIT_63 => X"878583817F7E7C7C7C7C7C7C7C7D7D7D7D7C7C7C7C7C7C7C7C7D7D7E7F7F7F7F",
      INIT_64 => X"8282828383838281807F7E7D7D7C7D7D7E7E7F7F80808182848587898A8A8A88",
      INIT_65 => X"7C7C7C7C7C7C7C7C7C7D7D7E7E7F7F7F7F7E7E7F7F7F7F808080808080818181",
      INIT_66 => X"7C7C7D7E7F7F808182848587898A8B8B89888683817E7D7C7C7C7C7C7C7C7C7C",
      INIT_67 => X"7F80808080808180808080808181818181818282838383838281807F7D7C7C7C",
      INIT_68 => X"8B8A888684817F7D7C7B7C7C7C7C7C7C7D7C7D7C7C7C7B7B7B7B7B7C7C7D7E7F",
      INIT_69 => X"808080818182828383838282807F7E7D7D7D7D7E7E7E7F7F8081838487898A8B",
      INIT_6A => X"7C7D7D7D7D7D7C7C7B7B7B7B7B7B7C7D7E7F808181828181818080807F7F7F80",
      INIT_6B => X"7F7D7D7D7D7E7E7E7F7F8081838588898B8B8B8A888583807E7D7C7C7C7C7C7C",
      INIT_6C => X"7A7B7D7F81828282828181808080808181818181808080818283838383828180",
      INIT_6D => X"8586898B8D8C8A8783807D7B7A7B7B7B7C7C7C7C7B7B7A7B7B7B7C7B7B7A7979",
      INIT_6E => X"7F7D7C7D7E7F80818181818182838485858382807E7D7C7B7C7E808183848484",
      INIT_6F => X"7B7A7979797A7B7C7D7E7D7C7B797879797A7B7B7C7D7E808183858686858482",
      INIT_70 => X"80828586888785827F7B79797A7C808282838485888C8F908E8C8782807D7B7B",
      INIT_71 => X"7B7B7B7B7B7A7A78787A7C7F828585858585858685837F7C7A7A7C7E80807F7F",
      INIT_72 => X"7A787B7E8083848385898D9092908A837F7A797B7A79777677797B7D7F7E7E7D",
      INIT_73 => X"7D7E7F80838687878583828282817F7D7A79797C80838484858586888885827D",
      INIT_74 => X"8D8F8E8B867D7B7B7B7B7B797878787A7B7B7B7B7A7C7D7E7E7D7C7B7B7C7C7D",
      INIT_75 => X"8785817D7B7C7D7D7C7B7B7F8386888784838485837F7C78787E838588888888",
      INIT_76 => X"7B7A787676797A7978797B7D7F807F7D7C7C7F807F7D7D7E8184848483848587",
      INIT_77 => X"8181838687868482807E807E7C7E808186898A888B8B8889867E807F7C7B7B7B",
      INIT_78 => X"7B7E7F7F7E7C7D7E7E7E7E7F8182838383838486868482817E7E7C7B7B7C7E80",
      INIT_79 => X"7F84827E83888E8B8A88868C8B7E7C7E7E7E7E7C7A797A797879797B7C7C7D7C",
      INIT_7A => X"8181808284848787848484827F7D7B797C7F7C7C7F828687827F8284827B7B7C",
      INIT_7B => X"8B807C7F7F7D7D7D7C7C7A787A7977797C7B7B7E7E7E81807F7E7F7E7D7E7D7D",
      INIT_7C => X"7C7D7E7D7C7C7E808484828588848280807F7F7C7B82858182858B8A8C8B8488",
      INIT_7D => X"7A7B7A78787A7A7A7A7B7D7D7C7D7E7E7E7D7E7E818280838585848583828480",
      INIT_7E => X"858382837E7B80817C7C82848386898A8C8E87828A867B7C7D7C7B7C7C7B7B7A",
      INIT_7F => X"7D7C7D7F7B7D807F7F8285838385858385807F817E7C7D7B7E7E7F8081858583",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7E7F807F8083847F7E85827C7D7E7D7D7D7A7C7D7A797B7B797A7C7C7D7C7C7E",
      INIT_01 => X"848385868587858182827C7B7C7C7B7A7F818385858B8C88898B898285847D7F",
      INIT_02 => X"7B7A7A79787877797A7B7C7E808283848485858481807E7D7D7C7A7C7F7E7D82",
      INIT_03 => X"7A7C7B7F838589878B8F8B898B8C8282857D7A7A7C7B7B7C7C7E7E7E7E7D7F7D",
      INIT_04 => X"83848584848482817F7E7C7B7C7C7C7E808183858586878483837E7C7E79787A",
      INIT_05 => X"8B827E837F7A7C7C7C7D7D7D7D7E7E7E7C7D7D7B7B7B797A7A7B7B7C7D808181",
      INIT_06 => X"7E8080818284858485848381817F7C7C7B7B7B7A7E7F7F83858986888E8A8788",
      INIT_07 => X"7D7C7C7B7C7B7B7A7B7B7B7A7C7D7E7D80818081828281818080807E7E7E7E7D",
      INIT_08 => X"7F7E7C7D7D7E7E7F828284848A8A858B8D868589877E83817C7E7C7C7D7E7C7D",
      INIT_09 => X"7E7D7F7F7F8080808081807F7F807F7E7F80807F818382828385838183817F7F",
      INIT_0A => X"8984898A868586867F83817D7F7E7D7E7E7D7D7D7C7C7D7B7C7C7B7B7C7C7C7D",
      INIT_0B => X"808181818182828283828282818280807E7E7E7C7D7D7D7D7F807F8284848488",
      INIT_0C => X"7F7F7F7E7E7E7D7D7E7D7C7D7C7C7D7C7C7D7D7D7C7E7E7D7E7E7F7E7F807F80",
      INIT_0D => X"7E7E7F7E7E808080818282828585858687868587858484848281828080807F7F",
      INIT_0E => X"7D7E7E7E7E7E7E7F7F7F80807F80808080818181808081808080807F7F7F7F7E",
      INIT_0F => X"808080807F7F80807F80807F8080807F80807F7F7F7F7E7F7F7E7E7E7E7D7E7E",
      INIT_10 => X"7F7F7F7F7F808080808080818181828282828382828382828382818181808081",
      INIT_11 => X"7F7F7F7F7F7F807F7F80808080808080808080808080808080807F7F7F7F7F7F",
      INIT_12 => X"8180808181808080808080808080807F807F7F7F7F7F7F7F7F7E7F7F7F7F7F7F",
      INIT_13 => X"8081818181818181818181808080808080808080808080808080808080808080",
      INIT_14 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F808080808080808080808080808080",
      INIT_15 => X"808080808080808080808080808080808080808080808080808080807F7F7F7F",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"808080808080807F808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"80807E7E7F807F7E7F80807F7F80828181818180808080808080808080808080",
      INIT_1F => X"80807F7F818180807F7F7F7E8082807D7D7E7D7E81838381808282808081807F",
      INIT_20 => X"81807F808180807F80807F7D7E7E7E808080818182818081817F7D7F7F7F7F7F",
      INIT_21 => X"8483818082807E7C7D808382808081807F7E7E7F7F7F7F808080808181818181",
      INIT_22 => X"7E8081807F8183817F7F808181818183827F7E7E7E7E7E7E7E7F7F7F80818181",
      INIT_23 => X"8281808080807F7E7F81807E7D7F818281808182817F7F80807F7E7F81807E7D",
      INIT_24 => X"7F7F7F7F7F7E7D7E80807F80818282818182817F7E7F7F7F7E7D7F8080808082",
      INIT_25 => X"82817F8081818080808080808080808081807F80808080808181818180818180",
      INIT_26 => X"7F80807F7F7F7F80818081828181807F807F7F7F7F7F80807F7F80807F7F8081",
      INIT_27 => X"8081818180818181817F7F7F7F7F7F807F80808080807F7F80807F7F8080807F",
      INIT_28 => X"7E7F7F7F7E7E7F7F807F7F7F808181818181828180807F808080808081818080",
      INIT_29 => X"848381818080818181818181807F7D7C7D7E7E7E7E7E7F807F7E7E7F7F7F7E7E",
      INIT_2A => X"79797979797A7C7D7E7E7F80807F7F7F7F808181838586878788878787868584",
      INIT_2B => X"868788898A898988858482807E7C7B7B7B7C7C7D7D7E7D7D7C7C7C7C7B7B7979",
      INIT_2C => X"7A7B7C7C7D7D7D7E7E7F7F808080818282838384848585858584858483848484",
      INIT_2D => X"888B8D8C898A8885837E7B7C7C7C7C7B7B7B7B7C7B7B7B797878787878787778",
      INIT_2E => X"7C7C7D7F80818282838281807F7F7F8081838485858686858484828384848486",
      INIT_2F => X"8C8A86827F7E7D7C7C7D7D7D7C7A797878787878797A7A7A7A7A7B7B7B7C7C7C",
      INIT_30 => X"8182838282817F7E7D7D7D7E808285868787868584838281828486898A8B8C8C",
      INIT_31 => X"7C7B7B7B7D7D7D7B7977767677777878797B7C7D7E7E7E7E7F7D7D7D7D7E7F80",
      INIT_32 => X"8281807F7E7C7C7D7F838587878788878683808082848687898A8E8E8B87807C",
      INIT_33 => X"7A79787879797A7A7A7B7C7D7C7C7D7D7E808180808081817F7D7D7F81838484",
      INIT_34 => X"7B7C7E7F82848689898785817F8082848687888B8E8D8A837D7A7A7A7A7A7A7A",
      INIT_35 => X"7A7B7D7D7D7D7C7C7D7E7E80828384848381807E7E8081828383838483817E7C",
      INIT_36 => X"8A878583808184858587888B908F8B867D7A79797A7C7B7B7A7878787878797A",
      INIT_37 => X"7D7F80808384868584817F7E7D7D7E7F8183848584807E7C7B7C7E7E80838488",
      INIT_38 => X"85878890908D8A807B7A78797A79787677777879787878797B7D7F7E7D7C7C7D",
      INIT_39 => X"817F7E7D7C7E7E8084858786827F7C7B7A7C7C7D8183888C8988858281838382",
      INIT_3A => X"797A7A7A797876777878797A797B7D7D7E7F7D7D7D7D7F7F7F80818285868584",
      INIT_3B => X"8584827E7D7C7B7C7B7B81858A8D8B8785828182828083858A92908E877D7A79",
      INIT_3C => X"7A79797B7C7E7F7F7E7F8080807E7D7F808387868584817F7D7C7B7D7D7F8284",
      INIT_3D => X"898E8B87838080828380838688908F8B887E7C7B797A7B7B7C7B79777778797A",
      INIT_3E => X"7F7D7B7D808487878683817F7E7D7B7C7C7E82858686837F7E7D7C7C7A787E83",
      INIT_3F => X"908E827A7A797A7B7B7979797879797A7B7D7D7D7C7A797A7D7F818181808180",
      INIT_40 => X"7C7A7B8084888984807D7D7E7D7C797C82868D8C898582828284807E81838D94",
      INIT_41 => X"7D7E7F7F7E7E7D7D7D7F7F808080808081817F7C7A7A7E82858583818080807E",
      INIT_42 => X"8D888481808083827E828287918E8C847A7A7B7B7C7C7B7B7B7A7B79797A7B7C",
      INIT_43 => X"7C7B7D7F83858583817F7E7E7C7B7C7C8186888986817E7E7D7C7E7C7E84878C",
      INIT_44 => X"797A7C7E7D7C7C7C7D7D7E7C7C7D7E8081807F7D7B7C7D7F81807F7F8080807F",
      INIT_45 => X"7F7C7C797A83888E918B8682808081807A7E818793908D847878797C7D7C7B78",
      INIT_46 => X"84838280817F7F7D7A7A7B7E82848382818181807D7A7A7B8086898A86827E7E",
      INIT_47 => X"7C7B7B7D7D7D7E7E7D7D7D7E7E7D7D7C7D7E80808080808181807E7C7D7E8183",
      INIT_48 => X"7F7E7D7C7D83878B8C8884828080817F7E8183898E8C88827B7A7B7C7D7D7D7C",
      INIT_49 => X"7F7F7F808080807E7C7C7D7F82838382818181817F7C7B7B7E8284858380807F",
      INIT_4A => X"7F7E7F7F7F7F7E7E7F7F8081807F7F7E7E7F7E7E7F7F8080808080807F7F7E7E",
      INIT_4B => X"8281808485898E89867F797B7B7D7E7E7F7E7E7E7D7E7F7F807F7E7F7F7F8080",
      INIT_4C => X"807F7E7F807F7E7E7D7E81838383817F7F7F7F7F7F7E80838489888483807F81",
      INIT_4D => X"7F7F807F7F808080807F7F7F7F7E7F7F8080807F7F7F7E7F7F7E7E7E7E808181",
      INIT_4E => X"7E7F80807F7F7E7E7E7F7F7F7F7F7F807F7F7F7F80808180808080808080807F",
      INIT_4F => X"84858484828282828181818283858583817D7D7D7E7F7F808080807F7F7F7E7E",
      INIT_50 => X"80807F7F7F808181807F7F7F7F80807F7F7F8080818181807F7F808080808182",
      INIT_51 => X"807F7F7F7F7F7E7E7F7F808080807F7E7E7E7F8080807F7F7F80807F7F7F7F7F",
      INIT_52 => X"80807F7F80808080807F7F80808081818181818181807F7F7F80808181818181",
      INIT_53 => X"8080808080807F7F7F808080808080807F7F808080807F7F807F808080808080",
      INIT_54 => X"7F7F808080808080818181818080808181818181818181818180807F80808080",
      INIT_55 => X"7F807F7F7F7F7F7F807F7F7F7F7F8080807F7F7F80808080807F7F7F80808080",
      INIT_56 => X"808080808080808080808080808080808080808080808080808080807F7F7F7F",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"808080808080808080808080808080807F7F7F80808080808081818181808080",
      INIT_6B => X"8080808080808080807F7F7F7F7F7F7F7F7F7F808080808080807F8080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"0000000000000000000000000000000000000000000080808080808080808080",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"818180807F7F7F7F7F8080808180808080808080808080808080808080808080",
      INIT_05 => X"7E7D7D7D7E808182838281807F7E7E7E7F808182828181807F7F7E7F7F808081",
      INIT_06 => X"7E8285868684827E7C7A7A7C7E8183858584827F7D7C7B7C7E80828484838180",
      INIT_07 => X"8885807B7877787B7F8487898885817C7978787B7F8386878785817D7A79797B",
      INIT_08 => X"7575787C82878A8B88847E797675777C8186898A88847F7A7776777B8085888A",
      INIT_09 => X"83888B8A87817C787676797E83888B8A87827D787576787D83888A8B88837D78",
      INIT_0A => X"8781797575797D8083878A8A87807A7676787B7F83878A8A87817B7776777A7E",
      INIT_0B => X"70778188898786878682797272788085868687888781797474797F828486888A",
      INIT_0C => X"948F857E7D7E7B747074808C908C848181807B736F75818A8D89858484827A72",
      INIT_0D => X"7071777B79787F8C9694887A74767A7975757F8D9692867B787A7B767174808D",
      INIT_0E => X"858685888F918A7A6D6A727D8281838992948A796D6D757C7D7C808B95958979",
      INIT_0F => X"8484827C726C707C898E8C888789867C6F6A6F7C878B89888B8D887B6E69707D",
      INIT_10 => X"7977777D8790918A807B7A7A7773737C88919089827F7F7C756F717C89908E88",
      INIT_11 => X"888C8F8B80746F72797E8081878E918B80767275797B7B7F878F918B80787678",
      INIT_12 => X"7F746A6973828C8F8C8A8A8880746B6B7581898A898B8D8A80746C6E77808485",
      INIT_13 => X"707F919B988D827C79746C6970809198948B84817C746B6871818F94908A8785",
      INIT_14 => X"9C9281726D6F7373757E8D9B9C9180747171716F727E8F9C9B8F817875736E6B",
      INIT_15 => X"6A6B767F8383878F95928372686B757C7F828993999282716A6E7478797F8B98",
      INIT_16 => X"8A8D88848487847A6F6C75828A8985858A8D86786B6A74818888878A8F8E8474",
      INIT_17 => X"7A797E827F77757C878D8A827D7F83807871737F8B8E88817F83857F746E737F",
      INIT_18 => X"868178757C8A918B7E74757D83817C7B81898A837B7A7F8381787479868F8E83",
      INIT_19 => X"838081827F7A797F86877F7675808D91887870737E8685817F8386847D787B82",
      INIT_1A => X"928D7D6E6C78878F8B837E7E7E7B797C8389867D747784909083736D74828A89",
      INIT_1B => X"808489888075737D8C938A776A6D7D8D928B807A7A7B7B7C80878A8479737988",
      INIT_1C => X"899794867873757A7F83878A867C73758290928571686F839394897C76777A7D",
      INIT_1D => X"727989938D7A6968798E9993837571747B8085898A847972778692907F6C6773",
      INIT_1E => X"6F747C838A8E8A7F74717B8B938A76686B7E929A91807370747B81878C8A8277",
      INIT_1F => X"7067718696978A7A7070767D858C8F897C71717E8E938873676E8295998E7C71",
      INIT_20 => X"8D83766F75859291806E687589969486787071777E878D8E86796F7281919384",
      INIT_21 => X"8D817874767A80888C8B8175707888928D7D6D6B798B9591837772737980878D",
      INIT_22 => X"898E877A71737E8A8E89807976777B81888C897F75727B89908A7A6F707D8C92",
      INIT_23 => X"7D848A8A847A7376808B8D857972757F898C88807A77777B82898B877D74747D",
      INIT_24 => X"7C858A88827C78787C818789877F77757A848C8B81777378828A8B867F797778",
      INIT_25 => X"7A7C828787817A777A828888847E7A797C80848786827B77787F888B867D7575",
      INIT_26 => X"7F828281808081807E7C7E8285847F7A7A7F8487847F7B7B7D80828484827F7B",
      INIT_27 => X"827E7D7F81807E7E808383807D7D808383807C7C808383807D7D808383807D7D",
      INIT_28 => X"8488847C7779818887827C7B7E80807F808284827D7A7C8286857F7A7A7F8486",
      INIT_29 => X"827F7F8284807B7A7E8688827A767C858A877F797A7F828280808384817B797D",
      INIT_2A => X"8188888079787E8485807C7E8385817B7A7F86878079787F878A847B787B8284",
      INIT_2B => X"7F797A8187867F797A8288867E787A8186847E7B7E8486807A798086867F7979",
      INIT_2C => X"7E8485807B7C8286857D787A8288857D787B8387847D797C8386827C7B808685",
      INIT_2D => X"827A777D8588837C7A7F84847F7B7D8386837B787C8589847C787C8487837C7A",
      INIT_2E => X"7E8485817B7A8087878078787F8788817A7A7F85847E7B7D8386827B797E8688",
      INIT_2F => X"857D797C8386837C7A7E8586807A7A8186857E787A8188867F797A8186847E7B",
      INIT_30 => X"7B8387847C797D8487837C797D8486817B7A8086857F7A7B8186847D797B8388",
      INIT_31 => X"847E7A7D8386837C797D8587827B797E8587827B7A7F8585807A7B8286847D79",
      INIT_32 => X"7B8186857F7A7C8285837D7B7E8485817B7A7F8687817A797F8686807A7A8085",
      INIT_33 => X"837F7C7D8285837D7A7D8286837E7B7D8385827D7B7F8384807B7C8186857F7A",
      INIT_34 => X"7D808282807D7E8083827F7D7F8283817D7C7E8384817D7C7F8384817D7C8083",
      INIT_35 => X"81807E7F808281807E7E8082817F7E7F8182817F7E7F8182807E7D808283807D",
      INIT_36 => X"7F808181807F7F8081807F7F7F808181807F7F8081807F7F808181807F7F8081",
      INIT_37 => X"81807F7F7F8080807F7F808180807F7F8081807F7F808181807F7F7F8080807F",
      INIT_38 => X"7E7E7F7F7E7E7E7F7F807F7E7E7F7F7F7F7F7F80807F7F7F7F8080807F7F7F80",
      INIT_39 => X"7D7D7D7C7C7D7D7D7C7D7D7D7D7D7C7D7D7E7E7E7D7D7D7E7E7E7E7E7E7E7E7E",
      INIT_3A => X"7A7A7A7B7B7A7A7A7A7B7B7B7B7B7B7B7B7B7B7B7C7C7B7B7B7C7C7C7C7B7B7C",
      INIT_3B => X"7879797978787979797979797979797979797A7A7A7979797A7A7A7A7A7A7A7A",
      INIT_3C => X"7877777878787877777878787878787878787878787879787878787979797878",
      INIT_3D => X"7878787878777878787877777878787877777878787877787878787777787878",
      INIT_3E => X"7978787879797978787879797878787879797878787879797878787878787878",
      INIT_3F => X"797A7A7A797979797A7A79787979797979797979797978787979797878787979",
      INIT_40 => X"7B7A7A7A7A7B7A7A797A7A7A7A7A797A7A7A7A7979797A7A7A79797A7A7A7979",
      INIT_41 => X"7A7B7B7B7B7A7A7B7B7B7B7A7A7B7B7B7A7A7A7B7B7B7A7A7A7B7B7A7A7A7A7B",
      INIT_42 => X"7B7B7A7A7B7B7B7B7A7A7B7C7B7B7A7B7B7B7B7B7A7B7B7B7B7A7A7B7B7B7B7A",
      INIT_43 => X"7B7C7C7C7C7B7B7C7C7C7B7B7B7B7C7C7B7B7B7B7C7B7B7A7B7B7C7B7B7B7B7B",
      INIT_44 => X"7E7E7D7D7D7E7E7D7D7C7D7D7D7D7C7C7D7D7D7C7C7C7D7D7C7C7C7C7C7C7C7B",
      INIT_45 => X"80808080807F7F7F80807F7F7F7F7F7F7F7E7E7F7F7F7E7E7E7E7E7E7E7D7E7E",
      INIT_46 => X"8382828282828282828282828281818181818181818181818180808080808080",
      INIT_47 => X"8484848484848483848484838383838383838383838383838383838383828282",
      INIT_48 => X"8484848484848484848484848484848484848484848484848484848484848484",
      INIT_49 => X"8484848484848484848484848484848484848484848484848484848484848484",
      INIT_4A => X"8383838383838383838383838384838383838484848484848484848484848484",
      INIT_4B => X"8282828282828282828283828282838383838383838383838383838383838383",
      INIT_4C => X"8181818181818282828181828282828282828282828282828282828282828282",
      INIT_4D => X"8181818181818181818181818181818181818181818181818181818181818181",
      INIT_4E => X"8081818181818181818181818181818181818181818181818181818181818181",
      INIT_4F => X"7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F8080808080808080808080808080808080",
      INIT_50 => X"7A7A7A7A7A7A7B7B7B7B7B7B7B7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7E7E7E",
      INIT_51 => X"757575757676767676767677777777777778787878787878797979797979797A",
      INIT_52 => X"7171717171717272727272727272727373737373737373747474747474747575",
      INIT_53 => X"6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7070707070707070707070707071717171",
      INIT_54 => X"6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F",
      INIT_55 => X"72727271717171717171717171717170707070707070707070707070706F6F6F",
      INIT_56 => X"7676757575757575757574747474747474747373737373737373727272727272",
      INIT_57 => X"7A7A7A7A79797979797979797878787878787877777777777777767676767676",
      INIT_58 => X"7D7D7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7A7A7A7A7A",
      INIT_59 => X"7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D",
      INIT_5A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5B => X"8080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5C => X"8181818181818080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8282828282828282828282828281818181818181818181818181818181818181",
      INIT_5E => X"8383838383838383838383838383838382828282828282828282828282828282",
      INIT_5F => X"8383838383838383838383838383838383838383838383838383838383838383",
      INIT_60 => X"8383838383838383838383838383838383838383838383838383838383838383",
      INIT_61 => X"8282828282828282828282828283838383838383838383838383838383838383",
      INIT_62 => X"8181818181818282828282828282828282828282828282828282828282828282",
      INIT_63 => X"8181818181818181818181818181818181818181818181818181818181818181",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"0000008080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080807F7F7F7F7F7F7F7F7F7F7F7F8080808080808080808080808080808080",
      INIT_1A => X"7E7E7E7E7E7E7F7F7F8080808081818181818181818181818181818180808080",
      INIT_1B => X"7E7E7E7F7F7F7F80808182828282828383838382828181818080807F7F7F7E7E",
      INIT_1C => X"8384858788898989898886858482807F7E7D7C7C7C7C7C7C7C7C7D7D7D7D7E7E",
      INIT_1D => X"88878583817F7E7C7B7B7A7979797878787979797A7B7B7B7C7C7C7D7E7F8081",
      INIT_1E => X"7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7D7E7F8082838587898A8B8C8C8B8B89",
      INIT_1F => X"7E7E7F80818284858788898A8B8A8A898887858382807F7E7D7C7C7C7B7B7B7B",
      INIT_20 => X"8C8B8B8A888684827F7E7C7B7A79787777777777787879797A7B7C7D7D7D7D7E",
      INIT_21 => X"7979787878787879797A7A7B7C7C7C7D7D7E7E7F80818283848687898B8B8C8C",
      INIT_22 => X"7C7D7D7D7E7F7F808283848688898B8B8C8B8B8A8A89878583817F7E7D7C7B7A",
      INIT_23 => X"8C8C8C8B8A8A8988868482807E7D7C7B7A79787877777777777878797A7B7B7C",
      INIT_24 => X"7C7A7A79787877777777777878797A7A7B7C7C7D7D7E7F808182848587888A8B",
      INIT_25 => X"7A7A7C7C7D7D7E7E80818283848687898A8B8C8C8C8B8B8A89878583817F7E7D",
      INIT_26 => X"888A8B8B8C8C8B8B8A8988868482807E7D7C7B7A797877777676777777787879",
      INIT_27 => X"827F7D7D7C7A7A79777776767676777879797A7B7C7D7D7E7E7F808182848587",
      INIT_28 => X"76767778797A7A7B7C7D7E7F8081818183848485888A8B8C8D8D8C8C8A878584",
      INIT_29 => X"838483848485848688898A8B8D8C8B8C8A868584817E7D7C7A7A797977777776",
      INIT_2A => X"87888C8D8B898A85817E7E7D7A7977767575767676777777787A7B7B7D7F8081",
      INIT_2B => X"78777676777777787A7A7C7D7F7F7E7E7F7E7E80828282858684848584838386",
      INIT_2C => X"7F807F80808182848585868585858484848685888B8B8A898781807E7E7E7B79",
      INIT_2D => X"8383838484888C8C8B8B89847F7F7F7D7B787776757476777777787B7B7D7E7F",
      INIT_2E => X"7B7E7B78787573747676787878797C7C7D7F80807F7F81818082858685868785",
      INIT_2F => X"7B7C7D7E7F807F7F808182818285858586858483838285868B8C8D8E8B858280",
      INIT_30 => X"83848686858484828384878B8A8C8B8983807D7C7D7877787574757777777779",
      INIT_31 => X"8D8D8780807D7C787877767475787979797A7A7C7D7E7F808182828381818183",
      INIT_32 => X"79797A797A7C7D7E7F8081818282818181818283858685848686818184888688",
      INIT_33 => X"8180828181828587868485868481848587878B8E8B837E7E7C7B787878757375",
      INIT_34 => X"81868886838A8F8B7E7D7E7B787878757474787A7A7A7A7B7C7E7F8080808182",
      INIT_35 => X"7777757374787A7A7B7B7B7D7D7F7F80818382808081817F8185888685888884",
      INIT_36 => X"7E7D7E8184848182817F7E82878784868A898482868783848B90897D7D7D7C78",
      INIT_37 => X"86838589878384878681848C90877D7D7D7D797977747275797A7B7B7C7C7C7D",
      INIT_38 => X"857D7E7C797A7A777574787A797A7C7C7C7D7E7F7D7E8082838284817E7E8387",
      INIT_39 => X"7B7B7C7D7E7D7D7E8081818285847E7B7E858584848889858186888381878E8D",
      INIT_3A => X"847D7D7F838485868885848388878281878E8C867F807A7A7A7B777474787B7A",
      INIT_3B => X"898381838C8C8981807D787979787474767A7B7A7A7A7C7E7C7C7E8080808486",
      INIT_3C => X"78777476787C7B7B7A7A7D7D7D7E7F7F7F818584817E7F828283868987868587",
      INIT_3D => X"7E7F7E7F808284837F7D7E82818284888886848587848281898B8C837F7B797A",
      INIT_3E => X"828284858886858688858180878D8C857E7E7A7A78777375777C7B7B7A7B7D7E",
      INIT_3F => X"82898D8C847E7A787878757475797C7A78797C807F7E7E7F8081838583807F81",
      INIT_40 => X"76787A7A79787B7D80807F7E7E7F81848583807E808282848788868585868380",
      INIT_41 => X"7F7E7F818384828180817F8284878784858586828183898C8B847D7978797876",
      INIT_42 => X"8185878784848485838082888E8C857D7A787A787777787B7A79797C7E7F7F7F",
      INIT_43 => X"868D8B877F7E7B79787677787B7B7B7B7C7D7F7F7E7C7C7F838484818080807F",
      INIT_44 => X"7A7C7C7B7B7B7C7E7F7E7C7C7E8183828180817F807F83868784838485847F81",
      INIT_45 => X"7D7E808282818080807F7F8186878683848586817F838A8C88827E7D7A797778",
      INIT_46 => X"8085878884848585837F80858B8A867F7D7A797878797A7B7B7B7B7C7D7F7F7E",
      INIT_47 => X"81888B89837E7B7879797978797A7B7C7C7E80807D7C7D808283828181807E7E",
      INIT_48 => X"7878797A7B7D7D7F7F7F7C7B7D8184848280807E7E7E8287898783848586817F",
      INIT_49 => X"7B7A7E8184838381807E7D7E8287898683858786817E82898D89827D7B787878",
      INIT_4A => X"7E7E8286878684858785807E828B8E8A827C7A78787778797A7A7A7C7D80807E",
      INIT_4B => X"7E7C818A908C857D7A7777787A7B7A7A7A7C7D7E7F7D7C7B7D8083828281817F",
      INIT_4C => X"7677797B7A79787A7D7E7D7C7B7C7E8082818180807E7E808387868684878784",
      INIT_4D => X"7D7B7B7B7D80818080807F7E7D7E8286888787868784817E81878E8E89817C79",
      INIT_4E => X"807F7E7D808387878786868683817E83898F8C86807C7B7879797A7978787A7C",
      INIT_4F => X"86858683817E81878D8D87817D7C79797B7A7977777A7C7C7B7B7D7E80818181",
      INIT_50 => X"8D8B86807C7B7A7B7A7978787A7B7C7C7C7D7D7E7F8181817F7E7E8083858786",
      INIT_51 => X"7A7A79797A7B7B7C7C7C7D7E8080807F7E7D7E81838686878585858482808388",
      INIT_52 => X"7C7D7D7D7E7F807F7E7D7E828587868483848484828284898D8B867F7C7B7A7A",
      INIT_53 => X"7E7D7F8285878786858584838182868C8F8C857F7B7B7A7A7A797878797B7B7C",
      INIT_54 => X"868583818082888C8F8B857F7C7B797877777778797A7A7A7B7D7D7E7F808180",
      INIT_55 => X"8E8A847F7C7B7978777777787878787A7B7D7E7F808181807F7E7F8285878887",
      INIT_56 => X"787877787878787A7B7D7D7E808182807F7E7F8386878786858484838282878C",
      INIT_57 => X"7B7D7D7E808182807F7D7F8386888786848484838181858A8E8C86807C7B7978",
      INIT_58 => X"7F7E7E818487888685838483828283888C8D89847E7C7A79787877787778787A",
      INIT_59 => X"84828383838383868A8D8B86817D7C7A78787778787878797B7D7E7E7F7F8181",
      INIT_5A => X"898C8D89847E7C7A79797877777778797B7C7E7E7E7D7E7F7F7F7E8083868886",
      INIT_5B => X"79787877767677797A7B7C7D7D7D7D7E7F7F8080838587878583818384848486",
      INIT_5C => X"797A7B7C7D7E7E7E7F808182828485868684828182838586888A8C8C88827D7B",
      INIT_5D => X"7E7E8081828384858685838180828587888A8B8C8A86807C7A79797876757677",
      INIT_5E => X"8484838180818387898B8C8C8C88837D7B7978787776757677797A7B7C7D7E7D",
      INIT_5F => X"898B8C8C8B8985817C7A78787877767677797B7B7B7C7C7D7D7E7F8183848584",
      INIT_60 => X"7E7C7A78787878767777797A7A7B7B7C7D7E8081838485858483828281818285",
      INIT_61 => X"7878797A7B7A7A7A7C7D7F8183848585848483828282828487898A8B8A8A8683",
      INIT_62 => X"7C7D7E808182838383838382828283848688898A89898784807C7B7978787978",
      INIT_63 => X"82818181828283848688898A8A8A8986837F7C7B797879797979797A7B7B7B7B",
      INIT_64 => X"85878A8B8C8C8C8B87837F7D7B79797978787777797A7A7B7C7D7E8080818182",
      INIT_65 => X"898683807F7D7B79797877767678797A7B7C7D7F7F7F7F8080807F7F7F818283",
      INIT_66 => X"7C7B7A7A797A7A7B7C7C7D7D7E7E7E7E7E7E7E7F808183848687888A8A8A8A8A",
      INIT_67 => X"7C7C7D7D7D7D7E7F7F808182838485858686878686858484838281807F7E7E7D",
      INIT_68 => X"818283838484858584848483828180807F7F7E7E7E7E7E7E7E7E7D7D7D7D7D7C",
      INIT_69 => X"82818180807F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F8081",
      INIT_6A => X"7E7E7E7D7D7D7D7D7D7E7E7E7E7E7F7F80808181828282838383838383838382",
      INIT_6B => X"7F7F7F7F808081818182828383838383838382828281818080807F7F7F7F7E7E",
      INIT_6C => X"828282828281818181808080807F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_6D => X"7F7F7F7F7F7F7E7E7E7E7E7E7E7F7F7F7F7F7F80808080808081818181818282",
      INIT_6E => X"7F7F7F7F7F7F7F7F808080808181818282828282828281818181818080808080",
      INIT_6F => X"81818182828282828282828181818080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_70 => X"80807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7E7E7F7F7F80808181",
      INIT_71 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F8080808081818182828282838282828181",
      INIT_72 => X"80808080808181818282828282828282818181807F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_73 => X"83848483838281807F7F7E7E7E7E7E7E7E7E7E7E7E7F807F7F7F808080808080",
      INIT_74 => X"7C7C7D7D7D7D7E7E7F7F7E7E7F7F80808080808080807F7F8080808181828283",
      INIT_75 => X"7F80808182828181817F7E7E7E7F7E80828485868888878684837F7E7D7D7D7C",
      INIT_76 => X"7C7E818384878B8A8A888785807E7C7B7B7A7A7A7B7C7C7D7E7F7E7E7E7D7D7E",
      INIT_77 => X"7B7B797979797B7B7C7D7E7E7D7D7D7D7D7D808081838385848382807F7E7D7C",
      INIT_78 => X"7C7E7E7F808083848585858582817E7E7C7A7D7E8183858A898A8A898881807E",
      INIT_79 => X"7D7D7E7F82828689888A88898681807D7D7B7A7979797A7B7B7C7E7D7F7D7E7E",
      INIT_7A => X"7C7A7A79797A7A7C7C7E7E7E7E7D7E7C7D7D7D80808183848684848382817E7E",
      INIT_7B => X"7E7E80818384848584838281807F7F7D7F80818383888888898788827F807D7E",
      INIT_7C => X"84848788878785868180807F7E7C7C7B7A7A7A7B7B7C7D7E7E7E7E7D7D7D7C7E",
      INIT_7D => X"7C7C7D7E7E7E7E7E7E7C7D7D7E7E7F80818283838382828181807F817F808183",
      INIT_7E => X"8080808080818182828384848584868584858384818180807F7E7D7C7C7B7B7B",
      INIT_7F => X"7F7F7F7F7F7E7F7E7E7E7E7E7D7E7E7E7E7E7E7E7F7E7E7F7F807F8080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"818181818181818182828282828181818181818181818180808080807F7F7F7F",
      INIT_01 => X"8081808181808080808080807F807F7F7F7F7F7F7E7F7F7E7F7F7F7F7F808080",
      INIT_02 => X"7F7F7F7F7F807F80808080808080808080808080808080808080808080808081",
      INIT_03 => X"8080808080808080808080808080808080808080807F7F7F7F7F7F7F7F7F7F7F",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"7F7F80807F7D7E80848280808080808080808080808080807E7E828180808080",
      INIT_13 => X"7F7F7F7F7F8080808281838281807F7E7E7E7E7D7E8081828283818181807F7F",
      INIT_14 => X"80808080808080808080808080818080808080808081808181818180807F7F80",
      INIT_15 => X"807F7F7F7F7F807F7F807F7F7F80807F7F7F807F8080807F7F807F8080808080",
      INIT_16 => X"7F8181807F80807F7F7F8080808081807F80808080807F7F807F80807F80807F",
      INIT_17 => X"808081807F8081817F8081808080828080808180808081808080817F80808180",
      INIT_18 => X"7F7F80807F7F8180808080807F808080807F8180807F80817F80808180808181",
      INIT_19 => X"7F80807F7F7F8180808080807F7F80807F7F80807F7F8080808080807F808081",
      INIT_1A => X"8080808080808181807F808080808080808080807F8080807F7F80807F808080",
      INIT_1B => X"807F807F80808180808080808080808080808080808081808080808180808080",
      INIT_1C => X"80807F8080808080807F7F7F7F80807F80807F7E7F8080808080808080818080",
      INIT_1D => X"8080807F808181807F80808180808080808080807F7F80808080808180808080",
      INIT_1E => X"80808080807F80808080807F7F80808080808080808081807F80818180807F80",
      INIT_1F => X"808080807F808081807F7F7F807F7F808080807F7F8080807F7F8181807F7F80",
      INIT_20 => X"7F7F80807F7F818281807F7F80808080808180808080808080807F8081818080",
      INIT_21 => X"80818080807F7F808180807F7F8081808080818080807F7F7F8081818080807F",
      INIT_22 => X"7F80808080807F7F808180808080807F7F8181807F8081817F7F7F8080807F80",
      INIT_23 => X"8080807F8080818181807F808181817F7F8081807E7E8081807F7F7F807F7F7F",
      INIT_24 => X"81817E7C7D7F80807F7F7F7F7E7E7E80807F808181807F7F7F7F808181818180",
      INIT_25 => X"7C7E7E7E7D7C7E7F7F7F7E7E7F81828281818182828282838282828382817F80",
      INIT_26 => X"7D7D7F81828181818282828283848585838281818081828382807F7D7D7D7C7C",
      INIT_27 => X"7F8387888583838584807F83888985817E7D7B7A7A7B7C7E7D7C7B7C7E7E7E7D",
      INIT_28 => X"85837F7F848B8B88807E7B787A7C7E7D7A7A7B7B7B7A7B7D7F80808080817F7E",
      INIT_29 => X"827D7C7A7A7B7D7D7D7D7C7B7A7A7C7C7D7E8182827F7F7E7E80848887858384",
      INIT_2A => X"7E7C7B7D7E7E7B797A7E82827F7E807F7E7F83878784828485847F7D818A8D89",
      INIT_2B => X"7D8183818181817D7A7B81868683818585847C7A7F8A908A827C7D7B7A7B7E80",
      INIT_2C => X"797C85878480818586827B7B828D8E887F7C7D7B7B7C7E807E7D7E7F807D7A79",
      INIT_2D => X"867C797F8B8F8A827D7E7C7A7B7E807F7D7C7E807F7B797B7F8181808183807A",
      INIT_2E => X"7D7C7A7A7D7F7E7C7C7E81807C797A7E80807F8083827C777B858A867F7E8588",
      INIT_2F => X"7E7E7E7D7C7B7D7E818282827F7B7A7C838887827F8387877D7A7C8A918D837B",
      INIT_30 => X"84827F7E7D7A7C838A8A837E8188887D787B8C928E827A7B7B7A797B7E7F7E7D",
      INIT_31 => X"88827D8289877C787E8E908A7D7A7C7A7A797C7E7F7F7D7C7E807F7C797B7F84",
      INIT_32 => X"8E8C827B7C79797B7B7C7D807F7B7A7D81817D797C8387847F7D7E7E7C7E848A",
      INIT_33 => X"7D7F7F7C7B7C7F81807B7A7F8585827F7F7E7E7C808689857F7E858A847B7A85",
      INIT_34 => X"797C8487837E7E7F7F7D7E858986807E848A847B79858F8D827A7D7B7B7A7B7C",
      INIT_35 => X"7E848887817F8188857D78808E8E867A7C7C7C7C7A7B7B7D807F7C7A7D81827D",
      INIT_36 => X"797D8C908A7B7A7C7D7C7A7B7C7D7F807E7B7B7F827F7B7B8187847F7D7E7F7D",
      INIT_37 => X"7A7C7D7C7D80807C7D7E82807A797E8786817B7D817F7D808689857F7E858780",
      INIT_38 => X"7E7D7C7B7F8586827C7C7F7E7F81868884807F85847F78808E9187787B7F7D7A",
      INIT_39 => X"7F8181818587857F8285827C7B898F8D7D7B7D7D7C7B7A7B7D7E7F7D7E7F807F",
      INIT_3A => X"7C7D8A908B7D7E7D7B7C7B7C797A80837F7C7C80807F7E7C7C7D8286857F7A7B",
      INIT_3B => X"7C7C7A7D81817F7C7C7D80807D7B7D8385847E7B7B7F83818083878580818582",
      INIT_3C => X"7F7C7C7F8385827E7D7C8082817F8388847F8084837B7E8C928A7C7E7D7B7A7A",
      INIT_3D => X"82817F848986807F83837D848D92857B7C7C7C79797B7D7C7E7F807F7D7D7E80",
      INIT_3E => X"8A908D7F7E7A797A7A7A7B7B7C7F7E7E7E7E7D7F7E7C7B7D818484817F7D7C80",
      INIT_3F => X"7B7D7F7D7D7E7D7B7C7C7C7C7F838482807F7D7C7F828381858885807F838282",
      INIT_40 => X"7E8185837F7F807E7D808483858887827F838585888D8F83807C79797A7A7A7B",
      INIT_41 => X"848686827E818485898D8F86817E7B7A79797A7B7C7B7E7F7D7D7C7B797B7D7D",
      INIT_42 => X"82807B7B7A79787A7C7B7D807E7C7B7C7B7A7D7F80808384807D7E7F7D7F8385",
      INIT_43 => X"807E7B7C7C7A7C7F80818285827E7E7E7E808486848585837E7F8284888A8E87",
      INIT_44 => X"827E7D7E7E7E8486848484827D7F838487898D8981817C7B7B7B77797C7B7D7F",
      INIT_45 => X"7E7D828688898D8C81817F7B7B7B7A787C7D7C7F7F7D7B7B7C7B7C7F81828284",
      INIT_46 => X"7A7B7A797B7D7E7E7F7E7B7B7D7E7E7F82828182827F7C7D7F7E828585838282",
      INIT_47 => X"7E7F7F8082818081807F7D7E80808485848280817D7E838789898C8A81807E7B",
      INIT_48 => X"81828383828080807E8286898A898A87807E7C7B7A7A797A7B7C7D7C7D7D7C7C",
      INIT_49 => X"898987827F7E7C7B7A797A7B7B7C7C7D7D7C7C7D7E7F7F808181808180807F81",
      INIT_4A => X"7D7D7D7D7C7C7C7D7E7E80808181818181818081818180818080818183868889",
      INIT_4B => X"81818080807F808080808181828283858788878685837F7D7D7C7C7C7B7C7D7C",
      INIT_4C => X"858585848382817F7E7D7C7C7C7C7C7C7C7C7D7D7D7D7D7E7D7E7F8080818282",
      INIT_4D => X"7A7A7A79797A7A7A7B7B7C7D7D7E7E7F80808081818181828384858686868685",
      INIT_4E => X"7D7E7E7F7F7F7F7F7F7F80808283858687888888888787868483817F7E7D7C7B",
      INIT_4F => X"8485868787888787868585848281807E7D7D7C7C7C7B7B7B7B7B7B7B7C7C7C7D",
      INIT_50 => X"81807E7E7D7D7C7C7B7B7B7B7C7C7C7C7C7C7D7C7D7D7E7E7E7E7F7F80818283",
      INIT_51 => X"7C7C7C7C7C7D7D7D7D7E7E7E7E7E7F8080828384858687888787878686858382",
      INIT_52 => X"7E7F808082838485868788888887878686838281807E7D7D7C7C7B7B7C7C7C7C",
      INIT_53 => X"888786848381807F7E7E7D7C7C7B7B7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7E7E",
      INIT_54 => X"7B7B7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7E7E7E7F8081828485868788888888",
      INIT_55 => X"7D7D7D7D7E7F808182838485868788888887878686848381807F7E7D7D7C7C7B",
      INIT_56 => X"8888878786858382807E7E7D7D7D7D7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D",
      INIT_57 => X"7D7D7D7D7D7C7C7C7C7C7C7D7D7D7E7D7D7E7E7E7E7F80808182838485868788",
      INIT_58 => X"7E7E7E80828080818281808183828284878786898A888683827F7B7C7D7D7E7D",
      INIT_59 => X"848485878888878585817E7E7D7D7C7C7C7C7C7D7E7E7E7E7E7D7B7C7C7A7A7D",
      INIT_5A => X"7C7B7C7C7C7E7E7E7D7C7B7B7B7C7D7E7E7F7F80818181818383828382828282",
      INIT_5B => X"7E7E808081818283818283818181848584878988878686817F807F7F7F7E7E7D",
      INIT_5C => X"8989868587827F817F7F7F7D7C7C7B7B7B7C7C7D7E7E7D7D7C7B7C7C7C7D7D7E",
      INIT_5D => X"7C7D7E7E7D7D7D7C7D7D7D7E7E7F7E7E80818080828380828382818184848486",
      INIT_5E => X"80808283818282818080838483878988878587827F817F807F7E7D7C7B7A7B7C",
      INIT_5F => X"8380807F81807E7D7D7C7A7B7C7C7C7E7E7D7D7E7D7D7D7E7E7D7F7F7F7E7F81",
      INIT_60 => X"7C7D7D7E7D7F7F7E7F7F7F7D7E817F7F82818282828281818383858888898586",
      INIT_61 => X"828280818482848788898588867F8080807E7F7E7D7D7C7C7B7C7D7D7D7E7E7C",
      INIT_62 => X"7C7B7B7C7C7C7D7E7E7E7E7F7D7E7E7E7E7F7E7E7E7F7E7F7F7F807F81828082",
      INIT_63 => X"7E7E7D7E808080818382818281807E81838286898A868787817F80807F7E7D7D",
      INIT_64 => X"87878080807F7F7F7D7C7D7C7B7B7D7D7E7F80807F80807E7F7F7E7E7E7E7E7D",
      INIT_65 => X"807F7F7F7E7E7F7E7E7E7E7E7D7F8080808383828282817F7E81818185888987",
      INIT_66 => X"807F8080808386888886898180807F7E807D7C7D7C7D7C7D7D7C7E7E7F7F8081",
      INIT_67 => X"7C7D7D7D80817F8181807E7E7F7E7E7F7F7F7F7F7F7D7D7E7F7F808382828382",
      INIT_68 => X"7F7E808484838484817E7F807F82878989878B837F7F7E7F7E7F7D7D7D7C7C7C",
      INIT_69 => X"7E7D7E7E7E7D7C7B7D7D7C7D8081808182817E7F7F7F7D7F807F7E7F7F7E7C7E",
      INIT_6A => X"7D7E7F807E7E7F7E7E7F8282818383817E7E817F818688898789857F7F7D7E7E",
      INIT_6B => X"877F7F7E7E7F7E7D7E7F7E7C7D7D7C7B7C7D7E7F818282838281807F7E7C7D7E",
      INIT_6C => X"8180807E7D7D7C7B7B7E7D7E8283838283837F7E7E7D7D7C818384888A8A8788",
      INIT_6D => X"85898A89878A8480807F7F7F7D7D7E7E7E7D7D7E7D7D7E7D7D7E7F8080828282",
      INIT_6E => X"7F7F8182828281827F7E7E7C7C7A7C7E7D808383838383817E7F7D7C7B7E8281",
      INIT_6F => X"7C7C7D80818289898A88898880807E7F7E7D7D7D7E7D7D7F7E7E7D7F7D7C7D7E",
      INIT_70 => X"7E7D7D7D7F7F808282828181807F7D7D7D7C7B7D7D7E7F8283838483847F7F7F",
      INIT_71 => X"83827F7F7F7C7B7D81818288898887898780807F7F7D7D7D7D7D7D7E7E7E7E7D",
      INIT_72 => X"7D7E7E7D7D7D7D7D7D7E7F808282828181817F7F7E7E7C7C7E7E7E8083838284",
      INIT_73 => X"8382828483807F7F7E7B7C7F8080838989878889867F807F7F7E7E7E7D7D7E7E",
      INIT_74 => X"7D7D7D7D7E7E7E7E7E7D7D7E7E7F7F808181828181817F7F7E7D7C7D7E7D7F81",
      INIT_75 => X"7E7E80828381838482807E7F7D7A7D7F8081858A89898889837F7F7E7E7F7D7D",
      INIT_76 => X"7E7F7E7E7D7D7D7D7E7E7E7E7E7D7E7E7E7F7F8181818181817F7F7E7E7D7C7E",
      INIT_77 => X"7D7D7E7E7E80828282838381807F7F7C7B7E7F8080868988888888837F7F7F7F",
      INIT_78 => X"7F7F7F7E7E7D7E7D7D7D7E7E7F7F7F7E7E7E7E7E7E7F808181828180807F7F7E",
      INIT_79 => X"7F7F7E7D7D7E7D7D80828282838481807F7F7D7B7E7F8080858988878788847F",
      INIT_7A => X"88857F7E7F7F7E7D7D7E7D7D7D7E7E7E7F7F7E7D7E7E7E7E7F80808182818080",
      INIT_7B => X"81807F7F7F7D7C7D7E7E7E808282828384817F7F7F7E7B7D8080808489888787",
      INIT_7C => X"878789847F807F7F7D7D7D7D7D7C7D7E7F7F7F80807F7E7F7E7D7E7F80808182",
      INIT_7D => X"8182817F7F7F7E7C7D7D7E7E7F82828382848480817F807C7B7F7F8180868987",
      INIT_7E => X"89878788898480807F7F7D7D7D7C7C7C7E7F7F7F80807F7E7E7E7E7D7F7F8081",
      INIT_7F => X"808182828180807E7D7C7C7D7D7D7F8181828384848080807F7C7B7E7F808186",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"81858A8887898886807F7F7D7D7D7D7C7C7D7E7E7F7F80807F7E7E7E7D7E7F80",
      INIT_01 => X"808180818282807F7F7E7C7B7C7D7D7E7F828382848383807F807E7C7A7E7F7F",
      INIT_02 => X"80808184888986878787827E7F7E7D7D7D7D7D7D7E7E7E7E7F7F7E7E7E7E7E7F",
      INIT_03 => X"7F80818282818281807E7D7D7C7C7C7E7E7F81828483838383817E7F7E7D7B7C",
      INIT_04 => X"7D7D7D80828384858987868585847F7F7E7F7F7F7E7E7E7D7D7D7D7D7D7D7D7F",
      INIT_05 => X"7E7E7F80808181818180807F7E7C7C7C7C7D7E808081828383818181807D7C7E",
      INIT_06 => X"7D7C7D7E7E7E8084838485878885858484817E7F7F7F7F7F7E7E7D7D7D7D7E7D",
      INIT_07 => X"7C7E7E7E7E7F80808181818080807E7D7D7D7D7C7D7F8081828382838181807E",
      INIT_08 => X"80807E7D7C7D7E7D7E7F83838485868885848584827F7F7F807F7F7E7E7E7D7D",
      INIT_09 => X"7E7D7D7C7D7D7D7E7F808080818181807F7E7D7C7C7D7D7E7F80818183838281",
      INIT_0A => X"828282807F807E7D7C7D7E7E7F818383838586878584848482808080807F7F7E",
      INIT_0B => X"80807F7F7E7D7D7D7D7D7D7E7F7F7F80818181807F7F7E7D7D7D7D7E7F808181",
      INIT_0C => X"7F80818181828181807F7F7E7D7D7E7F7E808183838385868684848484828080",
      INIT_0D => X"84838280807F7F7F7E7E7D7E7E7D7E7E7F7F7F808080807F7F7E7E7D7D7D7E7E",
      INIT_0E => X"7E7E7E7E7F7F7F8080808080807F7F7E7E7E7E7F807F80818384838585868484",
      INIT_0F => X"8384848383838282808080807F7F7F7E7E7E7E7E7E7F7F7F8080807F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F80808080807F7F7F7F7F7E7F7F7F808081828382",
      INIT_11 => X"81818282828383838383838282818080807F7F7F7F7F7E7E7F7F7F7F7F7F7F7F",
      INIT_12 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F808080",
      INIT_13 => X"8080808080808181818181828282828282828181818080808080807F7F7F7F7F",
      INIT_14 => X"8080808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F8080",
      INIT_15 => X"8080808080808080807F80808080808080808080818181818181818181808180",
      INIT_16 => X"8180808080808080808080808080808080808080808080807F807F8080808080",
      INIT_17 => X"8080808080808080808080807F8080807F7F7F7F7F7F80808080808080808080",
      INIT_18 => X"807F80807F808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"0000000000000000000000808080808080808080808080808080808080808080",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"808080808080808080807F7F7F7F808080808080808080808080808080808080",
      INIT_1F => X"8383828383828282818180807F7F7F7E7E7E7E7E7E7F7F7F7F7F808081808081",
      INIT_20 => X"7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F808080808181828283",
      INIT_21 => X"7E7E7E7E7E7E7E7E7E7E7F7F8080818182828383838383838383828281818080",
      INIT_22 => X"8181828283838383838383828282818080807F7F7F7F7F7F7E7E7E7E7E7E7E7E",
      INIT_23 => X"8181807F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F808080",
      INIT_24 => X"7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F80808182828383838484848383838282",
      INIT_25 => X"7F7F7F80808182828383838383838383828282818180807F7F7E7E7E7D7D7D7E",
      INIT_26 => X"8382828281818080807F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F",
      INIT_27 => X"7D7D7D7D7D7D7E7E7E7E7E7E7F7F7F7F7F7F8080808081818283838383838383",
      INIT_28 => X"7F7F7F80808181818282838383838383838383828282818180807F7F7E7E7E7D",
      INIT_29 => X"8383838282828181818080807F7F7E7E7E7D7D7D7D7D7D7D7E7D7E7E7E7E7F7F",
      INIT_2A => X"7E7D7D7D7D7D7D7D7D7E7E7E7E7E7F7F7F7F8080808081818282828383838383",
      INIT_2B => X"7F80808081818181828282838383838383838282828181808080807F7F7F7E7E",
      INIT_2C => X"828282828281818080807F7F7F7F7E7E7E7E7E7E7E7E7D7D7D7E7E7E7E7F7E7F",
      INIT_2D => X"7E7E7E7E7D7D7D7D7E7E7E7E7E7F7F7F7F808080818181818282828283838282",
      INIT_2E => X"8080808181818282828282828282828282828281818180808080807F7F7F7F7E",
      INIT_2F => X"82828181818080807F7F7F7F7F7E7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F",
      INIT_30 => X"7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F8080808081818282828282828282828282",
      INIT_31 => X"7F808081818182828282838382828382828182818180808080807F7F7E7E7E7E",
      INIT_32 => X"838382828282818181807F807F7F7E7E7E7E7E7E7E7D7D7E7E7D7E7F7E7F7F7F",
      INIT_33 => X"7E7E7E7E7E7D7D7D7E7D7D7E7E7E7E7F7F7F7F80808081818282828282828282",
      INIT_34 => X"7D7E7F7F7F808080818081818282828282838383838383828281818080807F7F",
      INIT_35 => X"81828383838484848484848483828281807F7F7E7E7E7D7D7D7D7D7D7C7D7D7C",
      INIT_36 => X"84848484838281807F7E7D7D7C7C7C7C7C7B7C7C7D7D7D7E7F7F7F8080808181",
      INIT_37 => X"7F7E7D7C7C7C7B7B7B7B7C7D7D7D7E7E7F7F7F80808181818282838384848485",
      INIT_38 => X"7A797A7B7B7D7E7E7F807F7E7F7F7E7F80808182848485868686868684838280",
      INIT_39 => X"7D7F7F817F7E7F7F7D7D7F7E7F808384858889888989878583827F7D7C7B7A7A",
      INIT_3A => X"807F7F7D7C7C7D7E7E828385888B8C8B8C8A878483807C7B7A7978787779797C",
      INIT_3B => X"7B7B7C7C7F8284878A8C8D8D8D8A8784817D7A787876767678797B7E7F808181",
      INIT_3C => X"7F8286888B8D8E8D8C8986827E7A777775757576797A7D808182828180807E7C",
      INIT_3D => X"8C8E8F8E8C8885817C777674737374777A7C808283848382817F7D7C7B7B7B7D",
      INIT_3E => X"8D88867F7B77747472727478797D808285858483827F7D7C7A7A7B7D7F838689",
      INIT_3F => X"7B767573727174777B7F828486868584827F7D7B7978797B7E8285898D8F908F",
      INIT_40 => X"706F73767A7E82858787878683817D7B7877787A7D8085888C8F90908D8A8680",
      INIT_41 => X"797D81848688888684837E7B7979787B7C8184888D8F91918F8B86807B757471",
      INIT_42 => X"8788888685827E7C7A79797B7C8083888B8E90908D8B86807B7674716F6F7275",
      INIT_43 => X"85817F7C79797A7A7D7F83888B8D8F908D8A85807A7574716F7074757A7E8185",
      INIT_44 => X"7A7A797B7D7F8487898D908D8B8B847F7A767472717175767B7E828587888786",
      INIT_45 => X"7E808487898D8D8B8B8A82807B787573717374767B7E82848687868685807E7C",
      INIT_46 => X"8B8D8B8C8B85817E79787573737374787A7D8182858686868481817D7C7B7C7D",
      INIT_47 => X"86827E7A79777574737477797C8081848686868583817F7C7C7D7C7D7F838587",
      INIT_48 => X"777575747477797A7E8082848586858483817E7E7D7D7D7F828586898D8A8A8A",
      INIT_49 => X"787A7B7E8081838584848483817F7E7D7E7E7E8284858A8C8A8B8A85827E7A7A",
      INIT_4A => X"82848484848382807E7E7E7E7E808383868A8B898A8883807D7A7A7877767676",
      INIT_4B => X"8381807E7E7E7E7E808283878B8B8A8B8883807D7B7A7777767676797A7C7E80",
      INIT_4C => X"7F7E7E818283878A898A8A8783807C7C7B7977777677797A7C7E808184848383",
      INIT_4D => X"868988888A8683827E7B7E7B7978787778797B7C7D7F81838383838281807F7F",
      INIT_4E => X"817E7D7B7B7B7A7A7A79797A7B7C7D7F8182828383838181807F807F7F828282",
      INIT_4F => X"7A7B7A797B7C7D7E7F80818282838382818181807F7F81818183858886868988",
      INIT_50 => X"7E7F808180818382818181807F7F7F80818182848888878887837F7E7B7A7B7A",
      INIT_51 => X"83828282807F808081808182848888878889837F7D7B7A7B7B7B7A7A7A7B7C7D",
      INIT_52 => X"81807F8183868887878987817E7D7B7B7C7B7B7A7A7A7C7C7C7E7F7F7F808183",
      INIT_53 => X"87898884807C7B7C7D7B7A7A7A7A7B7B7B7C7D7E7F8081828383838282808080",
      INIT_54 => X"7B7A7A7A7B7C7C7B7B7C7E7F8080828282818182818181818181808082858787",
      INIT_55 => X"7E7E7E7E7F80818281818182818180808080808285878787898A86807D7C7B7B",
      INIT_56 => X"8181807F808180807F8184878887878989847E7B7B7C7D7C7B7B7C7C7C7B7C7D",
      INIT_57 => X"85878787898A88837E7B7B7C7C7B7A7B7B7B7C7C7D7F7F7F7F7F808181807F7F",
      INIT_58 => X"7B7C7C7B7A7B7B7C7D7D7E7F7F7F7F80818181818182817F7E7E7F80807F7F81",
      INIT_59 => X"7E7F7F808182828180808182807E7E7F80807F7E8184878786878988837F7C7B",
      INIT_5A => X"807F7D7E8080807F808284868585878988837F7C7B7C7E7D7B7B7C7D7D7C7C7D",
      INIT_5B => X"8585898B88827F7D7C7C7D7E7C7A7A7C7C7B7C7D7D7E7F7F8081838382818080",
      INIT_5C => X"797A7B7C7C7C7D7E7E7E7F7F7F8080808081828382807F7F80807F7F80828586",
      INIT_5D => X"8080818181818282807F7F81807F7F808285868586898C88827E7E7E7D7C7C7B",
      INIT_5E => X"7E8082848686878A8C88837F7E7E7D7C7B7A797A7C7D7C7C7C7D7D7D7E7E7F80",
      INIT_5F => X"7D7D7B7A7B7C7D7D7C7C7C7C7D7E7D7D7E80818182807F808282807F8082817F",
      INIT_60 => X"7F808080828382818182807F80828382817F7E80848583858A8C888281807D7C",
      INIT_61 => X"7E7B7B81868481858D8D857F80817F7C7D7F7C78777B7E7E7D7D7D7C7C7B7B7D",
      INIT_62 => X"807E7A77797D7E7D79797A7B7A7A7E83838181828281807E7F83868482828381",
      INIT_63 => X"807F7F8082827F7E818585828183837F7A7A82898581868F8A807C808383807F",
      INIT_64 => X"848683838D90857C80837F7C7E81817B76767B7E7C7B7B7B7B7D7D7C7E828482",
      INIT_65 => X"7C79797C7E7E7A7A7F827E7D808483828182817E7A7D848782818486817C7C7F",
      INIT_66 => X"7D80838382838887817C7C7E838584869294877B7C7E807D7D7D7E7D7A787B7D",
      INIT_67 => X"7F807D7D7D7D7D7E7C7D7D7B7A7A7B7C7C7D7F817E7B7B7D808281818283807D",
      INIT_68 => X"7C7A7C8083827F7F8182807E7E838683828588837E7D7E848683848D90867C7C",
      INIT_69 => X"7F82807F818D948A7C7F82807C7C7D7D7D7C7C7F7F7C7B7C7D7D7E7F7F7E7C7D",
      INIT_6A => X"7A7D7D7B7D808484807E7C7A797B7F8282808486817A787E848382838989807C",
      INIT_6B => X"7E8182858788877F7B7E818281828C94897C8081807C7D807F7C797B7F817C78",
      INIT_6C => X"7A7C7D7D7B7E817E79797A7D8080838784807E7B7B7A7B7F81828586827E7979",
      INIT_6D => X"828487857F7A777C8081868B8B88817B7D807F81868C90897F817F7E7E807C79",
      INIT_6E => X"807E7E7E7D7B7B7C7E7D7D80827F7C7B7C7C7A7B808385827F807E79787A7F82",
      INIT_6F => X"7E77767A7F81828589857D79797E807F848D8B867E7B81827D80878E8F837D81",
      INIT_70 => X"918A7D7C7F807F7E7E7F7D7D7E7C7B7A7D8082827F7C7C7C7B7D7F8382818383",
      INIT_71 => X"848482817F7B78797E80838688857F79787D808082878A8880797C83817F848C",
      INIT_72 => X"80848A908C7F7D7D7D7E7F7E7F807F7E7C7A7C7D7D7D8082817F7D7C7C7B7E81",
      INIT_73 => X"787B8185838384807B79797D818183878A837A787A7F807F858A87837B7A8280",
      INIT_74 => X"827C7D858E92897D7D7D7D7D7D7E7F7F7F7F7D7C7B7B7C7C7F82838281817D78",
      INIT_75 => X"7A7A7B7F83838282837F7A797C808082858887807A7A7D7F7E7F888D877F7A7E",
      INIT_76 => X"7B81807E8289908C7F7D7F807F7D7C7E7F80807D7D7D7C7B7B7E80828280807D",
      INIT_77 => X"807E7C7C7E8182838383807C7B7B7E8080838686827B7A7C7F8080848987827C",
      INIT_78 => X"7B7E828080858B8D877E7E7F817F7D7D7D7F7F7E7C7C7D7D7B7B7E8182818080",
      INIT_79 => X"7F7D7C7C7F81828283827F7C7A7C7F8180818385837E7A7C7E7F81828787827D",
      INIT_7A => X"7D7E80808386898A85807F7E7E7E7D7F7F807F7E7D7C7C7B7A7C7E8283828180",
      INIT_7B => X"7F7E7E7E7D7E818383807D7C7C7E7F8081828483807E7D7E7E8081848785827F",
      INIT_7C => X"8080818386888682808181807E7D7E7E7D7C7C7F807F7D7B7C7D7F8081828280",
      INIT_7D => X"807F7F7F808080807F7D7C7D7E7E7F818383817F7E7E7E7F8082858684817F7F",
      INIT_7E => X"8687858381808080808080807E7D7C7C7D7E7E7E7E7F7F7F7E7E7F8182818180",
      INIT_7F => X"828281807F7D7B7A7B7E80828382817F7D7D7E7F8082848583827F7F80818384",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(12),
      I3 => addra(13),
      I4 => addra(14),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"888C8A857D7D7E7E7E7F80807F7E7D7D7D7D7D7E7E7F7F80808181807E7D7E81",
      INIT_01 => X"818282807E7D7D7C7C7E81848482807F7F7E7C7D7F85888783807E807F7E7E81",
      INIT_02 => X"817F7E7D7E7E7E7D7D7E7F7E7D7D7E8181807F7F8081818181807F7E7D7D7E80",
      INIT_03 => X"7F8080807F7E7F8183848381807F7F7E7D7E8084888886838181818081818282",
      INIT_04 => X"7F7F8080807F7F7F7E7D7D7E7E7E7D7D7D7E7F7E7E7E7F7F7F7E7E7F8080807F",
      INIT_05 => X"7D7D7D7F818181808080807F7D7C7E8184858481808080807F7F828589888581",
      INIT_06 => X"7F7F808080807F7D7C7D7F81828180808181817F7D7D7E7F808080808081807F",
      INIT_07 => X"82838282818181807E7D7E818587868482818181808080818282817F7D7D7E7F",
      INIT_08 => X"7F7F7E7E7D7E7F7F7F7E7D7E7F80807E7D7D7E7F7F7E7E7F8081807F7E7D7E80",
      INIT_09 => X"7F7F7F7F7F808181818181808180808080828486868482807F7F808081807F7F",
      INIT_0A => X"7F7F7F8080807F7F7F808080807F7F7F8080808080807F7F7F7F7F7F7F7F807F",
      INIT_0B => X"7F7F7F7F8182848585848281818181818181807F7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_0C => X"7F8080807F7F7E7E7F7F80808080807F7F7F7F7F7E7E7E808182828181807F7F",
      INIT_0D => X"8181807F7F7F8082848585848382818180807F7F7F7E7E7D7D7D7D7E7F7F7F7F",
      INIT_0E => X"80807F7F7F7F7F7F7F808080807F7F7F7F7F8080808080808080818180808080",
      INIT_0F => X"7F7F7F7F807F807F80808080808080808080808080807F7F7F7F808080808080",
      INIT_10 => X"7F7F7F7F7F7F7F8080818181818080807F7F7F7F80818384858483828180807F",
      INIT_11 => X"8080808080808080808080808080807F8080807F7F7F7F7F808080807F7F7F7F",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080818180808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"82828282818180807F7F7F7F7F7F7F808080808080808080807F7F7F7F808080",
      INIT_15 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F808080808080807F7F8080808080808081",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080807F7F",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(12),
      I3 => addra(13),
      I4 => addra(14),
      O => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7B7D808484807D7B7E828483807C7C7F8284837F7C7C7F8385827D7B7D818584",
      INIT_01 => X"808484817E7C7E818483807D7B7E8285837F7C7C7F8384827E7C7D808384817E",
      INIT_02 => X"83817E7C7D808383817D7C7E818482807D7C7F818482807C7C7F8284827E7B7D",
      INIT_03 => X"7F7C7D808383817E7C7E808383817E7C7E818483807C7C7F8284817F7C7D8083",
      INIT_04 => X"7D7F8283817F7D7D808383817E7C7E818382807E7D7F818382807D7D7F828482",
      INIT_05 => X"8183827F7D7D808283817F7D7E808283817E7D7E808383807D7D7F8283827F7D",
      INIT_06 => X"82807D7E7F8283817F7D7E7F8283817E7D7E808382807E7D7F818382807E7D7F",
      INIT_07 => X"7E7E7F818282807D7E7F8282817F7D7E808282817F7D7E808282817E7D7F8183",
      INIT_08 => X"7F818382807E7E7F818281807E7E7F8282817F7D7E808282807E7D7F81828280",
      INIT_09 => X"8281807F7E7F818281807E7E7F8182817F7E7E808282817F7E7E808282817E7D",
      INIT_0A => X"817F7E7F808282807E7E7F818281807E7E7F8182817F7E7E808282817F7E7F80",
      INIT_0B => X"7E7F808281807F7E7F808281807E7E7F818281807E7E808182817F7E7F808282",
      INIT_0C => X"808181817F7E7F808281807E7E7F818181807F7E7F818281807E7E808282817F",
      INIT_0D => X"81817F7E7F808181807F7F7F808181807F7E7F818281807E7E808181817F7E7F",
      INIT_0E => X"807F7F808181817F7E7F808181807F7F7F808181807F7F7F808181807E7E7F81",
      INIT_0F => X"7F7F8181817F7F7F808181817F7F7F808181807F7F7F808181807E7F7F818181",
      INIT_10 => X"818180807F7F80818181807F7F808181817F7F7F808181807F7F7F808181807F",
      INIT_11 => X"80807F7F7F8081817F7F7F80818181807F7F808181817F7F7F808181807F7F7F",
      INIT_12 => X"7F7C7E8283817E7E8082807F7F81807F7F808182807E7E8082817F7E7F808080",
      INIT_13 => X"808180808081807E7E8183817D7C7F84847F7C7D8183817E7E8182807D7F8383",
      INIT_14 => X"7F8081807E7F8182817E7D8083827E7D8083827E7D7F83837F7C7E8283817E7E",
      INIT_15 => X"817F7F8081807F8081817F7D7F8383807C7C8185837E7B7E8284817E7E808180",
      INIT_16 => X"7F8080808081807E7E8083827F7C7E8283817D7D8083817F7E8082817F7E8081",
      INIT_17 => X"7F8081807F7F8081807F7F8081817E7E8082827F7D7E8283817D7D808282807E",
      INIT_18 => X"81807F7F8080808081817F7E7F8183817E7D808282807D7E8182807F7F808180",
      INIT_19 => X"7F80807F8081807F7F7F8181807E7F8181807E7F8182817E7E8082817F7E7F81",
      INIT_1A => X"7F7F8081808080808080808081807E7E8082827F7D7E8182817F7E7F8181807F",
      INIT_1B => X"818180807F807F808181807F7F8082817F7E7F8181807F7F8081807F7F818180",
      INIT_1C => X"808080807F8080807F808080807F8081817F7E7F8182807F7E808181807F7F80",
      INIT_1D => X"7F7F7F80808080807F7F808081807F7F7F8181807E7F8081817F7F7F80808080",
      INIT_1E => X"8080808080807F7F8081807F7F8080807F7F8081807F7F808181807F7F808180",
      INIT_1F => X"80808080807F8080808080807F7F808181807F7F8081817F7F7F8081807F7F80",
      INIT_20 => X"807F808080808080807F7F808080807F7F8081807F7F808080807F8080807F7F",
      INIT_21 => X"80808080808080808080808080808080807F8081807F7F808081807F7F808181",
      INIT_22 => X"7F808080807F7F8080808080807F808081807F7F808181807F7F808080808080",
      INIT_23 => X"8080808080808080808080808080807F8080808080808080807F7F808180807F",
      INIT_24 => X"80807F808080808080808080808080807F7F808180807F7F808180807F7F8080",
      INIT_25 => X"7F8080808080808080808080807F7F808080807F808080808080808080808080",
      INIT_26 => X"80808080808080808080808080808080808080807F808080807F7F808081807F",
      INIT_27 => X"8180807F7F8080808080808080808080807F808081807F7F808080807F808080",
      INIT_28 => X"7F80808080808080808080808080808080808080808080807F808080807F7F80",
      INIT_29 => X"807F8080808080808080808080808080808080807F80808080807F7F80808080",
      INIT_2A => X"8080807F8080808080808080808080808080808081807F808080808080808080",
      INIT_2B => X"80808080808080808080808080808080808080808080807F7F808081807F7F80",
      INIT_2C => X"807F8080808080808080808080808080808081807F7F808080807F8080808080",
      INIT_2D => X"80807F7F8080808080808080808080808080808180807F808081807F7F808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"80808080808080808080808080808080808080807F808080807F808080808080",
      INIT_30 => X"80807F7F8080808080808080808080807F7F808080807F7F8080808080808080",
      INIT_31 => X"8182807E7F8182807F7F8082817F7E8081817F7F8081807F80808080807F8080",
      INIT_32 => X"7D7E8283807D7E8183807E7E8182807D7E8283807D7D8284817D7D8183817E7E",
      INIT_33 => X"837F7C7E82837F7D7E82837F7D7E83837F7D7E8283807D7E82837F7D7E82837F",
      INIT_34 => X"8083817E7D8083827E7D7F83827F7D7F82827F7D7F82827F7D7F83827F7D7F83",
      INIT_35 => X"7D7E8183817E7D8082817E7E8082817E7E8082817E7D8083817E7D8083817E7D",
      INIT_36 => X"82807E7F8182807E7F8182807E7E8182807E7E8182807E7E8182807E7E818380",
      INIT_37 => X"8082817F7D7F82827F7D7F8182807E7F8181807E7F81817F7E7F82827F7D7F81",
      INIT_38 => X"7E7E8082817F7E8081817F7E8082817F7E8082817F7E7F82817F7E7F81817F7E",
      INIT_39 => X"81807F7F8181807E7F8182807E7E8081817F7E8081807F7F8081807E7E808281",
      INIT_3A => X"808181807E7F8181807E7F8081807F7F8181807F7F8181807F7F8181807F7F81",
      INIT_3B => X"7F7F8081817F7F8081817F7F8081817F7E808181807F8081817F7F8081817F7F",
      INIT_3C => X"81807F7F8181807F7F8081807F7F8081807F7F8081807F7F8081807F7F808181",
      INIT_3D => X"808181807F7F8081807F7F8081807F7F8181807F7F8081807F7F8081807F8080",
      INIT_3E => X"807F8080807F7F8081807F7F808181807F808081807F8080807F7F8081817F7F",
      INIT_3F => X"80807F7F8081807F7F808180807F8081807F7F8081807F7F8081807F7F808080",
      INIT_40 => X"7F8080807F808080807F808180807F7F8081807F7F8080807F7F8080807F8080",
      INIT_41 => X"807F8080807F7F808080807F808080807F808080807F808080807F808180807F",
      INIT_42 => X"8180807F808080807F80808080808080807F80808180807F808080807F808080",
      INIT_43 => X"8080808080808080807F808080807F7F8080807F808080807F808080807F7F80",
      INIT_44 => X"807F808080807F808080807F80808080808080807F7F808080807F8080808080",
      INIT_45 => X"8080808080808080808080807F80808080807F80808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080807F808080807F7F80",
      INIT_47 => X"807F808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"80747379838E8E867A7576797D8C8E837A767B82888A7B7A837E808080808080",
      INIT_4F => X"8B817B74797E888C867F77767B828A8D837C72767D878E898176727781898F88",
      INIT_50 => X"878D887F76727B828D8C837B72777E868D898078727B80888B857F76757A848C",
      INIT_51 => X"7B818C8C857D72747D868F898178737A7F888C867F76747C838D89827B74797F",
      INIT_52 => X"73777E848C88837973787F898E867E75757C828C8B847B72767E888F877F7573",
      INIT_53 => X"8279737A7F888C868076757B828B8B847B73777E878D8881777379818C8D847C",
      INIT_54 => X"8D888076757B818A8A857D74777C858D89827874797F898C877F74757B848D8A",
      INIT_55 => X"808B8B867C74777C858C88837974787E898B867F75767B828B8A857B73777D88",
      INIT_56 => X"777B848C89837875797F888B867F76767A828B89847B75787D868B8882777579",
      INIT_57 => X"7A76787E878B878076767A828A89847C76787C868B878278767A80898A867E76",
      INIT_58 => X"868078777A818989847C76787D868A878279767980898A857E76777B848A8883",
      INIT_59 => X"8888857D77797C8489878279777A7F8889857E77787B838A88837A77797E8689",
      INIT_5A => X"7D848886827B787A7F8688867F78787B828887847C77797D8689868079787A81",
      INIT_5B => X"787A7F8687857F79797C828787837C787A7E858886817A787A808788847D7879",
      INIT_5C => X"7F7A797C828786837D797A7D848785817B797B808686847E79797C838886827B",
      INIT_5D => X"86837D797A7E848685817B7A7B808686847E7A7A7C838685827C797A7E858785",
      INIT_5E => X"838685827C7A7B808586847F7A7B7D828685827D7A7B7E848685807B7A7C8186",
      INIT_5F => X"7C7F8485847F7B7B7C828585827D7A7B7F848584807B7B7C818585837E7B7B7D",
      INIT_60 => X"7C7B7C818585837E7B7B7E838584807C7B7C808585837E7B7B7E828584817D7B",
      INIT_61 => X"827E7C7C7E838584817C7B7C808485837E7B7B7E828584817D7B7C7F84848380",
      INIT_62 => X"8483817D7C7C7F8384837F7C7B7D828484827D7C7C7F838483807C7C7D818484",
      INIT_63 => X"808384837F7D7C7D818484827E7C7C7F838483807C7C7D818484827E7C7C7E82",
      INIT_64 => X"7C7E818383817E7D7C7F828383807D7C7D808384827E7C7C7E828483817D7C7D",
      INIT_65 => X"7E7D7D7F828382807E7D7D808283827F7D7C7E828483817D7C7D808384837F7D",
      INIT_66 => X"83807E7D7D808283827F7D7D7E818383817E7D7D7F828383807D7C7E81838381",
      INIT_67 => X"8283827F7D7D7E818283817E7D7D7F828383807D7D7E818383827F7D7D7F8283",
      INIT_68 => X"7E818283817E7D7D7F828282807E7D7E808283827F7D7D7F828383807E7D7D80",
      INIT_69 => X"7E7D7F828282807E7D7E808282827F7E7D7F818283817E7D7D808283827F7E7D",
      INIT_6A => X"807E7E7E808282827F7E7E7F818282817F7E7E80818282807E7D7E818283817F",
      INIT_6B => X"8182807F7E7E808183817F7E7D7F818283807E7D7E818282817F7E7D7F818282",
      INIT_6C => X"818383807E7D7E818282817F7E7E80818181807F7F7F80818181807F7F7E7F81",
      INIT_6D => X"7F7F80818281807F7E7F808282807F7D7E808283817F7D7D7F828382807D7D7F",
      INIT_6E => X"7E7D7E818283817E7D7E808282817F7E7E7F818181807F7F7F8080808181807F",
      INIT_6F => X"8180807F7F7F808181807F7E7F808182817F7E7E7F818382807E7D7F81838380",
      INIT_70 => X"8283817E7D7E818282807F7E7E7F818282807E7E7F818180807F808080808080",
      INIT_71 => X"7F7F808181807F7F8080808181807F7E7F8183827F7E7E80818281807F7E7E80",
      INIT_72 => X"7E7E7F8182827F7D7D808282817F7F7F7F808182817F7E7E808281807F808080",
      INIT_73 => X"7F8080807F808181807F7F7F80808181807F7E7F808282807E7D7F818281807F",
      INIT_74 => X"82807F7F7F7F808282807E7E7F818281807F7F7F80808181807F7F808181807F",
      INIT_75 => X"818080808080807F7F8181807F7F7F80818181807F7F7F808182817F7E7F8082",
      INIT_76 => X"7F808182807F7F7F7F808181807F7E7F818181807F7F7F80808081807F7F7F80",
      INIT_77 => X"7F7F80808080808080808080808181807F7F80818180807F7F7F808182817F7E",
      INIT_78 => X"81807E7F80818181807F7F7F808181807F7F7F808181807F7F7F808080808080",
      INIT_79 => X"808080807F80808080808080808080808181807F7F7F80818180807F7F7F8181",
      INIT_7A => X"7F808181807F7F7F808181807F7F7F80818180807F7F80808180807F7F808080",
      INIT_7B => X"808080808080807F7F8080808080807F7F7F808181807F7F7F80818180807F7F",
      INIT_7C => X"807F7F7F808181807F7F7F808181807F7F7F80808180807F7F80808180807F7F",
      INIT_7D => X"80807F80808080808080808080808080808080808080808180807F7F80808180",
      INIT_7E => X"80808080807F7F80808180807F7F80818180807F7F8080808080807F80808080",
      INIT_7F => X"80808080808080808080808080808080808080808080808080808080807F7F7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"7E7F7F7F7F7F7F80808080808080808080808080808080808080808080808080",
      INIT_56 => X"7F7F7F7F80808080808080808081818283838382828282828281807F7F7E7E7E",
      INIT_57 => X"8382828281807F7F7E7E7E7F7F7F7E7E7E7F7F7F7F7F7F7E7E7E7E7F7F7F8080",
      INIT_58 => X"7D7D7D7D7D7D7E7E7E7F7F808080808080808080808080818182828383838383",
      INIT_59 => X"7F7F7F7F7F80808080818283838484848484848383828281807F7E7E7E7E7D7D",
      INIT_5A => X"838484848484848383828180807F7E7E7E7E7D7D7D7C7D7D7D7D7E7E7E7E7F7F",
      INIT_5B => X"7E7D7D7D7D7D7C7C7C7C7D7D7E7E7E7E7F7F7F7F7F7F7F7F7F7F808081828383",
      INIT_5C => X"7E7E7E7E7F7F7F7F7F7F7F7F7F80818283848585858585858585848382807F7E",
      INIT_5D => X"7F808283858686868686868685858482817F7E7D7C7C7C7C7C7B7B7B7C7C7D7D",
      INIT_5E => X"86858482817F7D7C7C7B7B7B7B7B7B7C7C7D7D7D7E7E7E7E7F7F7F7F7F7F7E7F",
      INIT_5F => X"7B7B7B7B7C7C7D7D7E7E7E7E7E7E7E7E7E7E7E7E7F8081838586878787878786",
      INIT_60 => X"7D7D7E7E7E7E7E7D7E7F808284868787878787878686858482807E7D7C7C7B7B",
      INIT_61 => X"82848688888888878686868583817F7E7C7C7C7C7C7B7B7B7B7C7C7D7D7E7E7E",
      INIT_62 => X"868482807F7D7C7C7B7B7B7B7B7B7B7C7D7D7E7E7E7D7D7D7E7E7E7E7E7E7F80",
      INIT_63 => X"7C7B7A7A7A7B7C7D7D7D7D7D7E7E7F7F7E7E7E7E7F8183858687888888888787",
      INIT_64 => X"7D7E7E7F7F7F7F7F7E7E7F808183858687878787878786858381807E7D7D7C7C",
      INIT_65 => X"7D7D7F81838486868787878889888784827F7D7C7C7C7C7C7B7A7A7A7A7C7D7D",
      INIT_66 => X"8687898A8B8A8785817F7D7C7C7C7B7A7978797A7B7C7D7D7E7F7F80807F7E7D",
      INIT_67 => X"84817F7E7D7C7B797877777778797A7C7D7F808181807F7E7E7E7F8082838485",
      INIT_68 => X"7A7876767677787A7B7D7F8081828281807F7F80828283848586888A8B8C8A87",
      INIT_69 => X"797A7C7E808283838281818282838382828284878A8C8C8A8683807F7F7E7D7B",
      INIT_6A => X"848383838383838281818284888B8D8C8985817F7E7E7E7C7A78767575767778",
      INIT_6B => X"817F7E81858A8E8F8D88837F7D7D7E7D7C7A78777676777778787A7C7E818384",
      INIT_6C => X"918D87817D7B7C7C7C7A7877777778787879797B7D7F82838383828384848583",
      INIT_6D => X"7B7A797877777879797979797B7D8082838282828486878784807D7C7F858C91",
      INIT_6E => X"7A7A7A7A7B7C7E8082828281828486878784807C7C80868C91908C86807C7B7C",
      INIT_6F => X"8081838282838586878683807D7E82888D908F8A847E7B7B7B7B7A7978777879",
      INIT_70 => X"878988847E7B7C81888F928F8A827D7B7C7C7B7977767677797B7B7B7B7A7B7D",
      INIT_71 => X"848B91918D86807C7B7B7B7A7978767677787A7B7C7C7C7D7E80818181818285",
      INIT_72 => X"7C7A797879797979777777787A7C7E7F80818181807F7F82868A8B88827C7A7D",
      INIT_73 => X"777576787B7C7E7E7F808181807E7D80848B8E8D867E797A818991929088837D",
      INIT_74 => X"7F80808280807E7F82878C8D89827C7A7E868E92908C84807B7B797878797978",
      INIT_75 => X"8084898B8B857F7A7B828B91918C847E7B7C7B7A79787877787778787A7C7D7F",
      INIT_76 => X"7A818B92928C837D7B7D7D7D7A7977777879797A7A7C7E808080808180807F7F",
      INIT_77 => X"797C7D7C7B79787779797978797C7F8281807E7E7F8180808083888C8D867F78",
      INIT_78 => X"797A7977787B7F8384817F7D7E7F80808082888C8D877F78787F8992938E837C",
      INIT_79 => X"85827F7D7E8080807F82888D8D867C7578818E95948A7F77787B7E7E7D7A7878",
      INIT_7A => X"81848A8C898179787E8992948C8279787A7D7E7E7B7877797B7B7A78787B8184",
      INIT_7B => X"8B94958D8078777A7C7D7B7976777A7D7F7D7A78797D828585817E7E7F80807F",
      INIT_7C => X"7C7B7976777A7E7F7D7977797F858885807C7C7F81818182868B8D887F76767E",
      INIT_7D => X"78787B818788837E7B7C8184848382858A8C887E7778818E9593897D7777797B",
      INIT_7E => X"7C8083848486898D8B847B777A8691958F847A7778797979797979797B7C7D7B",
      INIT_7F => X"7E7778828E9591887E7A787776787A7C7B79797B7D7D7A77777C838989837D7A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(2),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(13),
      I3 => addra(12),
      I4 => addra(14),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7B797576787D7D7C79797B7D7C7A797B80858785807C7B7D80828385898D8E88",
      INIT_01 => X"7B7D7E7C7B7C818688857E7A7A7F83848080848B8D877B74798693968F847D7B",
      INIT_02 => X"7A787B8082828184898A857B767B8791948D847F7F7D7B7776767B7E7F7D7A7A",
      INIT_03 => X"7A7B848D938F87807D7B78787778787A7C7F7E7A787A7F83817D7A7D84898781",
      INIT_04 => X"7979787778797E807F7C7A7A7C7E7F80828588878179757A8288888685878580",
      INIT_05 => X"7D7D7E81838686827C777A7F86868484888B857E787F8A95938C817E7D7C7B79",
      INIT_06 => X"8686878785807B7B818D9390867F7E81807E7B76767679797B7C7D7D7B7B7B7D",
      INIT_07 => X"7F7E7D7C7E7C7A77777A7D7E7D7D7D7E7B7A7A7D7E7F838787837F7C7C7D8284",
      INIT_08 => X"807F7B78797D808181838788837B7A7E858685848789857C76798491928B817E",
      INIT_09 => X"7F848784828386857C7A7F8D918D827B7D7D7E80817E7C797879797A7C7E7F80",
      INIT_0A => X"7E7D7E7E7F7D7C7B7C7B7977797B7E7F80817F7C79777B828584818284837F7D",
      INIT_0B => X"81817F7C7B7E848686828483817D7D81868986838183817B7A818E928C807D7E",
      INIT_0C => X"8A878481817F7B7E858E8D887F7E7D7E7E7E7B7A7B7D7B7875797C7F7D7D7D7F",
      INIT_0D => X"7D7A787C7D7D7B7978797B7D7F808081807E7B797B828888848282827F7D8085",
      INIT_0E => X"7A7C7E84888784807E7E7D7F83898B878381837E7B7D888F8E8680807E7D7E7F",
      INIT_0F => X"7F82888E8C857F807F7C7E7E7B7A797D7E7D7D7C7B7A7B7E807F7E807F7D7A7A",
      INIT_10 => X"7F7E7E7E7F7E7D7C7E7E7E7E7E7C7C808486838181807D7C7F888B8883818281",
      INIT_11 => X"81817F81868D8A817F828481828B908C807F81807D7B7B79777A7F817C797B7F",
      INIT_12 => X"7D7C7B7C7C7E7E7D7B7B7F82827F7E7E7D7A797C7D7D7F7F7F7F7E818381807F",
      INIT_13 => X"7E82858583817F7C7C808587878586847E7C7F858483888B8B7F7E7F807F7D7D",
      INIT_14 => X"817C7F7E7F7F7E7E7B7B7C7E7E7E7F7D7E7D7E7E80808081817F7C797A7A7B7C",
      INIT_15 => X"7F7D7D7A797C7F807F828281807D7C7C7D848687848586827E7D838583888B8C",
      INIT_16 => X"8888888689847C7D7F81807F7E7C7A797A7C7E7F80807F7E7D7E7E7D80838481",
      INIT_17 => X"7F807F8281807E7E7E7B7C7D7F7F7E80807F7D7C7F7E81848787838583817E82",
      INIT_18 => X"838481858788878588827E7F807F807E7E7D7A7B7C7C7C7D7F7E7F80807E7E7E",
      INIT_19 => X"807F7F7F807F7E807F7F7C7D7F7C7C7D7F7E7D7E80807E808282828284838283",
      INIT_1A => X"8482818381818180807E7E7E7D7E7E7E7D7E7E7F7E7F7E7E7F7F7F8081807F80",
      INIT_1B => X"7D7D7D7D7D7D7D7D7D7D7E7E7E7E7F7F7F808182828384858585868685858584",
      INIT_1C => X"84838281807F7F7E7E7E7D7D7D7D7D7D7E7F7F8080818181807F807F7F7E7E7E",
      INIT_1D => X"7E7D7D7C7C7C7C7C7C7C7D7D7D7D7D7E7F7F8082838485868787878686858584",
      INIT_1E => X"85838281807F7E7E7D7D7C7C7C7D7D7D7E7F7F808181818181818180807F7F7E",
      INIT_1F => X"7E7D7D7C7C7C7B7B7C7C7C7C7D7D7D7E7F808081838484868687878787868685",
      INIT_20 => X"85848381807F7E7E7D7D7D7C7C7D7D7D7E7E7F7F808181818181818080807F7E",
      INIT_21 => X"7E7D7D7C7C7C7C7B7B7C7C7C7D7D7E7E7F808182828385858687878786868685",
      INIT_22 => X"84848281807F7E7E7E7D7D7D7D7D7D7E7E7E7F80808081818181818180807F7F",
      INIT_23 => X"7E7D7D7C7C7C7B7B7B7C7C7C7D7D7E7E7F808182838485868687878786868685",
      INIT_24 => X"838181807F7E7E7D7D7D7C7C7D7D7D7E7E7F80808081818181818180807F7F7E",
      INIT_25 => X"7D7C7C7C7B7B7B7B7B7C7C7D7D7E7F8081818284848586878787878686858584",
      INIT_26 => X"807F7E7E7D7C7C7C7C7C7C7D7D7E7F7F808081818282828281818080807F7E7E",
      INIT_27 => X"7C7B7B7B7B7B7B7C7C7D7E7F8081818384858586878787878686868584838281",
      INIT_28 => X"7D7D7C7C7C7C7C7C7D7D7E7F7F808181828282828281818180807F7E7E7D7C7C",
      INIT_29 => X"7B7B7C7C7C7D7D7E7F80818283848586868787878786868585848282807F7F7E",
      INIT_2A => X"7C7C7C7C7D7D7E7F7F808181828282828282818180807F7F7E7E7D7C7C7C7C7B",
      INIT_2B => X"7D7E7E7F8081828384858586868686868686858483838281807F7F7E7D7D7C7C",
      INIT_2C => X"7D7E7E7F7F808181818182828181818180807F7F7E7E7D7D7C7C7C7C7C7C7C7D",
      INIT_2D => X"8181828384858586868686868585848483828180807F7E7D7D7C7C7C7C7C7C7D",
      INIT_2E => X"808081818181818181818080807F7F7E7E7D7D7D7C7C7C7C7C7D7D7D7E7E7F80",
      INIT_2F => X"83838485858585858585848483828281807F7F7E7E7D7D7D7D7D7D7D7E7E7F7F",
      INIT_30 => X"818181818181818080807F7F7E7E7D7D7D7C7D7C7C7D7D7D7D7E7E7F80808182",
      INIT_31 => X"84848484838382828180807F7F7F7E7E7E7E7E7E7E7E7E7F7F7F808080818181",
      INIT_32 => X"807F7F7F7E7E7E7E7D7D7D7D7D7D7D7D7D7E7E7E7F7F80818182838384848484",
      INIT_33 => X"80808080807F7F7F7F7F7F7F7F7F7F7F80808080808080808181818180808080",
      INIT_34 => X"7E7E7E7F7F7F7F7F808080818181818282828282828282828282818181818080",
      INIT_35 => X"7F7F7F7F8080808080808080808080808080807F7F7F7F7F7E7E7E7E7E7E7E7E",
      INIT_36 => X"7E7F7F7F7F8080808080818181828282828282828282818181818080807F7F7F",
      INIT_37 => X"8080808080808080808180808080808080807F7F7F7F7F7E7E7E7E7E7E7E7E7E",
      INIT_38 => X"7F7F7F7F808080808181818282828282828282818181808080807F7F7F7F7F7F",
      INIT_39 => X"80818181818181818181818181808080807F7F7F7F7E7E7E7E7E7E7E7E7E7E7F",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8181818181808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80808080808080808080808181",
      INIT_40 => X"80808081818181818181818181818181818180808080808080808080807F7F7F",
      INIT_41 => X"8080808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(3),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(4),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"817F80807F807F7F7F807F807F80828080808080808080808080808080808080",
      INIT_06 => X"8080808080808080818080808080807F807F7F7F7F7F7E7F7F81828080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080818080807F7F",
      INIT_08 => X"808080807F8080808080807F7F80807F807F8080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"80808080808080808080808080808080808080807F8080808080808080808080",
      INIT_0B => X"808080808080808080808080808080808080808080807F808080808080808080",
      INIT_0C => X"8080808080807F80808080808080808080808080808080808080808080808080",
      INIT_0D => X"808080808080808080808080807F807F808080807F808080808080807F808080",
      INIT_0E => X"808080808080808080808080807F808080808080808080808080808080807F7F",
      INIT_0F => X"80808080808080808080808080807F8080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080807F80808080808080808080808080808080",
      INIT_11 => X"808080808080808080808080808080808080808080808080807F808080808080",
      INIT_12 => X"808080808080808080808080807F80808080808080808080807F808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"80808080808080817F80807F8080808080807F80808080808080808080808080",
      INIT_16 => X"80808080807F8080808080808080807F80808080808080808080808080808080",
      INIT_17 => X"807F7F81807F80808080807F8080808080808081818081808080808080808080",
      INIT_18 => X"808080808080808080808080808080808080808080808080807F807F80808080",
      INIT_19 => X"807F80807F80807F7F807F7F7F7F7F80807F7F80808080808080808080808080",
      INIT_1A => X"7C7D7D7D7E7F7F7F808081818282828282828181818180808080818080808080",
      INIT_1B => X"7D7D7D7D7E7F7F81838485868888878787848382807F7E7E7D7C7C7C7C7C7C7D",
      INIT_1C => X"828486898A8B8C8C8A8786837F7D7B7979787878787A7B7D7E7E7F807F7F7F7E",
      INIT_1D => X"8887817F7D7B797877767778797B7D7F818383838382807E7D7B7A7A7B7C7D7F",
      INIT_1E => X"78787A7B7D7F808282828281807E7D7C7A7A7B7C7D7E81838487898A8B8C8C89",
      INIT_1F => X"8382817F7D7C7A7A7A7B7D7E80838487898A8B8B8B888686807E7D7A79797877",
      INIT_20 => X"7B7C7F828386898A8B8C8C898887817E7D7A797977777778797A7C7F80828383",
      INIT_21 => X"8B888585807D7D7B7A79787878787A7B7D8081838485848382807D7C7A79797A",
      INIT_22 => X"78777778797B7D80818284848483827F7D7C7B797B7C7C7E8183838789898A8B",
      INIT_23 => X"84838383817E7E7C7A7A7C7C7D7F828384878889898A8A868685807E7C7B7A79",
      INIT_24 => X"7B7C7F82828588898A8B8C8A87888480807D7B7A7A79787879797A7C7E808183",
      INIT_25 => X"878784807F7E7C7B7A79797878797A7B7D7F7F828483848382807F7D7B797A7A",
      INIT_26 => X"78797A7B7D7F81838585848483807E7E7B7A7A7B7B7C7F8182858889898A8B89",
      INIT_27 => X"817F7E7C7C7B7C7C7C7F808184868888898A8887888381817F7D7C7B7A797978",
      INIT_28 => X"88898A8A8788868282817F7E7E7C7A7979787879797A7B7D7F81838484848483",
      INIT_29 => X"7B7B7977777777787A7C7E81838485858582807F7D7C7B7B7B7C7D8081838687",
      INIT_2A => X"8583827F7E7D7B7B7B7C7D7E8182848687888889888586858081828180807F7D",
      INIT_2B => X"87888989888786858281818080807F7E7C7B7B7979797878797B7D7E81848485",
      INIT_2C => X"7D7C7B7979787878797B7D7E8184848586858381807E7C7B7B7B7B7D7F808285",
      INIT_2D => X"858482817F7D7C7B7B7C7D7E8082848688888989868585828081808080807F7E",
      INIT_2E => X"898988868584828080808080807F7E7D7C7C7A79797878797A7C7E8082838585",
      INIT_2F => X"7D7B7A7A787878797A7C7E8082848484858382807E7D7C7C7D7D7E8182858687",
      INIT_30 => X"82817F7E7D7C7D7D7E8182848687898989878585837F7F7F7F7E7F807F7F7E7E",
      INIT_31 => X"8684807E7E7D7D7E7E7E7E7F7F7F7E7D7C7B7A797879797A7C7E808284848583",
      INIT_32 => X"7A79797A7A7C7E8082838484848281807E7D7C7C7D7D7F81838687898A8A8A87",
      INIT_33 => X"7B7B7E7F828486898A8B8B89888681807E7D7C7C7C7C7D7E7F7F7F7F7F7E7D7B",
      INIT_34 => X"7B7C7D7E7F808080807F7D7C7A7A79797A7B7D7F81838484858483817F7D7B7B",
      INIT_35 => X"828484848483817F7D7C7C7B7B7D7E818385898A8B8C8A898782807E7D7C7C7B",
      INIT_36 => X"8B888483807F7D7B7A7A7A7B7C7D7F8081828282807E7D7B7A7878797A7C7E80",
      INIT_37 => X"7E7C7B7A7B7B7B7D7E8082838485848281807E7D7B7B7D7D7F818387888A8B8A",
      INIT_38 => X"7F81838485878788878585848382807E7B7A7A79797A7B7D7F8081828281807F",
      INIT_39 => X"7E808181828281807E7D7C7B7A7A7B7D7E808183848483828281807F7E7E7E7E",
      INIT_3A => X"7F80818182838486868686868583828282828282807F7E7D7C7B7B7A7B7B7C7E",
      INIT_3B => X"7C7C7C7D7E7F7F80818181807F7E7D7C7C7C7D7E7F7F80818281808080807F7F",
      INIT_3C => X"7D7E7F7F7F8082858686868787878481808080808080808080807F7F7E7D7D7C",
      INIT_3D => X"7D7D7D7D7E7E7F7F8081818181807E7E7D7C7D7D7E7E7F80818281818080807E",
      INIT_3E => X"7F7F7F7F7F80818384848586868684838282818180807F7F7F7F7E7E7E7E7D7D",
      INIT_3F => X"7D7D7D7C7C7C7D7E7F8080818282817E7E7E7E7E7E7E7E7F8080808081808080",
      INIT_40 => X"7F7F7F807F7E7E7F81838384858787878583828281808080807F7E7E7E7E7E7D",
      INIT_41 => X"7E7D7D7D7C7C7C7C7D7E7F8081828382817F7E7E7D7D7D7E7F80808080818180",
      INIT_42 => X"8181807F7F7F7F7E7E7E7F81828384848586868583818181818080808081807F",
      INIT_43 => X"7F7E7E7F7E7D7B7B7C7D7D7E7E808284848381807F7F7D7C7C7D7E7F7F7F8081",
      INIT_44 => X"7F808181818180807F7F7F7E7E7F808182838485868685848381807F80808180",
      INIT_45 => X"7F7F7F7E7E7E7E7D7D7D7C7D7D7E7F81818182828281807F7F7E7E7D7E7E7E7F",
      INIT_46 => X"7D7D7E8082828282818181807F7E7D7D7E7F81828384868787868481807F7F7F",
      INIT_47 => X"7D7C7D7D7E7E7E7E7E7F7F807F7F7E7F7F8081818182828282807E7D7D7D7D7D",
      INIT_48 => X"7C7E7F8181818282838382807E7D7D7E7F80818183868889888683817F7E7E7D",
      INIT_49 => X"7B7C7D7D7E7E7F81818181808080807F7F7F8081828281807F7F7E7E7E7D7C7C",
      INIT_4A => X"818181828282807F7D7D7E7F8080808183858888888683818180807F7D7C7B7B",
      INIT_4B => X"7E7F80818180807F8080808080808182828281807F7E7E7D7D7C7C7C7D7F8081",
      INIT_4C => X"82807F7E7E7E7F807F7F8082858889888582808080807F7E7D7C7C7D7D7D7D7D",
      INIT_4D => X"7F7F7F7F7F808080818182828281807F7E7E7D7D7C7C7C7D7F80818181818282",
      INIT_4E => X"7F8183868788878684838382807F7D7D7D7D7D7D7D7D7D7D7F80818181808080",
      INIT_4F => X"818181818281817F7E7D7C7C7D7E7E7F7F808182838382817F7D7D7D7E7E7E7E",
      INIT_50 => X"83828281807F7F7E7E7D7D7D7D7D7E7F7F8081818181807F7E7D7D7E7E7F8081",
      INIT_51 => X"7D7D7E7E7E7E7F808182828281807F7E7E7E7F7F7F7F7F808183858686858484",
      INIT_52 => X"7E7E7E7E7F7F808181818180807F7E7E7E7E7F7F7F80808181818181807F7E7D",
      INIT_53 => X"81807F7E7E7F7F80807F7F7F8082848585858482828181818180807F7E7E7E7E",
      INIT_54 => X"807F7F7F7F7F7F7F7F7F808081818181807F7E7E7E7E7E7E7E7E7F7F80818282",
      INIT_55 => X"808283848584838281818182828180807F7E7E7E7E7E7E7E7E7E7F8081818181",
      INIT_56 => X"81818180807F7F7F7F7F7F7E7E7E7F7F80818181807F7E7E7E7E7F80807F7F80",
      INIT_57 => X"818180807F7F7F7F7F7F7E7E7E7F7F8080808080807F7F7F80807F7F7F808081",
      INIT_58 => X"7F7F8081818181807F7E7E7E7E7F7F8080808080818384858483828180808181",
      INIT_59 => X"7F8080808080807F7F7F7F7F80808080808081818180807F7F7F7E7E7F7E7E7E",
      INIT_5A => X"8080808080818384848483828180808080818180807F7F7F7F7F7F7F7F7F7F7F",
      INIT_5B => X"80808081818180807F7F7F7E7E7E7E7F7F7F7F8080818181807F7F7E7E7E7F7F",
      INIT_5C => X"8080808080807F7F7F7F7F7F7F7F7F7F7F808080808080807F7F7F7F7F7F8080",
      INIT_5D => X"7F7F7F8080808080807F7F7F7E7F7F7F7F7F8080818283848484848281808080",
      INIT_5E => X"8080808080808080808080807F7F7F7F8080808080808080807F7F7F7F7F7F7F",
      INIT_5F => X"82818180808080808080807F7F7F7F7F80808080808080808080808080808080",
      INIT_60 => X"7F7E7E7E7E7E7F7F7F808080808080807F7F7F7F7F8080808080818182828282",
      INIT_61 => X"80808080808080808080808080808080808080808080808080808080807F7F7F",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080807F807F7F7F7F8080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"808080808080808080808080808080808080808080808080808080808080807F",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(13),
      I3 => addra(12),
      I4 => addra(14),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(6),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(12),
      I3 => addra(13),
      I4 => addra(14),
      O => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"7F80818080807F80808180808080808080808080808080808080808080808080",
      INIT_2D => X"808081808080808080808081808081808080808080808080808080807F7F7F7F",
      INIT_2E => X"808080808080808080808080808080808080808080808080808080807F808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"818080808080808080807F8080807F7F7F7F7F808180807F7F7F7F8181808080",
      INIT_31 => X"8080808180808080807F7F807F7F7F7F7F808081818080808080808080818080",
      INIT_32 => X"8080807F80807F7F7F8080808080808080808080808080808080808080808080",
      INIT_33 => X"80808080808181818181828181828181818180808080807F8080808080808080",
      INIT_34 => X"7F808082838485868786858483817E7D7C7C7C7C7D7D7E7E7F7F7F7F7F7F7F7F",
      INIT_35 => X"87888787858584817D7D7D7C7B7B7B7B7B7B7C7D7E7F7F8080807F7F7F7E7E7E",
      INIT_36 => X"7D7C7C7C7B7C7B7B7B7B7C7D7E7E80818181818181807F7F7F7F7F8082848484",
      INIT_37 => X"7B7B7C7D7F7F7F8080807F7E7E7F7F7F8081828384858687898886858684807D",
      INIT_38 => X"7F7E7E7E7F7F7F80828284858686898987858585817D7C7D7C7C7C7C7C7B7B7B",
      INIT_39 => X"84848587898986858685827E7D7D7C7C7C7C7B7B7B7C7B7C7E7F7F8080808080",
      INIT_3A => X"817E7D7D7D7C7C7C7C7B7B7C7C7D7F8080818180807F7E7D7D7D7D7D7E7F8183",
      INIT_3B => X"7B7C7C7E7F8080818181807F7E7D7D7D7C7C7E80818284858688888886868684",
      INIT_3C => X"7F7E7E7D7D7D7D7E80828383848587888786858685837F7E7D7D7D7C7C7C7C7B",
      INIT_3D => X"8384858687878685858583807E7D7C7D7D7C7C7C7C7C7C7C7D7E7F8081818080",
      INIT_3E => X"807E7D7D7C7C7C7C7B7C7C7C7C7D7E7F8081818080807F7E7D7D7C7D7E808182",
      INIT_3F => X"7C7C7D7D7F808080807F7F7F7E7D7D7C7D7E8081828384868787878686868583",
      INIT_40 => X"7F7E7D7D7C7D7E8081828384858687878686868684817E7D7D7D7C7C7C7C7C7C",
      INIT_41 => X"83848586878685858585827F7D7D7D7C7C7C7C7C7C7C7C7D7D7E80808080807F",
      INIT_42 => X"817E7D7D7D7D7C7C7B7C7C7C7C7D7E7F8080808080807F7E7E7D7D7D7E808182",
      INIT_43 => X"7C7C7D7E7F8081818180807F7F7E7D7D7D7E7F80818283848687878685868584",
      INIT_44 => X"807F7E7D7D7D7D7E80828283848587878685868685827F7E7D7D7D7C7C7C7C7C",
      INIT_45 => X"8383848788878686878683807E7E7D7D7C7C7C7B7B7B7B7C7D7E7F8080808080",
      INIT_46 => X"817F7E7C7C7C7C7B7A7A7B7B7B7C7E808181818181817F7E7D7D7D7E7E7E8083",
      INIT_47 => X"7B7B7C7C7E808281808081817F7D7C7D7E7E7D7E818483838689898787878784",
      INIT_48 => X"807F7E7C7C7D7F7E7D8084858384888A888687888581807F7D7C7C7D7C7A7A7A",
      INIT_49 => X"878583878C8A86878985807F7F7D7C7C7C7B7A7A7A7A7B7C7D7E808182828181",
      INIT_4A => X"7D7E7D7C7C7C7B7A7A7A7B7B7B7D7F8081818282807F7E7E7E7B7B7E807E7E83",
      INIT_4B => X"7B7B7C7F818182828181807E7D7E7E7B7D81817E81868784868B8B8685878680",
      INIT_4C => X"7F7B7E807C7A80848080878985868B8B86858885807E7D7D7C7B7A7A7979797A",
      INIT_4D => X"8987868B8B858386837E7C7D7C7B7A7978787878797A7B7E8080828583808284",
      INIT_4E => X"7D7A787A797677797A797B7E8081828486848282837F7C7D7F7C7B8083818187",
      INIT_4F => X"7E808383828484807F807E7B7C7F7E7C828582838A8A86898C88838585807B7D",
      INIT_50 => X"7B7C7F7E7F848482898B86888E898387867E7C7E7C797A7B7876787978797C7D",
      INIT_51 => X"8C87858684807E7E7E7C7A7A7A7877797A7A7B7D7E80828283848280807E7C7C",
      INIT_52 => X"78787879797B7C7D7F818182838281817F7D7E7C7A7E807C808583828A8A868A",
      INIT_53 => X"8280807F7C7C7D7B7C807F7F8584838A8A868A8C8686868280807E7D7D7C7A79",
      INIT_54 => X"84868B87888B868587827E817E7D7E7C7C7B79797A79787B7C7B7E8181818383",
      INIT_55 => X"7D7D7B7A7B7A797B7B7A7D7E7E818282838382807F7E7B7B7D7C7C7F807F8386",
      INIT_56 => X"8585848482807F7E7B7B7C7C7B7F8180838885878B878689858385817E7F7E7D",
      INIT_57 => X"80828785878A878789858384817E7F7E7D7C7C7B7A7A7A7A797A7B7C7D808182",
      INIT_58 => X"7E7E7C7C7B797A7A787A7A7A7C7E8082838586858584817F7E7D7B7B7C7C7D80",
      INIT_59 => X"838486858485827F7F7C7B7B7C7B7D80808185868589888589878284837F7F7F",
      INIT_5A => X"81818585858987868784838481807F7F7F7E7D7C7C7A797A79797B7A7B7D7F81",
      INIT_5B => X"7E7E7D7B7B7A7979797A7A7B7E7E7F8283838485838382807E7E7D7B7D7D7D80",
      INIT_5C => X"84848685848382807E7D7C7C7E7E7F828385888688898586858183807F7F7E7F",
      INIT_5D => X"8986888B8586868082807D7E7D7E7F7E7E7E7D7C7C7A7A7A797A7A7B7D7E8082",
      INIT_5E => X"7D7D7C7B7C7B7A7B7B7C7D7F8082848483838381807F7D7D7C7C7E7E80838385",
      INIT_5F => X"817F7D7D7C7C7E7F7F8284848789878A8985888380817C7D7C7C7E7D7D7E7E7D",
      INIT_60 => X"807C7B7A7B7C7D7D7E7F7F7F7F7F7D7E7C7B7B7A7B7C7C7E8081838483848381",
      INIT_61 => X"7B7C7E7F8083848485848382807E7D7C7B7B7D7D7F83838689888B8B87888580",
      INIT_62 => X"878A8A8B8C8787857F807C797979797C7C7D808081828180807F7E7C7C7B7A7C",
      INIT_63 => X"82817F7E7C7B7A7A7A7B7C7D7F8182858584848281807D7C7C7A7B7D7D808485",
      INIT_64 => X"7C7B7C7F7F818585878A898A8A8686847F807B7A79797A7B7C7D7F7F81828282",
      INIT_65 => X"7D7E7E7F8081818180807E7E7D7B7C7B7B7D7D7E8181838484848381807F7D7B",
      INIT_66 => X"82817F7F7E7C7D7D7C7F7E818383868787888986878482827D7D7C7B7C7B7C7C",
      INIT_67 => X"7C7C7C7C7D7E7E7E7F7F7F807F7F7F7E7E7E7D7E7D7D7E7E7F80818282838382",
      INIT_68 => X"828383828281807F7D7C7C7C7C7E7E7F8284858888888A87868781837F7D7D7C",
      INIT_69 => X"807E7E7C7D7D7C7C7D7D7D7E7F7E807F7F7F7F7F7E7F7D7D7D7D7E7E7E808082",
      INIT_6A => X"7F7F80818182838181817F7F7E7D7D7E7D7F807F838384878686898686878184",
      INIT_6B => X"878282817E7E7D7C7C7C7C7D7D7E7E7F808081818080807F7F7E7D7D7C7C7D7C",
      INIT_6C => X"7D7D7E7F7F8080818181828080807E7F7E7D7F7E7E8080818483848785878784",
      INIT_6D => X"878584858282807E7E7D7D7D7C7C7D7D7D7E7F7F8080808080807F7F7E7E7E7D",
      INIT_6E => X"7D7E7D7D7E7E7E7F807F8180818080807F7F7F7F7E7F7F808181838484858685",
      INIT_6F => X"83848684878684868382827F7F7F7D7D7D7C7D7C7D7E7E7F7F808080807F7F7F",
      INIT_70 => X"80807E7F7E7E7E7D7E7E7E7F7F80818081818181807F7F7F7E7F7E7F80808183",
      INIT_71 => X"7F8181838483868684878483858082807E7E7E7C7D7D7D7D7D7E7E807F7F817F",
      INIT_72 => X"807F807F7F7F7E7F7E7E7E7F7F7F7F7F808080808080807F7F7F7D7F7E7E7F7F",
      INIT_73 => X"7D7D7E7E7F8181818583848783868581868081817E7F7E7E7E7E7E7E7E7F7F7F",
      INIT_74 => X"807F808080807F7F7F7F7E7F7E7E7F7E807F7F818081818081807F7F7E7E7D7D",
      INIT_75 => X"7D7D7C7D7E7D807F8183828584848683858581857F81817D7F7E7E7F7E7F7F7F",
      INIT_76 => X"7F7F7F8080808080807F7F7F7E7E7E7E7E7F7E808080818081818080807F7F7E",
      INIT_77 => X"7F7E7E7E7D7F7D7F807F8382838583858583868282837F817F7E7E7E7E7E7E7E",
      INIT_78 => X"7E7F7F7F8080808080807F7E7F7E7E7E7D7E7E7E7F7F7F80818082818181807F",
      INIT_79 => X"7F7F7E7E7E7D7E7E7E8080818382848583868483868183817F807E7E7E7E7E7F",
      INIT_7A => X"7E7F7F8080808080818080807F7F7E7E7E7E7E7E7F7F80808081808181808180",
      INIT_7B => X"7F7F7E7E7D7D7E7D7F80808282838584858584868383827F817E7E7E7D7E7E7E",
      INIT_7C => X"7E7F8080818181818081807F7F7F7F7E7E7E7E7F7F7F8080818180818080807F",
      INIT_7D => X"7D7E7D7D7E7E7F808082828385848685848682838280807E7E7E7D7D7D7D7E7E",
      INIT_7E => X"808081818181818180807F7F7F7E7E7E7E7F7F7F8080818080818080807F7F7E",
      INIT_7F => X"7E7E7F808182828483848584858483838181807F7F7E7E7E7E7E7E7E7E7F7F80",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"81808080807F7F7F7F7F7F7F7F7F808080808080808080807F7F7E7E7D7D7D7E",
      INIT_01 => X"8383848384848383818180807F7F7F7E7E7E7E7E7E7F7F7F8080808181818181",
      INIT_02 => X"7F7F7F7F7F7F7F7F7F80808080808080807F7F7E7E7E7D7E7D7E7F7F80818182",
      INIT_03 => X"8080807F807F807F7F807F7F8080808080808080808080808080808080807F7F",
      INIT_04 => X"808080807F7F7F7F7F7F7F7F7F7F808081818282828382828282828181818080",
      INIT_05 => X"80808080808080808080808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F8080",
      INIT_06 => X"828282818180807F7F7F7F7F7F7F808080808080808080808080808080808080",
      INIT_07 => X"7F7F7F808080808080808080807F7F7F7E7E7E7E7E7E7F808081828283828383",
      INIT_08 => X"818181808080808080807F7F7F7F7F7F80808080808080808080807F7F7F7F7F",
      INIT_09 => X"8281818180808080807F7F7F7F7F7F7F7F7F7F80808080808080808081818181",
      INIT_0A => X"7F7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F808080808181818282828282",
      INIT_0B => X"80808080808080807F7F7F7F808080808080808080808080808080807F7F7F7F",
      INIT_0C => X"808080808080807F808080808080808080808080808080808080818081818181",
      INIT_0D => X"7F7F7F7F7F7F7F7F7F7F80808080808080808180818181818080808080808080",
      INIT_0E => X"81808080808080808080808080808080807F808080807F7F7F7F7F7F7F7F7F7F",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080818081818081",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(8),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"80808080808080808080808080808080807F7F7F808080808080808080808080",
      INIT_6B => X"8080818180807F7F7F7F7F80808080818181818180807F7F7F7F7F7F80808080",
      INIT_6C => X"80808080808080807F7F7F7F7F80808081818181818080807F7F7F7F7F7F8080",
      INIT_6D => X"8180807F7F7F7F8080808181807F7F7F7F7F7F7F7F8080818181808080808080",
      INIT_6E => X"808080807F7F7F7F7E7E7E7E7F7F8080808080808080807F8080818181818181",
      INIT_6F => X"7F807F7F7F7F8080808080808080808080808080808181818181818080808080",
      INIT_70 => X"85838280808080807F7F7F7F7F80807F7F808080808080808080808080808080",
      INIT_71 => X"8D8C8A85807C7B7B7B7B7B7B7B7B7C7D7E7E7E7E7E7E7F7F7F7F7F8182848686",
      INIT_72 => X"7C7B7A78777778787A7B7C7D7E7F818384858482817F7E7E7E7F7E7F8083878A",
      INIT_73 => X"7A7C7D7E7F80818283848482807E7D7E7F7F7F7E7E8084888D8F8E8A86817F7D",
      INIT_74 => X"838383817F7E7E7F80807F7D7D7F84898E908F8B85807D7C7C7B7A7978787879",
      INIT_75 => X"8081807E7F81858A8E8F8D89837F7C7C7C7C7C7B7A79797A7A7C7C7D7E7E8081",
      INIT_76 => X"90908D88817E7B7B7B7B7B7A7B7A7A7A7A7C7C7D7E7F81828483827F7D7D7D80",
      INIT_77 => X"7B7B7B7A7A7A7B7B7B7C7C7C7C7E8082848382807E7E7E8080807E7D7E80878B",
      INIT_78 => X"7C7C7B7D7D8082838482807E7D7E7F8180807E7E80848A8E928F8B857F7C7A7C",
      INIT_79 => X"83817F7D7E7E8080807E7D7E81878D90918D88827E7C7B7C7B7B7A797A7A7B7B",
      INIT_7A => X"7E7C7D80868C90918D88827E7B7B7C7C7B7B7A7A7A7B7C7C7C7B7C7D7F818384",
      INIT_7B => X"89837F7D7C7D7C7C7B7A7A7A7B7C7C7C7C7C7E7F82838482807E7C7D7E808180",
      INIT_7C => X"7B7A7A7A7B7C7C7D7D7F8082838382807E7D7E7F8081807E7D7E81858B8E8F8D",
      INIT_7D => X"7E7F81828381807F7E7F7F80807E7D7C7E82878C8F8F8C87817E7C7C7D7D7C7C",
      INIT_7E => X"808181807E7C7C7F83898D8F8E8A85807D7C7D7D7D7D7C7B7B7B7B7B7B7C7C7D",
      INIT_7F => X"898D8F8D89847F7C7B7C7D7D7D7D7C7B7B7B7B7B7B7C7D7E80828282817F7F7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(9),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(12),
      I4 => addra(15),
      O => ena_array(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7D7E7E7D7C7B7B7B7B7C7C7C7C7D7E8082838381807F7F808181807E7D7D8084",
      INIT_01 => X"7C7C7B7C7D7F81838382807F7E7F8081807F7E7C7E81868B8E8E8B87827E7C7C",
      INIT_02 => X"807F7E7E7F80807F7E7D7D8084898C8E8D8985807E7D7D7D7D7C7C7B7B7B7B7C",
      INIT_03 => X"7D7F83888C8E8E8A87827F7E7D7D7D7D7B7B7A7A7A7B7B7B7C7C7E7F81838382",
      INIT_04 => X"7D7C7C7D7D7D7C7B7B7A7A7B7B7B7C7D7E80828382817F7E7E7E8080817F7E7D",
      INIT_05 => X"7B7B7A7A7B7C7F81838483817F7D7D7E7F80817F7E7D7D81858B8E8F8D89847F",
      INIT_06 => X"83807E7D7D7F80807F7E7D7D80848A8E8F8E8A85807E7C7C7D7D7D7D7C7C7C7B",
      INIT_07 => X"7E81858B8E908E8A84807D7C7C7D7E7D7D7C7C7C7B7B7A7A797A7C7E81838584",
      INIT_08 => X"7B7B7C7D7D7D7C7C7B7B7A7A7A7A7B7C7F8284868583807F7D7D7E7F7F7E7D7C",
      INIT_09 => X"79797B7D808386878684817F7E7E7F7F7F7C7C7B7D81868C8F918E89837E7B7A",
      INIT_0A => X"7F807F7E7D7B7A7A7E83898F91918C88827E7B7B7C7C7D7D7D7D7D7C7C7B7A7A",
      INIT_0B => X"908B86817D7B7B7C7C7D7D7E7E7E7E7D7C7B7A7978787A7D8184868685838180",
      INIT_0C => X"7D7D7C7B7A7979797A7C7F82858686848281807F807F7E7C7A7A7B7F848B8F91",
      INIT_0D => X"85858482818080807F7E7C7B7A7D81868C8F918E8A85807D7B7B7B7C7D7D7E7E",
      INIT_0E => X"7D83898F91918D87817D7B7B7B7B7B7C7C7D7D7D7D7D7C7B7A7A7A7B7C7F8184",
      INIT_0F => X"7B7B7B7C7D7D7E7E7D7C7B7A79797B7D8082848484838281828282817E7C7A7A",
      INIT_10 => X"7B7E80848585848382828282827F7C79787A7E848B90928F8B85807D7C7C7B7C",
      INIT_11 => X"7877797D848B9093908D86817E7C7C7B7B7B7A7B7B7C7D7E7E7E7E7C7C7A7A7A",
      INIT_12 => X"7B7A7877787A7C7E8080807F7D7C7A7A7A7C7E81848585858383828281807E7B",
      INIT_13 => X"7B7C7E8183858584838383838382807D7A77787B81888D908F8C8884817F7E7D",
      INIT_14 => X"78797C82888C8E8C8A858380807F7E7D7C7B7A797A7A7C7D7E7E7F7E7D7C7B7A",
      INIT_15 => X"7C7B7B7B7C7D7D7D7D7E7E7E7E7D7C7B7B7D8082848483838283848584827E7A",
      INIT_16 => X"7E8081838382818182828482807D7A7A7C81868A8D8C8A85838080807F7F7E7D",
      INIT_17 => X"898C8B8A8682807E7E7E7E7D7D7C7C7C7C7C7D7D7D7D7D7E7E7F7F7E7E7C7C7C",
      INIT_18 => X"7E7F807F7E7D7D7E7E7F7E7D7C7C7E8083838382808181828281807D7D7E8186",
      INIT_19 => X"828180818281817E7D7C7E82868B8D8C8884807E7E7E7E7E7E7D7C7B7B7B7C7D",
      INIT_1A => X"7E7E7E7E7D7C7D7C7D7D7D7D7E7E7F7E7E7D7D7E7F80807F7D7C7C7E81838484",
      INIT_1B => X"7E7F807F7E7E7D7E80828383838181818181817F7D7C7E82878C8E8C88837F7E",
      INIT_1C => X"7C7B7E82898C8D8B86827E7D7D7E7F7F7E7C7C7B7B7C7D7E7E7F7F7E7D7C7D7D",
      INIT_1D => X"7E7F7F7E7E7D7D7E7D7D7D7E7F8081807F7D7C7D7F828484848282828282807E",
      INIT_1E => X"808183838382828281807D7B7C7E858B8E8E89847E7C7D7E7F7F7F7D7C7B7B7D",
      INIT_1F => X"7F7F7E7D7C7D7D7E7D7D7D7D7E7F80807F7E7D7C7D7D7E7F7F818181807E7D7E",
      INIT_20 => X"7C7D808383827F7C7A7B7E8384858383848383807C7A7B7F868B8E8B86827E7F",
      INIT_21 => X"838A8D8B87827F808081807E7D7B7C7D7E7E7D7C7D7E808282817F7E7D7C7C7B",
      INIT_22 => X"8484837F7C7B7C7E7F7F7F7F808282807C797A7F84888784818182817F7C7A7E",
      INIT_23 => X"8181827F7B787B838B8F8C87817E7F7D7C7B7C7F81807E7C7C7C7D7E7E7E7F81",
      INIT_24 => X"79797B7E808080818383827D79787C80838280808182807C78777B83888A8783",
      INIT_25 => X"7D828688888582807F7D7C7D7F868C8E8C867F7C7B7B7C7C7D7D7E7F8181807D",
      INIT_26 => X"7D7D7E8082817F7C7C7C7D7E7F808183827F7B7A7B7E808180818282817E7B7B",
      INIT_27 => X"82807D7C7D80838686848280807F7E7E80868A8B88837F808081807E7C7B7C7C",
      INIT_28 => X"7E7D7D7D7C7C7D7F7F7F7E7D7D7D7E7F8081818180807D7B7B7C7F8182828283",
      INIT_29 => X"8182818180807F7E7F82838383828181807E7E808488888583828181817F7E7E",
      INIT_2A => X"8080807F7D7C7C7D7E7E7D7D7E807F7E7D7D7F808181817F7E7E7E7E7D7D7E80",
      INIT_2B => X"7E7D7C7D7E8082828281807F7E7D7E81848584838382807F7F80838788868381",
      INIT_2C => X"8A888281818080807F7D7D7D7D7D7D7E7F7F7F7E7F7F7E7D7D7F81828281807F",
      INIT_2D => X"818382807E7E7E7D7D7F8283828180807F7D7D7E828685827F80807F7E7F8287",
      INIT_2E => X"7D7E858D8B847F7E7D7D7E7F807F7F7E7E7D7C7D7F818282817F7E7D7C7C7C7F",
      INIT_2F => X"7C7D7E808383817F7D7B7B7C7E80848684807E7C7C7D7D7F848986828080807F",
      INIT_30 => X"7D838B8B8480807E7C7C7D7E7D7D7E7F808181807F7F808080818281807E7D7D",
      INIT_31 => X"7E80828282817E7C7C7C7D8083848484817D7B7C7D7C7F858987827E7C7D7F7E",
      INIT_32 => X"807F7F7F7F7E7E7E7D7E8081818282817F7F7E7D7E808081818282807D7B7B7D",
      INIT_33 => X"7F7E7D7C7D7F8181818383807D7D7E7D7E80838585837E7D80817E7E85898682",
      INIT_34 => X"7F7F7E7E7F8080818281807F7F7F7F7F8081818181807F7E7D7D7F8080808181",
      INIT_35 => X"8082828486837C7B80827D7D858B88817F7F7F7F7F7F7F7F7F80808080808080",
      INIT_36 => X"80818181807F7F7D7D7E7F80818282807E7E7D7B7D80817F8184837E7B7C7E7F",
      INIT_37 => X"80807F8080808080818080808080808080807F8081808080808080807F7F7F7F",
      INIT_38 => X"81828385857F797D82807C80898A847F7F7F7E7F7F7F7F7F7F7F7F8080808080",
      INIT_39 => X"818181807F7F7E7D7E7F80808182817F7E7D7C7C7F8180808384807C7C7D7E7F",
      INIT_3A => X"8180808081807F7F80818281808081807F7F7F80808080808080807F7F7F8080",
      INIT_3B => X"8281838582797980837E7D858B867F7D7D7E80807F7F80807F7E7F7F80808080",
      INIT_3C => X"82817F7F7F7F7E7E7E7F818282817F7E7E7C7C7E8282808183817D7C7D7E7F81",
      INIT_3D => X"7F80807F7E7F8181818180808181807F7F7F808181818181807E7E7F7F7F8082",
      INIT_3E => X"807F7F80807F7F8081807F7F808080818080808181807F80808080808081807F",
      INIT_3F => X"7E7F8182818182817E7C7E818180828686827F7F7F7F7F7F7F7F808080808080",
      INIT_40 => X"808181818080807F7F7F7F7F80818181807F7F7E7E7D7E8081818180807F7E7D",
      INIT_41 => X"80808180808080818180808181808080808080808080808080807F7F80807F7F",
      INIT_42 => X"7E80818181828584828080807F7F7F7F7F7F7F7F7F80807F80807F7F7F808080",
      INIT_43 => X"7F7F8080808080807F7F7E7E7E7E7F808080807F7F7F7E7E7E8081818081817F",
      INIT_44 => X"8281818282808081807F7F80808080808080808080808080808080808080807F",
      INIT_45 => X"7F7F7F7F7F7F7F7F7F7F7F8080808080807F7F80808080818181818181818182",
      INIT_46 => X"80818181818181818182828281818180808180808080807F7F7F7F7F7F7F7F7F",
      INIT_47 => X"808080807F7F7F7F807F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F807F7F808080",
      INIT_48 => X"8080808080808080808080818181818181818181818181818181808080808080",
      INIT_49 => X"8080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4A => X"8080808080808080808080808080808081808080808080818180808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(10),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      I4 => addra(15),
      O => ena_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(11),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"807F7F80808080807F7F7F808181807F7F80808181807F7F8080808180807F7F",
      INIT_01 => X"807F7F8080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"808080807F7F80808080807F7F80808181807F7F7F808181807F7F8080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080807F80",
      INIT_04 => X"807F80808080807F7F80808080807F7F8080808080807F7F808181807F7F8080",
      INIT_05 => X"7F80808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"808080807F80808080807F7F7F808180807F7F8080808080807F7F8080808080",
      INIT_07 => X"808080808080808080808080808080808080808080807F80808080807F7F8080",
      INIT_08 => X"7F80808080807F7F80808080807F7F8080808080807F8080808080807F808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080807F80808080807F7F808080808080808080808080807F80808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"7F7F808080807F7F80808080807F8080808080807F8080808080807F80808080",
      INIT_0D => X"8181807F7F7F80818080807F7F8081808080807F7F80818180807F7F80818180",
      INIT_0E => X"808180807F7F808080808080807F8080808080807F7F7F80808180807F7F8081",
      INIT_0F => X"7F7F808181807E7F808180808080807F7F808181807E7F8081818080807F7F80",
      INIT_10 => X"80807F7F8081807F7E808181807F8081807F7F808181807E7F8081807F7F8180",
      INIT_11 => X"808080807F808181807F7E808181807F8081807F7F8081817F7E7F8181807F7F",
      INIT_12 => X"81808080807F7F808181807F7F8081807F7F8081807F7F8081817F7E7F808180",
      INIT_13 => X"8080818080807F7F7F8081817F7E7F8081807F7F8080807F7F8181807F7F8080",
      INIT_14 => X"7F7F8080808080807F7F808081817F7F7F8181807F808080807F808181807F7F",
      INIT_15 => X"807F7F808080808080807F7F808181807F7F808181807F808080807F80818180",
      INIT_16 => X"8080807F7F808080808080807F7F808181807F7F80818180808080807F808080",
      INIT_17 => X"80808080807F80808080808080807F7F808181807F7F808181807F8080808080",
      INIT_18 => X"8080808080807F8080808080808080807F808081807F7F80808180807F808080",
      INIT_19 => X"80808080808080807F8080808080808080807F808081807F7F80808080808080",
      INIT_1A => X"808080808080808080807F8080808080808080807F808080807F7F8080808080",
      INIT_1B => X"80808080808080808080807F8080808080808080808080808080807F7F808080",
      INIT_1C => X"808080808080808080808080807F8080808080808080808080808080807F8080",
      INIT_1D => X"8080808080808080808080808080807F80808080808080808080808080807F7F",
      INIT_1E => X"80807F808080808080808080808080807F7F8080808080808080808080808080",
      INIT_1F => X"808080808080808080808080808080808080807F808080808080808080808080",
      INIT_20 => X"80808080808080808080808080808080808080807F8080808080808080808080",
      INIT_21 => X"808080808080808080808080808080808080808080807F808080808080808080",
      INIT_22 => X"80808080808080808080808080808080808080808080807F7F80808080808080",
      INIT_23 => X"808080808080808080808080808080808080808080808080807F7F8080808080",
      INIT_24 => X"8080807F80808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080807F80808080808080808080808080808080808080",
      INIT_26 => X"80808080808080808080808080808080808080808080808080808080807F8080",
      INIT_27 => X"7F80808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"80808080808080808080808080808080808080808080808080807F8080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"808081808080808080808080807F80808081807F7F8080808080808080808080",
      INIT_2C => X"837E7A79797B8084878785827E7C7B7C7E8083848482817F7B797B8189867E7D",
      INIT_2D => X"8A857F7976777C8286898885817C7776797E84898B88837D7776777D82868A88",
      INIT_2E => X"8C8D89827B7674777D84898C89837D7875777C82888C8A847D7775767B82888B",
      INIT_2F => X"828B8F8E887F7671727780888E8F8A81797371757D868D8F8A82797473767E86",
      INIT_30 => X"767F878D8F8A82797372767D868C8F8B837B7471747B848B8F8E867D74717278",
      INIT_31 => X"73747982898D8D877F7773747980888D8D8881797473777E868D8F8A82797371",
      INIT_32 => X"7B7574767D848A8D8A837C7674767C83898D8A847D7773757A82898E8C867E77",
      INIT_33 => X"87817A75747980868B8C87807975757980868A8B87817B7675787D848A8C8983",
      INIT_34 => X"8B8A857F7975767B81878B8A857F7976777B80868A8985807A76767A7F858A8B",
      INIT_35 => X"83898B88837C7775777D83888B88837C7876787C82878A88847E7976777B8186",
      INIT_36 => X"7A7F858A8A86807A76767A7F85898A86817B7776797E84898A87827C7876787D",
      INIT_37 => X"76787C82878B89847E7876777C82878A89857E7976777B81868A8985807A7677",
      INIT_38 => X"7B7777797E84898A87827C7776797E84898A87827C7876787D83888A88837D78",
      INIT_39 => X"847F7977787B8086898885807A77777B8086898985807A77777A7F8589898681",
      INIT_3A => X"8886827D7877797D82878987837D7877787D83878988837E7977787C82878988",
      INIT_3B => X"85878785807B79797B7F84888885817B78787B7F84888886817C79787A7E8387",
      INIT_3C => X"7E82868786837E7A79797D81868887837F7A78797C81858887847F7B79797C80",
      INIT_3D => X"797B7F84868785817C79797A7E83878786827D79787A7E83878886827D7A797A",
      INIT_3E => X"7B79797D81858786847F7B79797C8085878784807B78797C8084878784807C79",
      INIT_3F => X"817D7A797B7E82858685827E7B797A7D81858786837F7A79797D81858886837E",
      INIT_40 => X"8683807C7A7A7C8083858684807C7A7A7B7F83868684817D7A797B7E83868785",
      INIT_41 => X"848685827F7C7A7B7D81848686837F7C7A7A7D8084868683807C7A7A7C808486",
      INIT_42 => X"7F83858684817D7B7A7C7F82858684817E7B7A7B7E82858685827E7B7A7B7E81",
      INIT_43 => X"7B7D8084858583807D7B7B7D8083858583807D7B7A7C8083858584817D7B7A7C",
      INIT_44 => X"7C7B7C7F82848584817F7C7B7C7E81848584827F7C7B7B7E81848585827F7C7B",
      INIT_45 => X"807D7B7B7D8083858583807D7B7B7D7F82858583807E7B7B7C7F82848584817E",
      INIT_46 => X"84817F7C7B7C7E81848584827F7C7B7C7E8083858482807D7B7B7D8083858583",
      INIT_47 => X"848583807E7C7C7D7F82848483817E7C7B7C7F81848583817F7C7B7C7F818384",
      INIT_48 => X"8082848482807D7C7C7E8083848482807D7C7C7E8082848483817E7C7B7D8082",
      INIT_49 => X"7D7F81838483817F7D7C7D7F81838483827F7D7C7D7E8083848382807D7C7C7E",
      INIT_4A => X"7C7C7E8082838482807E7D7C7D7F82848483817E7C7C7D7F81848483817E7C7C",
      INIT_4B => X"807C7B7C7E82848583807E7C7C7E808182838382807E7C7C7F8082838382807E",
      INIT_4C => X"83817E7C7C7D8082848482807E7D7D7E7F8181828282807E7D7C7D8082848582",
      INIT_4D => X"838483807D7B7C7E81848483807F7E7D7E7F8081818382817F7E7D7D7E818384",
      INIT_4E => X"80828484827F7C7C7D7F82838382807F7D7D7E7F8181828281817F7D7D7D7F82",
      INIT_4F => X"7D7F81828483817E7C7C7D80838483817F7E7D7E7F808181828281807E7D7D7E",
      INIT_50 => X"7E7D7D8081838382807D7C7D7E81838382807F7E7E7F7F818181828181807E7D",
      INIT_51 => X"807F7E7D7E80828383817F7C7C7D7F828383817F7E7D7E7F808181818181817F",
      INIT_52 => X"8181807F7E7D7F81828382817E7C7D7E80838383817F7E7D7E7F808181828181",
      INIT_53 => X"818181807F7E7D7E8081838382807D7C7D7F81838382807F7D7E7F8081818181",
      INIT_54 => X"8181818181807F7E7D7F80828383817F7D7D7D80828383817F7E7E7E7F808181",
      INIT_55 => X"80818181818080807F7E7E7F81828382807E7D7D7E81828382807F7E7E7F7F80",
      INIT_56 => X"7F7F808181818181807F7E7E7F80818382817F7E7D7D7F81838381807F7E7E7F",
      INIT_57 => X"7E7E7F7F808181818181807F7E7E7F80828382817F7D7D7E80828382817F7E7E",
      INIT_58 => X"807F7E7E7F808181818180807F7F7E7E8081828281807E7E7D7F81828282807F",
      INIT_59 => X"82817F7E7E7F7F808181818180807F7E7E7F80818282817F7E7D7E7F81828281",
      INIT_5A => X"828281807F7E7F7F80808181818080807F7E7E7F80828282807F7E7D7E808282",
      INIT_5B => X"8081828281807F7E7F7F808081818180807F7F7E7F8081828281807E7E7E7F81",
      INIT_5C => X"7E7F80818281817F7F7E7F7F808081818180807F7E7E7F80818282817F7E7E7E",
      INIT_5D => X"7E7E7E7F81818281807F7F7F7F808081818181807F7F7E7F8080828281807F7E",
      INIT_5E => X"807F7E7E7F8081828181807F7F7F7F808081818080807F7F7E7F808182828180",
      INIT_5F => X"8181807F7E7E7F80818281807F7F7F7F80808081818080807F7F7F7F80818181",
      INIT_60 => X"81818181807E7E7F8081818181807F7F7F7F808081818180807F7F7F7F808081",
      INIT_61 => X"7F80818181807F7E7E7F8081818180807F7F7F7F808081818080807F7F7F7F80",
      INIT_62 => X"7F7F8080818181807F7E7F7F80818181807F7F7F7F808080818180807F7F7F7F",
      INIT_63 => X"7F7F7F8080818181807F7F7F7F8080818181807F7F7F7F808080818080807F7F",
      INIT_64 => X"807F7F7F7F8080818181807F7F7F7F80818181807F7F7F7F8080808080808080",
      INIT_65 => X"8080807F7F7F7F8080818180807F7F7F8080818181807F7F7F7F808080808080",
      INIT_66 => X"8180808080807F7F7F80818181807F7F7F7F8080818180807F7F7F7F80808080",
      INIT_67 => X"80808080808080807F7F8080818181807F7F7F7F80818181807F7F7F7F808080",
      INIT_68 => X"8080808080808080808080808080808180807F7F7F8080818181807F7F7F8080",
      INIT_69 => X"808080808080808080807F7F7F8080818080807F7F7F808080818180807F7F7F",
      INIT_6A => X"7F7F7F7F80818180807F7F8080807F7F80808181807F7F7F7F80818180807F7F",
      INIT_6B => X"807F7F80808080808080808080807F7F80808080808080808080808080808080",
      INIT_6C => X"8080807F7F7F7F80808180807F7F808080808080808080807F7F7F7F80818180",
      INIT_6D => X"8181807F7F7F80808080808080808080807F7F80818181807F7F7F8080808080",
      INIT_6E => X"8080818180807F7F7F7F80818181807F7F808080808080808080807F7F7F7F80",
      INIT_6F => X"7F7F80818181807F7F7F808080808080808080807F7F80808181807F7F7F8080",
      INIT_70 => X"7F8080808080808080807F7F7F8080818180807F7F8080808080808080807F7F",
      INIT_71 => X"80807F7F7F80808181807F7F7F808080808080808080807F7F8080818180807F",
      INIT_72 => X"80807F7F7F80808080808080807F7F7F8080808080807F7F8080808080808080",
      INIT_73 => X"80808080807F7F808080818180807F7F8080808080808080807F7F7F80808081",
      INIT_74 => X"8080808080807F8080808080808080807F7F808080808080807F808080808080",
      INIT_75 => X"7F7D837F7E847F7D847E7D847F7D85807C837F7D82807F8180808080807F8080",
      INIT_76 => X"7D7F837D80837D80827C80827D81827D82827D81817C82817D83817D82807D83",
      INIT_77 => X"7C81817D82817D83817D82807D82807D83807E837F7D837E7E837E7F837E7F83",
      INIT_78 => X"7E837F7E827F7E837E7F837E7F837D80837D80837D81827C80827D81827D8182",
      INIT_79 => X"80837D80827D81827D81827D82817C81817D82817D83807D827F7D837F7E837F",
      INIT_7A => X"83807D83807D83807D837F7E837F7E837E7E837E7E837E7F837E7F827D80837D",
      INIT_7B => X"837E7F837E7F827D7F837D80837D81837D80827C81827D81827D82817C82817D",
      INIT_7C => X"7F80827F7F82807E82807D82817C82817D83807D83807D837F7E837F7E827E7E",
      INIT_7D => X"8080808080808080807F7F808080807F80808080807F80807F818080817F7F81",
      INIT_7E => X"807F8080808080808081807F80807F8080808080808080808080808080808080",
      INIT_7F => X"7577858D827577848E847777838C857573818F87777883897B7B877C81808180",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"808080808080808080808080808080807F7F808180808080808080807F808080",
      INIT_1E => X"808080808180807F80808080808080807F808080807F80807F7F7F8080808180",
      INIT_1F => X"80808080808080808080808080807F7F7F808080808081808080808080818081",
      INIT_20 => X"808080807F808181807F808080807F8080808080818180807F7F808080808080",
      INIT_21 => X"7F7F7F808182818180808080808282818180808080807F808080807F807F7F7F",
      INIT_22 => X"81807E7C7B7B7D82878786827F7E7E7E7F848A8E8D867F7A7A7A7A7A7B7C7E7E",
      INIT_23 => X"838484817E7A78797E83888A8884817E7C7C7E858C908E857D76757474787B80",
      INIT_24 => X"7D838485817E7B787A7E868A8C8B87837D7A787F8993958B827877737171767E",
      INIT_25 => X"7D7F808183817F7A7A7D83898A8C8988817B7777838C968E857B787873717076",
      INIT_26 => X"7B7C7F818484827E7B7D82888B8A8786827E7979828B918A827A797873727278",
      INIT_27 => X"7D7F7E818386827D7A7D83888B8B8A88837C7778838C91898078797875747378",
      INIT_28 => X"7F80808284837F7B7D818587898B8B88807A777E868F8C857C797A767371757B",
      INIT_29 => X"81808082817F7B7D83888987878A8C877E7577818E90887F787B77757071777D",
      INIT_2A => X"7F838684807D7F83878687898C8E887F7679818D8C857D7A7D79736E6E767D81",
      INIT_2B => X"848584817E8083868686898C8C867E777B848D8B8278767978757172787C7C7D",
      INIT_2C => X"837E7D7D8284848485898C8C837A737B87918E83767474767674777A7D7D7F81",
      INIT_2D => X"7C7C8085858484878B8C857C767D87908C84797979787574767B7C7C7D818485",
      INIT_2E => X"8184868587888D8A847B7A818B928A8077797B7C777372777D7F7F7E8082817E",
      INIT_2F => X"85868B8F8F887D777D87918E877C79797A78757274777B7E808181807E7C7C7D",
      INIT_30 => X"8C8C88807D7F888E8D877F7C78787676767577787D7F8181807E7C7B7B7E8183",
      INIT_31 => X"82888F8D877F7F7D7B797876777776777A7D7F808182817E7B7A7D8284858587",
      INIT_32 => X"807F7F7D7B787677797979797A7B7E808182817F7C7A7C818485868789888480",
      INIT_33 => X"7677797A7A7978797A7D818383817E7B7C7F82818082878C8B847D7F86908F89",
      INIT_34 => X"7877797C8182807E7D7E7E7F7F81818284888C8A867E80869190897F7C7E7C79",
      INIT_35 => X"817F7E7E80838686848181868B8A837A7C8592968E8077787A7D7B7878797B7A",
      INIT_36 => X"85848383878B8882797B828E8F8B807D7A79787879797A797A7979787A7D8082",
      INIT_37 => X"757B87928E877C7D7D7C79757474787B7E807E7C78787B818483838384838384",
      INIT_38 => X"77787977787C7F7F7C7A7A7D7F7F7E80828685817D7B7F84888583858B8C857A",
      INIT_39 => X"7E7B787A7D8386848280817D7D7D82848585898C8B8379787E8E9390847C7775",
      INIT_3A => X"7B797C83848484898B897F75768293968D7D797A7B7A79797A7A7C7D7C7D7E80",
      INIT_3B => X"7E8C92918683807A7575787B7D7D7C7B7B7C7E7F7F7E7E7E7E7E7E7F84878781",
      INIT_3C => X"77797D7E7E7F807F7D7A7B7E80818185898A847B777B82848483858787807877",
      INIT_3D => X"7F828686807B7B8387858080888D897A71768A9995877C7E7F7E7A7B7C7C7B78",
      INIT_3E => X"758092938E7F7C7B7B7D7D7D7B7D7E7F7C7A7D7E7B77787E82807B787C818381",
      INIT_3F => X"797A7D807F7D7B7E83827F7B7B7E8182838686837D7B7E8486848286898A8075",
      INIT_40 => X"85847F7C7F848584828688867D7678828F908A7E7E7C7C7D7F7E7D7B7B7C7D7C",
      INIT_41 => X"837C7F7C7C7F81817D7A7C7D7E7C7A7B7D7F7D7A797D81817D797B7F83838384",
      INIT_42 => X"7D7D7F81817E7A7B7C7F7F81858685817E7B808387848688898476737B8D9490",
      INIT_43 => X"82858284888B867976788B928F857D81807E7E7C7D7C7C7A7C7F7F7C787A7C7D",
      INIT_44 => X"7E7A7A7B7D8080807E7C7A7B80807F7E7B7E7D7E7B7C7F817F7F8489877F7B7D",
      INIT_45 => X"7D80827F7F7F8487837D7C81858484888C8579747B8E9390817D7E7D7C7C7E7F",
      INIT_46 => X"887D7D797A7D7F807E7C7C7B7D7E7F7F7E7F8181807E7D7E7D7C7D7E7F7E7C7C",
      INIT_47 => X"7E7D7D7D7E807E7D7A7B808284818183827F7C7F8588878386847F7A79878F93",
      INIT_48 => X"7D7B828B908B7E7D7C7C8081807B7A7B7D7D7E7F7F7E7D7D7F81828181807E7D",
      INIT_49 => X"7E7D7D808181807E7D7C7F7F7F7E7A7B7F83838383837F7A7B81888C88858280",
      INIT_4A => X"8284817C8088908B807B7B7F7F807E7D7D7C7B7B7E8282807B797D818480817F",
      INIT_4B => X"7F7F807E7D7E81827F7F7D7E7F7F807F7E7D7E8081818181827F7C7E83888682",
      INIT_4C => X"82838180848889848180807E7D7E7E7D7C7C7C7C7E7E7F7F7F7F7F7F7F828180",
      INIT_4D => X"80807F7E7E8080807F807F7F7F7E7E7E7F7F818182807F7F807F7F8185868380",
      INIT_4E => X"828283858685837F7F7F7E7E7E7F7E7D7D7D7B7C7D7F7F7E7F80807F8182817F",
      INIT_4F => X"807F7E80807F7F80807F7E7F7F7E7E7F80808181807F7F7F8081838584828282",
      INIT_50 => X"838586868481807F7E7D7D7E7E7D7D7C7C7C7D7E7F7F7F807F7E7F8181808080",
      INIT_51 => X"7F80807F7E80807F7E7E7F7E7E7E7F7F7F808080808080818384858483838282",
      INIT_52 => X"84848482807F7E7E7E7D7D7D7C7C7C7D7D7D7E7E7F80807F808182818080807F",
      INIT_53 => X"80807F7F7F7E7E7E7F7F7E7F7F7E7E7F80808081818181828283848584848483",
      INIT_54 => X"8482807F7F7E7D7E7D7D7D7D7D7D7D7E7E7F8080808181818080808080808080",
      INIT_55 => X"7F7F7E7E7D7E7E7E8080807E7F7F7E7F80828182838281818283828586848282",
      INIT_56 => X"817F7F7F7F7E7D7D7C7D7D7D7E7E7D7E7E7F7F81828182818180807F80808180",
      INIT_57 => X"7F7F7E7E7E7F807F7F80807F7E7F7F8081828282828281818383838485848282",
      INIT_58 => X"7E7E7E7F7E7F807F7F807F7F80807F7F80818181818180807F7F7F7F7F7F7F7F",
      INIT_59 => X"7D7E7F80818181807F7F7F7F81838484858583828281818081807F7F7F7E7E7E",
      INIT_5A => X"7C7D7D7E7F7F7F7F7F7F7F7F7F808182828180807F7E7F7F80818180807F7F7E",
      INIT_5B => X"7E7F7F7F8081808081808080818282838483838382818281808181807F7E7D7C",
      INIT_5C => X"7F8080818181808080807F80808080808080807F7F7F7F7F7F7F807F7F7F7F7E",
      INIT_5D => X"808182838384848381818180818180807F7F7E7E7E7F7F7F808080807F7F7F7F",
      INIT_5E => X"80808080808080807F7F7F7F7F7F7F7F7F7F7E7E7E7F7F8080808080807F7F80",
      INIT_5F => X"8180807F7F7F7E7F7F7F7F7F807F7F807F7F7F7F7F7F80808080808080808080",
      INIT_60 => X"8080807F7F7E7E7E7F7F7F8081818080807F7F80808182848484848281818181",
      INIT_61 => X"808080807F7E7E7D7D7E7E7E7E7E7F7E7F7F7F7F808181818181807F80808080",
      INIT_62 => X"7F7F7F7E7E7F7F7F808080808080808080808080818282838483838382828180",
      INIT_63 => X"8080808080807F7F7F7F7F7F7F8080808080808080807F808080808080807F7F",
      INIT_64 => X"7F7E7F808081828383838483828181818080807F7F7F7F7F7F80808080808080",
      INIT_65 => X"7E7E7E7E7F80808181818181818080808080807F7F7F7F7F7F7F7F8080807F7F",
      INIT_66 => X"7F80807F8081828282848483848381818080807F7F7F7E7E7E7E7E7E7E7E7E7E",
      INIT_67 => X"807F7F7F7F7F80808080808080807F7F7E7E7E7E7E7F8080808081808080807F",
      INIT_68 => X"7F7F7F80808181818281818281818080807F7F7F7F7F7F808080808080818080",
      INIT_69 => X"7F7F7F7F7F7F808182828384838383828080807F7F7F7F7F7F7E7F7F7F7F7F7F",
      INIT_6A => X"8081808080808181808080807F7F7F7E7E7E7E7E7E7F7F808080818181818080",
      INIT_6B => X"81828282828383838283828180807F7F7E7E7E7E7E7E7F7E7F7F7F7F7F7F8080",
      INIT_6C => X"80808080807F7F7F7F7F7F7F7F7F7F8080808080808080808080808080808080",
      INIT_6D => X"80808080808080808080808080807F7F7F7F7F7F7F7F80808080808080808080",
      INIT_6E => X"80807F808080808081818181828181828281818181807F7F7F7F7F807F7F8080",
      INIT_6F => X"8080808080808080808080807F807F7F7F7F7F7F7F7F7F7F7F80808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"808080808080808080808080808080807F808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"808080808080808080807F808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080807F80808080808080808080808080808080808080808080808080",
      INIT_7C => X"80808080808080808080808080807F8080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra(15),
      O => ena_array(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(13),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(14),
      O => ena_array(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"80808080808080808080808080808080808080807F807F808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080807F807F8080",
      INIT_51 => X"7F7F7F7F7F7F7F7F808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"807F80807F808080807F7F7F7F7F7F7F7F80808080818181808080807F80807F",
      INIT_54 => X"8080807F7F808080808181808080808080808080808080808181808080808080",
      INIT_55 => X"80807F80808080808080808080808080808080807F80807F807F7F8080807F80",
      INIT_56 => X"8180807F7F7F7F807F8080808180807F80807F807F807F7F7F7F808080818080",
      INIT_57 => X"7E7E7E7F7F7F7F80808080808080808080808080808080808080808080818181",
      INIT_58 => X"7D7E7D7D7D7C7B7C7D7D7E8082848686878886858382817F807F7F7F7F7E7E7F",
      INIT_59 => X"80808183818181817F7F808182838789898B8B8A8784827C7A7979787A7A7B7C",
      INIT_5A => X"84848483827F817F80808387878D8E8D8A89857D7C7977767574747679797C7E",
      INIT_5B => X"817F80818587878E8E8D8988847B7C7A7878777675767879797A7C7D7F818285",
      INIT_5C => X"8B90908E8989807A79767675757677777A7A7B7D7D7E7F83828484848281817D",
      INIT_5D => X"7878767876777779797A7B7B7E7C7E7F82838486858482837D7D7E7C7E808688",
      INIT_5E => X"78787B7A7A7C7D7E8084828586858583827F7F7F7E7F8186868B8F8E8A87887B",
      INIT_5F => X"7B7F7F828687878687827E7D7D7B7C8384898E8F8C898B7C7A7A767978787879",
      INIT_60 => X"847F7E7E7A7B8180858B8E88888B7D7D7D7A797C7B787A7C7C7D7D7D7D7C7B7B",
      INIT_61 => X"8D878C887E817D7D7979787478797A7C7E8180807E807D7B7E7E808386868686",
      INIT_62 => X"79787A79797C7F8082848382807F7E7B807F8283858683817F7F7B7E8182878C",
      INIT_63 => X"7E807F7F828383848584807E807E7B808383888C8C868B867B7D7C7A7A7B797A",
      INIT_64 => X"79798080868C918D8A8C7E7B7B78797A7A797B7B7C7A797B7B7D7F8182818280",
      INIT_65 => X"7876797B7A7D7E7B7B7B7A7D7F7F82838383807D7E7E7C808484868885827F7D",
      INIT_66 => X"8182827F7F7F7D7F81838485878382807D7A7E8080878C8D8C8E88817F7B7877",
      INIT_67 => X"7D797C7F7D848E8B8A9188827F7D7C777878797D7D7F7D7D7C797A7C7B7E8081",
      INIT_68 => X"797A7B7D7F8181807F7D7E7D7C7F817F8282817F7F7E7C7D8182838688838282",
      INIT_69 => X"7F7E7A7D81808387888484847D7C7E807F838D878691837F807D7E7D7B7A7979",
      INIT_6A => X"7D7B7B7D7B7B7D7C7C7C7C7B7D8080818381817F7E7D7A7B7D7E80808382827F",
      INIT_6B => X"7C7E7F818281807F807D7C7F818285878681857F7A7E7F7F82898C878D8A7E80",
      INIT_6C => X"86808180807C7D7C7B7B7C7E7E7E8081807F7F7F7E7F8080828281807E7C7C7C",
      INIT_6D => X"7E7D7D7E7E7F80807F80807F7E7D7F7F818384838385807E8080808087878489",
      INIT_6E => X"7F7E7E7D7C7D7E7E7E807F808281808080807F7F7F7E7F7F7F80818180807F7E",
      INIT_6F => X"80818081817F7E8080808184848283817F7E7F8080828786848785807F807E7F",
      INIT_70 => X"7F7F7F7F7E80808081817F7F7F7E7E7E7F808081818080807F7F7E7E7E7E7E80",
      INIT_71 => X"80807F7F7E7E7E7D7E7E7D7F818082828181808080808080808080807F7F7F7F",
      INIT_72 => X"7F7F7F80807F7E7E7E7E7F80808182828181807F7F7F7F818182868684868581",
      INIT_73 => X"80807F807F7F7F7F7F7F7F80808080808081807F7F7F7F7F7F7F7F7E7E7F7F7E",
      INIT_74 => X"808080808080808080807F7F7F7F7F7F80808081828281818181808080808080",
      INIT_75 => X"808080808080808080808080808080807F7F7F7F7F7F7F807F80818080818180",
      INIT_76 => X"807F80808080807F807F7F7F8080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"808080808080808080808080808080808080808080807F807F7F807F7F808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(14),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra(14),
      O => ena_array(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"7E7D8183817E7E81817F8081807F7F81817F7E80818080808080808080808080",
      INIT_0C => X"8081817F8081807E7E80817F7E7F8182818080807F8081807E7E80817F7F8281",
      INIT_0D => X"80808080808080808080808080808080808080808081807F8080807F7F80807F",
      INIT_0E => X"807F7F80808080808080807F80807F808080807F808080808080808080808080",
      INIT_0F => X"7F8081807F8081817F7F81817F7F80807F7F80807F808081807F8081807F7F80",
      INIT_10 => X"81807F7F81807F7F8181807F8181807F8081807F7F81807F808181807F81817F",
      INIT_11 => X"80808080808080807F8080807F7F80807F7F8081807F7F81807F7E8080807F80",
      INIT_12 => X"7F8080807F7F808080808081807F808080808080808080808080808080808080",
      INIT_13 => X"8081807F8081807F7F81807F808181807F81817F7F8081807F80818080808180",
      INIT_14 => X"7F7F80807F7F8080807F7F81807F7E8081807E7F82807E7F81817F7F81817F7E",
      INIT_15 => X"808080808080808080807F818080808080807F7F8081807F7F8080807F808080",
      INIT_16 => X"8080808080808080808080808080807F8081807F8081807F7F81817F80808080",
      INIT_17 => X"80807F8080807F8080807F8081807F8081807F8081817F7F808180808080807F",
      INIT_18 => X"8080807F808080807F7F80817F80808080808080808080808080808080808080",
      INIT_19 => X"7F8080807F808080807F808080807F80807F7F7F80807F8080807F7F8080807F",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080807F80808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080807F80808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080807F80808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"808080808080808080808080808080808080807F80807F7F7F80808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(16),
      I1 => addra(15),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(16),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(16),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080807F80808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080807F808080808080808080808080807F80808080807F8080808080808080",
      INIT_06 => X"80808080808080807F8080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"80808080808080808080808080808080808080808080807F8080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"80808080807F8080808080808080808080808080808080808080808080808080",
      INIT_0C => X"80808080808080808080808080808080807F8080807F80808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"80808080808080808080808080807F8080808080808080808080808080808080",
      INIT_10 => X"808080808080808080808080807F808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"7F7F808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808081808180808080808080807F807F808080807F8080808080807F7F7F",
      INIT_14 => X"80808080808080808080808080807F7F7F807F80808080808080807F80808080",
      INIT_15 => X"80808080808080807F808080808080808080807F808080808080807F807F8080",
      INIT_16 => X"8080818180808080808080807F7F7F7F7F808080808081818080808080808080",
      INIT_17 => X"808080808080808181807F80807F7F8080808080807F7F807F7F7F7F807F8080",
      INIT_18 => X"8181818181807F7F807F7F7F7F80808080808181818181818081808080807F7F",
      INIT_19 => X"87827F7E7D7D7D7D7D7C7D7C7C7D7E7F7F7F7E7F807F7F808181808181808082",
      INIT_1A => X"7B7A7C7D7D7D7E7F7F7E7F7F7F7F818283828282807F7E7E7F80828688888988",
      INIT_1B => X"7E7D7D808283848584817E7F7D7C7D848B8B8C8C8D88807E7C7A7A7B79797B7B",
      INIT_1C => X"7D81898C8B8D908C827F7D7C7B797979797A7A79797A7D7E7F8080818181807F",
      INIT_1D => X"787A7D7D7C7B7B7C7B7A7B7E7F8083848280807E7C7C8082848585847E7C7D7C",
      INIT_1E => X"86888786827C77797C7F83878985807F7C797982888C8F919386807C797A797A",
      INIT_1F => X"857D76787F82838B9495868282807B77787576797C7E7E81817E7A78787A7D81",
      INIT_20 => X"7B79767679797A7F8082817E7B79787A7C8285888B857F7C7A7B7C8084888785",
      INIT_21 => X"777D81868B8B857E7B7B7A7D848683838982787881848487909482808181807E",
      INIT_22 => X"887A72808582888F9789797F807E807F807D797A7A7777787E8082817E7D7A77",
      INIT_23 => X"7E7D7B7D7C7978797D7D8083807D77787B7D81888C8680807C787A8388858389",
      INIT_24 => X"7D848B8983827E7A797F878685878780747A8483868793907D7E7D82817C7B7D",
      INIT_25 => X"8584858992877B7B7E82827C797C7D7C7C807F7B78777A7C7F8383817B7A7A7A",
      INIT_26 => X"7C7A7877797F8385837E7A7978797F878C8983817B797A8287858689837C787F",
      INIT_27 => X"817E797A7C8387858687827A79828384868F91817C7D8181807A7A7D7D7E7F7F",
      INIT_28 => X"897C7D7F83817C797B7B7A7D7F7E7B7B7A787B8184837F7D7B7B797C84898A85",
      INIT_29 => X"7F83827F7C7B7C797B81868984828079797B8286848588847D78808684858A94",
      INIT_2A => X"84848888847C78808483868B93897C7C8083807F7C7B7B797D807F7C7B7B7A7A",
      INIT_2B => X"7D7B7B7A787B7F817D7B7A7A7B7E8082817E7B7B7B7C8185898882807B797C80",
      INIT_2C => X"797B7E8588888682807B7B7F8486858987807A778182838A8D92847C7C7E827E",
      INIT_2D => X"7D8282878D918C7F7D7D7F7F7D7C7B7D7B7A7D7E7F7B797A7B7E8082827E7D7A",
      INIT_2E => X"7E7E7C7C7D80807E7C7C7C7B7A7D8184858484817F7D7E828383838687817B79",
      INIT_2F => X"7F80848784858586837C7B7B8184848A8D8E897E7D7B7D7D7F7F7E7D7C7A7A7C",
      INIT_30 => X"7E7D7D7E7F7F7E7D7C7A797A7C7D7E7D7E7E7D7B7C7A7C7D808281828181817E",
      INIT_31 => X"7D7C7C7E807E7E7F8283808081848582818283827D7C7E828586898C8A88827F",
      INIT_32 => X"858787878686868381807F7F7E7F7E7D7E7E7E7E7D7D7E7E7D7D7E7C7C7C7D7E",
      INIT_33 => X"808080807E7D7D7C7C7B7C7E7F7E7E7E7F7F8081818181818180808080818284",
      INIT_34 => X"8483838384848483838282818080808080808080807F7F7F7F7E7D7D7D7E7E7F",
      INIT_35 => X"7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F80807F80818182828383",
      INIT_36 => X"828383838484838382828281808080808080808080807F7F7E7E7E7E7E7F7F7F",
      INIT_37 => X"7F7E7E7E7E7E7E7E7E7E7F7F7F7F7F7E7E7F7F7F7F7F7F7F8080808181828283",
      INIT_38 => X"828282828382828181828281818181818080808080808080807F7F7F80807F7F",
      INIT_39 => X"7F7F7F7F7F7F7F7F7E7E7E7E7F7F7F7F7F7F7F7F7F80807F7F80808080818182",
      INIT_3A => X"82828282828282818181818180808080807F7F7F8080808080808080807F7F7F",
      INIT_3B => X"807F7F7F7F7E7E7F7F7E7E7E7F7E7E7E7E7F7F7F7F8080808080818181818182",
      INIT_3C => X"82828282828282828282818180808080808080808080807F7F7F7F7F80808080",
      INIT_3D => X"7F7F7F7F7E7E7E7E7F7F7F7F7E7E7E7E7E7E7F7F7F80807F7F7F7F8080808182",
      INIT_3E => X"8080808081828180818183838383848483807F80808080808080808080808080",
      INIT_3F => X"7F7F7F7F7E7E7E7E7E7E7E7F7E7E7E7E7E7E7E7D7E7E7E7F7F808080807F7F7F",
      INIT_40 => X"808080807E7E7F818281828383817D7E81838484878988847F80807F7F7F8080",
      INIT_41 => X"7F7F7E7E7E7F80807F7D7D7D7C7B7B7C7E7F7F8080807E7E7D7D7C7D7E808080",
      INIT_42 => X"7E7D7E7F8081807F7E7E7E7C7C7F818584848483827D7C7E828585878B8B8881",
      INIT_43 => X"83868A8B888280807E7E7F80807F7E7E7E7D7C7B7C7C7C7D7E808081807F7E7D",
      INIT_44 => X"80807F7E7D7C7D7E7E7F818382807F7E7E7C7B7D808484848484827E7C7E8184",
      INIT_45 => X"837E7C7D818385888B8B8781807F7E7E7F8080807F7E7D7C7C7B7C7C7C7D7F80",
      INIT_46 => X"7C7B7B7C7F7F7F8080807F7D7D7D7E7D7F81828280807F7C7C7C808384858586",
      INIT_47 => X"8484848486847F7D7F848484868A8B86808081817F7F7D7C7C7C7D7E7F7E7D7D",
      INIT_48 => X"7E7F7F7E7E7D7C7C7D7E7F7F818282807F7E7E7E7D7D8081808080807D7B7C80",
      INIT_49 => X"7E7D7D80848585848482807F81858586888988827F7F8080807F7D7C7B7B7B7C",
      INIT_4A => X"7C7C7C7D7E7E7F7F7F7D7C7B7C7D7F80818182817E7D7D7D7D7E7F828281807E",
      INIT_4B => X"807F7E7D7C7E838585848484807E7F838585888A8A857D807F7F7E807F7D7C7C",
      INIT_4C => X"7E7D7C7B7C7C7D7F8180807F7E7D7C7D7F80818182807F7D7D7D7D7E7F818281",
      INIT_4D => X"817F7F7D7C7D808585848484827E7E80858686898B8A837F7F7E7E7E7E7E7E7E",
      INIT_4E => X"7C7C7C7D7D7D7E808081807F7E7E7E7E7F80818180807F7E7C7C7D7E7E808182",
      INIT_4F => X"7E7D7D7F7F81848686848483807E80848686898A8A827F7F7F7E7D7D7D7C7D7D",
      INIT_50 => X"7C7C7C7D7F80818080807F7E7D7E7E7F808180807F7F7E7C7C7E7F8080818280",
      INIT_51 => X"7E7F8183838382838280808184868788898783808080807F7E7E7D7D7C7D7D7C",
      INIT_52 => X"7D7E7F8080808080807F7F8080808080807F7D7C7C7D7E7F7F808081807E7D7D",
      INIT_53 => X"82828181808082838485878887858482818080808080807F7E7D7C7B7B7C7C7D",
      INIT_54 => X"7E7E7E7F7F808081818180807F7F7E7E7E7F7F7F7F807F7E7D7D7E7E7E7F8182",
      INIT_55 => X"82828283838384848484848483828181818080807F7E7D7D7D7D7D7D7D7E7E7E",
      INIT_56 => X"80808080808080807F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F8080808182",
      INIT_57 => X"80808080807F7F7F7F7F7F7F7F8080807F7F7F7F7F7F7F7F7F7F808080808080",
      INIT_58 => X"7D7D7D7D7D7D7D7E7E7E7E7F7F80808181828283838384848484848483828180",
      INIT_59 => X"83838281807F7F7E7E7E7E7E7E7E7E7F7F7F7F808080808080807F7F7F7E7E7E",
      INIT_5A => X"7E7D7D7C7C7C7C7C7C7D7D7E7E7E7F7F80808181828283838484848484848483",
      INIT_5B => X"7E7D7D7D7D7D7E7E7E7F7F7F8080808081818181828282828181818180807F7F",
      INIT_5C => X"7D7D7E7E7F808081828283848485858585858685848383828180807F7F7F7E7E",
      INIT_5D => X"7D7D7D7D7E7E7E7F7F80818181828281818180807F7E7D7D7C7C7C7C7C7C7C7C",
      INIT_5E => X"7D7D7D7E7F7F80818282838484858586858585848483838180807F7E7E7E7D7D",
      INIT_5F => X"7F7F8080808181828282828282828282818180807F7E7E7D7D7C7C7C7C7C7C7C",
      INIT_60 => X"848585858686868584848382818080807F7F7F7E7E7E7E7D7D7D7D7D7E7E7E7F",
      INIT_61 => X"82828181818180807F7F7E7D7D7D7C7C7C7C7C7C7D7D7D7E7E7F7F8081818283",
      INIT_62 => X"8281818080807F7F7F7F7E7E7E7E7E7D7D7D7D7E7E7F7F7F7F80808081818181",
      INIT_63 => X"7E7D7D7D7C7C7C7D7D7D7D7D7D7E7E7F7F808182838484858586868686858483",
      INIT_64 => X"828180807F7E7E7E7E7E7D7D7E7E7E7F7F7F80808181818181818180807F7F7E",
      INIT_65 => X"7E7D7D7C7C7C7C7C7C7C7D7D7E7E7F8080818182828384858585858584848383",
      INIT_66 => X"7F7F7F7F7F7F7F7F7F7F80808080808081818181828282828282818180807F7F",
      INIT_67 => X"8080818283838484848484848483838281818080808080807F7F7F7F7F7F7F7F",
      INIT_68 => X"7F7F80808080808080807F7F7F7E7E7E7D7D7D7D7D7D7D7D7D7D7E7E7E7F7F7F",
      INIT_69 => X"7F8080818182828283838484848484838383828181807F7F7F7E7E7E7F7F7F7F",
      INIT_6A => X"808080818181818181818181818080807F7F7E7E7D7D7C7C7C7D7D7D7E7E7F7F",
      INIT_6B => X"8080808181818181818181818180808080807F7F7F7F7F7F7F7F7F7F80808080",
      INIT_6C => X"80808080808080808080808080807F7F7F7F8080808080808080808080808080",
      INIT_6D => X"82828180807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F8080808080808080808080",
      INIT_6E => X"7F7F7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F8080808181818282838383838282",
      INIT_6F => X"8080808080808080808080808080808081818181818181818181808080807F7F",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"80808080808080808080808080808080808080808080808080808080807F8080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(17),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(13),
      I3 => addra(12),
      I4 => addra(16),
      O => ena_array(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(18),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      I4 => addra(16),
      O => ena_array(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"807F7F807E7F827E818180808080808080808080808080808080808080808080",
      INIT_2D => X"80808080807F80807F8080808080808080818080807F807F7F80807F81817F80",
      INIT_2E => X"81858283807E817E7E80807E81817C837F7F838080807F80817F80817F808080",
      INIT_2F => X"8081837F80817F808382818A80838C7C85837F7F7E7F7C7C7B7A7B7A7C7C8082",
      INIT_30 => X"8B8785827E7B7A7B7A7A7C7B7B7C7B7D7D7D7E817E81827F82817E8182808283",
      INIT_31 => X"7E7E8180808281818180807F807F808281828381827F7E7D7C7C7E8082868889",
      INIT_32 => X"8284838382807E7E7C7D7F80838788898A8786837E7D7C7B7A797A797B7B7A7E",
      INIT_33 => X"878786817F7D7C7B7A79797A7A7A7B7C7D7E7F808181828080807F7F80808283",
      INIT_34 => X"7E7E7F7F7F807F7F807E80808083828484848382827E7F7D7B7D7F7F8588868C",
      INIT_35 => X"83838382817F7E7E7D7D7F80838788898C8788857E7F7B7A7A7878797A7B7C7D",
      INIT_36 => X"8C8E8789847D7F7A7A7A787879797B7C7D7D7D7E7E7E7F7E7E80808181828384",
      INIT_37 => X"7C7E7D7D7E7C7D7E7D7F7F808283848584858482817F7D7B7C7B7C8182858B89",
      INIT_38 => X"85848482807F7D7C7D7D7F8284878B8A8E8B888881807B7A7B777878787A7B7C",
      INIT_39 => X"8C8C8688817F7B7D797979787A7A7A7C7C7C7C7D7D7B7D7C7D7E7F8182848485",
      INIT_3A => X"7C7D7C7C7C7A7B7B7C7E7F8183848684858482817F7E7C7C7D7E7F8385878C89",
      INIT_3B => X"8382817F7E7D7D7D7F7F8285858A8C898D8787847F7C7B7B797A79797B7B7B7D",
      INIT_3C => X"8A8386807B7D7B7A7B797A7B7B7B7C7C7B7C7B7A7B7A7C7C7E81828486868586",
      INIT_3D => X"7C7A7B7B7A7C7D7E808283848585848482817F7E7E7D7D7F80818786888E888B",
      INIT_3E => X"7F7D7E7D7D7E81818589868D8B898D8385817C7D7A7B7A797A7A7B7C7C7D7C7C",
      INIT_3F => X"7B7C7B7A7B7A7B7B7D7D7D7D7D7C7B7B7A7A7B7B7C7F80818484858684848181",
      INIT_40 => X"7B7B7D7F8083848486848483807F7E7C7D7D7D7F82828789888F8A898C818480",
      INIT_41 => X"7E80838489888A8E868B8780847C7B7C7B7B7B7B7C7C7D7D7E7D7D7C7B7B7A7A",
      INIT_42 => X"7C7C7D7F7E7F7E7E7D7B7B7B797B7B7C7F7F82838485858383817F7E7D7C7D7D",
      INIT_43 => X"848585848281807D7D7C7B7D7D7F8284868A898B8B88898582807C7B7B7B7B7A",
      INIT_44 => X"8B878A82817F7B7A7B7B7A7C7B7D7F7E80807F7F7D7C7B7A797B7A7C7E7F8283",
      INIT_45 => X"7D7C7A7A7A7A7B7C7F8183848585848481807E7C7C7B7B7D7E7F8485878C888D",
      INIT_46 => X"7B7E7F7F8584888C888E8B888C82847F7B7B797A787B7A7C7E7E808081807F7E",
      INIT_47 => X"7B7C7F7F80818281807F7D7C7B7A79797B7C7E8182838584848381807F7D7D7D",
      INIT_48 => X"84838381807F7D7D7C7C7D7F7F8584888C888F8B888C8283807B7B7A797A787A",
      INIT_49 => X"7D7D7C7B7A7A7A7A7C7D7E7F8180828180807D7E7A7B7A797B7B7E7E80828284",
      INIT_4A => X"7D7D8080818182828181807F7F7E7D7E7D7E807E8583868B868D8A888B838581",
      INIT_4B => X"8787868384807F7E7E7C7C7C7B7B7C7D7D7F7F808080807F7F7E7D7D7C7C7C7C",
      INIT_4C => X"7E7D7D7E7D7E7F80808181818181807F7F7E7E7E7D7E7F808182848487878789",
      INIT_4D => X"858885888785888383827F7F7E7E7D7D7C7D7C7D7E7E7F7F7F7F7F7F7F7F7F7E",
      INIT_4E => X"7E7D7D7D7D7E7D7F7F7F80808181808180807F7E7E7E7D7D7D7E7F7F82818485",
      INIT_4F => X"85848885868884868381837F7E7F7D7D7E7C7E7D7D7F7F7F807F80807F807E7E",
      INIT_50 => X"7F7E7D7D7D7D7D7E7E7E7F7F808081818181807F7F7E7E7D7D7D7E7F7F818283",
      INIT_51 => X"8284828585848783848481827F7F7F7E7E7E7E7F7F7F807F808080807F807F7E",
      INIT_52 => X"7F7F7F7E7E7E7E7E7E7E7F7F808081818281818180807F7E7E7E7D7E7F7E8180",
      INIT_53 => X"8284838584848682848280817E7E7E7D7E7D7D7E7D7E7F7F8080808180808080",
      INIT_54 => X"7F7F7E7E7E7D7D7E7E7E7F808081818181818180807F7F7F7E7F7E7E807F8181",
      INIT_55 => X"84868484848282807F7F7D7D7C7C7C7C7C7D7D7E7F8080828282838282828180",
      INIT_56 => X"7E7E7E7E7E7F80808181828282828181807F7F7E7E7D7E7E7E80808183828485",
      INIT_57 => X"7E7E7E7E7E7E7E7E7E7E7F7E7F7F7F808080818181828181818080807F7E7E7E",
      INIT_58 => X"818180807F7F7E7E7E7E7E7F7F8081828283838484838483828280807F7F7E7E",
      INIT_59 => X"7F808080818181818181808080807F7F7F7E7E7E7E7E7E7E7F7F808080818181",
      INIT_5A => X"80807F7F807F8080808081808181818181818181818080807F7F7F7F7F7F7F7F",
      INIT_5B => X"81807F7F7E7E7E7E7E7E7F7F7F7F7F807F808080808081818081808080808080",
      INIT_5C => X"8080808080808080807F7F7F7E7E7E7E7E7E7F80808182828383838383828282",
      INIT_5D => X"7F7F7F808080808080818181818081808080807F7F7F7F7F7F7F7F7F7F7F8080",
      INIT_5E => X"7E7E7E7F7F7F7F7F80808080808080808180818181818080808080807F7F7F7F",
      INIT_5F => X"8080807F7F7F7E7E7E7E7E7F7F8080818282838383838382828180807F7E7E7E",
      INIT_60 => X"80808080808080808080808080807F7F7F7F7F7F7F7F7F7F8080808080808080",
      INIT_61 => X"808080808080808080808181818181818181808080808080807F7F7F7F7F7F80",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"808080808080807F80807F7F7F7F7F8281808080808080808080808080808080",
      INIT_72 => X"808080808080807F7F807F7F7F80808182808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"807F8080808080807F808080807F808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080807F8080808080807F807F80807F807F8080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080807F8080808080807F808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080807F8080808080807F808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"7F80808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"808080808080808080808080807F808080807F8080808080807F808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(19),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(14),
      I2 => addra(16),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(20),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra(16),
      O => ena_array(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"7F7F7F8080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"7F7E7E7E7E7E7F7F7F7F8080808081818181808080808080807F7F7F7F7F7F7F",
      INIT_43 => X"7C7C7C7D7D7E7E7E7F7F7F80808181818282828383838383838382828181807F",
      INIT_44 => X"7F80808181828384848585868686858584838281807F7E7D7C7C7C7B7B7C7C7C",
      INIT_45 => X"868686858584838281807F7E7E7D7D7C7C7C7C7C7C7C7C7D7D7D7E7E7E7E7F7F",
      INIT_46 => X"7D7C7C7C7B7B7B7C7C7C7C7D7D7D7D7E7E7E7E7E7E7F7F808081828384858586",
      INIT_47 => X"7D7D7E7E7F7F7F7F7F80808081818283848485868686868585848382817F7E7D",
      INIT_48 => X"818182838484858687878787868685848381807F7E7C7C7B7B7A7A7A7A7B7B7C",
      INIT_49 => X"8887878685848381807F7D7C7C7B7A7A7A79797A7A7B7B7C7C7D7D7E7E7F7F80",
      INIT_4A => X"7E7C7C7B7A7A79797979797A7A7B7C7C7D7D7E7E7F8081828384848586878888",
      INIT_4B => X"79797A7A7B7B7C7D7D7E7F80808182838485868788888888878787868583817F",
      INIT_4C => X"7D7E7F808182828485868788898988878787868583817F7E7C7B7B7A79797979",
      INIT_4D => X"8485878889898989888786858482807E7D7B7B7A797979797979797A7B7B7C7C",
      INIT_4E => X"89888887858482807E7C7B7A797979797979797A7A7B7C7C7D7D7E7F80818283",
      INIT_4F => X"817F7C7B7B7A7A797878787879797A7B7B7C7C7D7E8081828384868788898989",
      INIT_50 => X"777676767677787979797A7C7D7E80828182848587888A8A8A89898887868583",
      INIT_51 => X"757778797A7B7D7F80818283838383838485868788898A8B8A898684817C7978",
      INIT_52 => X"7C7E7F7F81838383838484838485848587898A8A8A8886807E7B7A7979767575",
      INIT_53 => X"83848485858584848382828487898A8A8986807D7A7A787675757676797B7B7A",
      INIT_54 => X"868585848283858887898A8A847F7D7C7B7775737374777A7B7B7D7E7F7F8082",
      INIT_55 => X"84858785898989827F7D7C7B787673747578797B7B7D7E7E7F80828284838585",
      INIT_56 => X"8889817E7B7C7B7976737577797A7B7C7E7F7F80808282848385848686868482",
      INIT_57 => X"7C7B7977747577797A7B7B7D7E7F808182828484858486868583828384858488",
      INIT_58 => X"757678797A7C7E7F7F8182838283838584858485838183848684888989827E7C",
      INIT_59 => X"7B7D7F7F8082828181848485858685848183858685868A89857D7D7A7C797874",
      INIT_5A => X"82828181848484848888858182858686858A8A877D7C7C7D7B78747476767878",
      INIT_5B => X"828283868887828285868483878C8A827B7C7C7B777574767677787B7D7F8081",
      INIT_5C => X"87848283878683848C8D887D7B7C7D7A777575767677797C7E81828282808081",
      INIT_5D => X"878382878F8E857A7A7B7C787674777777787C7E7E8081828181808281828387",
      INIT_5E => X"8F897D7A7B7D7B777476777676797C7F7F8182827F7F80828183868987828285",
      INIT_5F => X"7C7C787675777676787B7D7E7F8081808081818181848787828284888683858D",
      INIT_60 => X"77777879797A7C7F828382818182828183858684838486878383888E8C847C7C",
      INIT_61 => X"7A7C7F818282818181818083858784818385878482848C8C887D7B7A7B797875",
      INIT_62 => X"83808180828284858783828386878582848B8D887E7A7A7B7978777677787979",
      INIT_63 => X"8185868783818386888381838D8E887C797A7C7B787776777778797A7C7D8182",
      INIT_64 => X"808387878180858F8F877A78797C79797778787878797A7C7F82838380818081",
      INIT_65 => X"81868D8C847C7A7A7A78797A7A7878787A7C7D7F80838382807F7E8185888681",
      INIT_66 => X"7877797C7A7A78797878797B7C7D7F8183838180808182858685828283868582",
      INIT_67 => X"7A797777787A7A7C7D818283808080807F81878987817F8388878180868F8E84",
      INIT_68 => X"7A7A7C7F828281808180808083878885818284888382828C8E8B7E79787B7B7C",
      INIT_69 => X"82808282807E81878986807F8489868281898E8D817A77797C7C7A787778797A",
      INIT_6A => X"858A8A857F7F82878482828B8D8A7E7A787A7A7B7A7A7878797A7B7A7C7F8383",
      INIT_6B => X"84847F8086918F877B79797B7B7C7A7A78787879797B7D8184848180807F7E7F",
      INIT_6C => X"887C79787A787A7B7C7A78787A7B7A7A7D8386837F7F81807F81878B88827E81",
      INIT_6D => X"7B7B7978797D7C7A797D8385827F8182817F81868A87827F8285847E7E859090",
      INIT_6E => X"7A7C808382818082807F7E83898A8681818485817E818B8F8C807B7A7B797879",
      INIT_6F => X"7E7E80878B8984818485867F7F828D8F8C807C7A7A7877787C7E7D79797B7D7B",
      INIT_70 => X"85878280818B8F8D837D797878787B7B7D7A79797C7C7A77797E8384807F7E80",
      INIT_71 => X"7B777A7778797C7F7D7A787B7B7B77797F8687827E7D7F7F7F80858A8A868283",
      INIT_72 => X"7B7A7D7C7B797C838786807D7E7F7E7D80878A8A84838385837E7F858F8D897D",
      INIT_73 => X"807C80817F7D80888B8982818386847F7E858E8F877E79797A7A7877797E807D",
      INIT_74 => X"83828782817F898E8E857E7C7979797979797B7C7D7D7C7B7B7C7C7B7E838684",
      INIT_75 => X"7A7B7A7A7879797A7C7E7D7A787A7C7E7D80808482807E81807F7C81878A8A83",
      INIT_76 => X"7C7E817E7D7D818484827F7F7D7E7E8285888987878485808080898E8C857F7C",
      INIT_77 => X"7F7E8083868787848483808183898B8882807F7E7C7C7A7777787A7C7D7D7C7A",
      INIT_78 => X"8C87807F7E7F7E7B7977797B7D7B7B7D7F7F7E7E7E7F7E7E7D80838482807E7F",
      INIT_79 => X"7D7D7D7E7F7D7D7E7E7C7D828584828080807F808184868684838583807F848B",
      INIT_7A => X"7F808181808285878683848686817F818B8F8B807C7C7D7E7C7B787878797A7C",
      INIT_7B => X"858D8B857C7E7E807F7C7A78787878797B7D7E7D7E7E7E7D7D7C7D7F82858583",
      INIT_7C => X"7B7C7E7E7D7D7D7D7D7E7D7E8083838381808181838284848683828285848182",
      INIT_7D => X"817F808384838284868480818584807E878D8C817E7F807D7C7C7A797979797B",
      INIT_7E => X"8A887F7F7E7F7E7E7D7D7B7A79797B7C7D7D7C7E7E807D7C7C7D7E7F80828584",
      INIT_7F => X"7E7D7C7C7D7E7D7B7C7F80808184858080808385838384868481818385828287",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(21),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(13),
      I2 => addra(16),
      I3 => addra(12),
      I4 => addra(14),
      O => ena_array(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8D7C707A8C8D7C717A8C8E7D717A8B8D7D72798A8E7F7177898E807377868D83",
      INIT_01 => X"7F8E8977717E8E8A78717E8D8C7A717D8D8C7A717C8D8D7B707B8D8D7A707B8C",
      INIT_02 => X"74738490857373848F857572828F887772818F887672818F897771808E897771",
      INIT_03 => X"8C7E747A888C7F7379888C7F7278888E807378878D837376878F837474868F84",
      INIT_04 => X"7E8D857C777A8B8C78738088897E727C8B897D747C89897E757B8A8B7E747A89",
      INIT_05 => X"7B777F8D85767A80888A78738489847C737E8E8578787C8A8B77758287897E72",
      INIT_06 => X"8C7D767E838883757A8887827A76858C7E787A808C84747A8486857975858B82",
      INIT_07 => X"8084887E748089847F787A8A887B7A7C838B7E747F86868275798A877C7B7984",
      INIT_08 => X"7A788586807E787F8A817A7D7F868779788384847F75808A827C7A7B88887979",
      INIT_09 => X"837F7D7984897D7A7E808783777D8583837C7784887E7D7C7F8982787D828485",
      INIT_0A => X"7C87857A7D7F81877E77818482827A7B88847D7E7B82897D7980818583777C86",
      INIT_0B => X"7B7F8083857A7A8582817F7981887F7D7E7D8585797C8382857F788186817F7B",
      INIT_0C => X"84807C7E8385817C7C8284807D7D8286807C7D8085817B7E8384827C7A81867F",
      INIT_0D => X"7D82847F7D7F83837F7B7D82837F7D7E83847F7C7D8183807C7E8384807C7C82",
      INIT_0E => X"7C7C8083827E7D8184817D7D7F83827E7D8184827E7C7F83827E7D8084837E7B",
      INIT_0F => X"84807C7D8183807D7E8284807C7D8183817D7E8284817C7C8083817E7E818481",
      INIT_10 => X"8083837F7D7E8182807E7F82837F7C7E8283807D7F83837F7C7D8283807D7E82",
      INIT_11 => X"7E7E8183817E7D8082817F7E8183817E7D7F82827F7E8083827E7D7F82827F7D",
      INIT_12 => X"82807F7F8183807D7E8082817E7F8183807D7D8082817E7E8183817E7D808281",
      INIT_13 => X"7F7D85817B818280807D7E8182807E7F82827F7D7E8182807E7F8282807D7E80",
      INIT_14 => X"7B7E837E82827B82847D807F7C84827C82817E857F7A83817E837E7C86827B81",
      INIT_15 => X"7E837F7B83817D827F7E857F7C827F7F847D7D85807F827C7F857E7E837E8284",
      INIT_16 => X"7E857F7E817C80857C7F847E82837A7F847E81817C82847C80807C83827C8282",
      INIT_17 => X"81827C83837B80817D83817C83827E827F7C84817C82807E857F7B82807F837D",
      INIT_18 => X"84807D83807F837D7D847F7E837E7F847D7E827D81847C7F847E80827B80847D",
      INIT_19 => X"827D81837C80847D80817C81837C81827D83817B81827D83807C84817C817F7D",
      INIT_1A => X"817C81827D82807D84807C827F7E847F7D83807E837D7E847F7E837E80847C7E",
      INIT_1B => X"80807F7E80818080808081807E807F80817F7F82807F817F7E82827D81827D81",
      INIT_1C => X"808180807F7F818180808080817F7F808080807F808180807F7F808180808081",
      INIT_1D => X"80808081807F7F808081807F8081807F7F7F808080808081807F7F808081807F",
      INIT_1E => X"818080808080807F7F80818080808080807F7F808080807F8080807F7F808080",
      INIT_1F => X"80808080808080807F7F7F80818080808080807F7F80808080808080807F7F80",
      INIT_20 => X"7F7F80808080808080807F7F8080808080808080807F80808080808080807F7F",
      INIT_21 => X"80807F8080808080808080807F7F80818080808080807F7F8080808080808080",
      INIT_22 => X"7F817F7F7F7F81808080808080807F8080808080808080807F80808080808080",
      INIT_23 => X"83807E837F7D837E7F847D7F847D7F837C7F847D7F847D7F847D7E837F7F827F",
      INIT_24 => X"837D80837D80837C80827D81827C81827C81817C83817C83807D83807C83807D",
      INIT_25 => X"817D82817D83807D827F7D83807E837F7E837E7E837F7F837E7E837E7F837D7F",
      INIT_26 => X"7E7E837E7E837E7F837E7F837D80837D80837D80827C81837D82827C82827C82",
      INIT_27 => X"7D80827C81827D82827D82817C82817D83817D83807D82807D837F7D837F7E83",
      INIT_28 => X"7D83807D837F7D837F7E837F7E837E7E837E7F837E7F837D7F837D80837D8083",
      INIT_29 => X"7F837D7F827D80837E81837D80827C81827C82827D82827D82807C83827E8280",
      INIT_2A => X"82807F807E7F807F81827F81817E7F817E7E83807F847F7D827E7D837E7F847F",
      INIT_2B => X"81818180807F7F7F7F8081818180807F7F7F7F8081818180807F7F7F7F808081",
      INIT_2C => X"8080818181807F7F7F7F808081818180807F7E7F8080818181807F7F7F7F8080",
      INIT_2D => X"7F808081828180807F7F7F7F8081818181807F7F7F7F80818181807F7F7F7E7F",
      INIT_2E => X"7F7F7F8080818181807F7F7F7F8080818181807F7F7F7F7F80818181807F7F7F",
      INIT_2F => X"807F7F7F808081818180807F7F7F7F8081818180807F7F7F7F8080818180807F",
      INIT_30 => X"8080807F7F7F808081818080807F7F7F808081818080807F7F7F7F8081818180",
      INIT_31 => X"818180807F7F7F7F8080818180807F7F7F7F808081818080807F7F7F80808181",
      INIT_32 => X"7D82837D82817C81807C82827D83827B81817B81827E82827E80807F7F7F8081",
      INIT_33 => X"7C82807E847F7E837E7D827E7F847F7F837D7E827D7F847E80847D80827C8082",
      INIT_34 => X"7E827D7F847E80837D80827C80827D82827D81817C81807C83827D83817C8280",
      INIT_35 => X"81817C81817D83827D82807C827F7D83807E837F7D827E7D827E7F847E7F837D",
      INIT_36 => X"847E7D837D7E837F80837E7F827D7F827D80837E80837C80827C81837D82827C",
      INIT_37 => X"837E81827C80817C81827D82817C81807C82817D83817D82807C827F7D84807E",
      INIT_38 => X"817E83817D827F7C827F7E84807E837E7E837D7E837E80847D7F837D7F837D80",
      INIT_39 => X"7E81807F82807E81817D80827E81837D80827C80827C82837D82817C81807C82",
      INIT_3A => X"7F7F7F808180808080807F7F7F808180808080807F807F8081818081807F817F",
      INIT_3B => X"807F7F80808080808080807F807F80818081807F80807F80808081808080807F",
      INIT_3C => X"8080807F7F80808080808080807F7F7F808080808080807F807F808080808080",
      INIT_3D => X"808081807F7F8080808081808080807F7F80808081808080807F7F8080818080",
      INIT_3E => X"807F8081817F7E7F8081807F808181807E7F8081807F808181807F7F80818180",
      INIT_3F => X"8181807F8081817F7E7F8181807F8081817F7E7F8181807F8081817F7E7F8181",
      INIT_40 => X"7F808181807F8081807F7E8081807F808081807F7F7F81817F7F8181807F7E80",
      INIT_41 => X"847C7D857F7E847E7F857E7C82807E827F7E8181807F7F8181807F808081807F",
      INIT_42 => X"847C80817C82837C81827D83817B82817D837F7D84807C827F7E847F7D847F7F",
      INIT_43 => X"807D84807C827F7E847F7D84807E837D7E857E7E837D80847C7E837E81837C81",
      INIT_44 => X"7E7F837E80837C7F837D81827C81847C80817C82837C81827D82807B82827D82",
      INIT_45 => X"7D82827C82827C82807B83817D82807D847F7C83807E847F7D847F7E837D7F84",
      INIT_46 => X"7C83807E837E7E847E7E827D7F847E7F837E7F837C7F847D80837C81837C8082",
      INIT_47 => X"80827C80847D80827C82827B81827D83817C83827C82807C83817D83807D837F",
      INIT_48 => X"827F7D817F7E84817C82807D837F7D847F7E837E7F837E7E827E80847D7F837E",
      INIT_49 => X"7F80807F807F808181807F808080807F7F818080807F81817E7F807F81827F80",
      INIT_4A => X"80808080807F7F7F8081817F7F808080807F8081807F808080807F7F80808180",
      INIT_4B => X"808080808080807F7F80818180807F80808080808080807F808080807F7F8081",
      INIT_4C => X"7F80808080808080807F80808181807F7F808080808080808080808180807F7F",
      INIT_4D => X"807F7F80808080808080807F7F818180807F8080808080808080808080808080",
      INIT_4E => X"8080807F7F80808080808080807F808181807F7F808080808080808080808080",
      INIT_4F => X"7F808080807F8080808080808080807F808180807F8080808080808080808080",
      INIT_50 => X"7C80827D81837D7F827F80817F808080807F808180807F808080808080808080",
      INIT_51 => X"7E837F7D837F7E837D7E847E7F837D7F837C80837D81837B81827C82827C8183",
      INIT_52 => X"80837D81827C81827D81817D82827D82817D82807C83817E837F7D83807D837F",
      INIT_53 => X"82817C83817C83807D84807D837F7E847E7E837E7E837E80837E7F827D80837D",
      INIT_54 => X"837E7F837E7F837D7F837D80837C80837D81837C81827C81827D82827C81817C",
      INIT_55 => X"817C81827D81827D82817C82817D82807D83807E83807E827F7E83807F837E7E",
      INIT_56 => X"807D827F7E837F7E837F7E837E7E837E7E837E7F837D7F837D80827D81837D81",
      INIT_57 => X"7E80837D7F837D80837D80827D80827D81827D81817D82817D82817D82807D83",
      INIT_58 => X"80808080807F7F808080808080807F80807F81807E81817E81817E80827D7F83",
      INIT_59 => X"807F80818080807F7F808080808080807F80808080807F80808080808080807F",
      INIT_5A => X"8080808080808180807F80808080808080808080808080808080808080807F80",
      INIT_5B => X"8081807F7F808081807F7F808080808080807F80808080808080808080808080",
      INIT_5C => X"7F80817F7F8080808080817F7F81807F8080807F81817F808080808080807F7F",
      INIT_5D => X"7F8C897878818B7D7B88798082837F807B7F8282817F7E7E807F81817F7D8181",
      INIT_5E => X"737B898B807378888C807577838D847475868D827478858C837879818A857774",
      INIT_5F => X"8B7E727B8B8C7C707B8E8C79707C8E8C79717B8C8A7B767C878980757A8A8B7C",
      INIT_60 => X"8489897A70818E857B747C8E8977767D898E7A6F818C857E747C8E8877787F85",
      INIT_61 => X"7574898C807976828F82747A828A887575868A847973848E8177787F8E897375",
      INIT_62 => X"867D7A79888C7B777F848A81727C89868177778A8B7C777A848E80727C868985",
      INIT_63 => X"7B8A87787A8084887D7481888480777B8B867B7B7C858A7B7681858681747B8A",
      INIT_64 => X"777D80868678788586827E76808B817A7C7D888777798284867D758189827E79",
      INIT_65 => X"8682767D8682817B7886887C7B7D808A81767E848484797886877E7C79808B81",
      INIT_66 => X"828581817A7C87837B7E7E82887C7882838382777D88827E7D7A84897B798081",
      INIT_67 => X"7C7C8285817D7C8085817C7D8084837C7A8185817E7C7D86857A7D8081867E77",
      INIT_68 => X"837F7B7D8384807C7D8284807B7D8284817C7D8284817C7C8184817C7D828481",
      INIT_69 => X"7F84837E7B7F84847F7C7F83837F7C7E83837F7C7F83837F7C7E8283807C7F83",
      INIT_6A => X"7E7D8083817D7D8083837E7C8083827E7D7F83827E7C8083827E7C7F83837F7C",
      INIT_6B => X"84817E7E8183807D7D8183817E7E8083817D7D8184817E7D8183817D7D808382",
      INIT_6C => X"7F82837F7E7F82827F7D7F8283807D7F82827F7D7E8283807D7E8282807D7D81",
      INIT_6D => X"7E7D8083827E7D8083817E7D8083827F7D7F82827E7D7F82827F7D8082827F7D",
      INIT_6E => X"83807D7E8183817E7E8183807D7E8183817E7E8083817E7D8183817E7E808281",
      INIT_6F => X"8082827F7D7F82827F7E7F82827F7D7F8283807E7E81827F7D7F8182807D7E81",
      INIT_70 => X"7F7E8082817E7D8082827F7E8082817E7D8083827F7D8082827F7D7F82827F7E",
      INIT_71 => X"82807F7F8182807E7E8182817F7E8082807E7E8082817F7E8082807E7E808281",
      INIT_72 => X"808181807F8081817F7E7F8181807F7F81817F7E7F8182807E7F8181807E7F81",
      INIT_73 => X"7F7E8082817F7F8081817F7E8082817F7E8081817F7E7F8182807E8081817F7F",
      INIT_74 => X"81807F7F8082817F7F8082807F7F8081817F7F8081817F7E8081817F7F808181",
      INIT_75 => X"7F8181807F7F808180807F8080807F7F808080807F81817F7F7F8181807F7F81",
      INIT_76 => X"7F7F8081817F7E808181807F7F8081807F7F8081807F7F8081807F7F8181807F",
      INIT_77 => X"81807F808181807F7F8081807F7F8081807F7F8081807F8081817F7F7F808180",
      INIT_78 => X"7F8181807F808080807F80808080808081817F7F7F818180807F8081807F7F81",
      INIT_79 => X"807F808181807F8080807F80808081807F8080807F7F808181807F8081807F7F",
      INIT_7A => X"7F7F8081807F8080808080807F7F8081817F7F8081807F7F7F8181807F7F8080",
      INIT_7B => X"7F7F8080808081807F7F808181807E7F8182817F7E8081817F7F808180808080",
      INIT_7C => X"7F7E8081807F7F8082817F7E8081807E7E8082817F7F80808080807F80808080",
      INIT_7D => X"82817D7E8182807D7F8282807E7F8181807F8081817F7F808181807E7F818181",
      INIT_7E => X"8082817F7D7F82827E7E7F8182807E7E8182807E7F8182807F7F8081807E7E80",
      INIT_7F => X"7479878E8779737B888E8577717A888D847A788086857980867D7E7F82827F7E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"838584858888838081848580868B8B827B7F7E7D7D7C7C7E7D7C7C7C7C7B7A7C",
      INIT_01 => X"7E7C7C7C7D7D7C7B7C7B7C7C7C7D7E7E7C7E7D7C7B7B7D7E80818183817F7F80",
      INIT_02 => X"7C7C7A7D7F81828283817E7E818484828487878380828584828A8C8A807D807E",
      INIT_03 => X"8280838683858A8B887C7F7F7F7E7D7C7C7C7C7C7C7C7C7D7D7D7E7D7E7E7E7C",
      INIT_04 => X"7D7D7E7C7C7D7E7E7D7E7E7D7C7B7E7D7D7F83828081807F7E81838484848886",
      INIT_05 => X"8080817F80838585838686847E81848384878B8A7D7D7F807D7D7E7C7B7C7E7F",
      INIT_06 => X"7D7F7E7D7C7C7C7B7D7D7D7D7D7D7C7C7F7F81807E7E7D7C7C7D7E7E7F828282",
      INIT_07 => X"7E7D7C7C7D7E7E7F8081808081818281848685858685807F82848586898B817E",
      INIT_08 => X"7F84868585898A7E7D7F817D7D7E7D7A7B7C7D7D7E7F7F7D7D7F7D7D7F817F7D",
      INIT_09 => X"7C7D81818181807F7B7B7D7E7C7C7F7F7F8082807E7F81808084868584838682",
      INIT_0A => X"82848685848485818183878784888B7E7D7F7E7E7E7E7E7B7D7C7D7D7E7E7B7C",
      INIT_0B => X"7E7D7E7E7E7E7C7E817F7F8182817F7E7F7F7C7E7C7C7E7E7F7E80807F7E8081",
      INIT_0C => X"7D7E7F7E7F82858585888682838481838488868187857C7E7F7E7D7D7C7D7C7D",
      INIT_0D => X"7C7C7C7D7E7F7F7F7F7F7C7D7F7D7C81817F8181807E7D7E7D7C7D7D7F7D7E80",
      INIT_0E => X"7B7E7C7D807E7E7F80808183858485858381828483848B878289847D7E7E7E7C",
      INIT_0F => X"7D7E7D7D7D7D7C7C7D7E7D7E7E7E807F80818082818081807F7F7E7E7D7D7E7C",
      INIT_10 => X"7D7D7E7E7E7D7C7E7F7E7F8180818284838385838282848484888A8486867D7D",
      INIT_11 => X"857C7E7E7D7F7D7C7D7D7D7C7E7E7E7F7F7F7F8080808081807F817F7F7E7D7D",
      INIT_12 => X"7E7E7E7E7D7E7C7C7D7D7D7E807F8080818282828283838282848685888A8386",
      INIT_13 => X"8485847D7E7D7E7C7D7D7C7C7C7D7D7D7E7F7E8080808082808081807F80807F",
      INIT_14 => X"7F7F7F7E7D7E7D7C7D7D7D7E7E7E7F7F80828282848282838283828587848889",
      INIT_15 => X"878184817D7E7F7E7D7D7D7B7B7C7C7C7E7F7E7F80808081818081807F80807F",
      INIT_16 => X"7F7E7F7E7E7D7E7D7D7D7E7E7E7E7F8080818282828382818283838286878589",
      INIT_17 => X"868284807E7D7E7E7C7C7C7B7B7C7B7D7D7E7F7F808181818181818180808080",
      INIT_18 => X"7F7F7E7E7E7E7D7D7D7D7D7E7E7F7F8080818282828383828283838387878588",
      INIT_19 => X"8383817F7E7E7E7D7C7C7B7B7B7B7C7D7E7F7F8080808182818281818080817F",
      INIT_1A => X"7F7F7E7E7E7E7D7D7D7D7E7E7E7F808081828282828383838484848587868686",
      INIT_1B => X"8282817E7F7F7E7D7D7D7C7C7C7C7D7D7E7E7F7F80818181818080808080807F",
      INIT_1C => X"7E7E7E7D7D7D7D7D7D7E7E7E7F7F7F8080818181828383848484858685858684",
      INIT_1D => X"807F7F7E7D7D7D7C7C7C7C7C7C7D7D7E7F7F80808181828181818080807F7F7E",
      INIT_1E => X"7D7D7D7D7D7C7C7D7D7D7E7E7E7F808182838484858686868686868585848281",
      INIT_1F => X"807F7E7D7D7D7C7C7C7C7C7D7D7E7F7F80818182828282828181807F7F7E7E7E",
      INIT_20 => X"7C7C7C7C7C7D7D7D7D7D7E7E7F80818283838485868686868685858484838281",
      INIT_21 => X"807F7D7D7D7C7C7C7C7C7D7D7E7F7F80818282838382828181807F7F7E7D7D7C",
      INIT_22 => X"7C7C7B7B7C7C7C7D7D7E7E7F8080818182838485858686868685858484838281",
      INIT_23 => X"7E7E7D7D7D7C7C7C7C7C7D7E7E7F808081828282838382828181807F7F7E7D7D",
      INIT_24 => X"7C7C7C7C7C7C7D7D7E7E7F80818282838485868686868685858484828180807F",
      INIT_25 => X"7D7D7D7C7C7C7C7D7D7D7E7F7F8081818282828281818180807F7F7E7D7D7C7C",
      INIT_26 => X"7C7C7C7C7D7D7E7E7F8080818282838484858686868685848483838281807F7E",
      INIT_27 => X"7C7C7D7D7E7E7F7F808081818282828282828282828180807F7F7E7E7D7C7C7C",
      INIT_28 => X"7E7E7F80808182838485858686868585858583838280807F7E7E7D7D7D7C7C7C",
      INIT_29 => X"7D7D7D7E7E7F8080818282828282818181807F7F7E7D7D7D7D7C7C7C7D7D7D7E",
      INIT_2A => X"7E7E7F80808182828383848585868585858483838282807F7E7D7D7C7C7C7C7C",
      INIT_2B => X"7F7F80808181818282828282828282818180807F7F7E7D7D7D7C7C7C7C7D7D7D",
      INIT_2C => X"8484848484848483828281818080807F7F7F7E7E7D7D7D7D7D7D7D7D7E7E7E7E",
      INIT_2D => X"80808080807F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F8080818282838384",
      INIT_2E => X"83848484848484848383828281807F7F7E7E7E7E7E7E7E7E7E7E7F7F7F808080",
      INIT_2F => X"81818181818080807F7F7F7E7E7E7D7D7D7D7D7E7E7E7E7E7F7F808081818282",
      INIT_30 => X"848483838382828180807F7F7F7F7F7E7E7E7E7E7F7F7F7F7F7F808080808081",
      INIT_31 => X"7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F8080808181828383838384",
      INIT_32 => X"82828182818181828282838383838281807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_33 => X"7F7F80807F808080807F7F7F7F7F7F7F7E7E7E7E7E7E7E7F7F7F808081818181",
      INIT_34 => X"808181818282828282828282828282828281818080807F7F7F7F7F7F7F7F7F7F",
      INIT_35 => X"80808080807F7F7F7F7F7F7E7F7F7F7F7F7F7E7E7E7E7E7E7E7F7F7F80808080",
      INIT_36 => X"807F808080808081818181818181818182818282828180808080808080808080",
      INIT_37 => X"808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80",
      INIT_38 => X"7F807F7F7F808080808080808080808081818181818181818181808081808181",
      INIT_39 => X"80808080808080808080807F7F80807F7F8080808080807F7F7F7F7F7F7F7F7F",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"808080808080808080808080808080807F808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(22),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(12),
      I2 => addra(16),
      I3 => addra(13),
      I4 => addra(14),
      O => ena_array(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"7F807F8180808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080807F80808180808080808080808080808080808080",
      INIT_75 => X"807F807F838080808080807F8080807F80808080807F7F808280808080808080",
      INIT_76 => X"8080808080808080807F7F7F80818181808080808080807F8080807F807F807F",
      INIT_77 => X"8180807F80807F807E7E7E8382818080807F80808080808080807F7F7F7F8080",
      INIT_78 => X"7F7F807F8080808180808080807F81807F7F7F807E807F7E7E7E808083818080",
      INIT_79 => X"808081818080808181818181818080808080808080808080818182828180807F",
      INIT_7A => X"7F807F7F8080807F7F80807F7F808080807F8080808080808080808080808180",
      INIT_7B => X"808080808080807F807F7F807F7F7F80808080807F807F807F7F807F7F807F7F",
      INIT_7C => X"8181808081808080808180808081808081818080808080808080808080808080",
      INIT_7D => X"808080817F8080808080818080808080808080807F8080808080818081808080",
      INIT_7E => X"7F80807F807F807F8080808080807F7F807F807F80807F807F808080807F8080",
      INIT_7F => X"808080807F808080807F817F808080807F8180808080807F8080807F80807F80",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(23),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(14),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80808080808080808080808080808080808080808080808080808080807F8080",
      INIT_01 => X"808080808080808080808080808080808180808080807F8080808080807F8080",
      INIT_02 => X"8080807F808080808081807F8080807F80807F80808080808080807F80808080",
      INIT_03 => X"7F807F80807F7F80808081808080807F8080808080808080808080807F808080",
      INIT_04 => X"7F81808080818080807F7F7F80807F8080808080818080808180808080808080",
      INIT_05 => X"807F7F7F807F808080808080808080818180818080807F7F7F8080808080817F",
      INIT_06 => X"80818181818080818181808181808081807F8080807F808080807F7F807F7F7F",
      INIT_07 => X"81807F7E7E7E7E7E7F7E7E7E7D7F7E7E807F7F7F7F7F7E7F80807F80807F8080",
      INIT_08 => X"7A79797A7B7C7C7F7F7E7E7D7F7F7F8082838283838282818182848587878683",
      INIT_09 => X"827F7F808183838586848483838383888788888A847F817E7E7D7B7C7A797A7B",
      INIT_0A => X"8083878787898981807F7E7D7B7B7C79797A7C7A7A7B7B7B7C7D7D7E80818080",
      INIT_0B => X"7C7A78797A7B7B7B7C7C7B7B7C7C7D80818181827F7E80818183868585848383",
      INIT_0C => X"7E8082828282817F7F8181828586848483838081868786888B847F817E7E7C7B",
      INIT_0D => X"8384827F82878787898B837F7F7E7E7D7C7B797879787A7B7C7C7D7D7C7C7C7D",
      INIT_0E => X"7F7B78797979787B7C7C7E7E7C7C7B7C7C7F8282828282817F80828082858683",
      INIT_0F => X"7E8282828384817F7F8181818686848383837F81868787878B867E8080807F7E",
      INIT_10 => X"827F84868886898A7F7E7F7F7E7F7E7C7A797A7A7A7A7B7B7C7E7F7D7C7C7C7B",
      INIT_11 => X"7C7C7C7B7B7C7C7D7E7E7E7C7C7C7D8081828383818080808182848786848384",
      INIT_12 => X"80807F7F808387858684837F7C828387888B8B8181807F80817F7D7C7B7B7B7B",
      INIT_13 => X"7F8180807F807D7B7A7A7B7B7D7C7B7A7A7A7C7E7F7F7F7E7C797C7F80838584",
      INIT_14 => X"7F7E7F7F7D797B7E7F8184858281807F7F808686868583827C80848586898E84",
      INIT_15 => X"848585837D7E858587888E887F7F7F8280817F7E7C7A7A7C7D7C7C7C7A797A7D",
      INIT_16 => X"7D7A7A7B7C7B7C7C7B797A7C7D7E7E7E7C7A7B7D7E8184848180807F7E7F8686",
      INIT_17 => X"7C7E82858382817F7E7E8386848686837F7F858487898E8A8082808181817F7E",
      INIT_18 => X"898D8E8682837F808181817D7B7A7A7B7B7A7C7C7C7A7A7C7C7C7E7F7E7B7B7C",
      INIT_19 => X"7C7A7B7C7B7C7D7E7D7C7B7B7C7F82848281807E7E818485878886817F838484",
      INIT_1A => X"8183838788878380858385888B8E8583817F807F807F7F7E797A797A7A7A7C7D",
      INIT_1B => X"7E7D7C7A7B79797A7B7D7D7D7D7D7B7B7E7E7E7E7D7E7C7D8081828283817E7D",
      INIT_1C => X"7E7E7F8182818383807D808383848687868082858486888D8A82827F7F807D7F",
      INIT_1D => X"898E88828280807D7E7F7D7D7B7B7C797A7A7C7D7C7C7D7D7C7B7D7E7F7D7D7D",
      INIT_1E => X"7B7D7C7B7D7E7F7C7C7D7E7F7F81828282817D7D818485858785858183848487",
      INIT_1F => X"828386888480848585868B8F87828382817E7E7D7E7C7B7C7C7A7A797B7C7C7C",
      INIT_20 => X"7C7B7A7A7B7A7B7D7D7C7D7E7D7C7D7E7E7C7E7F7E7F8181808082817D7E8285",
      INIT_21 => X"817F8082827E7F838583848788847F81858386898E8A8383817F7E7E7F7E7D7D",
      INIT_22 => X"827F7F7E7F7E7C7B7D7D7B7B7B7B7B7B7D7E7D7E7D7C7C7D7D7E7E7F7F7D7E81",
      INIT_23 => X"7E7D7D7D7F7D7D7F80828081827F7F818483848786847F82858385888D888284",
      INIT_24 => X"858385898C87818384817E7F7F7C7C7B7D7D7B7B7B7B7B7C7F7E7E7F7D7D7D7E",
      INIT_25 => X"7E7E7E7E7E7E7E80807E7E7D7E7D7D8080807F81817E7E808383848685828083",
      INIT_26 => X"8383848684817F838584868B8C84818383807F7F7E7D7C7C7C7C7C7C7C7D7D7D",
      INIT_27 => X"7C7C7C7C7C7D7D7D7D7E7D7E807F7F7F7F7E7D7E7F7D7E8081808081807E7F81",
      INIT_28 => X"817E7F807F7E808684838685817E82858485898C858081828180807F7D7D7C7C",
      INIT_29 => X"7F7D7C7C7C7D7D7D7D7D7E7E7D7C7C7E7D7F8080807F807F7D7D7D7E7E7E8082",
      INIT_2A => X"7C7D7E7E7E7E81807D7F7F7F7F828583828484807E82848686898C8581818181",
      INIT_2B => X"8884828281807E7E7D7B7B7C7D7D7D7E7E7E7E7E7E7E807F7F8081817F80807E",
      INIT_2C => X"807F7F807F7D7C7E7D7C7E80817F80817F7F8184838282838280818384848589",
      INIT_2D => X"82858585888B86818281807F7E7C7B7C7C7C7C7D7D7D7E7E7F7F7F7F7F7F7F7F",
      INIT_2E => X"7E7E7F7E7E7F807F7F7F7F7E7F80808080817F7D7F807F7F818482818282817F",
      INIT_2F => X"8082808286878786898782808080807F7E7D7D7C7B7D7D7D7D7D7E7D7E7F7F7F",
      INIT_30 => X"7F7E7E7E7E7E7F8080807F7F807F7E7E7F7E7E7F808180818282818182817F7F",
      INIT_31 => X"85858584848382817F7F7E7D7D7D7D7D7D7E7E7F7E7E7F808180818180807E7F",
      INIT_32 => X"80807F7E7E7E7E7E7E7E7E7E7E7E7F7F7F808080808081818181828283838485",
      INIT_33 => X"7E7D7D7E7E7E7E7F7F7E7E7F7F7F7F7F7E7E7E7F7F8080808181818181818180",
      INIT_34 => X"7D7D7D7E7E7E7E7F7F7F7F8081818283848485858685858585848382817F7E7E",
      INIT_35 => X"7D7D7D7C7C7C7C7D7D7D7E7F7F80808181818182818080807F7F7F7F7E7D7D7E",
      INIT_36 => X"7D7C7C7C7C7C7D7D7E7F7F8081828485868787878787858584848281807F7E7D",
      INIT_37 => X"7C7C7C7D7D7E7E7F7F7F808080808181818181818181818180807F7F7E7E7D7D",
      INIT_38 => X"7C7D7D7E7E7F7F8081828384868686878786858585838281807E7E7D7D7D7C7C",
      INIT_39 => X"7D7D7D7E7F7F7F80808181818181828181818181807F7F7E7E7D7D7C7C7C7C7C",
      INIT_3A => X"7D7E7E7E7F80828284858686868786868685848281807F7E7E7E7D7D7D7C7C7C",
      INIT_3B => X"7E7E7F7F80808181818282828181818181807F7F7E7E7D7D7D7D7C7C7C7D7D7D",
      INIT_3C => X"8081828384868687878887868686848382807F7E7E7E7D7D7D7C7C7C7D7D7D7E",
      INIT_3D => X"7F80808181818181828281818181807F7F7E7E7D7D7C7C7B7C7C7C7C7D7E7E7F",
      INIT_3E => X"8686878786868686848382807F7E7E7E7D7D7D7D7C7D7D7D7D7D7D7D7E7E7F7F",
      INIT_3F => X"8181818181818180807F7F7F7E7E7D7D7D7C7D7D7D7D7E7E7E7E7F8081838485",
      INIT_40 => X"8685838381807F7F7F7E7E7E7E7D7D7D7D7D7D7E7E7E7E7E7E7F7F8080808081",
      INIT_41 => X"8080807F7F7E7E7E7D7D7D7D7D7D7D7D7D7E7E7F808181838485868687878686",
      INIT_42 => X"8281807F7F7E7E7E7D7D7D7D7D7D7D7D7E7E7E7F7F8080808181818181818180",
      INIT_43 => X"7F7F7E7E7D7D7D7C7C7D7D7D7D7E7E7F7F808182848585868686868686858483",
      INIT_44 => X"7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F808080808080818181818080807F",
      INIT_45 => X"7D7D7D7D7D7D7D7D7E7E7E7F80818284858586868686868585848381807F7F7F",
      INIT_46 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F8080808080808080808080807F7F7F7E7E7E7E",
      INIT_47 => X"828283838484848483838382828181808080808080808080808080808080807F",
      INIT_48 => X"8080808080808080807F7F7F7E7E7D7D7D7D7D7E7E7E7E7F7F7F7F7F80808081",
      INIT_49 => X"81818180808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F807F7F8080808080",
      INIT_4A => X"8181818181818080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8180807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F808080808080808080818181",
      INIT_4C => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F8080818182828383838382828281",
      INIT_4D => X"808080808080808080808080808080808080808080808080808080807F7F7F7F",
      INIT_4E => X"8080808080808080808080808080808080808181818181818181818181818180",
      INIT_4F => X"807F80807F7F807F7F8080808080808080808080808080808080808080808080",
      INIT_50 => X"808080808080808080808080808080808080808080807F7F7F7F7F8080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(24),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(16),
      I4 => addra(15),
      O => ena_array(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(25),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(16),
      O => ena_array(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"7F7F81807F818080808080808080808080808080808080808080808080808080",
      INIT_10 => X"80807F808080808080808080807F80807F8080808081808081808080807F7F80",
      INIT_11 => X"80808080808080808081808080807F7F7F807F80807F80808080808080808080",
      INIT_12 => X"7E817F7F807F7F7F808080808181808080808080808080808080808080808080",
      INIT_13 => X"7F7F8180818485848488848184817F7E7D7D7C7C7C7C7C7D7E80808183818281",
      INIT_14 => X"797A7A7A7A7A7B7C7D7D7E7F7F7F7F80807F807F808080818181818281808180",
      INIT_15 => X"80808080808081828282828282807F807E7D7F818285888B8B898886807D7C7B",
      INIT_16 => X"7F7D7D7F828385888A8A888885817F7D7B7A78797B7B7C7C7D7D7D7E7F7F7F80",
      INIT_17 => X"7D7C7B7A7A7A7B7C7D7C7D7D7C7C7C7C7D7E7E7F808081808182828282838180",
      INIT_18 => X"7C7D7E7F7E7F80818181838383838383807F7D7C7D7F8284888A8B8B8987837F",
      INIT_19 => X"8382807F7D7C7D7F8184888A8B8B8A87827E7C7A79797979797B7D7C7D7E7E7D",
      INIT_1A => X"8B8A86807E7C7C7B7A797979797A7B7C7C7D7E7E7E7E7F7E7E80818382848584",
      INIT_1B => X"7A7A7A7B7C7C7D7E807F8081828282838383818181807E7C7D7F8183868B8B8C",
      INIT_1C => X"83848483828282807E7D7E7F7F8184898A8A8B8A88827F7E7C7C7B7A7A797A7A",
      INIT_1D => X"84878A8A8D8B8883807F7C7C7B7A7978797A7A7B7B7C7C7C7D7E7E7F80818283",
      INIT_1E => X"7A79797A7A7B7B7B7D7D7D7D7E7F8080818283838382838281807E7E7D7E7E80",
      INIT_1F => X"7F808283848383838281807F7E7E7D7E7F8386888A8B8D8B87827F7E7C7C7B7B",
      INIT_20 => X"7F8184868788898B8A87837F7E7E7D7C7B7A7A7A7B7A7B7B7B7C7C7C7C7D7E7F",
      INIT_21 => X"7D7D7C7C7B7B7B7B7B7A7A7A7B7C7D7D7F808284848484838281807F7F7F7E7E",
      INIT_22 => X"7E7F8183848585848281807F7E7E7E7E7F80838586878889898885817F7E7D7D",
      INIT_23 => X"7F8082848586878888888683807E7E7D7D7D7D7C7C7C7B7B7B7B7B7A7A7B7B7D",
      INIT_24 => X"7E7E7D7D7D7C7C7C7C7B7B7B7A7A7B7C7D7F808183848585838280807F7E7E7E",
      INIT_25 => X"7C7E7F8182838484838281807F7F7F7F7F808183848586878887878482807E7E",
      INIT_26 => X"7F808182838485868788878683817F7F7E7E7E7D7D7D7C7C7B7B7B7B7A7A7A7B",
      INIT_27 => X"7E7E7D7D7D7D7C7C7C7C7C7C7B7B7B7B7D7E7F808182838383828180807F7F7F",
      INIT_28 => X"7C7C7D7E8081828283828280807F7F7F7F80818283848586868787878583817F",
      INIT_29 => X"7F7F7F808182848586878788878683807E7E7E7E7E7D7D7D7C7C7C7C7B7B7B7B",
      INIT_2A => X"82807E7E7E7E7E7E7D7C7B7B7B7B7B7A7A7B7C7D7F8081828383828280807F7F",
      INIT_2B => X"7B7A7B7C7D7E7F80818283838281807F7F7F7E7E7F8082848585868788888785",
      INIT_2C => X"818080807F7E7E7E80828486878788898886827F7E7D7D7D7E7E7D7C7B7B7B7B",
      INIT_2D => X"888A8A8885817E7D7C7D7D7D7D7C7B7B7B7B7B7B7B7C7D7D7F7F818183838382",
      INIT_2E => X"7B7A7A7B7B7B7B7B7B7D7E7F7F8182838383828281807F7E7D7D7E8082848687",
      INIT_2F => X"7F8082838483828281807E7D7D7D7F81848688898A8A8986827F7E7C7C7C7D7C",
      INIT_30 => X"7E7E7E818285868A8C8E8B86817E7D7C7D7C7C7A7979797A7B7C7C7C7D7D7E7E",
      INIT_31 => X"827D7D7C7C7C7C7A79777778797B7C7E7F8080807F7F80818281828182828280",
      INIT_32 => X"797A7A7D7E8080818182817F7F7F81808181848483807E7F808383868A8F8F89",
      INIT_33 => X"817F80807F8082848483807E7D808285888C8F8C867E7B7A7B7C7D7C7B797979",
      INIT_34 => X"7D7E818284888E8F8A837D7B797A7C7D7C7A797A7A7A7A7B7D7F808182828382",
      INIT_35 => X"7B797B7C7C7B7979797A7A797A7D7F8081828383827F7E7E7F7F81828585827E",
      INIT_36 => X"7A7A7B7D7F80818384837F7C7C7E808183868785807D7E8082868991908B827C",
      INIT_37 => X"7C7B7C7F8084878A86817D7E80818589928F89807C7B787B7B7C7B7A7A7A7A7B",
      INIT_38 => X"7D7F7E828690918D827C7A777A7B7D7C7B7A797A7A7B7B7B7C7F7F8183858481",
      INIT_39 => X"7879797C7B7B7B7A7A7A7C7C7B7C7D7F8083858784807B7B7D7E82858A8A8580",
      INIT_3A => X"7C7D7E7D7D7E82848686837D797B7D8284898C89827B7C7D81848D918E867D7C",
      INIT_3B => X"817B7A7B7E81868B8C877F7B7B7D828791928F817B7777797A7B7C7B79797A7A",
      INIT_3C => X"7B7C7C7F828F9290847D7B7779797B7B7C7B797A7B7E7F7E7D7B7E7F83848785",
      INIT_3D => X"787A7B7D7E7B79787B7C7D7F7F7E7A7A7D82848788847D79797B7F82898C8A82",
      INIT_3E => X"7F7E7F7C797A7F84858685807975777E82888C8C877C797A80818A92938C7D7C",
      INIT_3F => X"847D77767B7F84898C8C817B797D8184909492827D7B797A7B7E7C7A787A7C7D",
      INIT_40 => X"7B797C81828D9393847B7B7779797D7E7B79797B7D7F7F807E7C797D82858685",
      INIT_41 => X"77787A7D7D7B7A797A7C80807F7D7C797B81868987867F7A75787E83878B8E84",
      INIT_42 => X"807F7E7D7A7C82878987857E7975797E84898D8E837A787A7E828E9492847D7A",
      INIT_43 => X"7E77767B7F858A8F8B8079777C7F848F938F807B7A797A7C7E7D7A79787A7D80",
      INIT_44 => X"797D7F8991958C7F7C7879797A7B7A7A79797D8080807F7D7A7A7D8487888884",
      INIT_45 => X"79797B7B79777B7E81807F807E7C7B7E85878684807C76777C82878C8F877F78",
      INIT_46 => X"7C7B7A7F868785817F7B76787E84868A8C887F79797F8287909490837D7A7978",
      INIT_47 => X"82878B8C8B837D7A7B7F838D93948D827E79767879787A7B7B797B7E807F7D7D",
      INIT_48 => X"918C817F7C79787A7A7B797979797B7D7E7E7D7C7A7C7E83868684807C79777D",
      INIT_49 => X"797A7C7B7A7B7D7E7F8183848281807E7D7E828486878987817C7C7F81838A91",
      INIT_4A => X"807E7E7E808487888786857F7C7B7E83868A90908C837E7C78777878797B7C7B",
      INIT_4B => X"808285888B8C8B87817E7B7A7A7A7B7B7C7C7C7B7A797879797C7E8183848381",
      INIT_4C => X"7C7C7D7E7D7D7D7B7B7A7A7C7D80808181818180808182838484838381807E7E",
      INIT_4D => X"80808181818282828281818283838484848584838383828180807F7E7D7D7C7C",
      INIT_4E => X"83838382807F7F7F7F7F7F7F7F7E7E7D7D7D7C7C7C7C7D7D7E7E7E7E7E7E7E7F",
      INIT_4F => X"7D7D7C7C7C7D7E7E7F7F7F7F7E7E7E7F80808181828282838484848484848484",
      INIT_50 => X"8281828383838383838383838282818180808080808080807F7F7E7E7E7D7D7D",
      INIT_51 => X"7F7F7F7F7F7E7E7D7D7D7D7D7D7D7D7D7E7E7E7E7E7E7F7E7F7F808081818182",
      INIT_52 => X"7E7F7F7F7F808080808181828282838383838383838383828282818180808080",
      INIT_53 => X"83828282828180808080807F7F7F7F7F7E7E7E7E7E7E7D7D7D7D7D7D7E7E7E7E",
      INIT_54 => X"7D7E7D7E7E7E7E7E7E7E7F7F7F7F808080808081818182828282838383838383",
      INIT_55 => X"82828282828282828282828282828282818180807F7F7F7F7F7F7E7E7E7E7D7D",
      INIT_56 => X"7E7F7F807F7F7E7E7E7D7D7D7D7E7E7E7E7E7E7E7E7E7F7F8080808181818181",
      INIT_57 => X"7F7F7F80807F7F7F808080818283848383848484838283838281808080807F7E",
      INIT_58 => X"86868784827E7E7E7D7E7F7E7F7F7F7F7E7E7C7C7C7C7C7C7D7E7E7F7F80807F",
      INIT_59 => X"7D7D7D7E7E7D7C7D7E7E7F7F8080807F81808080818281808081828282838687",
      INIT_5A => X"858786858381807B7C7E8387878A8C8A877F7C7C7C7D7E7D7C7D7D7D7C7C7E7E",
      INIT_5B => X"7D7C7A7A7A7C7C7C7D7D7F7F7E7D7D7C7C7B7D7E8081828282807E7E7F7E8082",
      INIT_5C => X"7F818484827E7F7E7D7E80858685868585817C7D7F8484868B8D8B837C7E7D7E",
      INIT_5D => X"8B908E8A7D7D7D7D7D7B7C7E7F7F7D7E7D7D7B7A7C7E8080807F7F7C7B7B7B7D",
      INIT_5E => X"82817F7E7B7A7A7C7E80838585827E7C7A797A7F8587898886857C79787D8485",
      INIT_5F => X"827A797C8486868D8E8F857C7D7D7D7C7C7D7E7F7F7F7F7D7B7B7A7A7C808384",
      INIT_60 => X"7B7A7B7E8081828585827D7A797A7A7B7F84858581807D797778818788888787",
      INIT_61 => X"7C8586878687877D7A7B808582888D8F8A7E7D7D7D7E7D7A7B7C7D7E7F80807D",
      INIT_62 => X"7C7F8081817F7E7C7B7A7B7D80818384847F7A797B7B7C8185878481817C7A78",
      INIT_63 => X"807C7B7A7A808587868588837E7C7F858587898B887D7E8083817F7D7C797879",
      INIT_64 => X"7C7A7A7B7C7E80818281807E7D7C7B7B7E828383827F7D7A7A7C7D7F82858582",
      INIT_65 => X"85837F7D7C7D7C81878A878384827D7C7E8687888A8A897E797B7E818180807E",
      INIT_66 => X"7E7D7D7C7B7B7D7F80818282807D7B7B7B7D7F818382817F7C7A797C80818384",
      INIT_67 => X"8685817C7A7C7D808489898683807D7B7D8386888B8B8A817D7C7C7D7D7F7F7E",
      INIT_68 => X"7D7D7C7C7C7C7C7E80818181817F7C7B7B7D7E818383827F7C7B7A7B7D7F8384",
      INIT_69 => X"807F7E7F7E7E8082838483828281808083848587878784807F7F7E7F7F7E7D7E",
      INIT_6A => X"7C7D7D7D7E7E7E7F80808080807F7E7F7F80808080807F7E7E7F7F7F7F808181",
      INIT_6B => X"7E7E7F7E7F818282828281808081838385868684838381808080807F7F7E7D7B",
      INIT_6C => X"7C7C7C7D7E7F7F7F808080807F7F7F7F8081818080807F7E7E7F80808081807F",
      INIT_6D => X"7F7F7E7E7E808181828483828181807F818385858586848080807F7F7F7E7D7C",
      INIT_6E => X"7D7D7D7E7E7F8080808080807F7F808080808180807F7F7E7D7D7E7F7F808180",
      INIT_6F => X"7E7E7E7F7E7F8282828284817F8081817F838585858586817F7E7E7E7E7E7E7E",
      INIT_70 => X"7E7E7E7F7F7F80808080808080808080808080807F7E7E7F7E7E7F807F7F807F",
      INIT_71 => X"7F7F8080808181818182828282828382838484848283827F7F7E7E7E7E7E7E7E",
      INIT_72 => X"808080808081808080808080808080807F7F7F7E7E7E7E7E7E7E7E7F7F7F7F7F",
      INIT_73 => X"8283848585858585848483828180807F7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F80",
      INIT_74 => X"8282828282828180807F7F7E7E7D7D7D7C7D7D7D7D7D7D7E7E7E7F7F80808182",
      INIT_75 => X"8586868685858483838281807F7E7D7C7C7C7C7C7C7D7D7E7E7F7F8080818182",
      INIT_76 => X"8282818180807F7F7E7E7D7D7C7C7C7C7C7C7D7D7D7E7E7F8080818182838484",
      INIT_77 => X"81807F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F8080808181818282828282",
      INIT_78 => X"7D7D7D7C7D7D7D7D7D7E7E7E7E7F7F7F80818182828384848585858484848382",
      INIT_79 => X"7D7D7D7D7D7E7E7E7E7E7E7F7F8080808181828282828282828181807F7F7E7E",
      INIT_7A => X"7D7D7E7E7E7E7E7F7F8080818283848485858585848484838281807F7F7E7E7E",
      INIT_7B => X"7D7D7D7E7E7E7F7F80818182828283838282828181807F7F7E7E7E7D7D7D7D7D",
      INIT_7C => X"7E7E7F7F808181828384848585858585848483828180807F7E7E7D7D7D7D7D7D",
      INIT_7D => X"7E7F7F8081818282828383828282818180807F7E7E7D7D7D7D7D7D7D7D7D7D7D",
      INIT_7E => X"81828383848585858685858484838281807F7E7E7E7D7D7D7D7D7D7D7D7D7E7E",
      INIT_7F => X"81828282828282828181807F7F7E7E7D7D7D7C7C7C7C7C7D7D7D7E7E7E7F8080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(26),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra(16),
      O => ena_array(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8585858584848483838281807F7F7E7E7E7E7D7D7D7D7D7E7E7E7F7F80808081",
      INIT_01 => X"81818180807F7F7E7E7D7D7D7D7C7D7D7D7D7D7D7E7E7E7F7F80818282838484",
      INIT_02 => X"8484848483828181807F7F7F7F7E7E7E7E7E7E7E7E7F7F7F8080808181818181",
      INIT_03 => X"80807F7F7F7E7E7D7D7D7D7D7D7D7D7D7D7E7E7F7F8081818282838484848484",
      INIT_04 => X"818180807F7F7F7F7E7E7E7E7E7E7E7E7F7F7F7F808080818181818181818181",
      INIT_05 => X"7C7C7C7C7C7C7C7D7D7D7E7E7E7F7F8081818283838484848484848484838382",
      INIT_06 => X"7F7F808080818182828383838383838483838282818180807F7F7F7E7E7D7D7C",
      INIT_07 => X"80808080808080808080808080807F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7F7F7F",
      INIT_08 => X"8080808181818181818181818180808080808080808080808080808080808080",
      INIT_09 => X"7F7F7F7F7F7F8080808080808080808080808080808080808080808080808080",
      INIT_0A => X"808080808080808081808181818181818080808080808080807F80807F7F7F7F",
      INIT_0B => X"81818181818080808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80808080808080808181818181818181",
      INIT_0D => X"7F7F808080808080808181818181818181818181818181818080808080808080",
      INIT_0E => X"81818180808080808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F8080808080808081818181818181818181818181",
      INIT_10 => X"808080808080808080808080808080808080808080808080807F7F7F7F7F7F7F",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(27),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(16),
      I3 => addra(12),
      I4 => addra(13),
      O => ena_array(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"807F7F80807F7F807F7F7E81817F7F8382808080808080808080808080808080",
      INIT_4F => X"80808180808080807F817F817F8180807F817F807F807F807F7F7F807F7F7F80",
      INIT_50 => X"80807F8080807F80808080808080808080808081808080808080818081808180",
      INIT_51 => X"8080807F807F807F807F8080807F7F7F807F7F807F80807F807F7F8080807F80",
      INIT_52 => X"80808080808080808080808080808080808080808080808080808080807F8080",
      INIT_53 => X"8080808081818080808181808080808180808080818080808081808080808080",
      INIT_54 => X"80807F7F80808080808080808080808080808080808180808080818080808081",
      INIT_55 => X"818080808080807F7F8080807F7F8080807F7F7F8080807F7F7F8080807F7F80",
      INIT_56 => X"8080808080808180807F808180808080808081807F80808080807F8080808080",
      INIT_57 => X"7F80808080807F7F808080807F807F8080808080808080808080808080808181",
      INIT_58 => X"7F80818080808080808080808080808080808080808080808080807F7F808180",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"808080807F80808080808080808080807F7F7F7F7F808080807F7F7F8080807F",
      INIT_5C => X"8080808080808080808080808080808080808080807F7F7F807F808080808080",
      INIT_5D => X"80808080808181818181818181808080808080807F8080808080808080808080",
      INIT_5E => X"80808080808080808080807F7F7F7F7F7F808080807F80808080808080808080",
      INIT_5F => X"8381807F7E7E7E7D7D7D7E7E7E7E7E7E7E7F7F7F7F8080807F7F7F7F7F7F8080",
      INIT_60 => X"8683807E7C7C7B7B7B7C7C7D7D7D7E7D7D7D7D7E7F8081828383848586868685",
      INIT_61 => X"7D7C7A7979797A7C7D7E7F7F808181818180807F7F7F80818183838586888888",
      INIT_62 => X"7B7A7A7A7A7A7B7C7D7E7F7F7F7E7E7E7E7F808181828385878989888683807E",
      INIT_63 => X"757576787B7D7F818283838281807F7D7D7D7E8081828385888A8B8B8985807D",
      INIT_64 => X"7D7E7F7F808283848382807F7F7F80807F7F8083888C8F8E8B85817D7B797775",
      INIT_65 => X"8082838382807E7D7E808080808183888C8E8D8984807D7C7B7A78777778797B",
      INIT_66 => X"81807F7F7F7F7E7F82858B8E8F8C86827E7D7B7B7979787778787A7C7E7F7F80",
      INIT_67 => X"7E7C7E82898E908C86827E7F7E7C7A7878797A7B7B7C7D7E7F7F808082838483",
      INIT_68 => X"918A847E7D7E7E7C7A7777797C7D7C7C7D7F807F7D7C7E81858684827F807F80",
      INIT_69 => X"7E7D7A7877797E7F807E7E7F80807D7C7C7F84878783807E7F807F7D7C80898E",
      INIT_6A => X"7D818081807F7F7D7D7B7E818588878581807F7E7E7E81858B8E8B867F7D7C7D",
      INIT_6B => X"7E7C7C7F828686858381817E7E7D80868A8E8986807E7E7C7C7C7D7A7977787B",
      INIT_6C => X"83808180807E7F858B8F8A857E7C7D7D7E7D7C7A7979797B7C7E80808180817F",
      INIT_6D => X"8D8C87807B7C7C7E7E7D7B7A7B7B7B7A7B7D81828280807F7F7D7B7C80868886",
      INIT_6E => X"7D7C7A7A7B7D7C7C7B7D808382817F7E7E7D7C7D8387878681808080807F8387",
      INIT_6F => X"7D808383817F7E7E7D7C7D8187888782818180807D81868E8E88817B7C7B7C7D",
      INIT_70 => X"7B7C81878987828180807E7D8288908C857F7C7D7B7B7C7E7D7A7A7A7C7D7C7C",
      INIT_71 => X"817C7E848D918A837C7D7C7A7B7D7E7D7B7A7B7E7E7C7B7C7F828482807E7E7D",
      INIT_72 => X"7A7B7D7D7E7E7C7C7B7C7D7D7C7C7C808385817F7F7F7C7A7C82878886818281",
      INIT_73 => X"7D7D7E7C7C7D838785817E7E7D7C7B8086898982807D7F7D7F848C928C847A7A",
      INIT_74 => X"7E7E7D7C7B81878A86817F7F817D7F838D908B82797A787C7D7D7C7D7C7E7C7C",
      INIT_75 => X"7D7F7C7E818A908D867D7B77787A7D7C7B7C7E7E7C7C7D7F7E7C7C7F85888580",
      INIT_76 => X"7A777A7B7C7A7C7D7E7E7D7D80807E7C7D828786827D7E7E7D7B7E8489898481",
      INIT_77 => X"7E80817F7C7C8085858582817E7A787B82868C86857F7C7B798086908E8A807B",
      INIT_78 => X"807C7B797F83898886837F7D787B828D908C857E7D78787B7D7C7B7C7D7D7E7D",
      INIT_79 => X"7C7A8189928F8A80807C78787B7C7C7B7C7E7F7D7C7B7E7F7D7B7B8286878381",
      INIT_7A => X"7B7A7B7B7B7D7C7E7D7E7E7D7B7A7B7E82848482807D7C7B7D82858987878280",
      INIT_7B => X"7C7B7C7E838584817F7C7B797C82888A878481837F7D8088918D887F807F7C7A",
      INIT_7C => X"7F868B8A8682817F7C7D848E8F8B82817E7B797A7C7C7D7C7C7E7E7D7C7D7D7E",
      INIT_7D => X"8D847E7E7B7C7B7A7B7C7D7C7D7E7F7E7D7D7E7E7D7C7C81838583807F7B7979",
      INIT_7E => X"7E7F7F7E7E7E7D7B7C7E82858583807E7A78797F868B8A87827F7D797C828D90",
      INIT_7F => X"84827F7C7A797E848A8985817F7D7A7B818D918E847E7D7B7B7C7C7C7C7D7C7D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(28),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => addra(16),
      O => ena_array(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7E7C7E848E8D8A817F7F7D7D7B7C7A7C7B7B7B7D7F807E7D7E7E7E7D7D818486",
      INIT_01 => X"7A797A7B7C7E80817F7E7D7E7F7D7D7E83868884817D7B7A7A7F858A8884807F",
      INIT_02 => X"7C8185888784807C7A797C81878886837F807D7E7F888C8C867F7E7F7F7E7D7B",
      INIT_03 => X"817F7F7E7E7F898D8E857E7B7C7D7E7D7C7C7D7C7A797B7D80807F7E7E7F7D7B",
      INIT_04 => X"7D7C7B7A7A7B7B7D7D7D7D7E7F807E7B7A7D8287888582807E7D7B7D82888A86",
      INIT_05 => X"7C7D808585848282807F7B7B81868A868380817F7F81868D8B877E7F7D7E7E7D",
      INIT_06 => X"80817D7E818A8D8A847E7F7D7F7F7F7E7C7B7A7A7A7A7B7C7E7F7E7D7F7F7F7D",
      INIT_07 => X"7B7B7C7C7C7B7B7C7D7E7E807F7E7C7C7E8285858481817D7D7C808588888482",
      INIT_08 => X"87868482827E7B797F878A8883817F807D7E81898E8C857D7D7D8181807C7B7A",
      INIT_09 => X"8D8C887F7C7B7D7E80807F7E7C7B7B7C7D7F7E7D7C7D7D807F81807F7B797C83",
      INIT_0A => X"7E7F7F7F7F80807F7C7C7D7F83848684827E7A797C83888985817F7D7E7C8185",
      INIT_0B => X"83898A868281807E7B7D838D918D837B7A7C7F7F7F7D7E7D7D7B7C7D7F7F7E7D",
      INIT_0C => X"7C7A7B7B7B7C7D7E7E7D7D7D7C7E7E8081807E7B7A7C8084848484837F7A787B",
      INIT_0D => X"808585828180807D7A7A7F888B8A85827F7F7D7E848B928E877D7B7B7F81817D",
      INIT_0E => X"908E887F7D7D7F7F7E7C7C7D7D7E7D7C7C7D7D7E7E7E7D7D7E7F80807E7A787B",
      INIT_0F => X"7D7F8182817F7B7A7A7C8081838484837F7C7A7D82878785848384817E7A8087",
      INIT_10 => X"848688847E787A838C918B857D7E7F807F7D7D7C7D7C7C7D7E7F7F7E7C7B7B7C",
      INIT_11 => X"7D7E7E7E7E7E7D7C7B7C7E8081807E7E7E7E7C7D7F848686827E7C7E81838381",
      INIT_12 => X"7A7A7F84868583838283807E7C80868D8E89837E7E7F8080807F7D7C7B7C7C7D",
      INIT_13 => X"7D7E7E7E7F7E7E7D7C7D7F7F7F7D7D7D808281807E7E7D7C7B7B7F838787847D",
      INIT_14 => X"8384837E7B7B7E83848482838384827F7D7E84888B88868282817F7D7B7D7D7E",
      INIT_15 => X"7C7D7E7E7D7C7C7E7F7F7F7E7F80807F7D7C7D7F8182807F7F7F807F7D7C7D7F",
      INIT_16 => X"818585827C7A7A7E8183828181838584817D7C80878B8D88827E7E8080807E7D",
      INIT_17 => X"7D7D7D7D7D7D7C7D7E7E7E7E7E8080817F7D7C7D808282807E7E8081807E7D7E",
      INIT_18 => X"81828281807E7E7E7F8182828282828281807F8082868888858280808181807E",
      INIT_19 => X"7F7E7C7C7C7E7D7D7D7D7E7F808181807F7E7E7E7E7F808080807F7E7E7F7F81",
      INIT_1A => X"80828281807F7F7F808080818183838382807E7E7F828688888582807F7F8080",
      INIT_1B => X"7F7F80817F7E7C7C7C7D7E7E7E7F7F8080807F7F7E7E7E7F808181807E7D7D7E",
      INIT_1C => X"807E7D7E7F818282807F7F7F808080808081838484817E7D7E8186888885827F",
      INIT_1D => X"86858482818180807F7E7E7D7D7D7C7D7D7E7F80807F7F7E7E7E7E7E7F808181",
      INIT_1E => X"8080807F7E7E7D7E7F81828281807F7F7F7F80808182838483817F7E7F818486",
      INIT_1F => X"8486868583828181807F7F7E7E7F7F7E7E7D7D7E7E7F807F7F7E7E7E7E7F7F80",
      INIT_20 => X"7F7F7F7F7F7F7F7F808080808080807F7F7F7F7F80808182838382807E7E7F82",
      INIT_21 => X"7C7C7F828687878582818081807F7F7E7E7E7F7F7E7E7E7E7E7F7F7F7F7F7F7F",
      INIT_22 => X"7E7D7D7E7F8080807F7E7E7E7F818181807F7E7E7F808080808082838483807D",
      INIT_23 => X"8382807D7C7C7F828587878583828180807F7F7E7E7E7E7E7E7E7E7F8080807F",
      INIT_24 => X"7F7F7F7F7F7F7F7F7F7F7E7E7E7E7F80818180807F7E7F7F8080808080818283",
      INIT_25 => X"81828282817F7D7D7E81848687868583828180807F7E7E7E7E7F7F7F7E7E7E7F",
      INIT_26 => X"7E7E7F7F8080807F7F7F7F7F7F7E7E7E7F808080807F7F7E7F7F808080808080",
      INIT_27 => X"80808181828282807F7D7D7E808486878785828180807F7F7F7E7E7E7F7F7F7E",
      INIT_28 => X"7F7F7F7F7F7F7F7F7F7E7F7F8080807F7E7E7E7F808181807F7E7E7F7F808080",
      INIT_29 => X"80818080808081838383817F7D7C7D80838687878583817F7F7F7F7F7E7E7F7F",
      INIT_2A => X"7E7E7F7F7F7F7F7F7F80807F7F7E7E7F7F807F7F7F7F7F8080807F7E7E7E7E80",
      INIT_2B => X"7E7F8081818181818181828281807E7D7D7E8083868786858381807F7F7F7F7E",
      INIT_2C => X"7F7E7E7E7E7E7F7F7F807F7F7F7F7F7F7F7F7F7F807F7F7F7F7F7F7F7F7F7E7E",
      INIT_2D => X"7E7E7F7F8081818181818181828281807F7D7D7D7F82858787868481807F7F7F",
      INIT_2E => X"7E7E7E7E7E7E7F7F8080808080807F7F7F7F7E7E7E7F7F808081818180807F7E",
      INIT_2F => X"7E7F8081818181818080808181807F7E7E7E7E8082848686858381807F7F7F7F",
      INIT_30 => X"7F7F7F7F808080808080808080808080807F7F7F7F7F7F808080807F7F7F7E7E",
      INIT_31 => X"807F7F808183848484838280807F7F7F7F7F7F7F7F7F7F80808080808080807F",
      INIT_32 => X"7F7F7F808080807F7F7F7F7F7F7F7F7F7E7E7F7F808080808080808080818181",
      INIT_33 => X"8080808080808080808080808080808080808080807F7F7F8080808080807F7F",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"818080808080808080807F7F807F7F8080808080808080808080808080808080",
      INIT_3B => X"7F7F7F7F7F7F7F7F7F8080808080808080808080808080808080808080808081",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080807F7F",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"80808080808080808080808080807F8080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"0000008080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(16),
      I3 => addra(12),
      I4 => addra(14),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"808080808080818080807F80807F8080808081808080807E80807E81807F8281",
      INIT_22 => X"8080807F8080808080808080808080807F808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"808080808080808080808080808080808080808080807F808080808080808080",
      INIT_25 => X"7F7F7E7C7C7D7A7C7E7C7E7F7D7F807F8080808080807F818180828180818080",
      INIT_26 => X"7E7D7E7E7E7F807F818180818180808080808182838585878685858483828181",
      INIT_27 => X"80817F7D7F7F7F8485868B8B878B8480827C7D7E7B7C7C7B7A7B797B7D7C7E7E",
      INIT_28 => X"817F7F7E7C7D7C7A7C7A797C7B7B7D7D7D7F807F818180808180808281828381",
      INIT_29 => X"7D7E7E7E7F7F80818181818282818280817F80827F8587848B89848983818280",
      INIT_2A => X"808180818485868987868883828281807F7F7D7D7C7B7B7A7A7A7A7B7B7C7C7C",
      INIT_2B => X"7D7C7C7B7C7C7B7C7C7B7C7B7B7B7C7C7D7D7D7E7F7F83808384828481838180",
      INIT_2C => X"7D7E7E7E7F808081828183828282828281838284878689898688848281807F7E",
      INIT_2D => X"82828686878A878887838380817F7D7E7D7B7B7C7C7B7C7B7B7C7C7C7C7D7D7D",
      INIT_2E => X"7B7B7C7B7B7C7B7C7C7B7C7C7C7D7D7D7E7E7E7F808081828282828281818182",
      INIT_2F => X"7F7E8080808281828381828380818382838686878A86888782838181807E7E7D",
      INIT_30 => X"8786888A86878682828280807F7D7D7B7B7B7A7A7A7B7B7B7B7C7C7C7C7D7D7D",
      INIT_31 => X"7B7B7B7B7B7B7B7B7C7B7C7C7D7D7D7F7F808080828082828082828082848285",
      INIT_32 => X"8180818380838280828180828382848685888886888583828280807F7D7D7C7B",
      INIT_33 => X"8A89868984838281807F7E7D7C7C7B7A7B7B7B7B7B7B7B7C7C7C7D7D7D7E7F7F",
      INIT_34 => X"7B7B7B7B7B7B7C7B7C7D7D7E7E7F808081828281828180818181818382848786",
      INIT_35 => X"818281818180818080818283858787898A8788858382827F7E7E7C7C7B7B7B7B",
      INIT_36 => X"868A86838381807F7E7D7C7B7B7B7B7B7B7B7B7B7B7C7B7C7D7D7E7F7F808181",
      INIT_37 => X"7B7A7A7B7B7B7C7C7D7E7F80808282818281818180818080818383848887898B",
      INIT_38 => X"818080807F8080808283838888888C878887838282807E7F7C7C7B7A7B7A7B7A",
      INIT_39 => X"89838381807E7D7C7B7A7A7A7A7B7A7B7B7B7B7B7B7C7D7D7E7F808081828182",
      INIT_3A => X"7B7B7A7C7C7D7E7F7F818181838182827F80817E80817F8284838888878C8888",
      INIT_3B => X"7F807E7F8080828484868A878B8B86898481817F7E7D7C7B7B7A7A7B7A7A7B7A",
      INIT_3C => X"837F817E7D7F7C7C7C7B7B7B7A7B7A7A7A7A7B7B7C7E7D808181828382818180",
      INIT_3D => X"7A797A7B7C7E7F8182838384838281807E7F7E7D7F80818484878A888B8A8587",
      INIT_3E => X"7D7E7C7D807F828586898B898B8A85878280807E7D7E7C7D7C7C7C7B7A7A7A79",
      INIT_3F => X"817F7F7E7C7D7C7C7C7C7B7C7B7A7A7A797A7B7C7D7F8081848383848281817E",
      INIT_40 => X"7A7A7C7C7E808183848484848280807E7C7E7B7C807F818685888B888B8A8487",
      INIT_41 => X"7C7D7B7C7F80818686888C898B8B8587817E7E7D7B7D7C7B7C7C7B7C7B7A7A7A",
      INIT_42 => X"807F7E7E7C7D7C7B7C7B7A7B7A7A7A797A7A7C7C7F808283848484848280807D",
      INIT_43 => X"797A7B7C7E7F8182838483848281807E7D7E7D7E81818487868A8C898C888585",
      INIT_44 => X"7D7E7D7F82828689888C8D898D8784857E7E7D7C7C7C7B7B7B7B7A7B7A797A78",
      INIT_45 => X"7F7E7F7D7D7E7C7C7C7B7B7B7A797A79797B7B7D7F7F828283848283807F7F7D",
      INIT_46 => X"7A7B7A7E7E7F838283858283827F807D7D7E7D7E8182848887898C888A888286",
      INIT_47 => X"7C7D7E7E8082828688878B8988898385817E7F7E7D7E7D7C7D7B7B7B797A7A78",
      INIT_48 => X"847F807E7E7E7D7C7C7B797A79787978797A7B7D7F80838484858383827F7F7E",
      INIT_49 => X"78797B7B7E8081848485858382817E7D7C7B7D7D7E81828488878A8B888B8685",
      INIT_4A => X"7E7B7B7C7B7E7F828487898A8C8A8B898586807F7F7D7D7D7C7B7B797A797879",
      INIT_4B => X"8A8684827F7D7D7C7B7B7B797A787979787A7A7B7D7E8181838484858382817E",
      INIT_4C => X"7C7B7A7A7A7B7D7E8082838584858482817E7C7C7B7B7C7E81838689898C8B89",
      INIT_4D => X"8483807E7D7B7B7C7C7F818287888A8D8A8A8983837F7C7B7B7A7B7B7A7C7B7B",
      INIT_4E => X"8A8A89898584817E7D7C7C7B7B7C7A7C7C7B7B7B797B7B7B7E7F818384848685",
      INIT_4F => X"7D7E7D7C7B7A797A7A7C7F7F83848586868583817F7D7C7B7B7C7D7F81848788",
      INIT_50 => X"86868684827F7D7B7A7A7A7C7F808586888B898A898484807D7D7B7C7D7C7D7D",
      INIT_51 => X"878888898684827F7D7D7B7C7C7D7E80818181807F7D7B7B79797B7C7E818385",
      INIT_52 => X"8282838382807F7D7B7A7A797B7D7F82838586858482807E7C7B7B7C7D808284",
      INIT_53 => X"818182828181807F7E7D7E7D7E80808283838483828280807F7E7E7E7E7F7F80",
      INIT_54 => X"7F7E7E7E7E7F80818182828282807F7F7E7E7E7E7F7F8080808080807F807F80",
      INIT_55 => X"857F7D7B7A7A7B7C7D7E7F808080818080807F80808181818281818181808080",
      INIT_56 => X"8083838382817F7D7C7C7C7E80818484848581807E7C7B7C7D7E828584898784",
      INIT_57 => X"7F7E7E7E7F808182828281807F7E7E7D7F80818283838381807F7C7C7C7C7E80",
      INIT_58 => X"808182828181807F7E7F7F7F808081818181807F7F7E7F7F8081828282828180",
      INIT_59 => X"7F7F7F7F7F80808181818181807F7F7F7F7F808081818181817F7F7E7E7E7F80",
      INIT_5A => X"8080808180808080807F7F8080808080808080807F7F7F7F808080808080807F",
      INIT_5B => X"808080808080808080808080808080808080808080808081808080807F7F7F80",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"7E7E7E7E81827F848180807F808080808080807F80807F808080808080808080",
      INIT_68 => X"808182807F80807F7E7F7F7F7F80808182808181807F7F807F80818080807E7D",
      INIT_69 => X"808282868280827D7C7F8583848C868182837E7E7E7D7C7D7D7B7D7F7E7F8282",
      INIT_6A => X"7D7E7D7F807E7E7E7E7E7F7F808180807F807D7C7D7F80818384817E7F7C7B7E",
      INIT_6B => X"7F807E7F83838385868181828080828884868A83818182807E7E7C7B7C7B7A7B",
      INIT_6C => X"7C7B7D7D7E7E7F7F7E7F7D7D7E7E7F81818081807D7D7D7C7D7E7F7F8182817F",
      INIT_6D => X"7F818180807F807D7F81828485858282817E80838683878883838282807D7B7C",
      INIT_6E => X"8987808180807F7F7D7B7E7C7B7D7C7C7D7D7D7F7E7E7F808080817F7D7E7E7D",
      INIT_6F => X"7F7F817E7C7E7B7B7D7F81828481807F7F7E7F81848586868282817F81848584",
      INIT_70 => X"838486858184817F838586848A8682837F817F7E7D7D7F7C7C7D7B7B7B7B7C7E",
      INIT_71 => X"7F7E7F7F7D7D7B7D7D7C7A7C7C7C7C7C7D7C7C7C7D7E7F8182827F807F7F8181",
      INIT_72 => X"7B7C7C7E807E81807F8180827F8285848681878680828489858B8882827E807F",
      INIT_73 => X"858183858686898784858381807F7E7F7F7F807C7C7D7C7979797B7B7A7C7C7B",
      INIT_74 => X"7C7B7A7A797A7A7A7B7C7C7D7B7C7C7C7D7F7E808181817F807F818486878686",
      INIT_75 => X"80808081808081828485868585848384858586888685838383807F7E7F7E7D80",
      INIT_76 => X"8886838483827F7F7F7E7F7E7F7E7B7B7C7B7A7B7B7B7C7D7C7C7C7C7C7D7E7F",
      INIT_77 => X"7B7B7B7C7D7C7C7C7C7C7C7F7F7F7F8080808180828484858485848384858686",
      INIT_78 => X"82838384848582848485858688858584838381817F7F7F7F7E7E7D7B7B7C7C7B",
      INIT_79 => X"7F7F7E7F7D7E7D7B7C7C7B7B7A7C7B7C7D7D7D7C7C7C7D7E7F7F7F7F8080807F",
      INIT_7A => X"7D7D7E7F7F7F80807F8080818282838484848384848586888885858383828280",
      INIT_7B => X"85858689868483828182827E807F7E7F7D7E7C7B7B7C7B7B7B7B7B7D7D7D7D7D",
      INIT_7C => X"7D7B7C7C7C7C7C7D7D7E7D7D7D7D7F7F8080807F808080818283838484838283",
      INIT_7D => X"7F7F80828283858482828483848588888483828381817F807F7F7F7F7E7C7B7C",
      INIT_7E => X"807F7F7D7F7F7F7E7D7C7D7C7C7C7C7C7D7D7D7D7D7D7D7D7D7F7F808080807F",
      INIT_7F => X"7D7D7D7D7F80818180807F7E7F81828184868583828483838588888283838280",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"838282878889838282807F7E7F7E7E7E807E7D7C7B7D7B7B7C7C7C7C7D7F7E7D",
      INIT_01 => X"7B7B7C7D7C7C7D7F7E7D7E7E7E7D7E8081818180807F7E808183838587858381",
      INIT_02 => X"7E7F818181838786838284858285878A87828381807F807F7D7E7E7F7B7C7C7C",
      INIT_03 => X"7D7E7E7F7E7D7C7D7C7C7C7D7E7D7D7D7E7E7F7F7E7E7D7D7C7E80818080817F",
      INIT_04 => X"7F7C7B7E80807F8282807C7E808182848988848383838184888C8982827F7E7D",
      INIT_05 => X"81868C8D84807F807E7C7E7F7E7D7C7C7C7B7C7D7C7C7D7E7E7C7D7F807E7E7F",
      INIT_06 => X"7E7D7D7F7E7E7E7F807E7B7B7D7F7F808284807C7C80818184888A8482828583",
      INIT_07 => X"83888A858182858581858B8D878181817F7D7D7E7E7D7C7D7C7B7C7D7C7C7E7F",
      INIT_08 => X"7B797A7C7C7C7E7F7F7D7D7E7E7D7D80807E7A7A7E807F808384807C7D818281",
      INIT_09 => X"82827E7C7D818282858989848283858381878D8D868081807F7D7E7F7E7C7C7D",
      INIT_0A => X"7C7F80807E7D7D7C7A7A7B7D7C7E7F7E7D7C7E7F7E7E7E7F7E7D7B7C7D7F8081",
      INIT_0B => X"7F7C7B7C7E80818181807E7E7E808184878885828383817E828B8E8C83817F7E",
      INIT_0C => X"8D8C87827F7C7E81807E7D7F807E7A797B7C7C7D7E7F7D7D7D7E7E7D7E7F8080",
      INIT_0D => X"7C7E7F7F807F7E7C7C7C7E818383827F7E7E7F7F80838788868382828080828A",
      INIT_0E => X"84828181888D8D868180808080807E7E7F807E7C7A7A7C7C7D7D7D7C7C7D7D7D",
      INIT_0F => X"7E7D7D7D7D7D7E7F807F7E7D7C7B7B7C7F828281807F7F808081838687868583",
      INIT_10 => X"878684828482818084898B8982818183817E7C7D7F80807D7C7C7D7C7C7D7E7F",
      INIT_11 => X"7F7E7E7E7E7E7E7D7D7E7F81807F7E7D7D7C7C7C7F81818180807F7F7E7F8186",
      INIT_12 => X"8083848483838382818184898A888481818181817F7F7E7F7E7E7D7C7C7C7D7E",
      INIT_13 => X"7D7E7E7F7F7E7E7D7D7C7D7F80807E7E7E7F7F7D7C7D7F80807F8081807F7D7E",
      INIT_14 => X"7E8184858483838383807F81878B8A8681818181807F7F8080807F7F7E7D7D7D",
      INIT_15 => X"7D7D7E7D7E7F80807E7C7C7D7E7F80807F7F7E7D7B7B7D8081807F7F81807F7D",
      INIT_16 => X"7E7E808384848282828382818082868A8A868280807F7F7F7F807F7F7F7E7D7C",
      INIT_17 => X"7D7E7E7F7E7E7D7E7E7E7D7D7E7F8180807F7E7E7D7C7C7D7F80807F7E7F807F",
      INIT_18 => X"80807F80818283838282838383828282848686848180808181807F7F7F7F7F7E",
      INIT_19 => X"7E7F7F7F7F7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7D7E7E7E7E7E7E7E7F80",
      INIT_1A => X"8081818182838484848384858686858382828282828080807F7F7F7E7E7E7E7E",
      INIT_1B => X"7F7F7F7F7F7F7F7E7E7E7F7F7E7E7E7E7D7C7C7C7C7D7D7D7D7E7E7E7E7E7E7F",
      INIT_1C => X"7D7D7D7D7E7E7E7F80818181818284858584848585858483838383828181807F",
      INIT_1D => X"7E7E7F7F7F7F80808181808080818180808080807F7E7E7E7E7E7D7D7D7D7D7D",
      INIT_1E => X"81828283848485858586868685848383838382818080807F7F7E7E7E7E7E7E7E",
      INIT_1F => X"83828180807F7F7E7D7D7D7C7C7C7B7B7B7B7B7B7B7B7B7C7C7D7D7D7E7F7F80",
      INIT_20 => X"7D7D7D7D7D7D7D7D7E7E7E7E7F7F808081828283848485858686868585848483",
      INIT_21 => X"7E7E7E7E7E7E7E7E7E7F7F80808081818181818181818080807F7F7F7E7E7D7D",
      INIT_22 => X"7D7D7E7E7F8080818282838484858585858585848483838282818180807F7F7F",
      INIT_23 => X"848483838382818080807F7F7E7E7E7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7C7D",
      INIT_24 => X"7F7F7F7E7E7E7D7D7D7D7D7D7D7E7E7E7F7F7F80808182838384848585858585",
      INIT_25 => X"8282828180807F7F7E7E7E7E7E7E7E7E7E7F7F7F80808081818181818080807F",
      INIT_26 => X"7C7C7C7C7C7C7C7C7D7D7D7E7E7E7F8080818182838384848485858585848383",
      INIT_27 => X"82838383848485858484838383838281818080807F7F7E7E7E7E7D7D7D7D7D7C",
      INIT_28 => X"8080808080807F7F7F7F7F7E7E7E7E7E7E7D7D7E7E7E7E7E7E7F7F8080818182",
      INIT_29 => X"838484848485858584838382828181807F7F7F7E7E7E7E7E7E7E7F7F7F808080",
      INIT_2A => X"7F7F7F7F7F7E7E7E7E7D7D7D7D7D7D7D7D7C7D7D7D7D7E7E7F7F808081818283",
      INIT_2B => X"8080818182838384848484848484838382828281818080807F7F7F7F7F7F7F7F",
      INIT_2C => X"7F7F7F80808080808080807F7F7F7F7E7E7E7D7D7D7D7D7D7D7D7E7E7E7E7F7F",
      INIT_2D => X"808081818283838484848484848484838382828181807F7F7F7F7E7E7E7E7E7F",
      INIT_2E => X"7F7F7F7F80807F7F7F7F7F7F7F7F7E7E7E7E7D7D7D7D7D7D7D7D7D7D7E7E7E7F",
      INIT_2F => X"7E7E7F7F808081828283838384848484848383838282818180807F7F7F7F7F7F",
      INIT_30 => X"7F7F7F7F7F808080808080808080807F7F7F7F7E7E7E7D7D7D7D7D7D7D7D7E7E",
      INIT_31 => X"7E7F7F808081828283838484848484848483838282818180807F7F7F7F7F7F7F",
      INIT_32 => X"7F7F808080808080808080807F7F7F7F7E7E7E7E7D7D7D7D7D7D7D7D7D7D7E7E",
      INIT_33 => X"7E7E7F7F80808181828282838384848484838383828281818180807F7F7F7F7F",
      INIT_34 => X"7F7F7F7F8080808080808080808080807F7F7F7E7E7E7D7D7D7D7D7D7D7D7D7E",
      INIT_35 => X"7E7E7F7F7F808181828283838484848484838383828281818080807F7F7F7F7F",
      INIT_36 => X"8080808080808080808080808080807F7F7F7E7E7E7D7D7D7D7D7D7D7D7D7D7E",
      INIT_37 => X"7E7E7E7F7F7F80808181818282838383838383838382828181818080807F7F7F",
      INIT_38 => X"8180808080808080808080808080807F7F7F7F7F7F7E7E7E7E7D7D7D7D7D7D7E",
      INIT_39 => X"7E7E7E7E7E7E7F7F7F7F7F808080818181818282828282828282828181818181",
      INIT_3A => X"84848484848383838282818180807F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_3B => X"81818180807F7F7F7E7E7E7D7D7D7D7D7D7D7E7E7E7E7E7F7F80808182828383",
      INIT_3C => X"8382828281818180807F7F7F7F7E7E7E7E7E7F7F7F7F80808081818181818181",
      INIT_3D => X"7E7E7D7D7D7D7D7C7D7D7D7D7D7D7E7E7E7F7F80808181828282838383838383",
      INIT_3E => X"7F7F7F7F7F7F7F7F7F8080808081818182828283838383838383828181807F7F",
      INIT_3F => X"80808080808080808080808080808080808080808080807F7F7F7F7F7F7F7F7F",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"7F7F7F7F7F7F7F7F808080808080808080808080808080808080808080808080",
      INIT_42 => X"818180808080808080808080808080808080808080808080807F7F7F7F7F7F7F",
      INIT_43 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F808080808080808080808080808080818181",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080807F7F7F7F7F",
      INIT_45 => X"80807F7F7F7F7F7F7F7F7F7F7F7F7F8080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8676727B8A8F8475727D8B8E8275747E898C8278767D858A867A757A858C857A",
      INIT_01 => X"878F8677727A89908575727C8A8F8376737D898D8478747B878D8578727A888F",
      INIT_02 => X"747A868E8678737B898E8376757D898B8278777D868B8579757A868E8678737A",
      INIT_03 => X"847A767B878B8479757C888B8378767D878A837A767B858B847A757A868D867A",
      INIT_04 => X"858B847A757C878B8378777E878A8179787E8689837B777B858A847A777C868B",
      INIT_05 => X"787B858A847B777C8588847C777C8689827B787C8588837B787B8489847B777B",
      INIT_06 => X"837C787C8587817B797D8486827C797C8587827B797D8488827C797C8488847C",
      INIT_07 => X"8487827C787D8587827B787E8586817B797E8485817C7A7D8486827D797C8487",
      INIT_08 => X"7A7D8386827C797D8486827C797D8486827C797D8486837C797D8487827C797D",
      INIT_09 => X"827D7A7E8485827D7A7E8485817D7A7E8485817C7B7F8384817E7B7D8285837D",
      INIT_0A => X"8383827D7B7E8384817D7A7F8484817D7B7F8484817D7B7F8384817D7B7E8385",
      INIT_0B => X"7B7F8284827D7C7F8383817D7C7F8384817D7C7F8383817D7C808383817D7B7F",
      INIT_0C => X"817D7B7F8384817D7C7F8283817D7C7F8283827D7C7F8283817D7C7F8384827D",
      INIT_0D => X"8384817D7C7F8284817D7C7F8384817D7C7F8283817D7D7F8283817D7C7F8384",
      INIT_0E => X"7D7F8283817D7D7F8283817D7C7F8283817D7D7F8283817D7C7F8384817D7B7F",
      INIT_0F => X"817D7D7F8283817D7D7F8283807D7D7F8283817E7D7F8283817D7D7F8283817D",
      INIT_10 => X"8284817D7D808283807D7D808383807D7D808282807E7D7F8283817E7D7F8283",
      INIT_11 => X"7D7F8283817E7D7F8283807D7D808383807D7D808283807D7D7F8283817D7D7F",
      INIT_12 => X"807E7E7F8283807E7E7F8283807D7E808282807E7E808282807E7E7F8282817E",
      INIT_13 => X"8383807D7D808382807D7E8082827F7E7E808282807E7E808282807E7E808282",
      INIT_14 => X"7E7F8282807E7E808282807E7E808282807E7E808282807E7E7F8282807E7E80",
      INIT_15 => X"807E7E808282807E7E808282807E7E808281807E7E808282807E7E7F8282807E",
      INIT_16 => X"8282807E7E808282807E7E808282807E7E808281807E7E808281807E7E808282",
      INIT_17 => X"7E808282807E7E8082817F7E7E808281807E7E808281807E7E808281807E7E80",
      INIT_18 => X"807F7E808281807E7E808281807E7E808281807E7E808181807F7E808282807E",
      INIT_19 => X"8181807E7E808281807E7E808281807F7E808281807E7E808181807F7E808281",
      INIT_1A => X"7F818181807F7F808181807F7F808181807F7F808181807F7F808181807F7E80",
      INIT_1B => X"807F7F808181807F7F808181807F7F808181807F7F818181807F7F808181807F",
      INIT_1C => X"8081817F7E808182807E7E8182817F7E7F8281807F7F808080817F7F7F808180",
      INIT_1D => X"7F7F8082817E7E8082827F7D7F8182807E7E808181807F8080808080807F7F80",
      INIT_1E => X"817F7F7F8182807E7F8182817F7E7F8282807E7E8081807F7F8081807F808180",
      INIT_1F => X"8081817F7F7F8182807E7F8182817F7E808181807F7F8181807F8080807F8081",
      INIT_20 => X"7F7F8081807F7F8081817F7E7F8181807E7F8181817F7F80818080808080807F",
      INIT_21 => X"807F7F7F8181807F7F8082817F7E7F8181807E7F818180807F80818080808080",
      INIT_22 => X"8080807F808080817F7F7F8081807F7F808181807F7F818180807F8080808080",
      INIT_23 => X"80808080807F7F8081817F7F7F8181807F7F808181807F7F808080807F808080",
      INIT_24 => X"808080808080807F7F8081807F7F7F8181807F7F8081817F7F80808080807F80",
      INIT_25 => X"8080808080808080807F7F8081807F7F8081817F7E7F8181807F7F808080807F",
      INIT_26 => X"80808080807F7F808180807F8080807F7F7F808181807F808080807F7F808080",
      INIT_27 => X"8080808080807F808080818080808080807F7F808181807F7F808080807F8080",
      INIT_28 => X"80808080808080807F80808181807F7F8081807F7F808181807F7F8080808080",
      INIT_29 => X"808080808080808080808080808181807F7F8080807F80808181807F80808080",
      INIT_2A => X"808080808080807F7F808080807F808181807F7F8080808080808180807F7F80",
      INIT_2B => X"7F80808080808080807F7F808080807F808180807F7F80808080808080807F7F",
      INIT_2C => X"80807F80808080808080807F8080808080808181807F7F808080808080808080",
      INIT_2D => X"808080807F80808080808080807F8080808080808180807F7F80808080808080",
      INIT_2E => X"80808080807F8080808080808080807F808080808080818080807F8080808080",
      INIT_2F => X"808080808080807F80808080808080807F7F8080808080808180807F7F808080",
      INIT_30 => X"8080808080808080807F80808080808080807F7F8080808080808080807F8080",
      INIT_31 => X"80808080808080808080807F80808080808080807F8080808080808080808080",
      INIT_32 => X"807F80808080808080808080808080808080808080807F80808080808080807F",
      INIT_33 => X"8080807F808080808080808080807F8080808080808080808080808080808080",
      INIT_34 => X"80808080807F8080808080808080807F8080808080808080807F808080808080",
      INIT_35 => X"8080808080807F80808080808080808080808080808080808080807F80808080",
      INIT_36 => X"80808080808080807F80808080808080808080808080808080808080807F8080",
      INIT_37 => X"7F8080808080808080807F80808080808080808080808080808080807F808080",
      INIT_38 => X"8080808080808080808080807F80808080808080808080808080808080808080",
      INIT_39 => X"808080808080808080808080807F808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"80808080807F80808080808080808080807F8080808080808080808080808080",
      INIT_3C => X"808080808080807F80808080807F808080807F7F80808080808080807F808080",
      INIT_3D => X"80807F8081808080807F808080808080808080807F7F80808080808080808080",
      INIT_3E => X"8181807F7F7F8181817F7E7F818181807F7F8181807F7E7F8181817F7F7F8081",
      INIT_3F => X"7F7F8181817F7E7F8182817F7E7F8182817F7E7F8181807F7E7F8181817F7F7F",
      INIT_40 => X"817F7E7F8181817F7E7F8182817F7E7F8181817F7E7F8181817F7E7F8182817F",
      INIT_41 => X"8182817F7E7F8181807F7E808181807F7E7F8181807F7F7F8181807F7E7F8181",
      INIT_42 => X"7F7F8181817F7E7F8081807F7F7F8181807F7E7F8181807F7F7F8181807F7E7F",
      INIT_43 => X"807F7F7F8081807F7F7F8081807F7F808081807F7F7F8081807F7F7F8081807F",
      INIT_44 => X"8081807F7F7F8081807F7F7F8081807F7F808181807F7F7F8081807F7F7F8081",
      INIT_45 => X"7F7F8081807F7F808081807F7F808080807F7F808081807F7F7F8081807F8080",
      INIT_46 => X"80807F7F808180807F808080807F80808080807F7F80808080807F8080818080",
      INIT_47 => X"808080807F80808080808080808080808080808080807F808080807F80808080",
      INIT_48 => X"7F80808080807F80818180807F8080808080808080807F7F7F80808080808080",
      INIT_49 => X"80808080808080808080808080807F7F80808080808080808080808080808080",
      INIT_4A => X"808080807F80808080808080808080807F808080808080808080808080808080",
      INIT_4B => X"8080808080807F80808080808080808080807F80808080808080808080808080",
      INIT_4C => X"80808080808080808080808080808080808080807F8080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080807F80808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"808080808080808080808080808080808080808080808080807F808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080807F80808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080807F80808080808080808080808080807F80808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"7F80808080808080808080808080808080808080808080808080808080807F80",
      INIT_58 => X"80807F80808080808080808080808080808080808080808080807F8080808080",
      INIT_59 => X"808080807F80808080808080808080808080808080808080808080807F808080",
      INIT_5A => X"7F81817F7F80818080807F808080808080808080808080808080808080807F80",
      INIT_5B => X"7F7F8182807F7F8081807F7F8081807F7F8081807F7F8081807F7F8081817F7E",
      INIT_5C => X"81807F7F8182807E7F8181807F7F81817F7E7F81827F7E7F8181807E7F818180",
      INIT_5D => X"7F81817F7F7F81817F7E808181807F8081817F7F7F81817F7F7F8181807F7F81",
      INIT_5E => X"87817B797C828887837B7679848B867D7A7C8286817A82827F807F818180807E",
      INIT_5F => X"7C7578818A8B8278757B848A878078767D858A877F77777D868A867D767A8186",
      INIT_60 => X"747F8B8D847A7578818A8B84797478838D8A8077757C868B867D76777F888A85",
      INIT_61 => X"898C867C74767F8B8D85787278838D8B81777379858D8B8075727B898F897D72",
      INIT_62 => X"8A7E73737D8B8E867A7376818B8C84787378848D8B8176737B878E897D74757E",
      INIT_63 => X"76737A868D897E75747C898E887B7375808B8D84797377838D8B81777379868E",
      INIT_64 => X"78828A8A8378747A858C897E75757D878C877C75757F8A8C85797377838C8B81",
      INIT_65 => X"8889827A767A8289888079767B8489877F77767D878A857C767780888A847B75",
      INIT_66 => X"847C7878808789837B76798289888179767C8589877F77777E868A857C767881",
      INIT_67 => X"7778808789837A777A828887817A777B8388878078777D8589857D78797F8688",
      INIT_68 => X"7F8587847D787A808688837B777A8288878079787D8488867F79787D8589867D",
      INIT_69 => X"87857E78797F8688837B787B818687817B787C828787807A787C8488857E7879",
      INIT_6A => X"7E797A7F8586837D7A7B808587837C787B828787817A787C8387867F7A797E84",
      INIT_6B => X"7A7E8386847F7A7A7F8587837C797B818686817B797D828685807B797D838785",
      INIT_6C => X"8286857F7B7B7F8486837E7B7C808485837E7A7C818585817C7A7D828685807B",
      INIT_6D => X"85807C7B7E8285847F7B7B7E8386837E7A7B808586827D7A7C818585817C7A7D",
      INIT_6E => X"7D7B7D828585807C7B7E8386837E7B7C808485837E7B7C808585817C7A7D8285",
      INIT_6F => X"7D818584807C7B7E8284837F7C7C7F8385837E7B7C808485827D7B7D81848481",
      INIT_70 => X"8484817D7C7D818484807C7B7E8285837F7C7C7F8384827E7C7C808485827D7B",
      INIT_71 => X"827E7C7D808484807D7C7E828483807D7C7F8284837F7C7C7F8385827E7C7D81",
      INIT_72 => X"7D7D808383817E7D7E808383807E7C7E8184837F7D7D7F8283827F7D7D7F8384",
      INIT_73 => X"7F8283827F7D7D808383817E7D7E818383807E7D7F818383807D7D7F8284827F",
      INIT_74 => X"83827F7D7D7F8283817E7D7E808383817E7D7E818383807D7D7F8283827F7D7D",
      INIT_75 => X"807D7D7F8283827F7D7D7F8283817F7D7E818383807E7D7E818382807E7D7F81",
      INIT_76 => X"7D7F818382807E7D7F8283827F7D7E808283817F7D7E818383807E7D7E818382",
      INIT_77 => X"818382807E7E7F8183817F7E7E808283817E7E7E808282807E7E7F818282807E",
      INIT_78 => X"81807F7E7F818282807E7E7F8182817F7E7E808282817F7E7E808283807E7D7F",
      INIT_79 => X"7E7E7F818281807E7E7F818281807E7D7F8283817F7D7E808282807E7E7F8182",
      INIT_7A => X"7F808181817F7E7E808282807E7E7F8182817F7E7F80818281807E7E7F828381",
      INIT_7B => X"8182817F7E7E808282807F7F7F808181817F7E7F8182827F7D7E808282807F7F",
      INIT_7C => X"7F7E7F818180808080807F7F808181807E7E808282807D7F81818181807F7E7F",
      INIT_7D => X"807D7E808383807D7D808383807E7D7F8283817F7E7E7F8283817E7D7E818281",
      INIT_7E => X"8083827F7E7E808282807F7F808080808080807F7F80818080807F7F7F808182",
      INIT_7F => X"7F8081817F7F7F8082817F7E7F808282807E7E808282807F7E7E818382807D7D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"81817F8584808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"828081807F7F807F7F7E7E7F80808082818181808180807F7E7E7F7E7D7D7D7E",
      INIT_01 => X"80808080818080808080818181818181818080807F7F7F7F7F807F7F81818081",
      INIT_02 => X"80807F8080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080807F7F7F7F7F7F7F807F808080808080808080807F",
      INIT_04 => X"8080808080807F80807F80807F8080808080808080807F808080807F7F80807F",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"808080808080808080808080808080808080807F80807F808080808080808080",
      INIT_07 => X"808080807F808080808081808080808080808080808081808080808080808080",
      INIT_08 => X"80807F807F80807F80807F807F8080808080808080808080808180808080807F",
      INIT_09 => X"808080808080808080808080808080808080808080808080807F808080808080",
      INIT_0A => X"80808080808080808080808080808080808080808080808080807F80807F8080",
      INIT_0B => X"8080808080808080808080808080808080818081808081808080808080808080",
      INIT_0C => X"8080807F807F80808080808080807F80807F807F7F807F808080808080808080",
      INIT_0D => X"80807F807F80807F808080808080808080818080818081818081808080808080",
      INIT_0E => X"7F7F7F7F8080808181818181818181818181818180818080807F807F7F807F7F",
      INIT_0F => X"8182848586868687868585828381807F7E7E7D7D7D7D7D7D7D7D7E7E7E7E7E7E",
      INIT_10 => X"8585827F7F7C7A7B797A7A7A7C7B7D7E7E7F7F807F7F7F7F7D7E7D7D7E7D7F80",
      INIT_11 => X"7C7E7E80818182828182807F7E7C7C7C7B7C7B7D7F7F8284858889898B898988",
      INIT_12 => X"7B7B7B7B7C7E7F8183848787888A898988868582817F7D7C7B7A797A797A7B7B",
      INIT_13 => X"888887858581807E7D7C7A79787879797A7C7E7F8182828383838281807F7D7C",
      INIT_14 => X"7A7B7C7E7E818182848283838181807D7D7C7B7C7B7C7E7F8083838587878889",
      INIT_15 => X"7E7D7D7D7D7D7F7F818282848585868785878584848181807E7D7C7A7A79787A",
      INIT_16 => X"868383838181807F7E7D7C7B7A79797A7A7B7D7D7F808182828383828281807E",
      INIT_17 => X"7B7D7D7F8081828383838281817F7E7E7D7C7D7D7E807F828382848584868584",
      INIT_18 => X"7C7C7D7E7F8082828485858687858686848482818180807E7E7C7B7B7A7A7A7A",
      INIT_19 => X"82818181807F7F7D7D7B7B7B7A7B7B7C7D7E7F8080828281838180807E7D7D7C",
      INIT_1A => X"7F7F80828182838181807F7F7E7D7E7D7D7F7F80828283858585878485858284",
      INIT_1B => X"80828383868685878684878382838080807F7F7E7E7D7C7D7B7B7B7B7B7C7D7D",
      INIT_1C => X"7E7E7E7E7D7D7D7C7C7B7C7C7C7D7E7E81818182828182807F7F7D7D7D7D7E7F",
      INIT_1D => X"83828183807F7F7D7D7D7C7E7E7E828283868786898785888283827E7F7F7E7E",
      INIT_1E => X"88898687878283817E7E7E7D7D7E7E7E7E7E7D7D7D7C7B7C7B7B7D7D7E808181",
      INIT_1F => X"7E7D7C7C7B7A7C7C7C7E7F80828382848381817F7E7E7C7D7D7D7F8182848785",
      INIT_20 => X"817F7D7E7D7D7E7F8082858487898688878384817F7E7E7D7D7D7D7D7E7E7E7E",
      INIT_21 => X"807F7F7D7D7D7C7C7D7E7D7E7F7E7E7D7D7C7C7C7B7D7E7F8082838283838380",
      INIT_22 => X"7D7D7E7E7F8080818283828282807F7F7E7D7E7E7F8183838687858A86858681",
      INIT_23 => X"7F828183868586898486858182817F7F7D7D7C7B7C7C7C7D7E7D7F7E7E7E7D7D",
      INIT_24 => X"7C7B7D7D7D7F7E7E7F7E7E7E7D7E7E7E7F7F808081828182828081817F80807E",
      INIT_25 => X"828081828080817F80817F8082828286858589848486808181807F7F7C7D7B7B",
      INIT_26 => X"8680818180807F7D7E7C7B7C7B7C7C7C7E7D7E7E7D7E7E7D7E7E7F7F80818081",
      INIT_27 => X"7F7E7E7E7E7F7F7F80818282818182808081807F818080838282868584888483",
      INIT_28 => X"807F828281858684888784868281817F80807D7E7C7B7B7B7B7B7C7D7C7E7F7D",
      INIT_29 => X"7B7C7B7A7C7C7D7D7D7F7D7D7E7D7E7E7E807F80818081818182818182808080",
      INIT_2A => X"8082818183818282818182808081828184878486898385847F8180807F7E7E7D",
      INIT_2B => X"8486858180807F7F7F7E7E7C7B7C7B7C7C7C7D7D7D7D7D7E7D7D7E7F7E7F807F",
      INIT_2C => X"7E7D7D7D7C7C7E7F7F7F80807F80828080828282828281808181808485848789",
      INIT_2D => X"87868280817E7D828686878A898180817F7F80817E7D7D7C7A7B7C7C7D7E7E7F",
      INIT_2E => X"7D7A7A7C7C7C7D7E7F7E7F7E7E7E7E7D7D7D7E7E7F828181817F7E7E7F828284",
      INIT_2F => X"818283807E7E7F81818486858482817E7D818486888A8981807F7E7F81807E7E",
      INIT_30 => X"8382807F81807E7E7D7C7A7B7C7C7C7D7D7C7D7E7F7F80817E7C7D7E7D7E8082",
      INIT_31 => X"7F7E7D7E7D7D7D7E8080828282807E7E7F7F828686848483807E81838687898B",
      INIT_32 => X"7E7D828285888B8B8283818082807E7E7F7D7B7B7C7C7C7C7C7C7C7D7D7D7E7F",
      INIT_33 => X"7C7D7D7E7E7E7E7F807F7E7E7D7C7D7D7E81838382807F7E7D7E828584858582",
      INIT_34 => X"7F8384848686837F7E818185878A8A8283807F81817F7D7E7D7B7D7E7D7C7D7D",
      INIT_35 => X"7B7B7C7B7E7E7D7D7D7E7D7C7E80807F7F81807D7C7C7C7F81838383827F7D7D",
      INIT_36 => X"8281817F7C7E818584838785807D7F838387898D8880827E808181807E7E7B7A",
      INIT_37 => X"7E80807E7B7B7C7B7B7D7D7D7D7E7D7D7D7E7E7D7F7F7F7F7E7E7D7D7D808283",
      INIT_38 => X"7D7D7D7F83838281807F7C7E8284848488847E7D808382868B8E87808180807F",
      INIT_39 => X"8080807F7F81807F7C7A7C7C7B7C7E7F7E7E7C7D7E7E7E7F7F7E7E7E80807F7D",
      INIT_3A => X"7F7F7F7E7F7E7D7D7E80818182817E7D7F8183858987827E7E838184898C8B80",
      INIT_3B => X"898C8780817F7F7E7F7F7F7E7C7D7C7C7B7D7D7E7F80807D7D7E7D7E7F807F7F",
      INIT_3C => X"7E8080807F7F7E7E7E7E7F7F7E7E7F8181808080818081848986838383827F84",
      INIT_3D => X"817E85898B868183807E7D807F7F7E7D7D7D7C7C7D7D7C7D7E807F7F7D7E7D7D",
      INIT_3E => X"7F7E7C7E80807F80807F7D7D7D7F7E7E7F7F8180807F80807F82858884838382",
      INIT_3F => X"8383827F81888A898282827F7E7E80807E7D7D7D7C7C7D7D7D7E7F807F7E7E80",
      INIT_40 => X"7E80807E7E7E80808081807F7D7E7E7D7E7E8081807E7E8080807E8184868582",
      INIT_41 => X"838384828181868A8A868282807E7F80807E7E7E7E7C7C7D7E7D7C7C7F807F7E",
      INIT_42 => X"7F7F7F7F7E7F7F7F7F7F80807F7E7D7D7C7D7E8082807E7D7E7F7F8082848585",
      INIT_43 => X"84828383828282888A89858383807E7F81807F7D7E7D7D7C7C7C7C7C7D7E807F",
      INIT_44 => X"7F7E7E7E7F7F7F7F80808080807F7E7D7D7C7E7F81807F7D7D7E7E7F80838585",
      INIT_45 => X"83838384828182858A8A87828181808080807F7E7E7E7E7C7C7D7C7D7D7E7F80",
      INIT_46 => X"7E7E7E7E7E7E7F7F7F7F7F7F7F7E7D7D7D7E7E807F807F7E7E7E7E7E80838585",
      INIT_47 => X"83828383838384888A898682828180808080807F7E7D7D7D7C7C7C7C7D7F7F7E",
      INIT_48 => X"7E7E7E7F8181818080807F7E7E7D7D7E7E7F7E7E7E7E7E7E7D7D7E8082838484",
      INIT_49 => X"83848485878889878482828281808080807F7E7D7C7C7C7C7C7D7E7F7F7E7E7E",
      INIT_4A => X"7F7F80808181807F7F7E7E7E7E7E7E7E7E7D7D7D7D7D7E7F8082828282818182",
      INIT_4B => X"8686858485858482818180807F7F7E7E7E7D7D7D7E7D7D7E7E7E7E7F7F7E7E7E",
      INIT_4C => X"8080807F7E7E7E7D7D7C7C7C7C7C7C7C7C7D7D7E7F8081828383848485868686",
      INIT_4D => X"8786858484838280807F7E7E7D7D7C7C7C7C7D7D7D7E7E7F7F7F808080808080",
      INIT_4E => X"80807F7E7E7D7D7C7B7B7B7B7B7B7B7C7C7D7E7F808182848585868787888887",
      INIT_4F => X"86858584848280807F7E7E7D7D7C7C7C7C7C7D7D7E7E7F808080818181818180",
      INIT_50 => X"807F7F7E7E7D7C7C7B7B7B7B7B7B7C7C7D7E7F80818283848586878788888787",
      INIT_51 => X"868584848381807F7F7E7E7D7C7C7C7C7C7D7D7E7E7F7F808080818181818080",
      INIT_52 => X"7F7F7E7E7D7C7C7C7B7B7B7B7B7C7C7D7D7E7F80818283858586878787888786",
      INIT_53 => X"858584838281807F7E7E7D7D7D7C7C7C7D7D7E7E7E7F80808081818181818080",
      INIT_54 => X"7F7E7E7D7C7C7B7B7B7B7B7B7B7C7C7D7E7F8081828384858686878788888786",
      INIT_55 => X"85848382817F7F7E7E7D7D7D7D7C7D7D7D7E7E7F7F808080818181818180807F",
      INIT_56 => X"7F7E7D7D7C7C7B7B7B7B7B7C7C7C7D7E7F808181838485868687878887878686",
      INIT_57 => X"838281807F7E7E7D7D7D7C7C7C7D7D7D7E7E7F8080818181818181818180807F",
      INIT_58 => X"7D7D7C7C7B7B7B7B7B7B7C7C7D7E7F8081828384858687878788878786858484",
      INIT_59 => X"807F7E7E7D7D7D7C7C7C7D7D7D7E7E7F7F8081818181818181818180807F7F7E",
      INIT_5A => X"7C7C7B7B7B7B7B7C7C7C7D7E7F80818283848586868787878786858584838381",
      INIT_5B => X"7E7D7D7D7C7C7C7D7D7D7E7E7F80808181818182828281818180807F7E7E7D7D",
      INIT_5C => X"7C7C7C7C7C7C7C7D7E7F80818283848586868787878786858584838281807F7E",
      INIT_5D => X"7D7D7D7D7D7D7E7E7F7F80808181818181818181818080807F7F7E7E7D7D7C7C",
      INIT_5E => X"7C7C7C7D7E7F80808283848585868687878686858484838281807F7F7E7E7D7D",
      INIT_5F => X"7D7E7E7E7F7F80808081818181818181818080807F7F7E7E7D7D7C7C7C7C7C7C",
      INIT_60 => X"7F8081828384848585868686868584848483828180807F7F7E7E7E7D7D7D7D7D",
      INIT_61 => X"7F808080808181818181808080807F7F7F7E7E7D7D7C7C7C7C7C7C7C7D7D7E7E",
      INIT_62 => X"858585868685858484838382818180807F7F7F7E7E7E7E7E7E7E7E7E7E7F7F7F",
      INIT_63 => X"80808080808080807F7F7E7E7E7D7D7D7C7C7C7C7C7D7D7D7E7F808081828384",
      INIT_64 => X"848483838281818180807F7F7F7E7E7E7E7E7E7E7E7E7E7F7F7F808080808080",
      INIT_65 => X"7F7F7E7E7E7E7D7D7D7D7D7D7D7D7D7D7E7E7F80808182838384848585858584",
      INIT_66 => X"818080807F7F7F7F7F7E7E7E7E7F7F7F7F7F7F808080808080808080807F7F7F",
      INIT_67 => X"7E7D7D7D7D7D7D7E7E7E7F7F8080818282838384848484848483838382828181",
      INIT_68 => X"7F7F7F7F7F7F7F7F7F7F808080808080808080807F7F7F7F7F7F7E7E7E7E7E7E",
      INIT_69 => X"7E7F7F8080818181828283838383838383838382828282818181808080807F7F",
      INIT_6A => X"8181808080808080807F7F7F7F7F7E7E7E7E7E7E7E7D7D7D7D7D7D7D7E7E7E7E",
      INIT_6B => X"7E7E7E7F7F7F7F80808081818182828282828282828282828282828281818181",
      INIT_6C => X"81818181818181808080808080807F7F7F7F7F7E7E7E7E7E7E7E7D7D7D7D7E7E",
      INIT_6D => X"7F7F7F7F7F7F8080808080808081818181818181818181818181818181818181",
      INIT_6E => X"818180808080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6F => X"8080808080808080808080808080808080818181818181818181818181818181",
      INIT_70 => X"8080808080807F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80808080",
      INIT_71 => X"8080808080808080808080808080808080808181818181818080808080808080",
      INIT_72 => X"808080808080808080808080807F7F7F7F808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"0000808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"817E7D7F8283817F7D7E818281807E7E808182817F7E7F8181817F7F80808180",
      INIT_01 => X"808181807F8080808080808081807F7F808181807F7F7F808181807F7E7F8282",
      INIT_02 => X"7F808281807E7E808282807E7E808282817F7E7F818281807E7E808182807F7F",
      INIT_03 => X"81807E7E808181807F7F808080808080807F80808080807F8080808081807F7F",
      INIT_04 => X"80808080808181807F7F7F8181807F7F7F808181807F7E808181817F7E7F8081",
      INIT_05 => X"7F808181817F7E7F818181807E7F808181807F7F7F808180807F7F8081808080",
      INIT_06 => X"818080807F80808080808080807F808180807F7F80818180807F7F808181807F",
      INIT_07 => X"80807F7F7F808181807E7F808181807F7F80808181807F7F808181807F7F7F81",
      INIT_08 => X"7F7F808181807F7F8080808080807F80808080807F7F808080808080807F8080",
      INIT_09 => X"8080808080807F7F808081807F7F808081817F7F80808081807F7F808081817F",
      INIT_0A => X"8081807F7F7F8081807F7F7F80808080807F80808080807F7F80808080807F80",
      INIT_0B => X"807F808080808080808080808080807F7F80808080807F80808080807F7F8080",
      INIT_0C => X"7F7F808081807F7F7F808181807F8080808180807F7F808080807F7F80808080",
      INIT_0D => X"808180807F7F80808080807F80808080807F8080808080808080808080808080",
      INIT_0E => X"808080807F808080807F7F808080808080807F80818080807F7F8081807F7F7F",
      INIT_0F => X"807F7F80818080807F80808080807F7F808081807F7F80808080807F80808080",
      INIT_10 => X"808080808080807F808080808080808080808080808080808080807F7F808180",
      INIT_11 => X"80808080807F7F80808080807F80808080807F7F808080807F7F808081807F80",
      INIT_12 => X"80808080808080807F807F8081808080807F808080808080808080808080807F",
      INIT_13 => X"8080808080808080808080808080807F80808080807F7F808080807F7F808080",
      INIT_14 => X"7F80808080807F808080807F80808080808080807F8080807F80808080808080",
      INIT_15 => X"808080808080808080808080808080808080808080808080807F80808080807F",
      INIT_16 => X"80807F7F80808080807F808080808080808080808080807F8080808080808080",
      INIT_17 => X"808080808080808080808080808080808080808080808080808080807F808080",
      INIT_18 => X"8080808080807F80808080807F80808080807F7F80808080807F7F8080808080",
      INIT_19 => X"808080807F80818080807F8080808080807F80808080807F8080808080808080",
      INIT_1A => X"807F80808080808080808080808080807F808080807F7F808080808080808080",
      INIT_1B => X"7F808080818080808080808080808080808080807F8080808080807F80808080",
      INIT_1C => X"807F80817F7F808080808080808080808080808080808080807F808080808080",
      INIT_1D => X"80818080807F7F80808080807F80808080807F808080818080807F7F80808080",
      INIT_1E => X"808080807F7F818080807F7F80808080807F7F808081807F7F7F8081807F7F7F",
      INIT_1F => X"807F7F7F8181807F7F7F80818080807F7F808180807F7F80808080807F7F8080",
      INIT_20 => X"7F80808181807F7F7F808180807F7F80818080807F7F808081807F7F7F808181",
      INIT_21 => X"808081807F7F808081817F7F7F80818180807F7F808180807F7E80818081807F",
      INIT_22 => X"81817F7F80808081807F7F80808181807F7F80818180807F7F80808081807F80",
      INIT_23 => X"807F7F808081817F7F80808081807F7F80808181807F7F7F808081807F7F8080",
      INIT_24 => X"7F808180807F7F80808081807F7F80808081807F7F808080807F7F7F80808080",
      INIT_25 => X"808080807F7F80808080807F80808081807F7F80808181807F7F7F808180807F",
      INIT_26 => X"8080807F808181807F7F7F808081807F7F80808081807F80808081807F7F7F80",
      INIT_27 => X"7F808080818080807F80808080807F7F808080807F7F80808081807F7F808081",
      INIT_28 => X"808080818080807F808180807F7F80808080807F80808080807F7F808080817F",
      INIT_29 => X"8080807F80808081808080807F80808080807F808080807F7F80808080807F80",
      INIT_2A => X"80808080808080808080808081807F80808081808080807F80808080807F8080",
      INIT_2B => X"8080808080807F7F808080808080807F80818080807F80818180807F7F808080",
      INIT_2C => X"80808080808080808080808080808081807F7F80808081808080808080808080",
      INIT_2D => X"808080807F808180807F7F80808080808080808080808080808080808080807F",
      INIT_2E => X"7F807F8080808080807F80808080807F80808080807F7F808081808080808080",
      INIT_2F => X"808080808080807F80818080807F7F80808080807F8080808080808080808180",
      INIT_30 => X"808080808080808080808080808080808080807F80808080807F808080808080",
      INIT_31 => X"808080808080808080807F7F80808080807F8081808080808080808080808080",
      INIT_32 => X"807F80808080808080808080808080808080808080807F80808080807F808080",
      INIT_33 => X"7F80808080807F808080808080807F80808080807F8081808080807F80808080",
      INIT_34 => X"808080808080808080807F7F808080808080808080808080807F80808080807F",
      INIT_35 => X"8080807F80808080807F8080808080808080808080807F7F8080808080808080",
      INIT_36 => X"80808080808080808080808080807F8080808080808080808080808080808080",
      INIT_37 => X"8080808080807F8080808080808080808080808080808080807F808080808080",
      INIT_38 => X"80808080808080808080808080808080807F80808080807F8080808080808080",
      INIT_39 => X"80808080808080807F808080808080808080808080808080808080807F7F8080",
      INIT_3A => X"7F80808080807F808080808080808080808080807F7F80808080807F80808080",
      INIT_3B => X"837E8081807F807F808180808080807F808080818080807F8080808080808080",
      INIT_3C => X"82757379838B8D8580757578838E8C857B7676797F8D8C8278777C8389887A7C",
      INIT_3D => X"88847E75767B868C89827A747A7E898B867F76757B848B8B837A71787E898D88",
      INIT_3E => X"848D89837873797F8A8D877E74737B838E8B847A72787E878C878177737D828B",
      INIT_3F => X"777F898E877F74737A838D8C857B73767E868E888178757A7E8A8C867E75757D",
      INIT_40 => X"75747A838C8B847B72767D878E8982767379818B8D857E75767C848D89837973",
      INIT_41 => X"857E75777C848B89827975797F888B857E75767C848B89837A74787E888D867F",
      INIT_42 => X"8B8A847A74777D888C8880767579818B8A857C74777C868B888277757A80898B",
      INIT_43 => X"7D868B8881777579818A8A857C75787C848B88827975787F898A867E76767B83",
      INIT_44 => X"767A80898A857C75787C858B88827875797F898B867E76777B838B88837A7578",
      INIT_45 => X"7E76787C838988837A76797E878A867F76777B828A88837A76797D868A868177",
      INIT_46 => X"87827A777A7E8689867F77777B828A89847B75797D858A878178777A80888985",
      INIT_47 => X"8588868178787B808889847C77797C8489878179787A7F8789857E77787C8389",
      INIT_48 => X"7C818787847D787A7D8489868179797B808788857E78797C838987837B787A7E",
      INIT_49 => X"797B7C828786827B797B7E8688857E797B7C828786837C797B7E85878580797A",
      INIT_4A => X"827B7A7B7E8587857F797A7B818787837C797B7D848785817A7A7B808687847E",
      INIT_4B => X"86847F7A7B7D818686837D7A7B7D848785807A7A7C808686837E797B7D838786",
      INIT_4C => X"818685827C7A7C7E848684807B7B7C808687837D797B7D838785817B7A7C7F85",
      INIT_4D => X"7C7E838684817C7C7D7F8485837F7B7C7D828685827C7B7C7F8486837F7A7B7D",
      INIT_4E => X"7B7B7D808485827E7B7C7D818584817D7B7C7E848584807B7B7D818585837D7B",
      INIT_4F => X"837F7B7C7D818584817D7C7D7E838483807C7C7D808484827E7B7C7E82858480",
      INIT_50 => X"8585827D7B7C7E838583807C7C7D808485837E7C7C7D828584817D7C7D7F8485",
      INIT_51 => X"7E828483807D7D7D7F8484827F7C7C7D828484817D7C7C7F848583807C7C7D81",
      INIT_52 => X"7D7D7F8384827F7D7D7D818483817E7D7D7F838483807D7D7D808484827E7C7D",
      INIT_53 => X"7F7D7D7D818383827E7D7D7E828483807E7D7D808383827F7D7D7E828483807D",
      INIT_54 => X"83817E7D7E7F828382807D7D7D808483827F7D7D7E828383817E7D7D7F838482",
      INIT_55 => X"828383807E7D7D7F838382807D7D7D818483817E7E7D7F828282807E7E7E8183",
      INIT_56 => X"7E808382817F7E7E7E818382817E7D7D7F8383827F7E7D7D818383817F7D7D7E",
      INIT_57 => X"7E7E7E808282817E7E7E7F828282807E7E7E818382817F7E7E7F828382807E7E",
      INIT_58 => X"807F7E7E7F818282807F7E7D808382817F7E7E7F828282817E7E7E808282817F",
      INIT_59 => X"8281807F7E7E80818281807F7E7E818281807F7E7E7F828282807E7E7E818382",
      INIT_5A => X"808281817F7E7E7E81828181807F7D7F828181807F7E7E81818181807F7E7F82",
      INIT_5B => X"7F7E80818181807F7E7F808082827F7D7D808382807E7F7F7F828181807F7F7E",
      INIT_5C => X"7F7D7D7F8383817F7E7E7F818281807F7F7E7F828180807F7F7F80818081807F",
      INIT_5D => X"808080807F8080808181807F7E80808182817F7D7E818282807F7D7E81828281",
      INIT_5E => X"828282807E7D7E828382807E7E7E818381807F7E7F80828180807F808080817F",
      INIT_5F => X"808180808081807F7F80808181807F7E7F808182817F7D7E808282817F7D7D80",
      INIT_60 => X"7E7E7F818182807E7D7E818282817E7E7E808281807F7F7F7F818180807F7F80",
      INIT_61 => X"7F80808081807F8080807F7F807F8181817F7E7F80808281807E7E7F8182827F",
      INIT_62 => X"8182807F7D7F818182817F7E7E808282817F7E7E80828180807F7F7F81818080",
      INIT_63 => X"818080807F808080807F8080807F7F807F8081807F7F7F80808181807E7E7F80",
      INIT_64 => X"7E7F808182817F7E7F808181817F7E7E80818181807F7E7F818180807F7F7F80",
      INIT_65 => X"7F7F808180808080807F8080808081807F7F7F7F8082817F7E7F80808181807F",
      INIT_66 => X"82807F7E7F808182817F7E7F818181817F7F7E80818181807E7E7F818180807F",
      INIT_67 => X"8080807F7F808080808080807F80807F808180807F8080808181807F7F808081",
      INIT_68 => X"80808181807F7E7F808081817F7E7E80808181807F7F80808081817F7F7F8081",
      INIT_69 => X"7F80818080807F7F8080807F8080808080807F808180807F7F7F808181807F7F",
      INIT_6A => X"807F7F7F808081807F7F7F80808181807F7F80808081807F7F7F808080807F7F",
      INIT_6B => X"81807F7F80808080807F808080807F8080808080807F80818080807F7F7F8181",
      INIT_6C => X"7F808180807F7F80808181807F7F80808181807F7F80808081807F7F7F808080",
      INIT_6D => X"80808080807F7F8080808080807F8080807F8080808080807F80818080807F7F",
      INIT_6E => X"807F7F7F808180807F7F808081817F7F7F80808081807F7F80808081807F7F80",
      INIT_6F => X"7F80808080808080807F808080808080808080807F80818080807F7F80818080",
      INIT_70 => X"80808080807F7F80818080807F7F7F818180807F80808081807F7F7F80808180",
      INIT_71 => X"80808080808080808080808080808080808080808080807F8080808080807F7F",
      INIT_72 => X"807F7F80808080807F7F80808180807F7F8080818080807F808081807F7F8080",
      INIT_73 => X"7F80808080807F7F808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080807F808080808080807F8080808080807F7F7F80818080807F808081807F",
      INIT_75 => X"808080808080808080808080808080808080808080808080808080807F808080",
      INIT_76 => X"807F808080807F808080808080808080808080808080808080808080807F8080",
      INIT_77 => X"807F80808080807F8080808080808080807F7F80808080808080808080808080",
      INIT_78 => X"8080807F7F808080807F80808080808080807F7F80808080807F808080808080",
      INIT_79 => X"807F8080808080808080807F808080808080808080807F808080807F80808080",
      INIT_7A => X"807F7E7F8082817F7E7F808180807F7F81808080808080808080808080808080",
      INIT_7B => X"7F7F7F80818181807E7D7F818283817F7D7D7F818282817F7E7E7F8080808181",
      INIT_7C => X"81807F7E7F80818282807E7E7F808182817F7E7E7F8182817F7E7E8081818180",
      INIT_7D => X"8181807F7F7F8080808181807E7F80818281807E7E7F808182817F7E7E808182",
      INIT_7E => X"80808181807F7E7F80818181807F7E7F808182817F7E7E7F808282807F7E7F80",
      INIT_7F => X"7E7F80818181807F7F8080818181807E7F80808182817F7E7F7F808281807E7E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"807F7E7F808182817F7E7F7F808181807F7E7F7F808181807F7F7F808182817F",
      INIT_01 => X"80828382817F7D7E80818180807F7F80818181807F7E7E80818181807F7F8081",
      INIT_02 => X"7D7F818282807F7D7D7F828382817F7D7E80818281807E7E7F818282807F7C7D",
      INIT_03 => X"7F7D7D7F818282807F7E7E80818281807E7D7F818282817F7D7D7F818282807E",
      INIT_04 => X"82817F7E7E80818282807E7D7F818282817F7E7E80818281807E7E7F80828281",
      INIT_05 => X"818282807E7D7F808282817F7E7E7F818282817F7D7F80818281807E7E7F8081",
      INIT_06 => X"7F80818281807E7E7F818282807E7D7E80828281807E7E7F818182817F7E7E80",
      INIT_07 => X"7E7F7F808181807F7E7E80818281807E7E7F808282817F7E7E80818281807E7E",
      INIT_08 => X"817F7E7F80818281807F7E7F808182817F7E7E80818281807E7E7F808182817F",
      INIT_09 => X"8281807F7F7F80818281807E7E7F808182817F7E7F80818281807E7E7F808181",
      INIT_0A => X"808182817F7E7F80808181807F7E7F80818181807E7E7F808182817F7E7F8081",
      INIT_0B => X"7F7F808181807F7F7F80818181807F7F7F808181817F7E7F7F808282807F7E7F",
      INIT_0C => X"7F7E7F7F818181807F7F7F808181817F7E7F80818181807F7F7F808182817F7F",
      INIT_0D => X"81807F7F7F808181807F7F7F80808181807F7F7F80818181807E7F7F80818280",
      INIT_0E => X"8181817F7F7F7F808181807F7F7F80818181807F7F7F808181807F7F7F7F8081",
      INIT_0F => X"7F808181807F7F7F7F818181807F7F7F808181807F7F7F7F808181807F7F7F80",
      INIT_10 => X"7F7F7F818181807F7F7F80818180807F7F7F808181807F7F7F808181807F7F7F",
      INIT_11 => X"807F7F7F80818180807F7F7F808181807F7F7F808181817F7F7F7F808181807F",
      INIT_12 => X"8180807F7F7F808181807F7F7F80818180807F7F7F808181807F7F7F7F818180",
      INIT_13 => X"808181807F7F7F80818181807F7F7F80818180807F7F7F808181807F7F7F8081",
      INIT_14 => X"7F80818180807F7F7F808181807F7F7F7F818181807F7F7F80818180807F7F7F",
      INIT_15 => X"7F7F7F80818180807F7F7F808180807F7F7F8080818080807F7F808181807F7F",
      INIT_16 => X"80807F7F7F80818080807F7F80818080807F7F7F808181807F7F7F7F80818080",
      INIT_17 => X"818080807F7F80818080807F7F7F80818080807F7F8080818080807F7F808180",
      INIT_18 => X"80808080807F7F7F80808080807F7F80808081807F7F7F8080818080807F7F80",
      INIT_19 => X"7F7F8081808080807F8080808080807F7F80808080807F7F7F80808080807F7F",
      INIT_1A => X"7F7E7E80818281807F7E7F80818180807F7F808080808080807F7F808080807F",
      INIT_1B => X"81807F7F7F80818181807F7F80808180807F7F7F808181807F7E7F8081828180",
      INIT_1C => X"818180807F7F80818180807F7F7F81818180807F7F80818181807F7F7F808181",
      INIT_1D => X"80818181807F7F7F80818181807F7F7F808181807F7F7F80818180807F7F8081",
      INIT_1E => X"7F7F80818180807F7F8080818180807F7F80818180807F7F7F80818180807F7F",
      INIT_1F => X"807F7F7F80818080807F7F80808181807F7F7F808181807F7F7F80808181807F",
      INIT_20 => X"7F8080808080807F8080808081807F7F7F80808081818080807F7F7F80818180",
      INIT_21 => X"7F7F80818180807F7F7F808181807F7F7F80818181807F7F7F8080818080807F",
      INIT_22 => X"807F7F7F80818180807F7F80818180807F7F7F80808080807F7F80808181807F",
      INIT_23 => X"8180807F7F80808180807F7F7F80818180807F7F8080808080807F7F80808080",
      INIT_24 => X"80808080807F7F80808080807F7F7F80818080807F7F80808181807F7F7F8081",
      INIT_25 => X"7F80808180807F7F7F80818080807F7F80808080807F7F7F80808080807F7F80",
      INIT_26 => X"807F8080808080807F7F8080808080807F8080808080807F7F8080808080807F",
      INIT_27 => X"80807F7F8080818080807F7F80808080807F7F8080808080807F7F8080808080",
      INIT_28 => X"808080807F8080808080807F7F8080808080807F7F80808080807F7F80808080",
      INIT_29 => X"8080808080807F8080808080807F7F8080808080807F8080808080807F7F8080",
      INIT_2A => X"7F8080808080807F7F8080808080807F8080808080807F7F8080808080807F7F",
      INIT_2B => X"807F7F8080808080807F8080808080807F7F8080808080807F8080808080807F",
      INIT_2C => X"80808080808080808080807F8080808080807F808080808080807F8080808080",
      INIT_2D => X"80808080807F8080808080807F80808080808080808080808080808080808080",
      INIT_2E => X"80808080808080808080808080807F80808080808080808080808080807F8080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080807F80808080808080808080808080808080808080808080",
      INIT_31 => X"80808080808080808080807F8080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"7F7E7E7F808282807F7E7F7F808181817F7F7F7F808181807F7F7F8081817F7F",
      INIT_3A => X"8181807E7F7F808181807F7F80808181807F7E7F808182817F7E7E7F80828281",
      INIT_3B => X"818280807F7E80808181807F7E7F80818281807F7E7F808282817F7E7E808081",
      INIT_3C => X"7F80818280807E7E80808281807F7E7F80818280807F7F7F808181807F7E7F80",
      INIT_3D => X"7E7E7F808281807F7E7F80818281807E7F80808181807F7E7F80818281807F7E",
      INIT_3E => X"80807E7F7F818181807F7E7F80818180807E7F80808181807F7E7F8081818080",
      INIT_3F => X"818181807F7F7F808181817F7F7F808181807F7E7F80818281807F7E7F808181",
      INIT_40 => X"7E808282817F7E7E7F818282817E7E7E7F818281807E7E7F818181807F7E7E80",
      INIT_41 => X"7E7E7F818282807F7E7E80818282807E7E7F818282817F7E7E7F818282807E7E",
      INIT_42 => X"817F7E7E80818281807F7E7E808182817F7E7E7F818282807E7E7E808182817F",
      INIT_43 => X"8282807F7E7E808182817F7E7E7F818282807F7E7E808182817F7E7E7F818182",
      INIT_44 => X"808182817F7F7E7F818182807F7E7E80818181807F7E7F818182817F7E7E7F81",
      INIT_45 => X"7E7F818182807F7F7F80818181807F7E7F808182817F7E7E80818181807F7E7F",
      INIT_46 => X"7F7F7F80818181807F7F7F808181817F7F7E7F818181807F7E7F808181817F7F",
      INIT_47 => X"81807F7F7F808181807F7F7F80818181807F7F7F80818181807F7F7F80818180",
      INIT_48 => X"8181817F7F7F7F808181807F7F7F808181817F7F7F7F808181807F7F7F808181",
      INIT_49 => X"7F808181807F7F7F80818181807F7F7F808181807F7F7F80808181807F7F7F80",
      INIT_4A => X"7F7F80818181807F7F7F808181807F7F7F80808181807F7F7F808181817F7F7F",
      INIT_4B => X"807F7F7F808181807F7F7F80808181807F7F7F808081807F7F7F80808181807F",
      INIT_4C => X"8180807F7F80808181807F7F7F80808180807F7F7F808181807F7F7F80808181",
      INIT_4D => X"808181807F7F7F80808181807F7F7F80818180807F7F80808181807F7F7F8081",
      INIT_4E => X"7F80808180807F7F7F80818180807F7F80808181807F7F7F80808180807F7F7F",
      INIT_4F => X"7F7F7F80808180807F7F80808181807F7F7F80808180807F7F80808181807F7F",
      INIT_50 => X"8080807F8080818180807F7F80808180807F7F8080808180807F7F8080818080",
      INIT_51 => X"808080807F7F8080808080807F7F80808080807F7F8080818080807F7F808081",
      INIT_52 => X"8080808080807F8080808080807F7F80808080807F7F7F8080808080807F8080",
      INIT_53 => X"7F808080808080807F8080808080807F808080808080807F808080808080807F",
      INIT_54 => X"808080808080808080807F80808080807F7F8080808080807F7F808081808080",
      INIT_55 => X"80808080808080808080807F808080808080807F8080808080807F8080808080",
      INIT_56 => X"80808080807F8080808080807F7F8080808080807F7F80808180807F7F808080",
      INIT_57 => X"80808080808080808080808080807F80808080808080808080808080807F7F80",
      INIT_58 => X"807F808080808080808080808080807F7F80808080808080808080808080807F",
      INIT_59 => X"807F7F80818180807F7F7F80808080807F7F7F8080808080807F808080808080",
      INIT_5A => X"808080807F808080808080807F7F80808180807F7F80808180807F7F80808080",
      INIT_5B => X"808181807F7F7F808180807F7F7F80808080807F808080808080808080808080",
      INIT_5C => X"808080808080807F808080808080807F8080808180807F7F80808180807F7F80",
      INIT_5D => X"807F7F80808180807F7F808181807F7F7F80808080807F7F8080808080808080",
      INIT_5E => X"7F80808080808080808080808080808080807F8080808080807F7F8080808080",
      INIT_5F => X"808080808080808080808080808080808080808080808080808080808080807F",
      INIT_60 => X"8080808080808080807F8080808080807F7F80808080807F8080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080807F8080808080807F808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080807F80808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080807F80808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"80808080808080808080808080807F8080808080807F80808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"80807F8080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"7F7F8080808180807F7F7F80818180807F7F8080808080808080808080808080",
      INIT_79 => X"80808080808080808080807F7F80808080807F8080808080807F808080808080",
      INIT_7A => X"8080808080808080808080807F8080808080807F7F80808080807F7F80808080",
      INIT_7B => X"8080808080807F8080808080807F7F7F80808080807F7F80808080807F7F8080",
      INIT_7C => X"7F7F808080808080808080808080807F7F808080808080808080808080807F7F",
      INIT_7D => X"807F7F80808080808080808080808080807F8080808080808080808080808080",
      INIT_7E => X"7F808080808080808080808080807F7F8080808080807F7F8080808080808080",
      INIT_7F => X"7F7F80808180807F7F7F80808080807F7F80808081807F7F7F80808181807F7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"807F7F7F80808080807F7F8080808080807F7F80808080807F7F808080818080",
      INIT_01 => X"8180807F7F8080818180807F7F80808080807F7F8080808080807F7F80808080",
      INIT_02 => X"80808080807F7F80808080807F7F8080808080807F7F8080808080807F7F8080",
      INIT_03 => X"7F80808080807F7F7F80808180807F7F8080808080807F808080808080808080",
      INIT_04 => X"80808080808080807F7F8080808080807F8080808080807F7F8080808080807F",
      INIT_05 => X"808080808080808080807F7F808080808080808080808080807F808080808080",
      INIT_06 => X"808080808080808080808080808080808080807F808080808080807F80808080",
      INIT_07 => X"8080808080808080808080808080808080808080807F80808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080807F80808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"807F7F8080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"80808080808080808080807F8080808080807F808080808080807F8080808080",
      INIT_38 => X"8080808080808080808080807F808080808080807F8080808080807F7F808080",
      INIT_39 => X"8080808080807F7F8080808080807F8080808080807F7F8080808080807F8080",
      INIT_3A => X"80808080808080807F80808080808080808080808080807F808080808080807F",
      INIT_3B => X"80807F808080808080807F8080808080807F808080808080807F808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080807F8080808080807F7F7F80808080808080808080808080808080",
      INIT_3E => X"80808080808080808080808080808080808080808080807F7F80808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080807F80808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_66 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_67 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_68 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_69 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_76 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(15),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_18 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_20 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_21 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_22 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_23 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_24 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_25 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_26 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_27 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_28 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_29 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_33 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_34 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_35 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_36 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_37 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_39 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_60 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_61 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_62 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_65 => X"807D82807E81807F808080808080808080808080808080808080808080808080",
      INIT_66 => X"7D81827D81817D81817D81817E82807E82807E82807E827F7E837F7E83807D82",
      INIT_67 => X"7D82807E827F7E827F7E827F7E827F7F827E7F827E7F827E80827E80827E8082",
      INIT_68 => X"7F837E7F827E80827E80827D80827D81827D81817D81817D82817D82807D8280",
      INIT_69 => X"81817D82817D82817D82807D82807D83807D837F7E837F7E837F7E837E7F837E",
      INIT_6A => X"837F7E837F7E837E7E837E7E837E7F837D7F837D80827D80827D81827D81827D",
      INIT_6B => X"837D80837D81827C81827C81827C82817C82817C82817D83807D83807D837F7D",
      INIT_6C => X"817C83817C83807C83807D837F7D837F7E837E7E837E7E837E7F837D7F837D80",
      INIT_6D => X"8080807F80807F80807F817F7F817F7F817F7F827F7E82807D82817C82817C82",
      INIT_6E => X"80808080807F80807F8080808080808080808080808080808080808080808080",
      INIT_6F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_72 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_73 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_74 => X"7F817F8080808080808080808080808080808080808080808080808080808080",
      INIT_75 => X"847E7D847E7E847D7F847C7F847C80847B80857B80857B7F857C7F857D7F837E",
      INIT_76 => X"847C81837B81837B82837B82827B83817B83817B84817C84807C84807C847F7D",
      INIT_77 => X"817C84807C84807C847F7C847F7D847E7D847E7E847D7E847D7F847C7F847C80",
      INIT_78 => X"7D7E847D7F847C7F847C80847C80847C81837B81837B82827B82827B83817B83",
      INIT_79 => X"7B81837B82827B82827B83817C83807C84807C847F7C847F7D847E7D847E7E84",
      INIT_7A => X"7C847F7C847F7D857E7D857D7E857D7E857D7F847C7F847C80847C80847C8183",
      INIT_7B => X"7F847C80847C80837C81837C81837C82827C82827C83817B83817C84807C8480",
      INIT_7C => X"807F80817F81817E81817E81817E80827E7F837E7E847E7D847D7E857D7F847C",
      INIT_7D => X"8080808080808080808080808080808080808080808080808080808080807F80",
      INIT_7E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(15),
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_prim_width is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end Nexys4fpga_0_blk_mem_gen_prim_width;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Nexys4fpga_0_blk_mem_gen_prim_wrapper_init
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized32\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized33\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized34\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized35\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized36\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized37\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized38\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized39\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized40\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized41\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized42\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized43\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized44\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized45\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized46\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized47\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized52\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \AudioSample_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => \AudioSample_reg[7]\(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end Nexys4fpga_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_ena : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Nexys4fpga_0_bindec
     port map (
      addra(4 downto 0) => addra(15 downto 11),
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.Nexys4fpga_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7 downto 0) => ram_douta(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[8].ram.r_n_7\,
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(4 downto 0) => addra(15 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.Nexys4fpga_0_blk_mem_gen_prim_width
     port map (
      \AudioSample_reg[7]\(7 downto 0) => ram_douta(7 downto 0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[10].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[10].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[10].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[10].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[10].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[10].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[10].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[10].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[10].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[11].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[11].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[11].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[11].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[11].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[11].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[11].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[11].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[11].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[12].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[12].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[12].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[12].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[12].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[12].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[12].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[12].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[12].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[13].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[13].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[13].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[13].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[13].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[13].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[13].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[13].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[13].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
\ramloop[1].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[1].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[1].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[1].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[1].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[1].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[1].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[1].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[1].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[2].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[2].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[2].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[2].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[2].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[2].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[2].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[2].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[4].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[4].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[4].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[4].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[4].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[4].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[4].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[4].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[5].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[5].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[5].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[5].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[5].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[5].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[5].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[5].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[6].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[6].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[6].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[6].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[6].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[6].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[6].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[6].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[7].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[7].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[7].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[7].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[7].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[7].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[7].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[7].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[8].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[8].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[8].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[8].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[8].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[8].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[8].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[8].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[8].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[9].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[9].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[9].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[9].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[9].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[9].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[9].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[9].ram.r_n_7\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized0\ is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.\Nexys4fpga_0_blk_mem_gen_mux__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      DOADO(7) => \ramloop[1].ram.r_n_0\,
      DOADO(6) => \ramloop[1].ram.r_n_1\,
      DOADO(5) => \ramloop[1].ram.r_n_2\,
      DOADO(4) => \ramloop[1].ram.r_n_3\,
      DOADO(3) => \ramloop[1].ram.r_n_4\,
      DOADO(2) => \ramloop[1].ram.r_n_5\,
      DOADO(1) => \ramloop[1].ram.r_n_6\,
      DOADO(0) => \ramloop[1].ram.r_n_7\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => ram_douta(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOADO(7) => \ramloop[1].ram.r_n_0\,
      DOADO(6) => \ramloop[1].ram.r_n_1\,
      DOADO(5) => \ramloop[1].ram.r_n_2\,
      DOADO(4) => \ramloop[1].ram.r_n_3\,
      DOADO(3) => \ramloop[1].ram.r_n_4\,
      DOADO(2) => \ramloop[1].ram.r_n_5\,
      DOADO(1) => \ramloop[1].ram.r_n_6\,
      DOADO(0) => \ramloop[1].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized1\ is
  signal douta_array : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\has_mux_a.A\: entity work.\Nexys4fpga_0_blk_mem_gen_mux__parameterized3\
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(23 downto 0) => douta_array(23 downto 0)
    );
\ramloop[0].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
\ramloop[1].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8)
    );
\ramloop[2].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(23 downto 16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized2\ is
  signal douta_array : STD_LOGIC_VECTOR ( 239 downto 0 );
begin
\has_mux_a.A\: entity work.\Nexys4fpga_0_blk_mem_gen_mux__parameterized5\
     port map (
      addra(4 downto 0) => addra(16 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(239 downto 0) => douta_array(239 downto 0)
    );
\ramloop[0].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
\ramloop[10].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(87 downto 80)
    );
\ramloop[11].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(95 downto 88)
    );
\ramloop[12].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(103 downto 96)
    );
\ramloop[13].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(111 downto 104)
    );
\ramloop[14].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(119 downto 112)
    );
\ramloop[15].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(127 downto 120)
    );
\ramloop[16].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(135 downto 128)
    );
\ramloop[17].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(143 downto 136)
    );
\ramloop[18].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(151 downto 144)
    );
\ramloop[19].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(159 downto 152)
    );
\ramloop[1].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8)
    );
\ramloop[20].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(167 downto 160)
    );
\ramloop[21].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(175 downto 168)
    );
\ramloop[22].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(183 downto 176)
    );
\ramloop[23].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(191 downto 184)
    );
\ramloop[24].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(199 downto 192)
    );
\ramloop[25].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(207 downto 200)
    );
\ramloop[26].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(215 downto 208)
    );
\ramloop[27].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(223 downto 216)
    );
\ramloop[28].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(231 downto 224)
    );
\ramloop[29].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(239 downto 232)
    );
\ramloop[2].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(23 downto 16)
    );
\ramloop[3].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(31 downto 24)
    );
\ramloop[4].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(39 downto 32)
    );
\ramloop[5].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(47 downto 40)
    );
\ramloop[6].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(55 downto 48)
    );
\ramloop[7].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(63 downto 56)
    );
\ramloop[8].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(71 downto 64)
    );
\ramloop[9].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(79 downto 72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized3\ : entity is "blk_mem_gen_generic_cstr";
end \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized3\ is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_ena : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.\Nexys4fpga_0_bindec__parameterized4\
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.\Nexys4fpga_0_blk_mem_gen_mux__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7 downto 0) => ram_douta(7 downto 0),
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      addra(3 downto 0) => addra(14 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized48\
     port map (
      \AudioSample_reg[7]\(7 downto 0) => ram_douta(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized49\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[1].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[1].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[1].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[1].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[1].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[1].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[1].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[1].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized50\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[2].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[2].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[2].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[2].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[2].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[2].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[2].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[2].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized51\
     port map (
      \AudioSample_reg[7]\(7) => \ramloop[3].ram.r_n_0\,
      \AudioSample_reg[7]\(6) => \ramloop[3].ram.r_n_1\,
      \AudioSample_reg[7]\(5) => \ramloop[3].ram.r_n_2\,
      \AudioSample_reg[7]\(4) => \ramloop[3].ram.r_n_3\,
      \AudioSample_reg[7]\(3) => \ramloop[3].ram.r_n_4\,
      \AudioSample_reg[7]\(2) => \ramloop[3].ram.r_n_5\,
      \AudioSample_reg[7]\(1) => \ramloop[3].ram.r_n_6\,
      \AudioSample_reg[7]\(0) => \ramloop[3].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\Nexys4fpga_0_blk_mem_gen_prim_width__parameterized52\
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end Nexys4fpga_0_blk_mem_gen_top;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Nexys4fpga_0_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_top__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \Nexys4fpga_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \Nexys4fpga_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \Nexys4fpga_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_top__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_top__parameterized3\ : entity is "blk_mem_gen_top";
end \Nexys4fpga_0_blk_mem_gen_top__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_top__parameterized3\ is
begin
\valid.cstr\: entity work.\Nexys4fpga_0_blk_mem_gen_generic_cstr__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end Nexys4fpga_0_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Nexys4fpga_0_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_3_synth";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized0\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\Nexys4fpga_0_blk_mem_gen_top__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized1\ : entity is "blk_mem_gen_v8_3_3_synth";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\Nexys4fpga_0_blk_mem_gen_top__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized2\ : entity is "blk_mem_gen_v8_3_3_synth";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized2\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\Nexys4fpga_0_blk_mem_gen_top__parameterized2\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized3\ : entity is "blk_mem_gen_v8_3_3_synth";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized3\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\Nexys4fpga_0_blk_mem_gen_top__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "13";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     2.325485 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "alarm_with_voice.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "alarm_with_voice.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 53292;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 53292;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 53292;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 53292;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
end Nexys4fpga_0_blk_mem_gen_v8_3_3;

architecture STRUCTURE of Nexys4fpga_0_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Nexys4fpga_0_blk_mem_gen_v8_3_3_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "Estimated Power for IP     :     2.053108 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "blip_sound.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "blip_sound.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 5439;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 5439;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 5439;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 5439;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ : entity is "blk_mem_gen_v8_3_3";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "Estimated Power for IP     :     2.3264 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "sound1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "sound1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 11287;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 11287;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 11287;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 11287;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ : entity is "blk_mem_gen_v8_3_3";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "30";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "fullnum.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "fullnum.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 122047;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 122047;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 122047;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 122047;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ : entity is "blk_mem_gen_v8_3_3";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized2\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "Estimated Power for IP     :     2.31782 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "ampm.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "ampm.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 16512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 16512;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 16512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 16512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ : entity is "blk_mem_gen_v8_3_3";
end \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\;

architecture STRUCTURE of \Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3_synth__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_alarm_with_voice is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Nexys4fpga_0_alarm_with_voice : entity is "alarm_with_voice,blk_mem_gen_v8_3_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0_alarm_with_voice : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_alarm_with_voice : entity is "alarm_with_voice";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Nexys4fpga_0_alarm_with_voice : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end Nexys4fpga_0_alarm_with_voice;

architecture STRUCTURE of Nexys4fpga_0_alarm_with_voice is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "13";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.325485 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "alarm_with_voice.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "alarm_with_voice.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 53292;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 53292;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 53292;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 53292;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.Nexys4fpga_0_blk_mem_gen_v8_3_3
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_ampm is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Nexys4fpga_0_ampm : entity is "ampm,blk_mem_gen_v8_3_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0_ampm : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_ampm : entity is "ampm";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Nexys4fpga_0_ampm : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end Nexys4fpga_0_ampm;

architecture STRUCTURE of Nexys4fpga_0_ampm is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.31782 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ampm.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ampm.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16512;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_blip_sound is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Nexys4fpga_0_blip_sound : entity is "blip_sound,blk_mem_gen_v8_3_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0_blip_sound : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_blip_sound : entity is "blip_sound";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Nexys4fpga_0_blip_sound : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end Nexys4fpga_0_blip_sound;

architecture STRUCTURE of Nexys4fpga_0_blip_sound is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.053108 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blip_sound.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blip_sound.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 5439;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 5439;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 5439;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 5439;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_fullnum is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Nexys4fpga_0_fullnum : entity is "fullnum,blk_mem_gen_v8_3_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0_fullnum : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_fullnum : entity is "fullnum";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Nexys4fpga_0_fullnum : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end Nexys4fpga_0_fullnum;

architecture STRUCTURE of Nexys4fpga_0_fullnum is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "30";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "fullnum.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "fullnum.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 122047;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 122047;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 122047;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 122047;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized5\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_sound1 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Nexys4fpga_0_sound1 : entity is "sound1,blk_mem_gen_v8_3_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0_sound1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_sound1 : entity is "sound1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Nexys4fpga_0_sound1 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end Nexys4fpga_0_sound1;

architecture STRUCTURE of Nexys4fpga_0_sound1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.3264 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sound1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sound1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 11287;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 11287;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 11287;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 11287;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\Nexys4fpga_0_blk_mem_gen_v8_3_3__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_alarm_ringer is
  port (
    AUD_PWM_alarm_wire : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    alarm_en_wire : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    alarm_beep_wire : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_alarm_ringer : entity is "alarm_ringer";
end Nexys4fpga_0_alarm_ringer;

architecture STRUCTURE of Nexys4fpga_0_alarm_ringer is
  signal AudioSample : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AudioSample0 : STD_LOGIC;
  signal clk_8khz : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal divideCounter : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \divideCounter0_carry__0_n_0\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_1\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_2\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_0\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_1\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_2\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_0\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_1\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_2\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__3_n_3\ : STD_LOGIC;
  signal divideCounter0_carry_n_0 : STD_LOGIC;
  signal divideCounter0_carry_n_1 : STD_LOGIC;
  signal divideCounter0_carry_n_2 : STD_LOGIC;
  signal divideCounter0_carry_n_3 : STD_LOGIC;
  signal \divideCounter[0]_i_2_n_0\ : STD_LOGIC;
  signal \divideCounter[0]_i_3_n_0\ : STD_LOGIC;
  signal \divideCounter[0]_i_4_n_0\ : STD_LOGIC;
  signal \divideCounter[0]_i_5_n_0\ : STD_LOGIC;
  signal \divideCounter[18]_i_1_n_0\ : STD_LOGIC;
  signal divideCounter_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rom1_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \rom1_address0_carry__0_n_0\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_1\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_4\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__0_n_7\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_0\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_1\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_4\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__1_n_7\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_0\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_1\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_4\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__2_n_7\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_0\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_1\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_4\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__3_n_7\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_0\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_1\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_4\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__4_n_7\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_0\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_1\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_4\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__5_n_7\ : STD_LOGIC;
  signal \rom1_address0_carry__6_n_2\ : STD_LOGIC;
  signal \rom1_address0_carry__6_n_3\ : STD_LOGIC;
  signal \rom1_address0_carry__6_n_5\ : STD_LOGIC;
  signal \rom1_address0_carry__6_n_6\ : STD_LOGIC;
  signal \rom1_address0_carry__6_n_7\ : STD_LOGIC;
  signal rom1_address0_carry_n_0 : STD_LOGIC;
  signal rom1_address0_carry_n_1 : STD_LOGIC;
  signal rom1_address0_carry_n_2 : STD_LOGIC;
  signal rom1_address0_carry_n_3 : STD_LOGIC;
  signal rom1_address0_carry_n_4 : STD_LOGIC;
  signal rom1_address0_carry_n_5 : STD_LOGIC;
  signal rom1_address0_carry_n_6 : STD_LOGIC;
  signal rom1_address0_carry_n_7 : STD_LOGIC;
  signal \rom1_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_2_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_7_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_8_n_0\ : STD_LOGIC;
  signal \rom1_address[31]_i_9_n_0\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[9]\ : STD_LOGIC;
  signal rom2_address : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rom2_address0_carry__0_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_4\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_5\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_6\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_7\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_4\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_5\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_6\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_7\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_5\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_6\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_7\ : STD_LOGIC;
  signal rom2_address0_carry_n_0 : STD_LOGIC;
  signal rom2_address0_carry_n_1 : STD_LOGIC;
  signal rom2_address0_carry_n_2 : STD_LOGIC;
  signal rom2_address0_carry_n_3 : STD_LOGIC;
  signal rom2_address0_carry_n_4 : STD_LOGIC;
  signal rom2_address0_carry_n_5 : STD_LOGIC;
  signal rom2_address0_carry_n_6 : STD_LOGIC;
  signal rom2_address0_carry_n_7 : STD_LOGIC;
  signal \rom2_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[9]\ : STD_LOGIC;
  signal tone1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tone2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_divideCounter0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_divideCounter0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rom1_address0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rom1_address0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rom2_address0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rom2_address0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of alarm_tone : label is "alarm_with_voice,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of alarm_tone : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of alarm_tone : label is "blk_mem_gen_v8_3_3,Vivado 2016.2";
  attribute CHECK_LICENSE_TYPE of blipping_sound : label is "blip_sound,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings of blipping_sound : label is "yes";
  attribute x_core_info of blipping_sound : label is "blk_mem_gen_v8_3_3,Vivado 2016.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rom1_address[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rom1_address[31]_i_8\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rom2_address[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rom2_address[15]_i_6\ : label is "soft_lutpair33";
begin
\AudioSample[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(0),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(0),
      O => p_1_in(0)
    );
\AudioSample[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(1),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(1),
      O => p_1_in(1)
    );
\AudioSample[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(2),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(2),
      O => p_1_in(2)
    );
\AudioSample[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(3),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(3),
      O => p_1_in(3)
    );
\AudioSample[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(4),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(4),
      O => p_1_in(4)
    );
\AudioSample[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(5),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(5),
      O => p_1_in(5)
    );
\AudioSample[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(6),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(6),
      O => p_1_in(6)
    );
\AudioSample[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \rom2_address[15]_i_2_n_0\,
      I1 => \rom1_address[31]_i_2_n_0\,
      I2 => alarm_en_wire,
      I3 => \rom1_address[31]_i_3_n_0\,
      O => AudioSample0
    );
\AudioSample[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => tone1(7),
      I1 => alarm_en_wire,
      I2 => alarm_beep_wire,
      I3 => tone2(7),
      O => p_1_in(7)
    );
\AudioSample_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(0),
      Q => AudioSample(0),
      R => '0'
    );
\AudioSample_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(1),
      Q => AudioSample(1),
      R => '0'
    );
\AudioSample_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(2),
      Q => AudioSample(2),
      R => '0'
    );
\AudioSample_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(3),
      Q => AudioSample(3),
      R => '0'
    );
\AudioSample_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(4),
      Q => AudioSample(4),
      R => '0'
    );
\AudioSample_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(5),
      Q => AudioSample(5),
      R => '0'
    );
\AudioSample_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(6),
      Q => AudioSample(6),
      R => '0'
    );
\AudioSample_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => AudioSample0,
      D => p_1_in(7),
      Q => AudioSample(7),
      R => '0'
    );
alarm_tone: entity work.Nexys4fpga_0_alarm_with_voice
     port map (
      addra(15) => \rom1_address_reg_n_0_[15]\,
      addra(14) => \rom1_address_reg_n_0_[14]\,
      addra(13) => \rom1_address_reg_n_0_[13]\,
      addra(12) => \rom1_address_reg_n_0_[12]\,
      addra(11) => \rom1_address_reg_n_0_[11]\,
      addra(10) => \rom1_address_reg_n_0_[10]\,
      addra(9) => \rom1_address_reg_n_0_[9]\,
      addra(8) => \rom1_address_reg_n_0_[8]\,
      addra(7) => \rom1_address_reg_n_0_[7]\,
      addra(6) => \rom1_address_reg_n_0_[6]\,
      addra(5) => \rom1_address_reg_n_0_[5]\,
      addra(4) => \rom1_address_reg_n_0_[4]\,
      addra(3) => \rom1_address_reg_n_0_[3]\,
      addra(2) => \rom1_address_reg_n_0_[2]\,
      addra(1) => \rom1_address_reg_n_0_[1]\,
      addra(0) => \rom1_address_reg_n_0_[0]\,
      clka => clk,
      douta(7 downto 0) => tone1(7 downto 0)
    );
audioPWM: entity work.Nexys4fpga_0_audio_PWM_gen
     port map (
      AUD_PWM_alarm_wire => AUD_PWM_alarm_wire,
      \AudioSample_reg[7]\(7 downto 0) => Q(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(7 downto 0) => AudioSample(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk
    );
blipping_sound: entity work.Nexys4fpga_0_blip_sound
     port map (
      addra(12) => \rom2_address_reg_n_0_[12]\,
      addra(11) => \rom2_address_reg_n_0_[11]\,
      addra(10) => \rom2_address_reg_n_0_[10]\,
      addra(9) => \rom2_address_reg_n_0_[9]\,
      addra(8) => \rom2_address_reg_n_0_[8]\,
      addra(7) => \rom2_address_reg_n_0_[7]\,
      addra(6) => \rom2_address_reg_n_0_[6]\,
      addra(5) => \rom2_address_reg_n_0_[5]\,
      addra(4) => \rom2_address_reg_n_0_[4]\,
      addra(3) => \rom2_address_reg_n_0_[3]\,
      addra(2) => \rom2_address_reg_n_0_[2]\,
      addra(1) => \rom2_address_reg_n_0_[1]\,
      addra(0) => \rom2_address_reg_n_0_[0]\,
      clka => clk,
      douta(7 downto 0) => tone2(7 downto 0)
    );
clk_8khz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter[18]_i_1_n_0\,
      Q => clk_8khz,
      R => '0'
    );
divideCounter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => divideCounter0_carry_n_0,
      CO(2) => divideCounter0_carry_n_1,
      CO(1) => divideCounter0_carry_n_2,
      CO(0) => divideCounter0_carry_n_3,
      CYINIT => divideCounter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => divideCounter(4 downto 1)
    );
\divideCounter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => divideCounter0_carry_n_0,
      CO(3) => \divideCounter0_carry__0_n_0\,
      CO(2) => \divideCounter0_carry__0_n_1\,
      CO(1) => \divideCounter0_carry__0_n_2\,
      CO(0) => \divideCounter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => divideCounter(8 downto 5)
    );
\divideCounter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divideCounter0_carry__0_n_0\,
      CO(3) => \divideCounter0_carry__1_n_0\,
      CO(2) => \divideCounter0_carry__1_n_1\,
      CO(1) => \divideCounter0_carry__1_n_2\,
      CO(0) => \divideCounter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => divideCounter(12 downto 9)
    );
\divideCounter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divideCounter0_carry__1_n_0\,
      CO(3) => \divideCounter0_carry__2_n_0\,
      CO(2) => \divideCounter0_carry__2_n_1\,
      CO(1) => \divideCounter0_carry__2_n_2\,
      CO(0) => \divideCounter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => divideCounter(16 downto 13)
    );
\divideCounter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \divideCounter0_carry__2_n_0\,
      CO(3 downto 1) => \NLW_divideCounter0_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \divideCounter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_divideCounter0_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data0(18 downto 17),
      S(3 downto 2) => B"00",
      S(1 downto 0) => divideCounter(18 downto 17)
    );
\divideCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \divideCounter[0]_i_2_n_0\,
      I1 => divideCounter(0),
      O => divideCounter_0(0)
    );
\divideCounter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => divideCounter(4),
      I1 => divideCounter(3),
      I2 => divideCounter(6),
      I3 => divideCounter(5),
      I4 => \divideCounter[0]_i_3_n_0\,
      I5 => \divideCounter[0]_i_4_n_0\,
      O => \divideCounter[0]_i_2_n_0\
    );
\divideCounter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => divideCounter(17),
      I1 => divideCounter(18),
      I2 => divideCounter(15),
      I3 => divideCounter(16),
      I4 => divideCounter(2),
      I5 => divideCounter(1),
      O => \divideCounter[0]_i_3_n_0\
    );
\divideCounter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => divideCounter(9),
      I1 => divideCounter(10),
      I2 => divideCounter(8),
      I3 => divideCounter(7),
      I4 => \divideCounter[0]_i_5_n_0\,
      O => \divideCounter[0]_i_4_n_0\
    );
\divideCounter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => divideCounter(12),
      I1 => divideCounter(11),
      I2 => divideCounter(13),
      I3 => divideCounter(14),
      O => \divideCounter[0]_i_5_n_0\
    );
\divideCounter[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divideCounter[0]_i_2_n_0\,
      I1 => divideCounter(0),
      O => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => divideCounter_0(0),
      Q => divideCounter(0),
      R => '0'
    );
\divideCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(10),
      Q => divideCounter(10),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(11),
      Q => divideCounter(11),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(12),
      Q => divideCounter(12),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(13),
      Q => divideCounter(13),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(14),
      Q => divideCounter(14),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(15),
      Q => divideCounter(15),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(16),
      Q => divideCounter(16),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(17),
      Q => divideCounter(17),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(18),
      Q => divideCounter(18),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(1),
      Q => divideCounter(1),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(2),
      Q => divideCounter(2),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(3),
      Q => divideCounter(3),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(4),
      Q => divideCounter(4),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(5),
      Q => divideCounter(5),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(6),
      Q => divideCounter(6),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(7),
      Q => divideCounter(7),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(8),
      Q => divideCounter(8),
      R => \divideCounter[18]_i_1_n_0\
    );
\divideCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(9),
      Q => divideCounter(9),
      R => \divideCounter[18]_i_1_n_0\
    );
rom1_address0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rom1_address0_carry_n_0,
      CO(2) => rom1_address0_carry_n_1,
      CO(1) => rom1_address0_carry_n_2,
      CO(0) => rom1_address0_carry_n_3,
      CYINIT => \rom1_address_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => rom1_address0_carry_n_4,
      O(2) => rom1_address0_carry_n_5,
      O(1) => rom1_address0_carry_n_6,
      O(0) => rom1_address0_carry_n_7,
      S(3) => \rom1_address_reg_n_0_[4]\,
      S(2) => \rom1_address_reg_n_0_[3]\,
      S(1) => \rom1_address_reg_n_0_[2]\,
      S(0) => \rom1_address_reg_n_0_[1]\
    );
\rom1_address0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rom1_address0_carry_n_0,
      CO(3) => \rom1_address0_carry__0_n_0\,
      CO(2) => \rom1_address0_carry__0_n_1\,
      CO(1) => \rom1_address0_carry__0_n_2\,
      CO(0) => \rom1_address0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address0_carry__0_n_4\,
      O(2) => \rom1_address0_carry__0_n_5\,
      O(1) => \rom1_address0_carry__0_n_6\,
      O(0) => \rom1_address0_carry__0_n_7\,
      S(3) => \rom1_address_reg_n_0_[8]\,
      S(2) => \rom1_address_reg_n_0_[7]\,
      S(1) => \rom1_address_reg_n_0_[6]\,
      S(0) => \rom1_address_reg_n_0_[5]\
    );
\rom1_address0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address0_carry__0_n_0\,
      CO(3) => \rom1_address0_carry__1_n_0\,
      CO(2) => \rom1_address0_carry__1_n_1\,
      CO(1) => \rom1_address0_carry__1_n_2\,
      CO(0) => \rom1_address0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address0_carry__1_n_4\,
      O(2) => \rom1_address0_carry__1_n_5\,
      O(1) => \rom1_address0_carry__1_n_6\,
      O(0) => \rom1_address0_carry__1_n_7\,
      S(3) => \rom1_address_reg_n_0_[12]\,
      S(2) => \rom1_address_reg_n_0_[11]\,
      S(1) => \rom1_address_reg_n_0_[10]\,
      S(0) => \rom1_address_reg_n_0_[9]\
    );
\rom1_address0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address0_carry__1_n_0\,
      CO(3) => \rom1_address0_carry__2_n_0\,
      CO(2) => \rom1_address0_carry__2_n_1\,
      CO(1) => \rom1_address0_carry__2_n_2\,
      CO(0) => \rom1_address0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address0_carry__2_n_4\,
      O(2) => \rom1_address0_carry__2_n_5\,
      O(1) => \rom1_address0_carry__2_n_6\,
      O(0) => \rom1_address0_carry__2_n_7\,
      S(3) => rom1_address(16),
      S(2) => \rom1_address_reg_n_0_[15]\,
      S(1) => \rom1_address_reg_n_0_[14]\,
      S(0) => \rom1_address_reg_n_0_[13]\
    );
\rom1_address0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address0_carry__2_n_0\,
      CO(3) => \rom1_address0_carry__3_n_0\,
      CO(2) => \rom1_address0_carry__3_n_1\,
      CO(1) => \rom1_address0_carry__3_n_2\,
      CO(0) => \rom1_address0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address0_carry__3_n_4\,
      O(2) => \rom1_address0_carry__3_n_5\,
      O(1) => \rom1_address0_carry__3_n_6\,
      O(0) => \rom1_address0_carry__3_n_7\,
      S(3 downto 0) => rom1_address(20 downto 17)
    );
\rom1_address0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address0_carry__3_n_0\,
      CO(3) => \rom1_address0_carry__4_n_0\,
      CO(2) => \rom1_address0_carry__4_n_1\,
      CO(1) => \rom1_address0_carry__4_n_2\,
      CO(0) => \rom1_address0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address0_carry__4_n_4\,
      O(2) => \rom1_address0_carry__4_n_5\,
      O(1) => \rom1_address0_carry__4_n_6\,
      O(0) => \rom1_address0_carry__4_n_7\,
      S(3 downto 0) => rom1_address(24 downto 21)
    );
\rom1_address0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address0_carry__4_n_0\,
      CO(3) => \rom1_address0_carry__5_n_0\,
      CO(2) => \rom1_address0_carry__5_n_1\,
      CO(1) => \rom1_address0_carry__5_n_2\,
      CO(0) => \rom1_address0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address0_carry__5_n_4\,
      O(2) => \rom1_address0_carry__5_n_5\,
      O(1) => \rom1_address0_carry__5_n_6\,
      O(0) => \rom1_address0_carry__5_n_7\,
      S(3 downto 0) => rom1_address(28 downto 25)
    );
\rom1_address0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_rom1_address0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rom1_address0_carry__6_n_2\,
      CO(0) => \rom1_address0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rom1_address0_carry__6_O_UNCONNECTED\(3),
      O(2) => \rom1_address0_carry__6_n_5\,
      O(1) => \rom1_address0_carry__6_n_6\,
      O(0) => \rom1_address0_carry__6_n_7\,
      S(3) => '0',
      S(2 downto 0) => rom1_address(31 downto 29)
    );
\rom1_address[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[0]\,
      O => \rom1_address[0]_i_1_n_0\
    );
\rom1_address[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \rom1_address[31]_i_2_n_0\,
      I1 => \rom1_address[31]_i_3_n_0\,
      I2 => alarm_en_wire,
      O => \rom1_address[31]_i_1_n_0\
    );
\rom1_address[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => rom1_address(28),
      I1 => rom1_address(29),
      I2 => \rom1_address_reg_n_0_[6]\,
      I3 => \rom1_address_reg_n_0_[7]\,
      I4 => \rom1_address[31]_i_4_n_0\,
      O => \rom1_address[31]_i_2_n_0\
    );
\rom1_address[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rom1_address[31]_i_5_n_0\,
      I1 => rom1_address(19),
      I2 => rom1_address(25),
      I3 => rom1_address(22),
      I4 => rom1_address(20),
      I5 => \rom1_address[31]_i_6_n_0\,
      O => \rom1_address[31]_i_3_n_0\
    );
\rom1_address[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rom1_address(24),
      I1 => rom1_address(31),
      I2 => rom1_address(30),
      I3 => \rom1_address_reg_n_0_[4]\,
      O => \rom1_address[31]_i_4_n_0\
    );
\rom1_address[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[2]\,
      I1 => \rom1_address_reg_n_0_[14]\,
      I2 => \rom1_address_reg_n_0_[13]\,
      I3 => \rom1_address_reg_n_0_[11]\,
      O => \rom1_address[31]_i_5_n_0\
    );
\rom1_address[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \rom1_address[31]_i_7_n_0\,
      I1 => \rom1_address_reg_n_0_[3]\,
      I2 => \rom1_address_reg_n_0_[1]\,
      I3 => rom1_address(21),
      I4 => \rom1_address_reg_n_0_[9]\,
      I5 => \rom1_address[31]_i_8_n_0\,
      O => \rom1_address[31]_i_6_n_0\
    );
\rom1_address[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[5]\,
      I1 => rom1_address(26),
      I2 => rom1_address(27),
      I3 => \rom1_address_reg_n_0_[10]\,
      O => \rom1_address[31]_i_7_n_0\
    );
\rom1_address[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[8]\,
      I1 => \rom1_address_reg_n_0_[15]\,
      I2 => \rom1_address_reg_n_0_[0]\,
      I3 => \rom1_address_reg_n_0_[12]\,
      I4 => \rom1_address[31]_i_9_n_0\,
      O => \rom1_address[31]_i_8_n_0\
    );
\rom1_address[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rom1_address(23),
      I1 => rom1_address(17),
      I2 => rom1_address(18),
      I3 => rom1_address(16),
      O => \rom1_address[31]_i_9_n_0\
    );
\rom1_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address[0]_i_1_n_0\,
      Q => \rom1_address_reg_n_0_[0]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__1_n_6\,
      Q => \rom1_address_reg_n_0_[10]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__1_n_5\,
      Q => \rom1_address_reg_n_0_[11]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__1_n_4\,
      Q => \rom1_address_reg_n_0_[12]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__2_n_7\,
      Q => \rom1_address_reg_n_0_[13]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__2_n_6\,
      Q => \rom1_address_reg_n_0_[14]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__2_n_5\,
      Q => \rom1_address_reg_n_0_[15]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__2_n_4\,
      Q => rom1_address(16),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__3_n_7\,
      Q => rom1_address(17),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__3_n_6\,
      Q => rom1_address(18),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__3_n_5\,
      Q => rom1_address(19),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => rom1_address0_carry_n_7,
      Q => \rom1_address_reg_n_0_[1]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__3_n_4\,
      Q => rom1_address(20),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__4_n_7\,
      Q => rom1_address(21),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__4_n_6\,
      Q => rom1_address(22),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__4_n_5\,
      Q => rom1_address(23),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__4_n_4\,
      Q => rom1_address(24),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__5_n_7\,
      Q => rom1_address(25),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__5_n_6\,
      Q => rom1_address(26),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__5_n_5\,
      Q => rom1_address(27),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__5_n_4\,
      Q => rom1_address(28),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__6_n_7\,
      Q => rom1_address(29),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => rom1_address0_carry_n_6,
      Q => \rom1_address_reg_n_0_[2]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__6_n_6\,
      Q => rom1_address(30),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__6_n_5\,
      Q => rom1_address(31),
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => rom1_address0_carry_n_5,
      Q => \rom1_address_reg_n_0_[3]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => rom1_address0_carry_n_4,
      Q => \rom1_address_reg_n_0_[4]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__0_n_7\,
      Q => \rom1_address_reg_n_0_[5]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__0_n_6\,
      Q => \rom1_address_reg_n_0_[6]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__0_n_5\,
      Q => \rom1_address_reg_n_0_[7]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__0_n_4\,
      Q => \rom1_address_reg_n_0_[8]\,
      R => \rom1_address[31]_i_1_n_0\
    );
\rom1_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => alarm_en_wire,
      D => \rom1_address0_carry__1_n_7\,
      Q => \rom1_address_reg_n_0_[9]\,
      R => \rom1_address[31]_i_1_n_0\
    );
rom2_address0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rom2_address0_carry_n_0,
      CO(2) => rom2_address0_carry_n_1,
      CO(1) => rom2_address0_carry_n_2,
      CO(0) => rom2_address0_carry_n_3,
      CYINIT => \rom2_address_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => rom2_address0_carry_n_4,
      O(2) => rom2_address0_carry_n_5,
      O(1) => rom2_address0_carry_n_6,
      O(0) => rom2_address0_carry_n_7,
      S(3) => \rom2_address_reg_n_0_[4]\,
      S(2) => \rom2_address_reg_n_0_[3]\,
      S(1) => \rom2_address_reg_n_0_[2]\,
      S(0) => \rom2_address_reg_n_0_[1]\
    );
\rom2_address0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rom2_address0_carry_n_0,
      CO(3) => \rom2_address0_carry__0_n_0\,
      CO(2) => \rom2_address0_carry__0_n_1\,
      CO(1) => \rom2_address0_carry__0_n_2\,
      CO(0) => \rom2_address0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom2_address0_carry__0_n_4\,
      O(2) => \rom2_address0_carry__0_n_5\,
      O(1) => \rom2_address0_carry__0_n_6\,
      O(0) => \rom2_address0_carry__0_n_7\,
      S(3) => \rom2_address_reg_n_0_[8]\,
      S(2) => \rom2_address_reg_n_0_[7]\,
      S(1) => \rom2_address_reg_n_0_[6]\,
      S(0) => \rom2_address_reg_n_0_[5]\
    );
\rom2_address0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__0_n_0\,
      CO(3) => \rom2_address0_carry__1_n_0\,
      CO(2) => \rom2_address0_carry__1_n_1\,
      CO(1) => \rom2_address0_carry__1_n_2\,
      CO(0) => \rom2_address0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom2_address0_carry__1_n_4\,
      O(2) => \rom2_address0_carry__1_n_5\,
      O(1) => \rom2_address0_carry__1_n_6\,
      O(0) => \rom2_address0_carry__1_n_7\,
      S(3) => \rom2_address_reg_n_0_[12]\,
      S(2) => \rom2_address_reg_n_0_[11]\,
      S(1) => \rom2_address_reg_n_0_[10]\,
      S(0) => \rom2_address_reg_n_0_[9]\
    );
\rom2_address0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_rom2_address0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rom2_address0_carry__2_n_2\,
      CO(0) => \rom2_address0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rom2_address0_carry__2_O_UNCONNECTED\(3),
      O(2) => \rom2_address0_carry__2_n_5\,
      O(1) => \rom2_address0_carry__2_n_6\,
      O(0) => \rom2_address0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \rom2_address_reg_n_0_[15]\,
      S(1) => \rom2_address_reg_n_0_[14]\,
      S(0) => \rom2_address_reg_n_0_[13]\
    );
\rom2_address[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => alarm_beep_wire,
      I1 => alarm_en_wire,
      O => \rom2_address[0]_i_1_n_0\
    );
\rom2_address[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[0]\,
      O => rom2_address(0)
    );
\rom2_address[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rom2_address[15]_i_2_n_0\,
      O => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => alarm_en_wire,
      I1 => alarm_beep_wire,
      I2 => \rom2_address[15]_i_3_n_0\,
      I3 => \rom2_address[15]_i_4_n_0\,
      I4 => \rom2_address[15]_i_5_n_0\,
      I5 => \rom2_address[15]_i_6_n_0\,
      O => \rom2_address[15]_i_2_n_0\
    );
\rom2_address[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[4]\,
      I1 => \rom2_address_reg_n_0_[7]\,
      I2 => \rom2_address_reg_n_0_[5]\,
      I3 => \rom2_address_reg_n_0_[14]\,
      O => \rom2_address[15]_i_3_n_0\
    );
\rom2_address[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[9]\,
      I1 => \rom2_address_reg_n_0_[13]\,
      I2 => \rom2_address_reg_n_0_[12]\,
      I3 => \rom2_address_reg_n_0_[11]\,
      O => \rom2_address[15]_i_4_n_0\
    );
\rom2_address[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[10]\,
      I1 => \rom2_address_reg_n_0_[3]\,
      I2 => \rom2_address_reg_n_0_[1]\,
      I3 => \rom2_address_reg_n_0_[15]\,
      O => \rom2_address[15]_i_5_n_0\
    );
\rom2_address[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[2]\,
      I1 => \rom2_address_reg_n_0_[8]\,
      I2 => \rom2_address_reg_n_0_[0]\,
      I3 => \rom2_address_reg_n_0_[6]\,
      O => \rom2_address[15]_i_6_n_0\
    );
\rom2_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => rom2_address(0),
      Q => \rom2_address_reg_n_0_[0]\,
      R => '0'
    );
\rom2_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__1_n_6\,
      Q => \rom2_address_reg_n_0_[10]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__1_n_5\,
      Q => \rom2_address_reg_n_0_[11]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__1_n_4\,
      Q => \rom2_address_reg_n_0_[12]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__2_n_7\,
      Q => \rom2_address_reg_n_0_[13]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__2_n_6\,
      Q => \rom2_address_reg_n_0_[14]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__2_n_5\,
      Q => \rom2_address_reg_n_0_[15]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => rom2_address0_carry_n_7,
      Q => \rom2_address_reg_n_0_[1]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => rom2_address0_carry_n_6,
      Q => \rom2_address_reg_n_0_[2]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => rom2_address0_carry_n_5,
      Q => \rom2_address_reg_n_0_[3]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => rom2_address0_carry_n_4,
      Q => \rom2_address_reg_n_0_[4]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__0_n_7\,
      Q => \rom2_address_reg_n_0_[5]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__0_n_6\,
      Q => \rom2_address_reg_n_0_[6]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__0_n_5\,
      Q => \rom2_address_reg_n_0_[7]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__0_n_4\,
      Q => \rom2_address_reg_n_0_[8]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
\rom2_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz,
      CE => \rom2_address[0]_i_1_n_0\,
      D => \rom2_address0_carry__1_n_7\,
      Q => \rom2_address_reg_n_0_[9]\,
      R => \rom2_address[15]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_my_audio is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AUD_PWM : out STD_LOGIC;
    clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    playlist_no_wire : in STD_LOGIC_VECTOR ( 19 downto 0 );
    aud_en_wire : in STD_LOGIC;
    sysreset : in STD_LOGIC;
    AUD_PWM_alarm_wire : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_my_audio : entity is "my_audio";
end Nexys4fpga_0_my_audio;

architecture STRUCTURE of Nexys4fpga_0_my_audio is
  signal A : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \AudioSample[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \AudioSample[7]_i_2__0_n_0\ : STD_LOGIC;
  signal Sound1_n_0 : STD_LOGIC;
  signal Sound1_n_1 : STD_LOGIC;
  signal Sound1_n_2 : STD_LOGIC;
  signal Sound1_n_3 : STD_LOGIC;
  signal Sound1_n_4 : STD_LOGIC;
  signal Sound1_n_5 : STD_LOGIC;
  signal Sound1_n_6 : STD_LOGIC;
  signal Sound1_n_7 : STD_LOGIC;
  signal clk_8khz_reg_n_0 : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal divideCounter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \divideCounter0_carry__0_n_0\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_1\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_2\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_4\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_5\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_6\ : STD_LOGIC;
  signal \divideCounter0_carry__0_n_7\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_0\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_1\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_2\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_4\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_5\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_6\ : STD_LOGIC;
  signal \divideCounter0_carry__1_n_7\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_0\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_1\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_2\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_4\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_5\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_6\ : STD_LOGIC;
  signal \divideCounter0_carry__2_n_7\ : STD_LOGIC;
  signal \divideCounter0_carry__3_n_3\ : STD_LOGIC;
  signal \divideCounter0_carry__3_n_6\ : STD_LOGIC;
  signal \divideCounter0_carry__3_n_7\ : STD_LOGIC;
  signal divideCounter0_carry_n_0 : STD_LOGIC;
  signal divideCounter0_carry_n_1 : STD_LOGIC;
  signal divideCounter0_carry_n_2 : STD_LOGIC;
  signal divideCounter0_carry_n_3 : STD_LOGIC;
  signal divideCounter0_carry_n_4 : STD_LOGIC;
  signal divideCounter0_carry_n_5 : STD_LOGIC;
  signal divideCounter0_carry_n_6 : STD_LOGIC;
  signal divideCounter0_carry_n_7 : STD_LOGIC;
  signal \divideCounter[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \divideCounter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \divideCounter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \divideCounter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \divideCounter[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[10]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[11]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[12]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[13]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[14]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[15]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[16]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[17]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[18]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \divideCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal fullnum_insta_n_0 : STD_LOGIC;
  signal fullnum_insta_n_1 : STD_LOGIC;
  signal fullnum_insta_n_2 : STD_LOGIC;
  signal fullnum_insta_n_3 : STD_LOGIC;
  signal fullnum_insta_n_4 : STD_LOGIC;
  signal fullnum_insta_n_5 : STD_LOGIC;
  signal fullnum_insta_n_6 : STD_LOGIC;
  signal fullnum_insta_n_7 : STD_LOGIC;
  signal \next_state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \next_state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \next_state1_carry__0_n_0\ : STD_LOGIC;
  signal \next_state1_carry__0_n_1\ : STD_LOGIC;
  signal \next_state1_carry__0_n_2\ : STD_LOGIC;
  signal \next_state1_carry__0_n_3\ : STD_LOGIC;
  signal \next_state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \next_state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \next_state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \next_state1_carry__1_n_2\ : STD_LOGIC;
  signal \next_state1_carry__1_n_3\ : STD_LOGIC;
  signal next_state1_carry_i_1_n_0 : STD_LOGIC;
  signal next_state1_carry_i_2_n_0 : STD_LOGIC;
  signal next_state1_carry_i_3_n_0 : STD_LOGIC;
  signal next_state1_carry_i_4_n_0 : STD_LOGIC;
  signal next_state1_carry_n_0 : STD_LOGIC;
  signal next_state1_carry_n_1 : STD_LOGIC;
  signal next_state1_carry_n_2 : STD_LOGIC;
  signal next_state1_carry_n_3 : STD_LOGIC;
  signal \next_state1_inferred__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry__0_n_2\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry__0_n_3\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_n_0\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_n_1\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_n_2\ : STD_LOGIC;
  signal \next_state1_inferred__0_carry_n_3\ : STD_LOGIC;
  signal \next_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \next_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \next_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \next_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \next_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \next_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \next_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \next_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \next_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \next_state_reg_n_0_[2]\ : STD_LOGIC;
  signal number_mask : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \number_mask[16]_i_1_n_0\ : STD_LOGIC;
  signal out0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal rom1_address : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rom1_address[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rom1_address[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom1_address[14]_i_3_n_0\ : STD_LOGIC;
  signal \rom1_address[14]_i_4_n_0\ : STD_LOGIC;
  signal \rom1_address[14]_i_7_n_0\ : STD_LOGIC;
  signal \rom1_address__0\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \rom1_address_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rom1_address_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rom1_address_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \rom1_address_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \rom1_address_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rom1_address_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rom1_address_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \rom1_address_reg_n_0_[9]\ : STD_LOGIC;
  signal rom2_address : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal rom2_address0 : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \rom2_address0_carry__0_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__0_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__1_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__2_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__3_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__3_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__3_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__3_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__4_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__4_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__4_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__4_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__5_n_0\ : STD_LOGIC;
  signal \rom2_address0_carry__5_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__5_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__5_n_3\ : STD_LOGIC;
  signal \rom2_address0_carry__6_n_1\ : STD_LOGIC;
  signal \rom2_address0_carry__6_n_2\ : STD_LOGIC;
  signal \rom2_address0_carry__6_n_3\ : STD_LOGIC;
  signal rom2_address0_carry_n_0 : STD_LOGIC;
  signal rom2_address0_carry_n_1 : STD_LOGIC;
  signal rom2_address0_carry_n_2 : STD_LOGIC;
  signal rom2_address0_carry_n_3 : STD_LOGIC;
  signal \rom2_address[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rom2_address[10]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[11]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[12]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[13]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[15]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[16]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[17]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[18]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[19]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[20]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[21]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[22]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[23]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[24]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[25]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[26]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[27]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[28]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[29]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[30]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[32]_i_2_n_0\ : STD_LOGIC;
  signal \rom2_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \rom2_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address[9]_i_1_n_0\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[17]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[18]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[19]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[20]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[21]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[22]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[23]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[24]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[25]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[26]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[27]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[28]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[29]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[30]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[31]\ : STD_LOGIC;
  signal \rom2_address_reg_n_0_[32]\ : STD_LOGIC;
  signal rom3_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rom3_address0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \rom3_address0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__0_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__0_n_1\ : STD_LOGIC;
  signal \rom3_address0_carry__0_n_2\ : STD_LOGIC;
  signal \rom3_address0_carry__0_n_3\ : STD_LOGIC;
  signal \rom3_address0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__1_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__1_n_1\ : STD_LOGIC;
  signal \rom3_address0_carry__1_n_2\ : STD_LOGIC;
  signal \rom3_address0_carry__1_n_3\ : STD_LOGIC;
  signal \rom3_address0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rom3_address0_carry__2_n_2\ : STD_LOGIC;
  signal \rom3_address0_carry__2_n_3\ : STD_LOGIC;
  signal rom3_address0_carry_i_5_n_0 : STD_LOGIC;
  signal rom3_address0_carry_n_0 : STD_LOGIC;
  signal rom3_address0_carry_n_1 : STD_LOGIC;
  signal rom3_address0_carry_n_2 : STD_LOGIC;
  signal rom3_address0_carry_n_3 : STD_LOGIC;
  signal \rom3_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[10]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[11]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[12]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[13]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[13]_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address[13]_i_3_n_0\ : STD_LOGIC;
  signal \rom3_address[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[14]_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address[14]_i_4_n_0\ : STD_LOGIC;
  signal \rom3_address[14]_i_5_n_0\ : STD_LOGIC;
  signal \rom3_address[14]_i_6_n_0\ : STD_LOGIC;
  signal \rom3_address[15]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \rom3_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address[9]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \rom3_address_reg_n_0_[9]\ : STD_LOGIC;
  signal rom3_depth : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal \rom3_depth[14]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_2_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_3_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_4_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_5_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_6_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_7_n_0\ : STD_LOGIC;
  signal \rom3_depth[14]_i_8_n_0\ : STD_LOGIC;
  signal \rom3_depth[7]_i_1_n_0\ : STD_LOGIC;
  signal \rom3_depth_reg_n_0_[13]\ : STD_LOGIC;
  signal \rom3_depth_reg_n_0_[14]\ : STD_LOGIC;
  signal \rom3_depth_reg_n_0_[6]\ : STD_LOGIC;
  signal \rom3_depth_reg_n_0_[7]\ : STD_LOGIC;
  signal rom3_flag_am_i_1_n_0 : STD_LOGIC;
  signal rom3_flag_am_reg_n_0 : STD_LOGIC;
  signal rom3_flag_pm_i_1_n_0 : STD_LOGIC;
  signal rom3_flag_pm_i_2_n_0 : STD_LOGIC;
  signal rom3_flag_pm_reg_n_0 : STD_LOGIC;
  signal shift_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \shift_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \shift_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_count[2]_i_1_n_0\ : STD_LOGIC;
  signal shifted_playlist : STD_LOGIC;
  signal shifted_playlist10_out : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \shifted_playlist1_inferred__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__0_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__1_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__2_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__3_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__4_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__5_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__6_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry__6_n_3\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_n_0\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_n_1\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_n_2\ : STD_LOGIC;
  signal \shifted_playlist1_inferred__0_carry_n_3\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[0]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[10]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[11]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[12]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[13]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[14]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[15]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[16]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[17]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[18]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[19]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[1]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[2]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[3]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[4]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[5]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[6]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[7]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[8]\ : STD_LOGIC;
  signal \shifted_playlist_reg_n_0_[9]\ : STD_LOGIC;
  signal tone3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal voice_rom_begin : STD_LOGIC_VECTOR ( 32 downto 2 );
  signal \voice_rom_begin0__121_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__0_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__1_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__2_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__3_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__4_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__5_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry__6_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_i_9_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__121_carry_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__0_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__1_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__2_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__3_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry__4_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0__61_carry_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__0_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__1_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__2_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_1\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_3\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_4\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_5\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_6\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__3_n_7\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__4_n_2\ : STD_LOGIC;
  signal \voice_rom_begin0_carry__4_n_7\ : STD_LOGIC;
  signal voice_rom_begin0_carry_i_1_n_0 : STD_LOGIC;
  signal voice_rom_begin0_carry_i_2_n_0 : STD_LOGIC;
  signal voice_rom_begin0_carry_i_3_n_0 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_0 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_1 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_2 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_3 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_4 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_5 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_6 : STD_LOGIC;
  signal voice_rom_begin0_carry_n_7 : STD_LOGIC;
  signal voice_rom_begin1 : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal \voice_rom_begin1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \voice_rom_begin1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_n_1\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_n_2\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__0_n_3\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_n_1\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_n_2\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__1_n_3\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_n_1\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_n_2\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__2_n_3\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__3_n_2\ : STD_LOGIC;
  signal \voice_rom_begin1_carry__3_n_3\ : STD_LOGIC;
  signal voice_rom_begin1_carry_i_1_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_i_2_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_i_3_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_i_4_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_i_5_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_i_6_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_i_7_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_n_0 : STD_LOGIC;
  signal voice_rom_begin1_carry_n_1 : STD_LOGIC;
  signal voice_rom_begin1_carry_n_2 : STD_LOGIC;
  signal voice_rom_begin1_carry_n_3 : STD_LOGIC;
  signal \voice_rom_begin[2]_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[2]_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[2]_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[2]_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[2]_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[3]_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_10_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_11_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_12_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_1_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_2_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_3_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_4_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_5_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_6_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_7_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_8_n_0\ : STD_LOGIC;
  signal \voice_rom_begin[4]_i_9_n_0\ : STD_LOGIC;
  signal voice_rom_end_reg_i_21_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_22_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_23_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_24_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_25_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_26_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_27_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_28_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_29_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_30_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_31_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_32_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_33_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_34_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_35_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_36_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_37_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_38_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_39_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_40_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_41_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_42_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_43_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_i_44_n_0 : STD_LOGIC;
  signal voice_rom_end_reg_n_100 : STD_LOGIC;
  signal voice_rom_end_reg_n_101 : STD_LOGIC;
  signal voice_rom_end_reg_n_102 : STD_LOGIC;
  signal voice_rom_end_reg_n_103 : STD_LOGIC;
  signal voice_rom_end_reg_n_104 : STD_LOGIC;
  signal voice_rom_end_reg_n_105 : STD_LOGIC;
  signal voice_rom_end_reg_n_73 : STD_LOGIC;
  signal voice_rom_end_reg_n_74 : STD_LOGIC;
  signal voice_rom_end_reg_n_75 : STD_LOGIC;
  signal voice_rom_end_reg_n_76 : STD_LOGIC;
  signal voice_rom_end_reg_n_77 : STD_LOGIC;
  signal voice_rom_end_reg_n_78 : STD_LOGIC;
  signal voice_rom_end_reg_n_79 : STD_LOGIC;
  signal voice_rom_end_reg_n_80 : STD_LOGIC;
  signal voice_rom_end_reg_n_81 : STD_LOGIC;
  signal voice_rom_end_reg_n_82 : STD_LOGIC;
  signal voice_rom_end_reg_n_83 : STD_LOGIC;
  signal voice_rom_end_reg_n_84 : STD_LOGIC;
  signal voice_rom_end_reg_n_85 : STD_LOGIC;
  signal voice_rom_end_reg_n_86 : STD_LOGIC;
  signal voice_rom_end_reg_n_87 : STD_LOGIC;
  signal voice_rom_end_reg_n_88 : STD_LOGIC;
  signal voice_rom_end_reg_n_89 : STD_LOGIC;
  signal voice_rom_end_reg_n_90 : STD_LOGIC;
  signal voice_rom_end_reg_n_91 : STD_LOGIC;
  signal voice_rom_end_reg_n_92 : STD_LOGIC;
  signal voice_rom_end_reg_n_93 : STD_LOGIC;
  signal voice_rom_end_reg_n_94 : STD_LOGIC;
  signal voice_rom_end_reg_n_95 : STD_LOGIC;
  signal voice_rom_end_reg_n_96 : STD_LOGIC;
  signal voice_rom_end_reg_n_97 : STD_LOGIC;
  signal voice_rom_end_reg_n_98 : STD_LOGIC;
  signal voice_rom_end_reg_n_99 : STD_LOGIC;
  signal \NLW_divideCounter0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_divideCounter0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_next_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state1_inferred__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state1_inferred__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_state1_inferred__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rom1_address_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rom1_address_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rom2_address0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rom3_address0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rom3_address0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_shifted_playlist1_inferred__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_shifted_playlist1_inferred__0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_shifted_playlist1_inferred__0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_voice_rom_begin0__121_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_voice_rom_begin0__121_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_voice_rom_begin0__121_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_voice_rom_begin0__61_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_voice_rom_begin0__61_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_voice_rom_begin0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_voice_rom_begin0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_voice_rom_begin1_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_voice_rom_begin1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_voice_rom_end_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_voice_rom_end_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_voice_rom_end_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_voice_rom_end_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_voice_rom_end_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_voice_rom_end_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_voice_rom_end_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_voice_rom_end_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_voice_rom_end_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_voice_rom_end_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_voice_rom_end_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Sound1 : label is "sound1,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Sound1 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Sound1 : label is "blk_mem_gen_v8_3_3,Vivado 2016.2";
  attribute CHECK_LICENSE_TYPE of ampm_insta : label is "ampm,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings of ampm_insta : label is "yes";
  attribute x_core_info of ampm_insta : label is "blk_mem_gen_v8_3_3,Vivado 2016.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \current_state[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \current_state[2]_i_1\ : label is "soft_lutpair26";
  attribute CHECK_LICENSE_TYPE of fullnum_insta : label is "fullnum,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings of fullnum_insta : label is "yes";
  attribute x_core_info of fullnum_insta : label is "blk_mem_gen_v8_3_3,Vivado 2016.2";
  attribute SOFT_HLUTNM of \next_state1_inferred__0_carry__0_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \next_state1_inferred__0_carry_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \next_state[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \next_state[0]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \next_state[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \next_state[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \next_state[2]_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rom1_address[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rom2_address[0]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rom2_address[3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rom3_address[13]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rom3_address[14]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rom3_address[6]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rom3_address[7]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rom3_depth[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rom3_depth[14]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rom3_depth[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rom3_depth[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \shift_count[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shift_count[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__0_i_10\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__0_i_9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_14\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_15\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__1_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__2_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__2_i_11\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__2_i_12\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__2_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__2_i_9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__3_i_10\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__3_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__3_i_12\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__3_i_9\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__4_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \voice_rom_begin0__121_carry__4_i_9\ : label is "soft_lutpair23";
  attribute HLUTNM : string;
  attribute HLUTNM of \voice_rom_begin0__121_carry_i_1\ : label is "lutpair0";
  attribute HLUTNM of \voice_rom_begin0__121_carry_i_6\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \voice_rom_begin[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \voice_rom_begin[2]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \voice_rom_begin[4]_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \voice_rom_begin[4]_i_11\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \voice_rom_begin[4]_i_12\ : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of voice_rom_end_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_22 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_23 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_24 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_25 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_26 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_28 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_35 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_38 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_39 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_40 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of voice_rom_end_reg_i_44 : label is "soft_lutpair28";
begin
\AudioSample[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_7,
      I1 => current_state(1),
      I2 => Sound1_n_7,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(0),
      O => \AudioSample[0]_i_1__0_n_0\
    );
\AudioSample[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_6,
      I1 => current_state(1),
      I2 => Sound1_n_6,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(1),
      O => \AudioSample[1]_i_1__0_n_0\
    );
\AudioSample[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_5,
      I1 => current_state(1),
      I2 => Sound1_n_5,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(2),
      O => \AudioSample[2]_i_1__0_n_0\
    );
\AudioSample[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_4,
      I1 => current_state(1),
      I2 => Sound1_n_4,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(3),
      O => \AudioSample[3]_i_1__0_n_0\
    );
\AudioSample[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_3,
      I1 => current_state(1),
      I2 => Sound1_n_3,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(4),
      O => \AudioSample[4]_i_1__0_n_0\
    );
\AudioSample[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_2,
      I1 => current_state(1),
      I2 => Sound1_n_2,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(5),
      O => \AudioSample[5]_i_1__0_n_0\
    );
\AudioSample[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_1,
      I1 => current_state(1),
      I2 => Sound1_n_1,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(6),
      O => \AudioSample[6]_i_1__0_n_0\
    );
\AudioSample[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040E0000545E0000"
    )
        port map (
      I0 => current_state(1),
      I1 => \next_state[0]_i_3_n_0\,
      I2 => current_state(2),
      I3 => data3,
      I4 => current_state(0),
      I5 => \next_state1_inferred__0_carry__0_n_2\,
      O => p_0_out
    );
\AudioSample[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => fullnum_insta_n_0,
      I1 => current_state(1),
      I2 => Sound1_n_0,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => tone3(7),
      O => \AudioSample[7]_i_2__0_n_0\
    );
\AudioSample_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[0]_i_1__0_n_0\,
      Q => Q(0),
      R => '0'
    );
\AudioSample_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[1]_i_1__0_n_0\,
      Q => Q(1),
      R => '0'
    );
\AudioSample_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[2]_i_1__0_n_0\,
      Q => Q(2),
      R => '0'
    );
\AudioSample_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[3]_i_1__0_n_0\,
      Q => Q(3),
      R => '0'
    );
\AudioSample_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[4]_i_1__0_n_0\,
      Q => Q(4),
      R => '0'
    );
\AudioSample_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[5]_i_1__0_n_0\,
      Q => Q(5),
      R => '0'
    );
\AudioSample_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[6]_i_1__0_n_0\,
      Q => Q(6),
      R => '0'
    );
\AudioSample_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => p_0_out,
      D => \AudioSample[7]_i_2__0_n_0\,
      Q => Q(7),
      R => '0'
    );
Sound1: entity work.Nexys4fpga_0_sound1
     port map (
      addra(13) => \rom1_address_reg_n_0_[13]\,
      addra(12) => \rom1_address_reg_n_0_[12]\,
      addra(11) => \rom1_address_reg_n_0_[11]\,
      addra(10) => \rom1_address_reg_n_0_[10]\,
      addra(9) => \rom1_address_reg_n_0_[9]\,
      addra(8) => \rom1_address_reg_n_0_[8]\,
      addra(7) => \rom1_address_reg_n_0_[7]\,
      addra(6) => \rom1_address_reg_n_0_[6]\,
      addra(5) => \rom1_address_reg_n_0_[5]\,
      addra(4) => \rom1_address_reg_n_0_[4]\,
      addra(3) => \rom1_address_reg_n_0_[3]\,
      addra(2) => \rom1_address_reg_n_0_[2]\,
      addra(1) => \rom1_address_reg_n_0_[1]\,
      addra(0) => \rom1_address_reg_n_0_[0]\,
      clka => clk,
      douta(7) => Sound1_n_0,
      douta(6) => Sound1_n_1,
      douta(5) => Sound1_n_2,
      douta(4) => Sound1_n_3,
      douta(3) => Sound1_n_4,
      douta(2) => Sound1_n_5,
      douta(1) => Sound1_n_6,
      douta(0) => Sound1_n_7
    );
ampm_insta: entity work.Nexys4fpga_0_ampm
     port map (
      addra(14) => \rom3_address_reg_n_0_[14]\,
      addra(13) => \rom3_address_reg_n_0_[13]\,
      addra(12) => \rom3_address_reg_n_0_[12]\,
      addra(11) => \rom3_address_reg_n_0_[11]\,
      addra(10) => \rom3_address_reg_n_0_[10]\,
      addra(9) => \rom3_address_reg_n_0_[9]\,
      addra(8) => \rom3_address_reg_n_0_[8]\,
      addra(7) => \rom3_address_reg_n_0_[7]\,
      addra(6) => \rom3_address_reg_n_0_[6]\,
      addra(5) => \rom3_address_reg_n_0_[5]\,
      addra(4) => \rom3_address_reg_n_0_[4]\,
      addra(3) => \rom3_address_reg_n_0_[3]\,
      addra(2) => \rom3_address_reg_n_0_[2]\,
      addra(1) => \rom3_address_reg_n_0_[1]\,
      addra(0) => \rom3_address_reg_n_0_[0]\,
      clka => clk,
      douta(7 downto 0) => tone3(7 downto 0)
    );
audioPWM: entity work.Nexys4fpga_0_audio_PWM_gen_0
     port map (
      AUD_PWM => AUD_PWM,
      AUD_PWM_alarm_wire => AUD_PWM_alarm_wire,
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      aud_en_wire => aud_en_wire,
      clk => clk
    );
clk_8khz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter[18]_i_1__0_n_0\,
      Q => clk_8khz_reg_n_0,
      R => '0'
    );
\current_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_state_reg_n_0_[0]\,
      I1 => sysreset,
      O => \current_state[0]_i_1_n_0\
    );
\current_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_state_reg_n_0_[1]\,
      I1 => sysreset,
      O => \current_state[1]_i_1_n_0\
    );
\current_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_state_reg_n_0_[2]\,
      I1 => sysreset,
      O => \current_state[2]_i_1_n_0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \current_state[0]_i_1_n_0\,
      Q => current_state(0),
      R => '0'
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \current_state[1]_i_1_n_0\,
      Q => current_state(1),
      R => '0'
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \current_state[2]_i_1_n_0\,
      Q => current_state(2),
      R => '0'
    );
divideCounter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => divideCounter0_carry_n_0,
      CO(2) => divideCounter0_carry_n_1,
      CO(1) => divideCounter0_carry_n_2,
      CO(0) => divideCounter0_carry_n_3,
      CYINIT => \divideCounter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => divideCounter0_carry_n_4,
      O(2) => divideCounter0_carry_n_5,
      O(1) => divideCounter0_carry_n_6,
      O(0) => divideCounter0_carry_n_7,
      S(3) => \divideCounter_reg_n_0_[4]\,
      S(2) => \divideCounter_reg_n_0_[3]\,
      S(1) => \divideCounter_reg_n_0_[2]\,
      S(0) => \divideCounter_reg_n_0_[1]\
    );
\divideCounter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => divideCounter0_carry_n_0,
      CO(3) => \divideCounter0_carry__0_n_0\,
      CO(2) => \divideCounter0_carry__0_n_1\,
      CO(1) => \divideCounter0_carry__0_n_2\,
      CO(0) => \divideCounter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \divideCounter0_carry__0_n_4\,
      O(2) => \divideCounter0_carry__0_n_5\,
      O(1) => \divideCounter0_carry__0_n_6\,
      O(0) => \divideCounter0_carry__0_n_7\,
      S(3) => \divideCounter_reg_n_0_[8]\,
      S(2) => \divideCounter_reg_n_0_[7]\,
      S(1) => \divideCounter_reg_n_0_[6]\,
      S(0) => \divideCounter_reg_n_0_[5]\
    );
\divideCounter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \divideCounter0_carry__0_n_0\,
      CO(3) => \divideCounter0_carry__1_n_0\,
      CO(2) => \divideCounter0_carry__1_n_1\,
      CO(1) => \divideCounter0_carry__1_n_2\,
      CO(0) => \divideCounter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \divideCounter0_carry__1_n_4\,
      O(2) => \divideCounter0_carry__1_n_5\,
      O(1) => \divideCounter0_carry__1_n_6\,
      O(0) => \divideCounter0_carry__1_n_7\,
      S(3) => \divideCounter_reg_n_0_[12]\,
      S(2) => \divideCounter_reg_n_0_[11]\,
      S(1) => \divideCounter_reg_n_0_[10]\,
      S(0) => \divideCounter_reg_n_0_[9]\
    );
\divideCounter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divideCounter0_carry__1_n_0\,
      CO(3) => \divideCounter0_carry__2_n_0\,
      CO(2) => \divideCounter0_carry__2_n_1\,
      CO(1) => \divideCounter0_carry__2_n_2\,
      CO(0) => \divideCounter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \divideCounter0_carry__2_n_4\,
      O(2) => \divideCounter0_carry__2_n_5\,
      O(1) => \divideCounter0_carry__2_n_6\,
      O(0) => \divideCounter0_carry__2_n_7\,
      S(3) => \divideCounter_reg_n_0_[16]\,
      S(2) => \divideCounter_reg_n_0_[15]\,
      S(1) => \divideCounter_reg_n_0_[14]\,
      S(0) => \divideCounter_reg_n_0_[13]\
    );
\divideCounter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \divideCounter0_carry__2_n_0\,
      CO(3 downto 1) => \NLW_divideCounter0_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \divideCounter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_divideCounter0_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \divideCounter0_carry__3_n_6\,
      O(0) => \divideCounter0_carry__3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \divideCounter_reg_n_0_[18]\,
      S(0) => \divideCounter_reg_n_0_[17]\
    );
\divideCounter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \divideCounter[0]_i_2__0_n_0\,
      I1 => \divideCounter_reg_n_0_[0]\,
      O => divideCounter(0)
    );
\divideCounter[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \divideCounter_reg_n_0_[4]\,
      I1 => \divideCounter_reg_n_0_[3]\,
      I2 => \divideCounter_reg_n_0_[6]\,
      I3 => \divideCounter_reg_n_0_[5]\,
      I4 => \divideCounter[0]_i_3__0_n_0\,
      I5 => \divideCounter[0]_i_4__0_n_0\,
      O => \divideCounter[0]_i_2__0_n_0\
    );
\divideCounter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \divideCounter_reg_n_0_[17]\,
      I1 => \divideCounter_reg_n_0_[18]\,
      I2 => \divideCounter_reg_n_0_[15]\,
      I3 => \divideCounter_reg_n_0_[16]\,
      I4 => \divideCounter_reg_n_0_[2]\,
      I5 => \divideCounter_reg_n_0_[1]\,
      O => \divideCounter[0]_i_3__0_n_0\
    );
\divideCounter[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \divideCounter_reg_n_0_[9]\,
      I1 => \divideCounter_reg_n_0_[10]\,
      I2 => \divideCounter_reg_n_0_[8]\,
      I3 => \divideCounter_reg_n_0_[7]\,
      I4 => \divideCounter[0]_i_5__0_n_0\,
      O => \divideCounter[0]_i_4__0_n_0\
    );
\divideCounter[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \divideCounter_reg_n_0_[12]\,
      I1 => \divideCounter_reg_n_0_[11]\,
      I2 => \divideCounter_reg_n_0_[13]\,
      I3 => \divideCounter_reg_n_0_[14]\,
      O => \divideCounter[0]_i_5__0_n_0\
    );
\divideCounter[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divideCounter[0]_i_2__0_n_0\,
      I1 => \divideCounter_reg_n_0_[0]\,
      O => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => divideCounter(0),
      Q => \divideCounter_reg_n_0_[0]\,
      R => '0'
    );
\divideCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__1_n_6\,
      Q => \divideCounter_reg_n_0_[10]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__1_n_5\,
      Q => \divideCounter_reg_n_0_[11]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__1_n_4\,
      Q => \divideCounter_reg_n_0_[12]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__2_n_7\,
      Q => \divideCounter_reg_n_0_[13]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__2_n_6\,
      Q => \divideCounter_reg_n_0_[14]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__2_n_5\,
      Q => \divideCounter_reg_n_0_[15]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__2_n_4\,
      Q => \divideCounter_reg_n_0_[16]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__3_n_7\,
      Q => \divideCounter_reg_n_0_[17]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__3_n_6\,
      Q => \divideCounter_reg_n_0_[18]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => divideCounter0_carry_n_7,
      Q => \divideCounter_reg_n_0_[1]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => divideCounter0_carry_n_6,
      Q => \divideCounter_reg_n_0_[2]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => divideCounter0_carry_n_5,
      Q => \divideCounter_reg_n_0_[3]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => divideCounter0_carry_n_4,
      Q => \divideCounter_reg_n_0_[4]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__0_n_7\,
      Q => \divideCounter_reg_n_0_[5]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__0_n_6\,
      Q => \divideCounter_reg_n_0_[6]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__0_n_5\,
      Q => \divideCounter_reg_n_0_[7]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__0_n_4\,
      Q => \divideCounter_reg_n_0_[8]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
\divideCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \divideCounter0_carry__1_n_7\,
      Q => \divideCounter_reg_n_0_[9]\,
      R => \divideCounter[18]_i_1__0_n_0\
    );
fullnum_insta: entity work.Nexys4fpga_0_fullnum
     port map (
      addra(16 downto 0) => rom2_address(16 downto 0),
      clka => clk,
      douta(7) => fullnum_insta_n_0,
      douta(6) => fullnum_insta_n_1,
      douta(5) => fullnum_insta_n_2,
      douta(4) => fullnum_insta_n_3,
      douta(3) => fullnum_insta_n_4,
      douta(2) => fullnum_insta_n_5,
      douta(1) => fullnum_insta_n_6,
      douta(0) => fullnum_insta_n_7
    );
next_state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_state1_carry_n_0,
      CO(2) => next_state1_carry_n_1,
      CO(1) => next_state1_carry_n_2,
      CO(0) => next_state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_next_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => next_state1_carry_i_1_n_0,
      S(2) => next_state1_carry_i_2_n_0,
      S(1) => next_state1_carry_i_3_n_0,
      S(0) => next_state1_carry_i_4_n_0
    );
\next_state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_state1_carry_n_0,
      CO(3) => \next_state1_carry__0_n_0\,
      CO(2) => \next_state1_carry__0_n_1\,
      CO(1) => \next_state1_carry__0_n_2\,
      CO(0) => \next_state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_state1_carry__0_i_1_n_0\,
      S(2) => \next_state1_carry__0_i_2_n_0\,
      S(1) => \next_state1_carry__0_i_3_n_0\,
      S(0) => \next_state1_carry__0_i_4_n_0\
    );
\next_state1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[22]\,
      I1 => voice_rom_end_reg_n_83,
      I2 => \rom2_address_reg_n_0_[21]\,
      I3 => voice_rom_end_reg_n_84,
      I4 => voice_rom_end_reg_n_82,
      I5 => \rom2_address_reg_n_0_[23]\,
      O => \next_state1_carry__0_i_1_n_0\
    );
\next_state1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[19]\,
      I1 => voice_rom_end_reg_n_86,
      I2 => \rom2_address_reg_n_0_[18]\,
      I3 => voice_rom_end_reg_n_87,
      I4 => voice_rom_end_reg_n_85,
      I5 => \rom2_address_reg_n_0_[20]\,
      O => \next_state1_carry__0_i_2_n_0\
    );
\next_state1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rom2_address(15),
      I1 => voice_rom_end_reg_n_90,
      I2 => rom2_address(16),
      I3 => voice_rom_end_reg_n_89,
      I4 => voice_rom_end_reg_n_88,
      I5 => \rom2_address_reg_n_0_[17]\,
      O => \next_state1_carry__0_i_3_n_0\
    );
\next_state1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rom2_address(12),
      I1 => voice_rom_end_reg_n_93,
      I2 => rom2_address(13),
      I3 => voice_rom_end_reg_n_92,
      I4 => voice_rom_end_reg_n_91,
      I5 => rom2_address(14),
      O => \next_state1_carry__0_i_4_n_0\
    );
\next_state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_state1_carry__0_n_0\,
      CO(3) => \NLW_next_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data3,
      CO(1) => \next_state1_carry__1_n_2\,
      CO(0) => \next_state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \next_state1_carry__1_i_1_n_0\,
      S(1) => \next_state1_carry__1_i_2_n_0\,
      S(0) => \next_state1_carry__1_i_3_n_0\
    );
\next_state1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[30]\,
      I1 => voice_rom_end_reg_n_75,
      I2 => \rom2_address_reg_n_0_[31]\,
      I3 => voice_rom_end_reg_n_74,
      I4 => voice_rom_end_reg_n_73,
      I5 => \rom2_address_reg_n_0_[32]\,
      O => \next_state1_carry__1_i_1_n_0\
    );
\next_state1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[27]\,
      I1 => voice_rom_end_reg_n_78,
      I2 => \rom2_address_reg_n_0_[28]\,
      I3 => voice_rom_end_reg_n_77,
      I4 => voice_rom_end_reg_n_76,
      I5 => \rom2_address_reg_n_0_[29]\,
      O => \next_state1_carry__1_i_2_n_0\
    );
\next_state1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rom2_address_reg_n_0_[24]\,
      I1 => voice_rom_end_reg_n_81,
      I2 => \rom2_address_reg_n_0_[25]\,
      I3 => voice_rom_end_reg_n_80,
      I4 => voice_rom_end_reg_n_79,
      I5 => \rom2_address_reg_n_0_[26]\,
      O => \next_state1_carry__1_i_3_n_0\
    );
next_state1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rom2_address(9),
      I1 => voice_rom_end_reg_n_96,
      I2 => rom2_address(10),
      I3 => voice_rom_end_reg_n_95,
      I4 => voice_rom_end_reg_n_94,
      I5 => rom2_address(11),
      O => next_state1_carry_i_1_n_0
    );
next_state1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rom2_address(6),
      I1 => voice_rom_end_reg_n_99,
      I2 => rom2_address(7),
      I3 => voice_rom_end_reg_n_98,
      I4 => voice_rom_end_reg_n_97,
      I5 => rom2_address(8),
      O => next_state1_carry_i_2_n_0
    );
next_state1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rom2_address(4),
      I1 => voice_rom_end_reg_n_101,
      I2 => rom2_address(3),
      I3 => voice_rom_end_reg_n_102,
      I4 => voice_rom_end_reg_n_100,
      I5 => rom2_address(5),
      O => next_state1_carry_i_3_n_0
    );
next_state1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rom2_address(0),
      I1 => voice_rom_end_reg_n_105,
      I2 => rom2_address(1),
      I3 => voice_rom_end_reg_n_104,
      I4 => voice_rom_end_reg_n_103,
      I5 => rom2_address(2),
      O => next_state1_carry_i_4_n_0
    );
\next_state1_inferred__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_state1_inferred__0_carry_n_0\,
      CO(2) => \next_state1_inferred__0_carry_n_1\,
      CO(1) => \next_state1_inferred__0_carry_n_2\,
      CO(0) => \next_state1_inferred__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state1_inferred__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \next_state1_inferred__0_carry_i_1_n_0\,
      S(2) => \next_state1_inferred__0_carry_i_2_n_0\,
      S(1) => \next_state1_inferred__0_carry_i_3_n_0\,
      S(0) => \next_state1_inferred__0_carry_i_4_n_0\
    );
\next_state1_inferred__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_state1_inferred__0_carry_n_0\,
      CO(3 downto 2) => \NLW_next_state1_inferred__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \next_state1_inferred__0_carry__0_n_2\,
      CO(0) => \next_state1_inferred__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state1_inferred__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \next_state1_inferred__0_carry__0_i_1_n_0\,
      S(0) => \next_state1_inferred__0_carry__0_i_2_n_0\
    );
\next_state1_inferred__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[15]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \next_state1_inferred__0_carry__0_i_1_n_0\
    );
\next_state1_inferred__0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88888A"
    )
        port map (
      I0 => \next_state1_inferred__0_carry__0_i_3_n_0\,
      I1 => \rom3_depth[14]_i_3_n_0\,
      I2 => \rom3_depth[14]_i_4_n_0\,
      I3 => \rom3_depth_reg_n_0_[14]\,
      I4 => \rom3_address_reg_n_0_[14]\,
      O => \next_state1_inferred__0_carry__0_i_2_n_0\
    );
\next_state1_inferred__0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \rom3_depth_reg_n_0_[13]\,
      I1 => \rom3_address_reg_n_0_[13]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      I3 => \rom3_address_reg_n_0_[12]\,
      I4 => \rom3_depth[14]_i_4_n_0\,
      O => \next_state1_inferred__0_carry__0_i_3_n_0\
    );
\next_state1_inferred__0_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0F1"
    )
        port map (
      I0 => \rom3_address_reg_n_0_[11]\,
      I1 => \rom3_address_reg_n_0_[9]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      I3 => \rom3_address_reg_n_0_[10]\,
      I4 => \rom3_depth[14]_i_4_n_0\,
      O => \next_state1_inferred__0_carry_i_1_n_0\
    );
\next_state1_inferred__0_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000002"
    )
        port map (
      I0 => \next_state1_inferred__0_carry_i_5_n_0\,
      I1 => \rom3_depth[14]_i_3_n_0\,
      I2 => \rom3_depth[14]_i_4_n_0\,
      I3 => \rom3_depth_reg_n_0_[6]\,
      I4 => \rom3_address_reg_n_0_[6]\,
      O => \next_state1_inferred__0_carry_i_2_n_0\
    );
\next_state1_inferred__0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0F1"
    )
        port map (
      I0 => \rom3_address_reg_n_0_[5]\,
      I1 => \rom3_address_reg_n_0_[3]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      I3 => \rom3_address_reg_n_0_[4]\,
      I4 => \rom3_depth[14]_i_4_n_0\,
      O => \next_state1_inferred__0_carry_i_3_n_0\
    );
\next_state1_inferred__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => \rom3_address_reg_n_0_[0]\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_address_reg_n_0_[1]\,
      I3 => \rom3_depth[14]_i_3_n_0\,
      I4 => \rom3_address_reg_n_0_[2]\,
      O => \next_state1_inferred__0_carry_i_4_n_0\
    );
\next_state1_inferred__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCCCCCD"
    )
        port map (
      I0 => \rom3_address_reg_n_0_[8]\,
      I1 => \rom3_depth[14]_i_3_n_0\,
      I2 => \rom3_depth[14]_i_4_n_0\,
      I3 => \rom3_depth_reg_n_0_[7]\,
      I4 => \rom3_address_reg_n_0_[7]\,
      O => \next_state1_inferred__0_carry_i_5_n_0\
    );
\next_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => \rom1_address[0]_i_1__0_n_0\,
      I1 => \next_state[0]_i_2_n_0\,
      I2 => \next_state[0]_i_3_n_0\,
      I3 => \next_state[0]_i_4_n_0\,
      I4 => \next_state[2]_i_3_n_0\,
      I5 => \next_state_reg_n_0_[0]\,
      O => \next_state[0]_i_1_n_0\
    );
\next_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      I3 => data3,
      O => \next_state[0]_i_2_n_0\
    );
\next_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \next_state[0]_i_5_n_0\,
      I1 => \next_state[0]_i_6_n_0\,
      I2 => \next_state[0]_i_7_n_0\,
      I3 => \rom1_address__0\(14),
      I4 => \rom1_address_reg_n_0_[6]\,
      I5 => \rom1_address_reg_n_0_[12]\,
      O => \next_state[0]_i_3_n_0\
    );
\next_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF033202FF03F202"
    )
        port map (
      I0 => aud_en_wire,
      I1 => current_state(0),
      I2 => current_state(2),
      I3 => \next_state[0]_i_2_n_0\,
      I4 => current_state(1),
      I5 => \next_state1_inferred__0_carry__0_n_2\,
      O => \next_state[0]_i_4_n_0\
    );
\next_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[7]\,
      I1 => \rom1_address_reg_n_0_[8]\,
      I2 => \rom1_address_reg_n_0_[4]\,
      I3 => \rom1_address_reg_n_0_[2]\,
      O => \next_state[0]_i_5_n_0\
    );
\next_state[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[0]\,
      I1 => \rom1_address_reg_n_0_[13]\,
      I2 => \rom1_address_reg_n_0_[1]\,
      I3 => \rom1_address_reg_n_0_[10]\,
      O => \next_state[0]_i_6_n_0\
    );
\next_state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[11]\,
      I1 => \rom1_address_reg_n_0_[5]\,
      I2 => \rom1_address_reg_n_0_[3]\,
      I3 => \rom1_address_reg_n_0_[9]\,
      O => \next_state[0]_i_7_n_0\
    );
\next_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_state[1]_i_2_n_0\,
      I1 => \next_state[2]_i_3_n_0\,
      I2 => \next_state_reg_n_0_[1]\,
      O => \next_state[1]_i_1_n_0\
    );
\next_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001100AAAFFFFFAA"
    )
        port map (
      I0 => current_state(1),
      I1 => \next_state[0]_i_3_n_0\,
      I2 => \next_state1_inferred__0_carry__0_n_2\,
      I3 => current_state(2),
      I4 => current_state(0),
      I5 => \next_state[0]_i_2_n_0\,
      O => \next_state[1]_i_2_n_0\
    );
\next_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_state[2]_i_2_n_0\,
      I1 => \next_state[2]_i_3_n_0\,
      I2 => \next_state_reg_n_0_[2]\,
      O => \next_state[2]_i_1_n_0\
    );
\next_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00F000FE00F000"
    )
        port map (
      I0 => current_state(1),
      I1 => \next_state[0]_i_3_n_0\,
      I2 => current_state(2),
      I3 => \next_state[0]_i_2_n_0\,
      I4 => current_state(0),
      I5 => \next_state1_inferred__0_carry__0_n_2\,
      O => \next_state[2]_i_2_n_0\
    );
\next_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF51FF01FF05FF05"
    )
        port map (
      I0 => current_state(1),
      I1 => \next_state[0]_i_3_n_0\,
      I2 => current_state(2),
      I3 => \next_state[2]_i_4_n_0\,
      I4 => \next_state1_inferred__0_carry__0_n_2\,
      I5 => current_state(0),
      O => \next_state[2]_i_3_n_0\
    );
\next_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0FFE0F0"
    )
        port map (
      I0 => \next_state[2]_i_5_n_0\,
      I1 => data3,
      I2 => current_state(1),
      I3 => current_state(0),
      I4 => aud_en_wire,
      I5 => current_state(2),
      O => \next_state[2]_i_4_n_0\
    );
\next_state[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => shift_count(0),
      I1 => shift_count(1),
      I2 => shift_count(2),
      O => \next_state[2]_i_5_n_0\
    );
\next_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => '1',
      D => \next_state[0]_i_1_n_0\,
      Q => \next_state_reg_n_0_[0]\,
      R => '0'
    );
\next_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => '1',
      D => \next_state[1]_i_1_n_0\,
      Q => \next_state_reg_n_0_[1]\,
      R => '0'
    );
\next_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => '1',
      D => \next_state[2]_i_1_n_0\,
      Q => \next_state_reg_n_0_[2]\,
      R => '0'
    );
\number_mask[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => aud_en_wire,
      O => \number_mask[16]_i_1_n_0\
    );
\number_mask[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(0),
      I2 => current_state(2),
      O => shifted_playlist
    );
\number_mask_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => number_mask(16),
      Q => number_mask(15),
      R => \number_mask[16]_i_1_n_0\
    );
\number_mask_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => '0',
      Q => number_mask(16),
      S => \number_mask[16]_i_1_n_0\
    );
\number_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => number_mask(4),
      Q => number_mask(1),
      R => \number_mask[16]_i_1_n_0\
    );
\number_mask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => number_mask(9),
      Q => number_mask(4),
      R => \number_mask[16]_i_1_n_0\
    );
\number_mask_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => number_mask(15),
      Q => number_mask(9),
      R => \number_mask[16]_i_1_n_0\
    );
\rom1_address[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => current_state(1),
      O => \rom1_address[0]_i_1__0_n_0\
    );
\rom1_address[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[0]\,
      O => rom1_address(0)
    );
\rom1_address[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \rom1_address[14]_i_3_n_0\,
      I1 => \rom1_address_reg_n_0_[0]\,
      I2 => \rom1_address_reg_n_0_[4]\,
      I3 => \rom1_address_reg_n_0_[13]\,
      I4 => \rom1_address[14]_i_4_n_0\,
      I5 => \rom1_address[0]_i_1__0_n_0\,
      O => \rom1_address[14]_i_1_n_0\
    );
\rom1_address[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[1]\,
      I1 => \rom1_address_reg_n_0_[2]\,
      I2 => \rom1_address_reg_n_0_[11]\,
      I3 => \rom1_address_reg_n_0_[10]\,
      O => \rom1_address[14]_i_3_n_0\
    );
\rom1_address[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rom1_address_reg_n_0_[8]\,
      I1 => \rom1_address_reg_n_0_[3]\,
      I2 => \rom1_address_reg_n_0_[12]\,
      I3 => \rom1_address_reg_n_0_[9]\,
      I4 => \rom1_address[14]_i_7_n_0\,
      O => \rom1_address[14]_i_4_n_0\
    );
\rom1_address[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rom1_address__0\(14),
      I1 => \rom1_address_reg_n_0_[6]\,
      I2 => \rom1_address_reg_n_0_[5]\,
      I3 => \rom1_address_reg_n_0_[7]\,
      O => \rom1_address[14]_i_7_n_0\
    );
\rom1_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => rom1_address(0),
      Q => \rom1_address_reg_n_0_[0]\,
      R => '0'
    );
\rom1_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[12]_i_1_n_6\,
      Q => \rom1_address_reg_n_0_[10]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[12]_i_1_n_5\,
      Q => \rom1_address_reg_n_0_[11]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[12]_i_1_n_4\,
      Q => \rom1_address_reg_n_0_[12]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address_reg[8]_i_1_n_0\,
      CO(3) => \rom1_address_reg[12]_i_1_n_0\,
      CO(2) => \rom1_address_reg[12]_i_1_n_1\,
      CO(1) => \rom1_address_reg[12]_i_1_n_2\,
      CO(0) => \rom1_address_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address_reg[12]_i_1_n_4\,
      O(2) => \rom1_address_reg[12]_i_1_n_5\,
      O(1) => \rom1_address_reg[12]_i_1_n_6\,
      O(0) => \rom1_address_reg[12]_i_1_n_7\,
      S(3) => \rom1_address_reg_n_0_[12]\,
      S(2) => \rom1_address_reg_n_0_[11]\,
      S(1) => \rom1_address_reg_n_0_[10]\,
      S(0) => \rom1_address_reg_n_0_[9]\
    );
\rom1_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[14]_i_2_n_7\,
      Q => \rom1_address_reg_n_0_[13]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[14]_i_2_n_6\,
      Q => \rom1_address__0\(14),
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_rom1_address_reg[14]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rom1_address_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rom1_address_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \rom1_address_reg[14]_i_2_n_6\,
      O(0) => \rom1_address_reg[14]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \rom1_address__0\(14),
      S(0) => \rom1_address_reg_n_0_[13]\
    );
\rom1_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[4]_i_1_n_7\,
      Q => \rom1_address_reg_n_0_[1]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[4]_i_1_n_6\,
      Q => \rom1_address_reg_n_0_[2]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[4]_i_1_n_5\,
      Q => \rom1_address_reg_n_0_[3]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[4]_i_1_n_4\,
      Q => \rom1_address_reg_n_0_[4]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rom1_address_reg[4]_i_1_n_0\,
      CO(2) => \rom1_address_reg[4]_i_1_n_1\,
      CO(1) => \rom1_address_reg[4]_i_1_n_2\,
      CO(0) => \rom1_address_reg[4]_i_1_n_3\,
      CYINIT => \rom1_address_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address_reg[4]_i_1_n_4\,
      O(2) => \rom1_address_reg[4]_i_1_n_5\,
      O(1) => \rom1_address_reg[4]_i_1_n_6\,
      O(0) => \rom1_address_reg[4]_i_1_n_7\,
      S(3) => \rom1_address_reg_n_0_[4]\,
      S(2) => \rom1_address_reg_n_0_[3]\,
      S(1) => \rom1_address_reg_n_0_[2]\,
      S(0) => \rom1_address_reg_n_0_[1]\
    );
\rom1_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[8]_i_1_n_7\,
      Q => \rom1_address_reg_n_0_[5]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[8]_i_1_n_6\,
      Q => \rom1_address_reg_n_0_[6]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[8]_i_1_n_5\,
      Q => \rom1_address_reg_n_0_[7]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[8]_i_1_n_4\,
      Q => \rom1_address_reg_n_0_[8]\,
      R => \rom1_address[14]_i_1_n_0\
    );
\rom1_address_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom1_address_reg[4]_i_1_n_0\,
      CO(3) => \rom1_address_reg[8]_i_1_n_0\,
      CO(2) => \rom1_address_reg[8]_i_1_n_1\,
      CO(1) => \rom1_address_reg[8]_i_1_n_2\,
      CO(0) => \rom1_address_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom1_address_reg[8]_i_1_n_4\,
      O(2) => \rom1_address_reg[8]_i_1_n_5\,
      O(1) => \rom1_address_reg[8]_i_1_n_6\,
      O(0) => \rom1_address_reg[8]_i_1_n_7\,
      S(3) => \rom1_address_reg_n_0_[8]\,
      S(2) => \rom1_address_reg_n_0_[7]\,
      S(1) => \rom1_address_reg_n_0_[6]\,
      S(0) => \rom1_address_reg_n_0_[5]\
    );
\rom1_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom1_address[0]_i_1__0_n_0\,
      D => \rom1_address_reg[12]_i_1_n_7\,
      Q => \rom1_address_reg_n_0_[9]\,
      R => \rom1_address[14]_i_1_n_0\
    );
rom2_address0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rom2_address0_carry_n_0,
      CO(2) => rom2_address0_carry_n_1,
      CO(1) => rom2_address0_carry_n_2,
      CO(0) => rom2_address0_carry_n_3,
      CYINIT => rom2_address(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(4 downto 1),
      S(3 downto 0) => rom2_address(4 downto 1)
    );
\rom2_address0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rom2_address0_carry_n_0,
      CO(3) => \rom2_address0_carry__0_n_0\,
      CO(2) => \rom2_address0_carry__0_n_1\,
      CO(1) => \rom2_address0_carry__0_n_2\,
      CO(0) => \rom2_address0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(8 downto 5),
      S(3 downto 0) => rom2_address(8 downto 5)
    );
\rom2_address0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__0_n_0\,
      CO(3) => \rom2_address0_carry__1_n_0\,
      CO(2) => \rom2_address0_carry__1_n_1\,
      CO(1) => \rom2_address0_carry__1_n_2\,
      CO(0) => \rom2_address0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(12 downto 9),
      S(3 downto 0) => rom2_address(12 downto 9)
    );
\rom2_address0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__1_n_0\,
      CO(3) => \rom2_address0_carry__2_n_0\,
      CO(2) => \rom2_address0_carry__2_n_1\,
      CO(1) => \rom2_address0_carry__2_n_2\,
      CO(0) => \rom2_address0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(16 downto 13),
      S(3 downto 0) => rom2_address(16 downto 13)
    );
\rom2_address0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__2_n_0\,
      CO(3) => \rom2_address0_carry__3_n_0\,
      CO(2) => \rom2_address0_carry__3_n_1\,
      CO(1) => \rom2_address0_carry__3_n_2\,
      CO(0) => \rom2_address0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(20 downto 17),
      S(3) => \rom2_address_reg_n_0_[20]\,
      S(2) => \rom2_address_reg_n_0_[19]\,
      S(1) => \rom2_address_reg_n_0_[18]\,
      S(0) => \rom2_address_reg_n_0_[17]\
    );
\rom2_address0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__3_n_0\,
      CO(3) => \rom2_address0_carry__4_n_0\,
      CO(2) => \rom2_address0_carry__4_n_1\,
      CO(1) => \rom2_address0_carry__4_n_2\,
      CO(0) => \rom2_address0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(24 downto 21),
      S(3) => \rom2_address_reg_n_0_[24]\,
      S(2) => \rom2_address_reg_n_0_[23]\,
      S(1) => \rom2_address_reg_n_0_[22]\,
      S(0) => \rom2_address_reg_n_0_[21]\
    );
\rom2_address0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__4_n_0\,
      CO(3) => \rom2_address0_carry__5_n_0\,
      CO(2) => \rom2_address0_carry__5_n_1\,
      CO(1) => \rom2_address0_carry__5_n_2\,
      CO(0) => \rom2_address0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(28 downto 25),
      S(3) => \rom2_address_reg_n_0_[28]\,
      S(2) => \rom2_address_reg_n_0_[27]\,
      S(1) => \rom2_address_reg_n_0_[26]\,
      S(0) => \rom2_address_reg_n_0_[25]\
    );
\rom2_address0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom2_address0_carry__5_n_0\,
      CO(3) => \NLW_rom2_address0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \rom2_address0_carry__6_n_1\,
      CO(1) => \rom2_address0_carry__6_n_2\,
      CO(0) => \rom2_address0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom2_address0(32 downto 29),
      S(3) => \rom2_address_reg_n_0_[32]\,
      S(2) => \rom2_address_reg_n_0_[31]\,
      S(1) => \rom2_address_reg_n_0_[30]\,
      S(0) => \rom2_address_reg_n_0_[29]\
    );
\rom2_address[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => data3,
      I1 => current_state(1),
      I2 => current_state(2),
      I3 => current_state(0),
      I4 => rom2_address(0),
      O => \rom2_address[0]_i_1__0_n_0\
    );
\rom2_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(10),
      I1 => \voice_rom_begin0__121_carry__0_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(10),
      O => \rom2_address[10]_i_1_n_0\
    );
\rom2_address[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(11),
      I1 => \voice_rom_begin0__121_carry__0_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(11),
      O => \rom2_address[11]_i_1_n_0\
    );
\rom2_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(12),
      I1 => \voice_rom_begin0__121_carry__1_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(12),
      O => \rom2_address[12]_i_1_n_0\
    );
\rom2_address[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(13),
      I1 => \voice_rom_begin0__121_carry__1_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(13),
      O => \rom2_address[13]_i_1_n_0\
    );
\rom2_address[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(14),
      I1 => \voice_rom_begin0__121_carry__1_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(14),
      O => \rom2_address[14]_i_1_n_0\
    );
\rom2_address[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(15),
      I1 => \voice_rom_begin0__121_carry__1_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(15),
      O => \rom2_address[15]_i_1_n_0\
    );
\rom2_address[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(16),
      I1 => \voice_rom_begin0__121_carry__2_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(16),
      O => \rom2_address[16]_i_1_n_0\
    );
\rom2_address[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(17),
      I1 => \voice_rom_begin0__121_carry__2_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(17),
      O => \rom2_address[17]_i_1_n_0\
    );
\rom2_address[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(18),
      I1 => \voice_rom_begin0__121_carry__2_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(18),
      O => \rom2_address[18]_i_1_n_0\
    );
\rom2_address[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(19),
      I1 => \voice_rom_begin0__121_carry__2_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(19),
      O => \rom2_address[19]_i_1_n_0\
    );
\rom2_address[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => data3,
      I1 => current_state(1),
      I2 => current_state(2),
      I3 => rom2_address0(1),
      I4 => current_state(0),
      O => \rom2_address[1]_i_1_n_0\
    );
\rom2_address[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(20),
      I1 => \voice_rom_begin0__121_carry__3_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(20),
      O => \rom2_address[20]_i_1_n_0\
    );
\rom2_address[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(21),
      I1 => \voice_rom_begin0__121_carry__3_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(21),
      O => \rom2_address[21]_i_1_n_0\
    );
\rom2_address[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(22),
      I1 => \voice_rom_begin0__121_carry__3_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(22),
      O => \rom2_address[22]_i_1_n_0\
    );
\rom2_address[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(23),
      I1 => \voice_rom_begin0__121_carry__3_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(23),
      O => \rom2_address[23]_i_1_n_0\
    );
\rom2_address[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(24),
      I1 => \voice_rom_begin0__121_carry__4_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(24),
      O => \rom2_address[24]_i_1_n_0\
    );
\rom2_address[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(25),
      I1 => \voice_rom_begin0__121_carry__4_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(25),
      O => \rom2_address[25]_i_1_n_0\
    );
\rom2_address[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(26),
      I1 => \voice_rom_begin0__121_carry__4_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(26),
      O => \rom2_address[26]_i_1_n_0\
    );
\rom2_address[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(27),
      I1 => \voice_rom_begin0__121_carry__4_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(27),
      O => \rom2_address[27]_i_1_n_0\
    );
\rom2_address[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(28),
      I1 => \voice_rom_begin0__121_carry__5_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(28),
      O => \rom2_address[28]_i_1_n_0\
    );
\rom2_address[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(29),
      I1 => \voice_rom_begin0__121_carry__5_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(29),
      O => \rom2_address[29]_i_1_n_0\
    );
\rom2_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(2),
      I1 => \voice_rom_begin1__0\(0),
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(2),
      O => \rom2_address[2]_i_1_n_0\
    );
\rom2_address[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(30),
      I1 => \voice_rom_begin0__121_carry__5_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(30),
      O => \rom2_address[30]_i_1_n_0\
    );
\rom2_address[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(31),
      I1 => \voice_rom_begin0__121_carry__5_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(31),
      O => \rom2_address[31]_i_1_n_0\
    );
\rom2_address[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(2),
      O => out0
    );
\rom2_address[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(32),
      I1 => \voice_rom_begin0__121_carry__6_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(32),
      O => \rom2_address[32]_i_2_n_0\
    );
\rom2_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => rom2_address0(3),
      I1 => current_state(0),
      I2 => voice_rom_begin1(1),
      I3 => \voice_rom_begin1__0\(0),
      I4 => \rom2_address[3]_i_2_n_0\,
      I5 => voice_rom_begin(3),
      O => \rom2_address[3]_i_1_n_0\
    );
\rom2_address[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(1),
      I2 => current_state(0),
      I3 => data3,
      O => \rom2_address[3]_i_2_n_0\
    );
\rom2_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(4),
      I1 => \voice_rom_begin[4]_i_1_n_0\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(4),
      O => \rom2_address[4]_i_1_n_0\
    );
\rom2_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(5),
      I1 => \voice_rom_begin0__121_carry_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(5),
      O => \rom2_address[5]_i_1_n_0\
    );
\rom2_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(6),
      I1 => \voice_rom_begin0__121_carry_n_5\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(6),
      O => \rom2_address[6]_i_1_n_0\
    );
\rom2_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(7),
      I1 => \voice_rom_begin0__121_carry_n_4\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(7),
      O => \rom2_address[7]_i_1_n_0\
    );
\rom2_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(8),
      I1 => \voice_rom_begin0__121_carry__0_n_7\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(8),
      O => \rom2_address[8]_i_1_n_0\
    );
\rom2_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFCF00C0A0C0"
    )
        port map (
      I0 => rom2_address0(9),
      I1 => \voice_rom_begin0__121_carry__0_n_6\,
      I2 => out0,
      I3 => current_state(0),
      I4 => data3,
      I5 => voice_rom_begin(9),
      O => \rom2_address[9]_i_1_n_0\
    );
\rom2_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[0]_i_1__0_n_0\,
      Q => rom2_address(0),
      R => '0'
    );
\rom2_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[10]_i_1_n_0\,
      Q => rom2_address(10),
      R => '0'
    );
\rom2_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[11]_i_1_n_0\,
      Q => rom2_address(11),
      R => '0'
    );
\rom2_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[12]_i_1_n_0\,
      Q => rom2_address(12),
      R => '0'
    );
\rom2_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[13]_i_1_n_0\,
      Q => rom2_address(13),
      R => '0'
    );
\rom2_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[14]_i_1_n_0\,
      Q => rom2_address(14),
      R => '0'
    );
\rom2_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[15]_i_1_n_0\,
      Q => rom2_address(15),
      R => '0'
    );
\rom2_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[16]_i_1_n_0\,
      Q => rom2_address(16),
      R => '0'
    );
\rom2_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[17]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[17]\,
      R => '0'
    );
\rom2_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[18]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[18]\,
      R => '0'
    );
\rom2_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[19]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[19]\,
      R => '0'
    );
\rom2_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[1]_i_1_n_0\,
      Q => rom2_address(1),
      R => '0'
    );
\rom2_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[20]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[20]\,
      R => '0'
    );
\rom2_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[21]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[21]\,
      R => '0'
    );
\rom2_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[22]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[22]\,
      R => '0'
    );
\rom2_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[23]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[23]\,
      R => '0'
    );
\rom2_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[24]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[24]\,
      R => '0'
    );
\rom2_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[25]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[25]\,
      R => '0'
    );
\rom2_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[26]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[26]\,
      R => '0'
    );
\rom2_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[27]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[27]\,
      R => '0'
    );
\rom2_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[28]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[28]\,
      R => '0'
    );
\rom2_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[29]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[29]\,
      R => '0'
    );
\rom2_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[2]_i_1_n_0\,
      Q => rom2_address(2),
      R => '0'
    );
\rom2_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[30]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[30]\,
      R => '0'
    );
\rom2_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[31]_i_1_n_0\,
      Q => \rom2_address_reg_n_0_[31]\,
      R => '0'
    );
\rom2_address_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[32]_i_2_n_0\,
      Q => \rom2_address_reg_n_0_[32]\,
      R => '0'
    );
\rom2_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[3]_i_1_n_0\,
      Q => rom2_address(3),
      R => '0'
    );
\rom2_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[4]_i_1_n_0\,
      Q => rom2_address(4),
      R => '0'
    );
\rom2_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[5]_i_1_n_0\,
      Q => rom2_address(5),
      R => '0'
    );
\rom2_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[6]_i_1_n_0\,
      Q => rom2_address(6),
      R => '0'
    );
\rom2_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[7]_i_1_n_0\,
      Q => rom2_address(7),
      R => '0'
    );
\rom2_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[8]_i_1_n_0\,
      Q => rom2_address(8),
      R => '0'
    );
\rom2_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => out0,
      D => \rom2_address[9]_i_1_n_0\,
      Q => rom2_address(9),
      R => '0'
    );
rom3_address0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rom3_address0_carry_n_0,
      CO(2) => rom3_address0_carry_n_1,
      CO(1) => rom3_address0_carry_n_2,
      CO(0) => rom3_address0_carry_n_3,
      CYINIT => rom3_address(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom3_address0(4 downto 1),
      S(3 downto 1) => rom3_address(4 downto 2),
      S(0) => rom3_address0_carry_i_5_n_0
    );
\rom3_address0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rom3_address0_carry_n_0,
      CO(3) => \rom3_address0_carry__0_n_0\,
      CO(2) => \rom3_address0_carry__0_n_1\,
      CO(1) => \rom3_address0_carry__0_n_2\,
      CO(0) => \rom3_address0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom3_address0(8 downto 5),
      S(3) => \rom3_address0_carry__0_i_1_n_0\,
      S(2) => \rom3_address0_carry__0_i_2_n_0\,
      S(1) => \rom3_address0_carry__0_i_3_n_0\,
      S(0) => \rom3_address0_carry__0_i_4_n_0\
    );
\rom3_address0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[8]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__0_i_1_n_0\
    );
\rom3_address0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[7]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__0_i_2_n_0\
    );
\rom3_address0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_address_reg_n_0_[6]\,
      O => \rom3_address0_carry__0_i_3_n_0\
    );
\rom3_address0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[5]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__0_i_4_n_0\
    );
\rom3_address0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom3_address0_carry__0_n_0\,
      CO(3) => \rom3_address0_carry__1_n_0\,
      CO(2) => \rom3_address0_carry__1_n_1\,
      CO(1) => \rom3_address0_carry__1_n_2\,
      CO(0) => \rom3_address0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rom3_address0(12 downto 9),
      S(3) => \rom3_address0_carry__1_i_1_n_0\,
      S(2) => \rom3_address0_carry__1_i_2_n_0\,
      S(1) => rom3_address(10),
      S(0) => \rom3_address0_carry__1_i_4_n_0\
    );
\rom3_address0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[12]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__1_i_1_n_0\
    );
\rom3_address0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[11]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__1_i_2_n_0\
    );
\rom3_address0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[10]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_address(10)
    );
\rom3_address0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[9]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__1_i_4_n_0\
    );
\rom3_address0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom3_address0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_rom3_address0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rom3_address0_carry__2_n_2\,
      CO(0) => \rom3_address0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rom3_address0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => rom3_address0(15 downto 13),
      S(3) => '0',
      S(2) => rom3_address(15),
      S(1) => \rom3_address0_carry__2_i_2_n_0\,
      S(0) => \rom3_address0_carry__2_i_3_n_0\
    );
\rom3_address0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_address_reg_n_0_[15]\,
      I2 => \rom3_depth[14]_i_4_n_0\,
      O => rom3_address(15)
    );
\rom3_address0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[14]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address0_carry__2_i_2_n_0\
    );
\rom3_address0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_address_reg_n_0_[13]\,
      O => \rom3_address0_carry__2_i_3_n_0\
    );
rom3_address0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_address_reg_n_0_[0]\,
      O => rom3_address(0)
    );
rom3_address0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[4]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_address(4)
    );
rom3_address0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[3]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_address(3)
    );
rom3_address0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[2]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_address(2)
    );
rom3_address0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[1]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_address0_carry_i_5_n_0
    );
\rom3_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"43434344"
    )
        port map (
      I0 => \next_state1_inferred__0_carry__0_n_2\,
      I1 => \rom3_depth[14]_i_1_n_0\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[0]\,
      O => \rom3_address[0]_i_1_n_0\
    );
\rom3_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(10),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[10]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[10]_i_1_n_0\
    );
\rom3_address[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(11),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[11]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[11]_i_1_n_0\
    );
\rom3_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(12),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[12]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[12]_i_1_n_0\
    );
\rom3_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \rom3_address[13]_i_2_n_0\,
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => rom3_address0(13),
      I3 => \rom3_depth[14]_i_1_n_0\,
      I4 => \rom3_address[13]_i_3_n_0\,
      O => \rom3_address[13]_i_1_n_0\
    );
\rom3_address[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_depth_reg_n_0_[13]\,
      O => \rom3_address[13]_i_2_n_0\
    );
\rom3_address[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_address_reg_n_0_[13]\,
      O => \rom3_address[13]_i_3_n_0\
    );
\rom3_address[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002EFFFF002E0000"
    )
        port map (
      I0 => rom3_address0(14),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      I3 => \rom3_address[14]_i_2_n_0\,
      I4 => \rom3_depth[14]_i_1_n_0\,
      I5 => rom3_address(14),
      O => \rom3_address[14]_i_1_n_0\
    );
\rom3_address[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \rom3_depth_reg_n_0_[14]\,
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_address[14]_i_4_n_0\,
      I3 => \rom3_address[14]_i_5_n_0\,
      I4 => \rom3_depth[14]_i_6_n_0\,
      O => \rom3_address[14]_i_2_n_0\
    );
\rom3_address[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[14]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_address(14)
    );
\rom3_address[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[2]\,
      I1 => \shifted_playlist_reg_n_0_[0]\,
      I2 => \shifted_playlist_reg_n_0_[1]\,
      I3 => \shifted_playlist_reg_n_0_[3]\,
      I4 => \shifted_playlist_reg_n_0_[4]\,
      I5 => \shifted_playlist_reg_n_0_[19]\,
      O => \rom3_address[14]_i_4_n_0\
    );
\rom3_address[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[5]\,
      I1 => \shifted_playlist_reg_n_0_[6]\,
      I2 => \shifted_playlist_reg_n_0_[7]\,
      I3 => \shifted_playlist_reg_n_0_[8]\,
      I4 => \rom3_address[14]_i_6_n_0\,
      I5 => rom3_flag_pm_reg_n_0,
      O => \rom3_address[14]_i_5_n_0\
    );
\rom3_address[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[17]\,
      I1 => \shifted_playlist_reg_n_0_[18]\,
      O => \rom3_address[14]_i_6_n_0\
    );
\rom3_address[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(15),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_3_n_0\,
      I4 => \rom3_address_reg_n_0_[15]\,
      I5 => \rom3_depth[14]_i_4_n_0\,
      O => \rom3_address[15]_i_1_n_0\
    );
\rom3_address[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(1),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[1]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[1]_i_1_n_0\
    );
\rom3_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(2),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[2]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[2]_i_1_n_0\
    );
\rom3_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(3),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[3]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[3]_i_1_n_0\
    );
\rom3_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(4),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[4]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[4]_i_1_n_0\
    );
\rom3_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(5),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[5]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[5]_i_1_n_0\
    );
\rom3_address[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rom3_depth(6),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => rom3_address0(6),
      I3 => \rom3_depth[14]_i_1_n_0\,
      I4 => \rom3_address[6]_i_2_n_0\,
      O => \rom3_address[6]_i_1_n_0\
    );
\rom3_address[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_address_reg_n_0_[6]\,
      O => \rom3_address[6]_i_2_n_0\
    );
\rom3_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rom3_depth[7]_i_1_n_0\,
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => rom3_address0(7),
      I3 => \rom3_depth[14]_i_1_n_0\,
      I4 => \rom3_address[7]_i_2_n_0\,
      O => \rom3_address[7]_i_1_n_0\
    );
\rom3_address[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rom3_depth[14]_i_4_n_0\,
      I1 => \rom3_address_reg_n_0_[7]\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[7]_i_2_n_0\
    );
\rom3_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(8),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[8]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[8]_i_1_n_0\
    );
\rom3_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020202F2020"
    )
        port map (
      I0 => rom3_address0(9),
      I1 => \next_state1_inferred__0_carry__0_n_2\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => \rom3_depth[14]_i_4_n_0\,
      I4 => \rom3_address_reg_n_0_[9]\,
      I5 => \rom3_depth[14]_i_3_n_0\,
      O => \rom3_address[9]_i_1_n_0\
    );
\rom3_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[0]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[0]\,
      R => '0'
    );
\rom3_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[10]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[10]\,
      R => '0'
    );
\rom3_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[11]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[11]\,
      R => '0'
    );
\rom3_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[12]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[12]\,
      R => '0'
    );
\rom3_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[13]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[13]\,
      R => '0'
    );
\rom3_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[14]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[14]\,
      R => '0'
    );
\rom3_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[15]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[15]\,
      R => '0'
    );
\rom3_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[1]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[1]\,
      R => '0'
    );
\rom3_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[2]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[2]\,
      R => '0'
    );
\rom3_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[3]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[3]\,
      R => '0'
    );
\rom3_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[4]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[4]\,
      R => '0'
    );
\rom3_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[5]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[5]\,
      R => '0'
    );
\rom3_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[6]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[6]\,
      R => '0'
    );
\rom3_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[7]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[7]\,
      R => '0'
    );
\rom3_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[8]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[8]\,
      R => '0'
    );
\rom3_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_address[9]_i_1_n_0\,
      Q => \rom3_address_reg_n_0_[9]\,
      R => '0'
    );
\rom3_depth[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \rom3_depth_reg_n_0_[13]\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_depth[14]_i_3_n_0\,
      O => rom3_depth(13)
    );
\rom3_depth[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => current_state(1),
      O => \rom3_depth[14]_i_1_n_0\
    );
\rom3_depth[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_depth_reg_n_0_[14]\,
      O => \rom3_depth[14]_i_2_n_0\
    );
\rom3_depth[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[19]\,
      I1 => \shifted_playlist_reg_n_0_[4]\,
      I2 => \shifted_playlist_reg_n_0_[3]\,
      I3 => \rom3_depth[14]_i_5_n_0\,
      I4 => \rom3_depth[14]_i_6_n_0\,
      I5 => rom3_flag_pm_i_2_n_0,
      O => \rom3_depth[14]_i_3_n_0\
    );
\rom3_depth[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \rom3_depth[14]_i_6_n_0\,
      I1 => \rom3_depth[14]_i_7_n_0\,
      I2 => \rom3_depth[14]_i_5_n_0\,
      I3 => \shifted_playlist_reg_n_0_[3]\,
      I4 => \shifted_playlist_reg_n_0_[4]\,
      I5 => \shifted_playlist_reg_n_0_[19]\,
      O => \rom3_depth[14]_i_4_n_0\
    );
\rom3_depth[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[8]\,
      I1 => \shifted_playlist_reg_n_0_[7]\,
      I2 => \shifted_playlist_reg_n_0_[6]\,
      I3 => \shifted_playlist_reg_n_0_[5]\,
      O => \rom3_depth[14]_i_5_n_0\
    );
\rom3_depth[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[9]\,
      I1 => \shifted_playlist_reg_n_0_[11]\,
      I2 => \shifted_playlist_reg_n_0_[14]\,
      I3 => \shifted_playlist_reg_n_0_[16]\,
      I4 => \rom3_depth[14]_i_8_n_0\,
      O => \rom3_depth[14]_i_6_n_0\
    );
\rom3_depth[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[18]\,
      I1 => \shifted_playlist_reg_n_0_[17]\,
      I2 => rom3_flag_pm_reg_n_0,
      I3 => \shifted_playlist_reg_n_0_[1]\,
      I4 => \shifted_playlist_reg_n_0_[2]\,
      I5 => \shifted_playlist_reg_n_0_[0]\,
      O => \rom3_depth[14]_i_7_n_0\
    );
\rom3_depth[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[12]\,
      I1 => \shifted_playlist_reg_n_0_[10]\,
      I2 => \shifted_playlist_reg_n_0_[15]\,
      I3 => \shifted_playlist_reg_n_0_[13]\,
      O => \rom3_depth[14]_i_8_n_0\
    );
\rom3_depth[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_depth_reg_n_0_[6]\,
      O => rom3_depth(6)
    );
\rom3_depth[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rom3_depth[14]_i_3_n_0\,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_depth_reg_n_0_[7]\,
      O => \rom3_depth[7]_i_1_n_0\
    );
\rom3_depth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => rom3_depth(13),
      Q => \rom3_depth_reg_n_0_[13]\,
      R => '0'
    );
\rom3_depth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_depth[14]_i_2_n_0\,
      Q => \rom3_depth_reg_n_0_[14]\,
      R => '0'
    );
\rom3_depth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => rom3_depth(6),
      Q => \rom3_depth_reg_n_0_[6]\,
      R => '0'
    );
\rom3_depth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => \rom3_depth[14]_i_1_n_0\,
      D => \rom3_depth[7]_i_1_n_0\,
      Q => \rom3_depth_reg_n_0_[7]\,
      R => '0'
    );
rom3_flag_am_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEAAAA0A"
    )
        port map (
      I0 => rom3_flag_am_reg_n_0,
      I1 => \rom3_depth[14]_i_3_n_0\,
      I2 => aud_en_wire,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => current_state(1),
      O => rom3_flag_am_i_1_n_0
    );
rom3_flag_am_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => '1',
      D => rom3_flag_am_i_1_n_0,
      Q => rom3_flag_am_reg_n_0,
      R => '0'
    );
rom3_flag_pm_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => rom3_flag_pm_reg_n_0,
      I1 => \rom3_depth[14]_i_4_n_0\,
      I2 => \rom3_depth[14]_i_1_n_0\,
      I3 => rom3_flag_pm_i_2_n_0,
      I4 => \number_mask[16]_i_1_n_0\,
      O => rom3_flag_pm_i_1_n_0
    );
rom3_flag_pm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \shifted_playlist_reg_n_0_[18]\,
      I1 => \shifted_playlist_reg_n_0_[17]\,
      I2 => rom3_flag_am_reg_n_0,
      I3 => \shifted_playlist_reg_n_0_[0]\,
      I4 => \shifted_playlist_reg_n_0_[1]\,
      I5 => \shifted_playlist_reg_n_0_[2]\,
      O => rom3_flag_pm_i_2_n_0
    );
rom3_flag_pm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => '1',
      D => rom3_flag_pm_i_1_n_0,
      Q => rom3_flag_pm_reg_n_0,
      R => '0'
    );
\shift_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shift_count(0),
      O => \shift_count[0]_i_1_n_0\
    );
\shift_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shift_count(0),
      I1 => shift_count(1),
      O => \shift_count[1]_i_1_n_0\
    );
\shift_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shift_count[2]_i_1_n_0\
    );
\shift_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \shift_count[0]_i_1_n_0\,
      Q => shift_count(0),
      S => \number_mask[16]_i_1_n_0\
    );
\shift_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \shift_count[1]_i_1_n_0\,
      Q => shift_count(1),
      R => \number_mask[16]_i_1_n_0\
    );
\shift_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \shift_count[2]_i_1_n_0\,
      Q => shift_count(2),
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \shifted_playlist1_inferred__0_carry_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"10",
      DI(1) => shift_count(0),
      DI(0) => '0',
      O(3 downto 1) => shifted_playlist10_out(4 downto 2),
      O(0) => \NLW_shifted_playlist1_inferred__0_carry_O_UNCONNECTED\(0),
      S(3) => \shifted_playlist1_inferred__0_carry_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry_i_3_n_0\,
      S(0) => '0'
    );
\shifted_playlist1_inferred__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry_n_0\,
      CO(3) => \shifted_playlist1_inferred__0_carry__0_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry__0_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry__0_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => shifted_playlist10_out(8 downto 5),
      S(3) => \shifted_playlist1_inferred__0_carry__0_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry__0_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__0_i_3_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__0_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__0_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__0_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__0_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__0_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry__0_n_0\,
      CO(3) => \shifted_playlist1_inferred__0_carry__1_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry__1_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry__1_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => shifted_playlist10_out(12 downto 9),
      S(3) => \shifted_playlist1_inferred__0_carry__1_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry__1_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__1_i_3_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__1_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__1_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__1_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__1_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__1_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry__1_n_0\,
      CO(3) => \shifted_playlist1_inferred__0_carry__2_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry__2_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry__2_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => shifted_playlist10_out(16 downto 13),
      S(3) => \shifted_playlist1_inferred__0_carry__2_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry__2_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__2_i_3_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__2_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__2_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__2_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__2_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__2_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry__2_n_0\,
      CO(3) => \shifted_playlist1_inferred__0_carry__3_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry__3_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry__3_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => shifted_playlist10_out(20 downto 17),
      S(3) => \shifted_playlist1_inferred__0_carry__3_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry__3_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__3_i_3_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__3_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__3_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__3_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__3_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__3_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry__3_n_0\,
      CO(3) => \shifted_playlist1_inferred__0_carry__4_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry__4_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry__4_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => shifted_playlist10_out(24 downto 21),
      S(3) => \shifted_playlist1_inferred__0_carry__4_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry__4_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__4_i_3_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__4_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__4_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__4_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__4_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__4_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry__4_n_0\,
      CO(3) => \shifted_playlist1_inferred__0_carry__5_n_0\,
      CO(2) => \shifted_playlist1_inferred__0_carry__5_n_1\,
      CO(1) => \shifted_playlist1_inferred__0_carry__5_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => shifted_playlist10_out(28 downto 25),
      S(3) => \shifted_playlist1_inferred__0_carry__5_i_1_n_0\,
      S(2) => \shifted_playlist1_inferred__0_carry__5_i_2_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__5_i_3_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__5_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__5_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__5_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__5_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__5_i_4_n_0\
    );
\shifted_playlist1_inferred__0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \shifted_playlist1_inferred__0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_shifted_playlist1_inferred__0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \shifted_playlist1_inferred__0_carry__6_n_2\,
      CO(0) => \shifted_playlist1_inferred__0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_shifted_playlist1_inferred__0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => shifted_playlist10_out(31 downto 29),
      S(3) => '0',
      S(2) => \shifted_playlist1_inferred__0_carry__6_i_1_n_0\,
      S(1) => \shifted_playlist1_inferred__0_carry__6_i_2_n_0\,
      S(0) => \shifted_playlist1_inferred__0_carry__6_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__6_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__6_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_count(2),
      I1 => shift_count(1),
      I2 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry__6_i_3_n_0\
    );
\shifted_playlist1_inferred__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => shift_count(1),
      I1 => shift_count(0),
      I2 => shift_count(2),
      O => \shifted_playlist1_inferred__0_carry_i_1_n_0\
    );
\shifted_playlist1_inferred__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shift_count(0),
      I1 => shift_count(1),
      O => \shifted_playlist1_inferred__0_carry_i_2_n_0\
    );
\shifted_playlist1_inferred__0_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shift_count(0),
      O => \shifted_playlist1_inferred__0_carry_i_3_n_0\
    );
\shifted_playlist_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(0),
      Q => \shifted_playlist_reg_n_0_[0]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(10),
      Q => \shifted_playlist_reg_n_0_[10]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(11),
      Q => \shifted_playlist_reg_n_0_[11]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(12),
      Q => \shifted_playlist_reg_n_0_[12]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(13),
      Q => \shifted_playlist_reg_n_0_[13]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(14),
      Q => \shifted_playlist_reg_n_0_[14]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(15),
      Q => \shifted_playlist_reg_n_0_[15]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(16),
      Q => \shifted_playlist_reg_n_0_[16]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(17),
      Q => \shifted_playlist_reg_n_0_[17]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(18),
      Q => \shifted_playlist_reg_n_0_[18]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(19),
      Q => \shifted_playlist_reg_n_0_[19]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(1),
      Q => \shifted_playlist_reg_n_0_[1]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(2),
      Q => \shifted_playlist_reg_n_0_[2]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(3),
      Q => \shifted_playlist_reg_n_0_[3]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(4),
      Q => \shifted_playlist_reg_n_0_[4]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(5),
      Q => \shifted_playlist_reg_n_0_[5]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(6),
      Q => \shifted_playlist_reg_n_0_[6]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(7),
      Q => \shifted_playlist_reg_n_0_[7]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(8),
      Q => \shifted_playlist_reg_n_0_[8]\,
      R => \number_mask[16]_i_1_n_0\
    );
\shifted_playlist_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => A(9),
      Q => \shifted_playlist_reg_n_0_[9]\,
      R => \number_mask[16]_i_1_n_0\
    );
\voice_rom_begin0__121_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \voice_rom_begin0__121_carry_n_0\,
      CO(2) => \voice_rom_begin0__121_carry_n_1\,
      CO(1) => \voice_rom_begin0__121_carry_n_2\,
      CO(0) => \voice_rom_begin0__121_carry_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__121_carry_i_1_n_0\,
      DI(2) => \voice_rom_begin0__121_carry_i_2_n_0\,
      DI(1) => \voice_rom_begin0__121_carry_i_3_n_0\,
      DI(0) => \voice_rom_begin0__121_carry_i_4_n_0\,
      O(3) => \voice_rom_begin0__121_carry_n_4\,
      O(2) => \voice_rom_begin0__121_carry_n_5\,
      O(1) => \voice_rom_begin0__121_carry_n_6\,
      O(0) => \NLW_voice_rom_begin0__121_carry_O_UNCONNECTED\(0),
      S(3) => \voice_rom_begin0__121_carry_i_5_n_0\,
      S(2) => \voice_rom_begin0__121_carry_i_6_n_0\,
      S(1) => \voice_rom_begin0__121_carry_i_7_n_0\,
      S(0) => \voice_rom_begin0__121_carry_i_8_n_0\
    );
\voice_rom_begin0__121_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry_n_0\,
      CO(3) => \voice_rom_begin0__121_carry__0_n_0\,
      CO(2) => \voice_rom_begin0__121_carry__0_n_1\,
      CO(1) => \voice_rom_begin0__121_carry__0_n_2\,
      CO(0) => \voice_rom_begin0__121_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__121_carry__0_i_1_n_0\,
      DI(2) => \voice_rom_begin0__121_carry__0_i_2_n_0\,
      DI(1) => \voice_rom_begin0__121_carry__0_i_3_n_0\,
      DI(0) => \voice_rom_begin0__121_carry__0_i_4_n_0\,
      O(3) => \voice_rom_begin0__121_carry__0_n_4\,
      O(2) => \voice_rom_begin0__121_carry__0_n_5\,
      O(1) => \voice_rom_begin0__121_carry__0_n_6\,
      O(0) => \voice_rom_begin0__121_carry__0_n_7\,
      S(3) => \voice_rom_begin0__121_carry__0_i_5_n_0\,
      S(2) => \voice_rom_begin0__121_carry__0_i_6_n_0\,
      S(1) => \voice_rom_begin0__121_carry__0_i_7_n_0\,
      S(0) => \voice_rom_begin0__121_carry__0_i_8_n_0\
    );
\voice_rom_begin0__121_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB288228822882"
    )
        port map (
      I0 => \voice_rom_begin0_carry__0_n_5\,
      I1 => voice_rom_begin1(8),
      I2 => \voice_rom_begin0__121_carry_i_9_n_0\,
      I3 => voice_rom_begin1(3),
      I4 => voice_rom_begin1(2),
      I5 => voice_rom_begin1(7),
      O => \voice_rom_begin0__121_carry__0_i_1_n_0\
    );
\voice_rom_begin0__121_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => voice_rom_begin1(2),
      I1 => voice_rom_begin1(7),
      O => \voice_rom_begin0__121_carry__0_i_10_n_0\
    );
\voice_rom_begin0__121_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \voice_rom_begin0_carry__0_n_6\,
      I1 => voice_rom_begin1(7),
      I2 => voice_rom_begin1(2),
      I3 => voice_rom_begin1(1),
      I4 => voice_rom_begin1(6),
      O => \voice_rom_begin0__121_carry__0_i_2_n_0\
    );
\voice_rom_begin0__121_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2828BE28"
    )
        port map (
      I0 => \voice_rom_begin0_carry__0_n_7\,
      I1 => voice_rom_begin1(6),
      I2 => voice_rom_begin1(1),
      I3 => voice_rom_begin1(5),
      I4 => \voice_rom_begin0__121_carry_i_9_n_0\,
      O => \voice_rom_begin0__121_carry__0_i_3_n_0\
    );
\voice_rom_begin0__121_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_4,
      I1 => \voice_rom_begin0__121_carry_i_9_n_0\,
      I2 => voice_rom_begin1(5),
      O => \voice_rom_begin0__121_carry__0_i_4_n_0\
    );
\voice_rom_begin0__121_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5AA95955A556A6A"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__0_i_1_n_0\,
      I1 => \voice_rom_begin1__0\(0),
      I2 => voice_rom_begin1(3),
      I3 => \voice_rom_begin0__121_carry_i_9_n_0\,
      I4 => voice_rom_begin1(8),
      I5 => \voice_rom_begin0__121_carry__0_i_9_n_0\,
      O => \voice_rom_begin0__121_carry__0_i_5_n_0\
    );
\voice_rom_begin0__121_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__0_i_2_n_0\,
      I1 => \voice_rom_begin0_carry__0_n_5\,
      I2 => voice_rom_begin1(8),
      I3 => \voice_rom_begin0__121_carry_i_9_n_0\,
      I4 => voice_rom_begin1(3),
      I5 => \voice_rom_begin0__121_carry__0_i_10_n_0\,
      O => \voice_rom_begin0__121_carry__0_i_6_n_0\
    );
\voice_rom_begin0__121_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__0_i_3_n_0\,
      I1 => \voice_rom_begin0_carry__0_n_6\,
      I2 => voice_rom_begin1(7),
      I3 => voice_rom_begin1(2),
      I4 => voice_rom_begin1(1),
      I5 => voice_rom_begin1(6),
      O => \voice_rom_begin0__121_carry__0_i_7_n_0\
    );
\voice_rom_begin0__121_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699696696996"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__0_i_4_n_0\,
      I1 => \voice_rom_begin0_carry__0_n_7\,
      I2 => voice_rom_begin1(6),
      I3 => voice_rom_begin1(1),
      I4 => voice_rom_begin1(5),
      I5 => \voice_rom_begin0__121_carry_i_9_n_0\,
      O => \voice_rom_begin0__121_carry__0_i_8_n_0\
    );
\voice_rom_begin0__121_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \voice_rom_begin0_carry__0_n_4\,
      I1 => voice_rom_begin1(1),
      I2 => voice_rom_begin1(9),
      I3 => voice_rom_begin1(4),
      O => \voice_rom_begin0__121_carry__0_i_9_n_0\
    );
\voice_rom_begin0__121_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry__0_n_0\,
      CO(3) => \voice_rom_begin0__121_carry__1_n_0\,
      CO(2) => \voice_rom_begin0__121_carry__1_n_1\,
      CO(1) => \voice_rom_begin0__121_carry__1_n_2\,
      CO(0) => \voice_rom_begin0__121_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__121_carry__1_i_1_n_0\,
      DI(2) => \voice_rom_begin0__121_carry__1_i_2_n_0\,
      DI(1) => \voice_rom_begin0__121_carry__1_i_3_n_0\,
      DI(0) => \voice_rom_begin0__121_carry__1_i_4_n_0\,
      O(3) => \voice_rom_begin0__121_carry__1_n_4\,
      O(2) => \voice_rom_begin0__121_carry__1_n_5\,
      O(1) => \voice_rom_begin0__121_carry__1_n_6\,
      O(0) => \voice_rom_begin0__121_carry__1_n_7\,
      S(3) => \voice_rom_begin0__121_carry__1_i_5_n_0\,
      S(2) => \voice_rom_begin0__121_carry__1_i_6_n_0\,
      S(1) => \voice_rom_begin0__121_carry__1_i_7_n_0\,
      S(0) => \voice_rom_begin0__121_carry__1_i_8_n_0\
    );
\voice_rom_begin0__121_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => voice_rom_begin1(3),
      I1 => \voice_rom_begin0__61_carry_n_6\,
      I2 => voice_rom_begin1(6),
      I3 => \voice_rom_begin0_carry__1_n_5\,
      I4 => \voice_rom_begin0__121_carry__1_i_9_n_0\,
      O => \voice_rom_begin0__121_carry__1_i_1_n_0\
    );
\voice_rom_begin0__121_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(6),
      I1 => \voice_rom_begin0__61_carry_n_6\,
      I2 => voice_rom_begin1(3),
      O => \voice_rom_begin0__121_carry__1_i_10_n_0\
    );
\voice_rom_begin0__121_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => voice_rom_begin1(5),
      I1 => \voice_rom_begin0__61_carry_n_7\,
      I2 => voice_rom_begin1(2),
      O => \voice_rom_begin0__121_carry__1_i_11_n_0\
    );
\voice_rom_begin0__121_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(4),
      I1 => voice_rom_begin1(9),
      I2 => voice_rom_begin1(1),
      O => \voice_rom_begin0__121_carry__1_i_12_n_0\
    );
\voice_rom_begin0__121_carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => voice_rom_begin1(8),
      I1 => \voice_rom_begin0__61_carry_n_4\,
      I2 => voice_rom_begin1(5),
      O => \voice_rom_begin0__121_carry__1_i_13_n_0\
    );
\voice_rom_begin0__121_carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => voice_rom_begin1(3),
      I1 => \voice_rom_begin0__61_carry_n_6\,
      I2 => voice_rom_begin1(6),
      O => \voice_rom_begin0__121_carry__1_i_14_n_0\
    );
\voice_rom_begin0__121_carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => voice_rom_begin1(2),
      I1 => \voice_rom_begin0__61_carry_n_7\,
      I2 => voice_rom_begin1(5),
      O => \voice_rom_begin0__121_carry__1_i_15_n_0\
    );
\voice_rom_begin0__121_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => voice_rom_begin1(2),
      I1 => \voice_rom_begin0__61_carry_n_7\,
      I2 => voice_rom_begin1(5),
      I3 => \voice_rom_begin0_carry__1_n_6\,
      I4 => \voice_rom_begin0__121_carry__1_i_10_n_0\,
      O => \voice_rom_begin0__121_carry__1_i_2_n_0\
    );
\voice_rom_begin0__121_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E800FFE8"
    )
        port map (
      I0 => voice_rom_begin1(1),
      I1 => voice_rom_begin1(9),
      I2 => voice_rom_begin1(4),
      I3 => \voice_rom_begin0_carry__1_n_7\,
      I4 => \voice_rom_begin0__121_carry__1_i_11_n_0\,
      O => \voice_rom_begin0__121_carry__1_i_3_n_0\
    );
\voice_rom_begin0__121_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF88CF880000"
    )
        port map (
      I0 => \voice_rom_begin1__0\(0),
      I1 => voice_rom_begin1(3),
      I2 => \voice_rom_begin0__121_carry_i_9_n_0\,
      I3 => voice_rom_begin1(8),
      I4 => \voice_rom_begin0_carry__0_n_4\,
      I5 => \voice_rom_begin0__121_carry__1_i_12_n_0\,
      O => \voice_rom_begin0__121_carry__1_i_4_n_0\
    );
\voice_rom_begin0__121_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__1_i_1_n_0\,
      I1 => voice_rom_begin1(4),
      I2 => \voice_rom_begin0__61_carry_n_5\,
      I3 => voice_rom_begin1(7),
      I4 => \voice_rom_begin0_carry__1_n_4\,
      I5 => \voice_rom_begin0__121_carry__1_i_13_n_0\,
      O => \voice_rom_begin0__121_carry__1_i_5_n_0\
    );
\voice_rom_begin0__121_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__1_i_2_n_0\,
      I1 => \voice_rom_begin0__121_carry__1_i_14_n_0\,
      I2 => voice_rom_begin1(7),
      I3 => \voice_rom_begin0__61_carry_n_5\,
      I4 => voice_rom_begin1(4),
      I5 => \voice_rom_begin0_carry__1_n_5\,
      O => \voice_rom_begin0__121_carry__1_i_6_n_0\
    );
\voice_rom_begin0__121_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__1_i_3_n_0\,
      I1 => \voice_rom_begin0__121_carry__1_i_15_n_0\,
      I2 => voice_rom_begin1(6),
      I3 => \voice_rom_begin0__61_carry_n_6\,
      I4 => voice_rom_begin1(3),
      I5 => \voice_rom_begin0_carry__1_n_6\,
      O => \voice_rom_begin0__121_carry__1_i_7_n_0\
    );
\voice_rom_begin0__121_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__1_i_4_n_0\,
      I1 => voice_rom_begin1(1),
      I2 => voice_rom_begin1(9),
      I3 => voice_rom_begin1(4),
      I4 => \voice_rom_begin0_carry__1_n_7\,
      I5 => \voice_rom_begin0__121_carry__1_i_11_n_0\,
      O => \voice_rom_begin0__121_carry__1_i_8_n_0\
    );
\voice_rom_begin0__121_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(7),
      I1 => \voice_rom_begin0__61_carry_n_5\,
      I2 => voice_rom_begin1(4),
      O => \voice_rom_begin0__121_carry__1_i_9_n_0\
    );
\voice_rom_begin0__121_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry__1_n_0\,
      CO(3) => \voice_rom_begin0__121_carry__2_n_0\,
      CO(2) => \voice_rom_begin0__121_carry__2_n_1\,
      CO(1) => \voice_rom_begin0__121_carry__2_n_2\,
      CO(0) => \voice_rom_begin0__121_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__121_carry__2_i_1_n_0\,
      DI(2) => \voice_rom_begin0__121_carry__2_i_2_n_0\,
      DI(1) => \voice_rom_begin0__121_carry__2_i_3_n_0\,
      DI(0) => \voice_rom_begin0__121_carry__2_i_4_n_0\,
      O(3) => \voice_rom_begin0__121_carry__2_n_4\,
      O(2) => \voice_rom_begin0__121_carry__2_n_5\,
      O(1) => \voice_rom_begin0__121_carry__2_n_6\,
      O(0) => \voice_rom_begin0__121_carry__2_n_7\,
      S(3) => \voice_rom_begin0__121_carry__2_i_5_n_0\,
      S(2) => \voice_rom_begin0__121_carry__2_i_6_n_0\,
      S(1) => \voice_rom_begin0__121_carry__2_i_7_n_0\,
      S(0) => \voice_rom_begin0__121_carry__2_i_8_n_0\
    );
\voice_rom_begin0__121_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \voice_rom_begin0_carry__2_n_5\,
      I1 => \voice_rom_begin0__121_carry__2_i_9_n_0\,
      I2 => \voice_rom_begin0__61_carry__0_n_6\,
      I3 => voice_rom_begin1(7),
      I4 => voice_rom_begin1(10),
      O => \voice_rom_begin0__121_carry__2_i_1_n_0\
    );
\voice_rom_begin0__121_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(10),
      I1 => \voice_rom_begin0__61_carry__0_n_6\,
      I2 => voice_rom_begin1(7),
      O => \voice_rom_begin0__121_carry__2_i_10_n_0\
    );
\voice_rom_begin0__121_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(9),
      I1 => \voice_rom_begin0__61_carry__0_n_7\,
      I2 => voice_rom_begin1(6),
      O => \voice_rom_begin0__121_carry__2_i_11_n_0\
    );
\voice_rom_begin0__121_carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(12),
      I1 => \voice_rom_begin0__61_carry__0_n_4\,
      I2 => voice_rom_begin1(9),
      O => \voice_rom_begin0__121_carry__2_i_12_n_0\
    );
\voice_rom_begin0__121_carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => voice_rom_begin1(5),
      I1 => \voice_rom_begin0__61_carry_n_4\,
      I2 => voice_rom_begin1(8),
      O => \voice_rom_begin0__121_carry__2_i_13_n_0\
    );
\voice_rom_begin0__121_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => voice_rom_begin1(6),
      I1 => \voice_rom_begin0__61_carry__0_n_7\,
      I2 => voice_rom_begin1(9),
      I3 => \voice_rom_begin0__121_carry__2_i_10_n_0\,
      I4 => \voice_rom_begin0_carry__2_n_6\,
      O => \voice_rom_begin0__121_carry__2_i_2_n_0\
    );
\voice_rom_begin0__121_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => voice_rom_begin1(5),
      I1 => \voice_rom_begin0__61_carry_n_4\,
      I2 => voice_rom_begin1(8),
      I3 => \voice_rom_begin0_carry__2_n_7\,
      I4 => \voice_rom_begin0__121_carry__2_i_11_n_0\,
      O => \voice_rom_begin0__121_carry__2_i_3_n_0\
    );
\voice_rom_begin0__121_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \voice_rom_begin0_carry__1_n_4\,
      I1 => \voice_rom_begin0__121_carry__1_i_13_n_0\,
      I2 => voice_rom_begin1(4),
      I3 => \voice_rom_begin0__61_carry_n_5\,
      I4 => voice_rom_begin1(7),
      O => \voice_rom_begin0__121_carry__2_i_4_n_0\
    );
\voice_rom_begin0__121_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__2_i_1_n_0\,
      I1 => \voice_rom_begin0_carry__2_n_4\,
      I2 => \voice_rom_begin0__121_carry__2_i_12_n_0\,
      I3 => \voice_rom_begin0__61_carry__0_n_5\,
      I4 => voice_rom_begin1(8),
      I5 => voice_rom_begin1(11),
      O => \voice_rom_begin0__121_carry__2_i_5_n_0\
    );
\voice_rom_begin0__121_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__2_i_2_n_0\,
      I1 => \voice_rom_begin0_carry__2_n_5\,
      I2 => \voice_rom_begin0__121_carry__2_i_9_n_0\,
      I3 => \voice_rom_begin0__61_carry__0_n_6\,
      I4 => voice_rom_begin1(7),
      I5 => voice_rom_begin1(10),
      O => \voice_rom_begin0__121_carry__2_i_6_n_0\
    );
\voice_rom_begin0__121_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__2_i_3_n_0\,
      I1 => \voice_rom_begin0_carry__2_n_6\,
      I2 => \voice_rom_begin0__121_carry__2_i_10_n_0\,
      I3 => voice_rom_begin1(6),
      I4 => \voice_rom_begin0__61_carry__0_n_7\,
      I5 => voice_rom_begin1(9),
      O => \voice_rom_begin0__121_carry__2_i_7_n_0\
    );
\voice_rom_begin0__121_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__2_i_4_n_0\,
      I1 => \voice_rom_begin0__121_carry__2_i_13_n_0\,
      I2 => voice_rom_begin1(9),
      I3 => \voice_rom_begin0__61_carry__0_n_7\,
      I4 => voice_rom_begin1(6),
      I5 => \voice_rom_begin0_carry__2_n_7\,
      O => \voice_rom_begin0__121_carry__2_i_8_n_0\
    );
\voice_rom_begin0__121_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(11),
      I1 => \voice_rom_begin0__61_carry__0_n_5\,
      I2 => voice_rom_begin1(8),
      O => \voice_rom_begin0__121_carry__2_i_9_n_0\
    );
\voice_rom_begin0__121_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry__2_n_0\,
      CO(3) => \voice_rom_begin0__121_carry__3_n_0\,
      CO(2) => \voice_rom_begin0__121_carry__3_n_1\,
      CO(1) => \voice_rom_begin0__121_carry__3_n_2\,
      CO(0) => \voice_rom_begin0__121_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__121_carry__3_i_1_n_0\,
      DI(2) => \voice_rom_begin0__121_carry__3_i_2_n_0\,
      DI(1) => \voice_rom_begin0__121_carry__3_i_3_n_0\,
      DI(0) => \voice_rom_begin0__121_carry__3_i_4_n_0\,
      O(3) => \voice_rom_begin0__121_carry__3_n_4\,
      O(2) => \voice_rom_begin0__121_carry__3_n_5\,
      O(1) => \voice_rom_begin0__121_carry__3_n_6\,
      O(0) => \voice_rom_begin0__121_carry__3_n_7\,
      S(3) => \voice_rom_begin0__121_carry__3_i_5_n_0\,
      S(2) => \voice_rom_begin0__121_carry__3_i_6_n_0\,
      S(1) => \voice_rom_begin0__121_carry__3_i_7_n_0\,
      S(0) => \voice_rom_begin0__121_carry__3_i_8_n_0\
    );
\voice_rom_begin0__121_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \voice_rom_begin0_carry__3_n_5\,
      I1 => \voice_rom_begin0__121_carry__3_i_9_n_0\,
      I2 => \voice_rom_begin0__61_carry__1_n_6\,
      I3 => voice_rom_begin1(11),
      I4 => voice_rom_begin1(14),
      O => \voice_rom_begin0__121_carry__3_i_1_n_0\
    );
\voice_rom_begin0__121_carry__3_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(14),
      I1 => \voice_rom_begin0__61_carry__1_n_6\,
      I2 => voice_rom_begin1(11),
      O => \voice_rom_begin0__121_carry__3_i_10_n_0\
    );
\voice_rom_begin0__121_carry__3_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(13),
      I1 => \voice_rom_begin0__61_carry__1_n_7\,
      I2 => voice_rom_begin1(10),
      O => \voice_rom_begin0__121_carry__3_i_11_n_0\
    );
\voice_rom_begin0__121_carry__3_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => voice_rom_begin1(16),
      I1 => \voice_rom_begin0__61_carry__1_n_4\,
      I2 => voice_rom_begin1(13),
      O => \voice_rom_begin0__121_carry__3_i_12_n_0\
    );
\voice_rom_begin0__121_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \voice_rom_begin0_carry__3_n_6\,
      I1 => \voice_rom_begin0__121_carry__3_i_10_n_0\,
      I2 => \voice_rom_begin0__61_carry__1_n_7\,
      I3 => voice_rom_begin1(10),
      I4 => voice_rom_begin1(13),
      O => \voice_rom_begin0__121_carry__3_i_2_n_0\
    );
\voice_rom_begin0__121_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \voice_rom_begin0_carry__3_n_7\,
      I1 => \voice_rom_begin0__121_carry__3_i_11_n_0\,
      I2 => \voice_rom_begin0__61_carry__0_n_4\,
      I3 => voice_rom_begin1(9),
      I4 => voice_rom_begin1(12),
      O => \voice_rom_begin0__121_carry__3_i_3_n_0\
    );
\voice_rom_begin0__121_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \voice_rom_begin0_carry__2_n_4\,
      I1 => \voice_rom_begin0__121_carry__2_i_12_n_0\,
      I2 => \voice_rom_begin0__61_carry__0_n_5\,
      I3 => voice_rom_begin1(8),
      I4 => voice_rom_begin1(11),
      O => \voice_rom_begin0__121_carry__3_i_4_n_0\
    );
\voice_rom_begin0__121_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__3_i_1_n_0\,
      I1 => \voice_rom_begin0_carry__3_n_4\,
      I2 => \voice_rom_begin0__121_carry__3_i_12_n_0\,
      I3 => \voice_rom_begin0__61_carry__1_n_5\,
      I4 => voice_rom_begin1(12),
      I5 => voice_rom_begin1(15),
      O => \voice_rom_begin0__121_carry__3_i_5_n_0\
    );
\voice_rom_begin0__121_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__3_i_2_n_0\,
      I1 => \voice_rom_begin0_carry__3_n_5\,
      I2 => \voice_rom_begin0__121_carry__3_i_9_n_0\,
      I3 => \voice_rom_begin0__61_carry__1_n_6\,
      I4 => voice_rom_begin1(11),
      I5 => voice_rom_begin1(14),
      O => \voice_rom_begin0__121_carry__3_i_6_n_0\
    );
\voice_rom_begin0__121_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__3_i_3_n_0\,
      I1 => \voice_rom_begin0_carry__3_n_6\,
      I2 => \voice_rom_begin0__121_carry__3_i_10_n_0\,
      I3 => \voice_rom_begin0__61_carry__1_n_7\,
      I4 => voice_rom_begin1(10),
      I5 => voice_rom_begin1(13),
      O => \voice_rom_begin0__121_carry__3_i_7_n_0\
    );
\voice_rom_begin0__121_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__3_i_4_n_0\,
      I1 => \voice_rom_begin0_carry__3_n_7\,
      I2 => \voice_rom_begin0__121_carry__3_i_11_n_0\,
      I3 => \voice_rom_begin0__61_carry__0_n_4\,
      I4 => voice_rom_begin1(9),
      I5 => voice_rom_begin1(12),
      O => \voice_rom_begin0__121_carry__3_i_8_n_0\
    );
\voice_rom_begin0__121_carry__3_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => voice_rom_begin1(15),
      I1 => \voice_rom_begin0__61_carry__1_n_5\,
      I2 => voice_rom_begin1(12),
      O => \voice_rom_begin0__121_carry__3_i_9_n_0\
    );
\voice_rom_begin0__121_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry__3_n_0\,
      CO(3) => \voice_rom_begin0__121_carry__4_n_0\,
      CO(2) => \voice_rom_begin0__121_carry__4_n_1\,
      CO(1) => \voice_rom_begin0__121_carry__4_n_2\,
      CO(0) => \voice_rom_begin0__121_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__121_carry__4_i_1_n_0\,
      DI(2) => \voice_rom_begin0__121_carry__4_i_2_n_0\,
      DI(1) => \voice_rom_begin0__121_carry__4_i_3_n_0\,
      DI(0) => \voice_rom_begin0__121_carry__4_i_4_n_0\,
      O(3) => \voice_rom_begin0__121_carry__4_n_4\,
      O(2) => \voice_rom_begin0__121_carry__4_n_5\,
      O(1) => \voice_rom_begin0__121_carry__4_n_6\,
      O(0) => \voice_rom_begin0__121_carry__4_n_7\,
      S(3) => \voice_rom_begin0__121_carry__4_i_5_n_0\,
      S(2) => \voice_rom_begin0__121_carry__4_i_6_n_0\,
      S(1) => \voice_rom_begin0__121_carry__4_i_7_n_0\,
      S(0) => \voice_rom_begin0__121_carry__4_i_8_n_0\
    );
\voice_rom_begin0__121_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E8E8FF"
    )
        port map (
      I0 => \voice_rom_begin0__61_carry__2_n_6\,
      I1 => voice_rom_begin1(15),
      I2 => voice_rom_begin1(18),
      I3 => \voice_rom_begin1_carry__3_n_0\,
      I4 => \voice_rom_begin0__121_carry__4_i_9_n_0\,
      O => \voice_rom_begin0__121_carry__4_i_1_n_0\
    );
\voice_rom_begin0__121_carry__4_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => voice_rom_begin1(18),
      I1 => \voice_rom_begin0__61_carry__2_n_6\,
      I2 => voice_rom_begin1(15),
      O => \voice_rom_begin0__121_carry__4_i_10_n_0\
    );
\voice_rom_begin0__121_carry__4_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => voice_rom_begin1(17),
      I1 => \voice_rom_begin0__61_carry__2_n_7\,
      I2 => voice_rom_begin1(14),
      O => \voice_rom_begin0__121_carry__4_i_11_n_0\
    );
\voice_rom_begin0__121_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__4_i_10_n_0\,
      I1 => \voice_rom_begin0_carry__4_n_2\,
      I2 => \voice_rom_begin0__61_carry__2_n_7\,
      I3 => voice_rom_begin1(14),
      I4 => voice_rom_begin1(17),
      O => \voice_rom_begin0__121_carry__4_i_2_n_0\
    );
\voice_rom_begin0__121_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__4_i_11_n_0\,
      I1 => \voice_rom_begin0_carry__4_n_7\,
      I2 => \voice_rom_begin0__61_carry__1_n_4\,
      I3 => voice_rom_begin1(13),
      I4 => voice_rom_begin1(16),
      O => \voice_rom_begin0__121_carry__4_i_3_n_0\
    );
\voice_rom_begin0__121_carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__3_i_12_n_0\,
      I1 => \voice_rom_begin0_carry__3_n_4\,
      I2 => \voice_rom_begin0__61_carry__1_n_5\,
      I3 => voice_rom_begin1(12),
      I4 => voice_rom_begin1(15),
      O => \voice_rom_begin0__121_carry__4_i_4_n_0\
    );
\voice_rom_begin0__121_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__4_i_1_n_0\,
      I1 => voice_rom_begin1(19),
      I2 => \voice_rom_begin0__61_carry__2_n_5\,
      I3 => voice_rom_begin1(16),
      I4 => voice_rom_begin1(17),
      I5 => \voice_rom_begin0__61_carry__2_n_4\,
      O => \voice_rom_begin0__121_carry__4_i_5_n_0\
    );
\voice_rom_begin0__121_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__4_i_2_n_0\,
      I1 => \voice_rom_begin1_carry__3_n_0\,
      I2 => \voice_rom_begin0__121_carry__4_i_9_n_0\,
      I3 => \voice_rom_begin0__61_carry__2_n_6\,
      I4 => voice_rom_begin1(15),
      I5 => voice_rom_begin1(18),
      O => \voice_rom_begin0__121_carry__4_i_6_n_0\
    );
\voice_rom_begin0__121_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__4_i_3_n_0\,
      I1 => \voice_rom_begin0_carry__4_n_2\,
      I2 => \voice_rom_begin0__121_carry__4_i_10_n_0\,
      I3 => \voice_rom_begin0__61_carry__2_n_7\,
      I4 => voice_rom_begin1(14),
      I5 => voice_rom_begin1(17),
      O => \voice_rom_begin0__121_carry__4_i_7_n_0\
    );
\voice_rom_begin0__121_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__4_i_4_n_0\,
      I1 => \voice_rom_begin0_carry__4_n_7\,
      I2 => \voice_rom_begin0__121_carry__4_i_11_n_0\,
      I3 => \voice_rom_begin0__61_carry__1_n_4\,
      I4 => voice_rom_begin1(13),
      I5 => voice_rom_begin1(16),
      O => \voice_rom_begin0__121_carry__4_i_8_n_0\
    );
\voice_rom_begin0__121_carry__4_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => voice_rom_begin1(16),
      I1 => \voice_rom_begin0__61_carry__2_n_5\,
      I2 => voice_rom_begin1(19),
      O => \voice_rom_begin0__121_carry__4_i_9_n_0\
    );
\voice_rom_begin0__121_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry__4_n_0\,
      CO(3) => \voice_rom_begin0__121_carry__5_n_0\,
      CO(2) => \voice_rom_begin0__121_carry__5_n_1\,
      CO(1) => \voice_rom_begin0__121_carry__5_n_2\,
      CO(0) => \voice_rom_begin0__121_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0__61_carry__3_n_4\,
      DI(2) => \voice_rom_begin0__121_carry__5_i_1_n_0\,
      DI(1) => \voice_rom_begin0__121_carry__5_i_2_n_0\,
      DI(0) => \voice_rom_begin0__121_carry__5_i_3_n_0\,
      O(3) => \voice_rom_begin0__121_carry__5_n_4\,
      O(2) => \voice_rom_begin0__121_carry__5_n_5\,
      O(1) => \voice_rom_begin0__121_carry__5_n_6\,
      O(0) => \voice_rom_begin0__121_carry__5_n_7\,
      S(3) => \voice_rom_begin0__121_carry__5_i_4_n_0\,
      S(2) => \voice_rom_begin0__121_carry__5_i_5_n_0\,
      S(1) => \voice_rom_begin0__121_carry__5_i_6_n_0\,
      S(0) => \voice_rom_begin0__121_carry__5_i_7_n_0\
    );
\voice_rom_begin0__121_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D555541"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => voice_rom_begin1(19),
      I2 => \voice_rom_begin0__61_carry__3_n_6\,
      I3 => \voice_rom_begin0__61_carry__3_n_7\,
      I4 => voice_rom_begin1(18),
      O => \voice_rom_begin0__121_carry__5_i_1_n_0\
    );
\voice_rom_begin0__121_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D555541"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => \voice_rom_begin0__61_carry__3_n_7\,
      I2 => voice_rom_begin1(18),
      I3 => \voice_rom_begin0__61_carry__2_n_4\,
      I4 => voice_rom_begin1(17),
      O => \voice_rom_begin0__121_carry__5_i_2_n_0\
    );
\voice_rom_begin0__121_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D417D414141"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => \voice_rom_begin0__61_carry__2_n_4\,
      I2 => voice_rom_begin1(17),
      I3 => voice_rom_begin1(19),
      I4 => \voice_rom_begin0__61_carry__2_n_5\,
      I5 => voice_rom_begin1(16),
      O => \voice_rom_begin0__121_carry__5_i_3_n_0\
    );
\voice_rom_begin0__121_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0180FE"
    )
        port map (
      I0 => \voice_rom_begin0__61_carry__3_n_6\,
      I1 => voice_rom_begin1(19),
      I2 => \voice_rom_begin0__61_carry__3_n_5\,
      I3 => \voice_rom_begin1_carry__3_n_0\,
      I4 => \voice_rom_begin0__61_carry__3_n_4\,
      O => \voice_rom_begin0__121_carry__5_i_4_n_0\
    );
\voice_rom_begin0__121_carry__5_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"965A5A69"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__5_i_1_n_0\,
      I1 => \voice_rom_begin1_carry__3_n_0\,
      I2 => \voice_rom_begin0__61_carry__3_n_5\,
      I3 => voice_rom_begin1(19),
      I4 => \voice_rom_begin0__61_carry__3_n_6\,
      O => \voice_rom_begin0__121_carry__5_i_5_n_0\
    );
\voice_rom_begin0__121_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AA665A665599A"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__5_i_2_n_0\,
      I1 => \voice_rom_begin1_carry__3_n_0\,
      I2 => \voice_rom_begin0__61_carry__3_n_7\,
      I3 => voice_rom_begin1(18),
      I4 => voice_rom_begin1(19),
      I5 => \voice_rom_begin0__61_carry__3_n_6\,
      O => \voice_rom_begin0__121_carry__5_i_6_n_0\
    );
\voice_rom_begin0__121_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AA665A665599A"
    )
        port map (
      I0 => \voice_rom_begin0__121_carry__5_i_3_n_0\,
      I1 => \voice_rom_begin1_carry__3_n_0\,
      I2 => \voice_rom_begin0__61_carry__2_n_4\,
      I3 => voice_rom_begin1(17),
      I4 => voice_rom_begin1(18),
      I5 => \voice_rom_begin0__61_carry__3_n_7\,
      O => \voice_rom_begin0__121_carry__5_i_7_n_0\
    );
\voice_rom_begin0__121_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__121_carry__5_n_0\,
      CO(3 downto 0) => \NLW_voice_rom_begin0__121_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_voice_rom_begin0__121_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \voice_rom_begin0__121_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \voice_rom_begin0__121_carry__6_i_1_n_0\
    );
\voice_rom_begin0__121_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => \voice_rom_begin0__61_carry__4_n_7\,
      O => \voice_rom_begin0__121_carry__6_i_1_n_0\
    );
\voice_rom_begin0__121_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_5,
      I1 => voice_rom_begin1(4),
      O => \voice_rom_begin0__121_carry_i_1_n_0\
    );
\voice_rom_begin0__121_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \voice_rom_begin[2]_i_4_n_0\,
      I1 => shifted_playlist10_out(3),
      I2 => \voice_rom_begin[2]_i_5_n_0\,
      I3 => shifted_playlist10_out(4),
      I4 => number_mask(1),
      I5 => playlist_no_wire(0),
      O => \voice_rom_begin0__121_carry_i_10_n_0\
    );
\voice_rom_begin0__121_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_6,
      I1 => voice_rom_begin1(3),
      O => \voice_rom_begin0__121_carry_i_2_n_0\
    );
\voice_rom_begin0__121_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_7,
      I1 => voice_rom_begin1(2),
      O => \voice_rom_begin0__121_carry_i_3_n_0\
    );
\voice_rom_begin0__121_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => voice_rom_begin1(1),
      I1 => \voice_rom_begin[4]_i_5_n_0\,
      I2 => \voice_rom_begin[4]_i_4_n_0\,
      I3 => \voice_rom_begin[4]_i_3_n_0\,
      I4 => \voice_rom_begin[4]_i_2_n_0\,
      O => \voice_rom_begin0__121_carry_i_4_n_0\
    );
\voice_rom_begin0__121_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_4,
      I1 => \voice_rom_begin0__121_carry_i_9_n_0\,
      I2 => voice_rom_begin1(5),
      I3 => \voice_rom_begin0__121_carry_i_1_n_0\,
      O => \voice_rom_begin0__121_carry_i_5_n_0\
    );
\voice_rom_begin0__121_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_5,
      I1 => voice_rom_begin1(4),
      I2 => voice_rom_begin1(3),
      I3 => voice_rom_begin0_carry_n_6,
      O => \voice_rom_begin0__121_carry_i_6_n_0\
    );
\voice_rom_begin0__121_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => voice_rom_begin1(2),
      I1 => voice_rom_begin0_carry_n_7,
      I2 => voice_rom_begin1(3),
      I3 => voice_rom_begin0_carry_n_6,
      O => \voice_rom_begin0__121_carry_i_7_n_0\
    );
\voice_rom_begin0__121_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \voice_rom_begin[4]_i_2_n_0\,
      I1 => \voice_rom_begin[4]_i_3_n_0\,
      I2 => \voice_rom_begin[4]_i_4_n_0\,
      I3 => \voice_rom_begin[4]_i_5_n_0\,
      I4 => voice_rom_begin1(1),
      I5 => \voice_rom_begin[4]_i_6_n_0\,
      O => \voice_rom_begin0__121_carry_i_8_n_0\
    );
\voice_rom_begin0__121_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => \voice_rom_begin[4]_i_2_n_0\,
      I1 => \voice_rom_begin[4]_i_3_n_0\,
      I2 => \voice_rom_begin[4]_i_4_n_0\,
      I3 => \voice_rom_begin0__121_carry_i_10_n_0\,
      I4 => shifted_playlist10_out(2),
      I5 => \voice_rom_begin[2]_i_2_n_0\,
      O => \voice_rom_begin0__121_carry_i_9_n_0\
    );
\voice_rom_begin0__61_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \voice_rom_begin0__61_carry_n_0\,
      CO(2) => \voice_rom_begin0__61_carry_n_1\,
      CO(1) => \voice_rom_begin0__61_carry_n_2\,
      CO(0) => \voice_rom_begin0__61_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => voice_rom_begin1(2 downto 1),
      DI(1) => \voice_rom_begin1__0\(0),
      DI(0) => '0',
      O(3) => \voice_rom_begin0__61_carry_n_4\,
      O(2) => \voice_rom_begin0__61_carry_n_5\,
      O(1) => \voice_rom_begin0__61_carry_n_6\,
      O(0) => \voice_rom_begin0__61_carry_n_7\,
      S(3) => \voice_rom_begin0__61_carry_i_1_n_0\,
      S(2) => \voice_rom_begin0__61_carry_i_2_n_0\,
      S(1) => \voice_rom_begin0__61_carry_i_3_n_0\,
      S(0) => voice_rom_begin1(10)
    );
\voice_rom_begin0__61_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__61_carry_n_0\,
      CO(3) => \voice_rom_begin0__61_carry__0_n_0\,
      CO(2) => \voice_rom_begin0__61_carry__0_n_1\,
      CO(1) => \voice_rom_begin0__61_carry__0_n_2\,
      CO(0) => \voice_rom_begin0__61_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(6 downto 3),
      O(3) => \voice_rom_begin0__61_carry__0_n_4\,
      O(2) => \voice_rom_begin0__61_carry__0_n_5\,
      O(1) => \voice_rom_begin0__61_carry__0_n_6\,
      O(0) => \voice_rom_begin0__61_carry__0_n_7\,
      S(3) => \voice_rom_begin0__61_carry__0_i_1_n_0\,
      S(2) => \voice_rom_begin0__61_carry__0_i_2_n_0\,
      S(1) => \voice_rom_begin0__61_carry__0_i_3_n_0\,
      S(0) => \voice_rom_begin0__61_carry__0_i_4_n_0\
    );
\voice_rom_begin0__61_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(6),
      I1 => voice_rom_begin1(17),
      O => \voice_rom_begin0__61_carry__0_i_1_n_0\
    );
\voice_rom_begin0__61_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(5),
      I1 => voice_rom_begin1(16),
      O => \voice_rom_begin0__61_carry__0_i_2_n_0\
    );
\voice_rom_begin0__61_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(4),
      I1 => voice_rom_begin1(15),
      O => \voice_rom_begin0__61_carry__0_i_3_n_0\
    );
\voice_rom_begin0__61_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(3),
      I1 => voice_rom_begin1(14),
      O => \voice_rom_begin0__61_carry__0_i_4_n_0\
    );
\voice_rom_begin0__61_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__61_carry__0_n_0\,
      CO(3) => \voice_rom_begin0__61_carry__1_n_0\,
      CO(2) => \voice_rom_begin0__61_carry__1_n_1\,
      CO(1) => \voice_rom_begin0__61_carry__1_n_2\,
      CO(0) => \voice_rom_begin0__61_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(10 downto 7),
      O(3) => \voice_rom_begin0__61_carry__1_n_4\,
      O(2) => \voice_rom_begin0__61_carry__1_n_5\,
      O(1) => \voice_rom_begin0__61_carry__1_n_6\,
      O(0) => \voice_rom_begin0__61_carry__1_n_7\,
      S(3) => \voice_rom_begin0__61_carry__1_i_1_n_0\,
      S(2) => \voice_rom_begin0__61_carry__1_i_2_n_0\,
      S(1) => \voice_rom_begin0__61_carry__1_i_3_n_0\,
      S(0) => \voice_rom_begin0__61_carry__1_i_4_n_0\
    );
\voice_rom_begin0__61_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(10),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__1_i_1_n_0\
    );
\voice_rom_begin0__61_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(9),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__1_i_2_n_0\
    );
\voice_rom_begin0__61_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(8),
      I1 => voice_rom_begin1(19),
      O => \voice_rom_begin0__61_carry__1_i_3_n_0\
    );
\voice_rom_begin0__61_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(7),
      I1 => voice_rom_begin1(18),
      O => \voice_rom_begin0__61_carry__1_i_4_n_0\
    );
\voice_rom_begin0__61_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__61_carry__1_n_0\,
      CO(3) => \voice_rom_begin0__61_carry__2_n_0\,
      CO(2) => \voice_rom_begin0__61_carry__2_n_1\,
      CO(1) => \voice_rom_begin0__61_carry__2_n_2\,
      CO(0) => \voice_rom_begin0__61_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(14 downto 11),
      O(3) => \voice_rom_begin0__61_carry__2_n_4\,
      O(2) => \voice_rom_begin0__61_carry__2_n_5\,
      O(1) => \voice_rom_begin0__61_carry__2_n_6\,
      O(0) => \voice_rom_begin0__61_carry__2_n_7\,
      S(3) => \voice_rom_begin0__61_carry__2_i_1_n_0\,
      S(2) => \voice_rom_begin0__61_carry__2_i_2_n_0\,
      S(1) => \voice_rom_begin0__61_carry__2_i_3_n_0\,
      S(0) => \voice_rom_begin0__61_carry__2_i_4_n_0\
    );
\voice_rom_begin0__61_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(14),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__2_i_1_n_0\
    );
\voice_rom_begin0__61_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(13),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__2_i_2_n_0\
    );
\voice_rom_begin0__61_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(12),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__2_i_3_n_0\
    );
\voice_rom_begin0__61_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(11),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__2_i_4_n_0\
    );
\voice_rom_begin0__61_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__61_carry__2_n_0\,
      CO(3) => \voice_rom_begin0__61_carry__3_n_0\,
      CO(2) => \voice_rom_begin0__61_carry__3_n_1\,
      CO(1) => \voice_rom_begin0__61_carry__3_n_2\,
      CO(0) => \voice_rom_begin0__61_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(18 downto 15),
      O(3) => \voice_rom_begin0__61_carry__3_n_4\,
      O(2) => \voice_rom_begin0__61_carry__3_n_5\,
      O(1) => \voice_rom_begin0__61_carry__3_n_6\,
      O(0) => \voice_rom_begin0__61_carry__3_n_7\,
      S(3) => \voice_rom_begin0__61_carry__3_i_1_n_0\,
      S(2) => \voice_rom_begin0__61_carry__3_i_2_n_0\,
      S(1) => \voice_rom_begin0__61_carry__3_i_3_n_0\,
      S(0) => \voice_rom_begin0__61_carry__3_i_4_n_0\
    );
\voice_rom_begin0__61_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(18),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__3_i_1_n_0\
    );
\voice_rom_begin0__61_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(17),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__3_i_2_n_0\
    );
\voice_rom_begin0__61_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(16),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__3_i_3_n_0\
    );
\voice_rom_begin0__61_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => voice_rom_begin1(15),
      I1 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0__61_carry__3_i_4_n_0\
    );
\voice_rom_begin0__61_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0__61_carry__3_n_0\,
      CO(3 downto 0) => \NLW_voice_rom_begin0__61_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_voice_rom_begin0__61_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \voice_rom_begin0__61_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \voice_rom_begin0__61_carry__4_i_1_n_0\
    );
\voice_rom_begin0__61_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => voice_rom_begin1(19),
      O => \voice_rom_begin0__61_carry__4_i_1_n_0\
    );
\voice_rom_begin0__61_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(2),
      I1 => voice_rom_begin1(13),
      O => \voice_rom_begin0__61_carry_i_1_n_0\
    );
\voice_rom_begin0__61_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(1),
      I1 => voice_rom_begin1(12),
      O => \voice_rom_begin0__61_carry_i_2_n_0\
    );
\voice_rom_begin0__61_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \voice_rom_begin1__0\(0),
      I1 => voice_rom_begin1(11),
      O => \voice_rom_begin0__61_carry_i_3_n_0\
    );
voice_rom_begin0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => voice_rom_begin0_carry_n_0,
      CO(2) => voice_rom_begin0_carry_n_1,
      CO(1) => voice_rom_begin0_carry_n_2,
      CO(0) => voice_rom_begin0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => voice_rom_begin1(4 downto 2),
      DI(0) => '0',
      O(3) => voice_rom_begin0_carry_n_4,
      O(2) => voice_rom_begin0_carry_n_5,
      O(1) => voice_rom_begin0_carry_n_6,
      O(0) => voice_rom_begin0_carry_n_7,
      S(3) => voice_rom_begin0_carry_i_1_n_0,
      S(2) => voice_rom_begin0_carry_i_2_n_0,
      S(1) => voice_rom_begin0_carry_i_3_n_0,
      S(0) => voice_rom_begin1(1)
    );
\voice_rom_begin0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => voice_rom_begin0_carry_n_0,
      CO(3) => \voice_rom_begin0_carry__0_n_0\,
      CO(2) => \voice_rom_begin0_carry__0_n_1\,
      CO(1) => \voice_rom_begin0_carry__0_n_2\,
      CO(0) => \voice_rom_begin0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(8 downto 5),
      O(3) => \voice_rom_begin0_carry__0_n_4\,
      O(2) => \voice_rom_begin0_carry__0_n_5\,
      O(1) => \voice_rom_begin0_carry__0_n_6\,
      O(0) => \voice_rom_begin0_carry__0_n_7\,
      S(3) => \voice_rom_begin0_carry__0_i_1_n_0\,
      S(2) => \voice_rom_begin0_carry__0_i_2_n_0\,
      S(1) => \voice_rom_begin0_carry__0_i_3_n_0\,
      S(0) => \voice_rom_begin0_carry__0_i_4_n_0\
    );
\voice_rom_begin0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(8),
      I1 => voice_rom_begin1(6),
      O => \voice_rom_begin0_carry__0_i_1_n_0\
    );
\voice_rom_begin0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(7),
      I1 => voice_rom_begin1(5),
      O => \voice_rom_begin0_carry__0_i_2_n_0\
    );
\voice_rom_begin0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(6),
      I1 => voice_rom_begin1(4),
      O => \voice_rom_begin0_carry__0_i_3_n_0\
    );
\voice_rom_begin0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(5),
      I1 => voice_rom_begin1(3),
      O => \voice_rom_begin0_carry__0_i_4_n_0\
    );
\voice_rom_begin0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0_carry__0_n_0\,
      CO(3) => \voice_rom_begin0_carry__1_n_0\,
      CO(2) => \voice_rom_begin0_carry__1_n_1\,
      CO(1) => \voice_rom_begin0_carry__1_n_2\,
      CO(0) => \voice_rom_begin0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(12 downto 9),
      O(3) => \voice_rom_begin0_carry__1_n_4\,
      O(2) => \voice_rom_begin0_carry__1_n_5\,
      O(1) => \voice_rom_begin0_carry__1_n_6\,
      O(0) => \voice_rom_begin0_carry__1_n_7\,
      S(3) => \voice_rom_begin0_carry__1_i_1_n_0\,
      S(2) => \voice_rom_begin0_carry__1_i_2_n_0\,
      S(1) => \voice_rom_begin0_carry__1_i_3_n_0\,
      S(0) => \voice_rom_begin0_carry__1_i_4_n_0\
    );
\voice_rom_begin0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(12),
      I1 => voice_rom_begin1(10),
      O => \voice_rom_begin0_carry__1_i_1_n_0\
    );
\voice_rom_begin0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(11),
      I1 => voice_rom_begin1(9),
      O => \voice_rom_begin0_carry__1_i_2_n_0\
    );
\voice_rom_begin0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(10),
      I1 => voice_rom_begin1(8),
      O => \voice_rom_begin0_carry__1_i_3_n_0\
    );
\voice_rom_begin0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(9),
      I1 => voice_rom_begin1(7),
      O => \voice_rom_begin0_carry__1_i_4_n_0\
    );
\voice_rom_begin0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0_carry__1_n_0\,
      CO(3) => \voice_rom_begin0_carry__2_n_0\,
      CO(2) => \voice_rom_begin0_carry__2_n_1\,
      CO(1) => \voice_rom_begin0_carry__2_n_2\,
      CO(0) => \voice_rom_begin0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => voice_rom_begin1(16 downto 13),
      O(3) => \voice_rom_begin0_carry__2_n_4\,
      O(2) => \voice_rom_begin0_carry__2_n_5\,
      O(1) => \voice_rom_begin0_carry__2_n_6\,
      O(0) => \voice_rom_begin0_carry__2_n_7\,
      S(3) => \voice_rom_begin0_carry__2_i_1_n_0\,
      S(2) => \voice_rom_begin0_carry__2_i_2_n_0\,
      S(1) => \voice_rom_begin0_carry__2_i_3_n_0\,
      S(0) => \voice_rom_begin0_carry__2_i_4_n_0\
    );
\voice_rom_begin0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(16),
      I1 => voice_rom_begin1(14),
      O => \voice_rom_begin0_carry__2_i_1_n_0\
    );
\voice_rom_begin0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(15),
      I1 => voice_rom_begin1(13),
      O => \voice_rom_begin0_carry__2_i_2_n_0\
    );
\voice_rom_begin0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(14),
      I1 => voice_rom_begin1(12),
      O => \voice_rom_begin0_carry__2_i_3_n_0\
    );
\voice_rom_begin0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(13),
      I1 => voice_rom_begin1(11),
      O => \voice_rom_begin0_carry__2_i_4_n_0\
    );
\voice_rom_begin0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0_carry__2_n_0\,
      CO(3) => \voice_rom_begin0_carry__3_n_0\,
      CO(2) => \voice_rom_begin0_carry__3_n_1\,
      CO(1) => \voice_rom_begin0_carry__3_n_2\,
      CO(0) => \voice_rom_begin0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \voice_rom_begin0_carry__3_i_1_n_0\,
      DI(2 downto 0) => voice_rom_begin1(19 downto 17),
      O(3) => \voice_rom_begin0_carry__3_n_4\,
      O(2) => \voice_rom_begin0_carry__3_n_5\,
      O(1) => \voice_rom_begin0_carry__3_n_6\,
      O(0) => \voice_rom_begin0_carry__3_n_7\,
      S(3) => \voice_rom_begin0_carry__3_i_2_n_0\,
      S(2) => \voice_rom_begin0_carry__3_i_3_n_0\,
      S(1) => \voice_rom_begin0_carry__3_i_4_n_0\,
      S(0) => \voice_rom_begin0_carry__3_i_5_n_0\
    );
\voice_rom_begin0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      O => \voice_rom_begin0_carry__3_i_1_n_0\
    );
\voice_rom_begin0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => voice_rom_begin1(18),
      O => \voice_rom_begin0_carry__3_i_2_n_0\
    );
\voice_rom_begin0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(19),
      I1 => voice_rom_begin1(17),
      O => \voice_rom_begin0_carry__3_i_3_n_0\
    );
\voice_rom_begin0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(18),
      I1 => voice_rom_begin1(16),
      O => \voice_rom_begin0_carry__3_i_4_n_0\
    );
\voice_rom_begin0_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(17),
      I1 => voice_rom_begin1(15),
      O => \voice_rom_begin0_carry__3_i_5_n_0\
    );
\voice_rom_begin0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_voice_rom_begin0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \voice_rom_begin0_carry__4_n_2\,
      CO(0) => \NLW_voice_rom_begin0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => voice_rom_begin1(27),
      O(3 downto 1) => \NLW_voice_rom_begin0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \voice_rom_begin0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \voice_rom_begin0_carry__4_i_2_n_0\
    );
\voice_rom_begin0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      O => voice_rom_begin1(27)
    );
\voice_rom_begin0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \voice_rom_begin1_carry__3_n_0\,
      I1 => voice_rom_begin1(19),
      O => \voice_rom_begin0_carry__4_i_2_n_0\
    );
voice_rom_begin0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(4),
      I1 => voice_rom_begin1(2),
      O => voice_rom_begin0_carry_i_1_n_0
    );
voice_rom_begin0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(3),
      I1 => voice_rom_begin1(1),
      O => voice_rom_begin0_carry_i_2_n_0
    );
voice_rom_begin0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(2),
      I1 => \voice_rom_begin1__0\(0),
      O => voice_rom_begin0_carry_i_3_n_0
    );
voice_rom_begin1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => voice_rom_begin1_carry_n_0,
      CO(2) => voice_rom_begin1_carry_n_1,
      CO(1) => voice_rom_begin1_carry_n_2,
      CO(0) => voice_rom_begin1_carry_n_3,
      CYINIT => A(0),
      DI(3) => voice_rom_begin1_carry_i_1_n_0,
      DI(2) => A(3),
      DI(1) => voice_rom_begin1_carry_i_2_n_0,
      DI(0) => voice_rom_begin1_carry_i_3_n_0,
      O(3 downto 0) => voice_rom_begin1(4 downto 1),
      S(3) => voice_rom_begin1_carry_i_4_n_0,
      S(2) => voice_rom_begin1_carry_i_5_n_0,
      S(1) => voice_rom_begin1_carry_i_6_n_0,
      S(0) => voice_rom_begin1_carry_i_7_n_0
    );
\voice_rom_begin1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => voice_rom_begin1_carry_n_0,
      CO(3) => \voice_rom_begin1_carry__0_n_0\,
      CO(2) => \voice_rom_begin1_carry__0_n_1\,
      CO(1) => \voice_rom_begin1_carry__0_n_2\,
      CO(0) => \voice_rom_begin1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => A(8),
      DI(2) => \voice_rom_begin1_carry__0_i_1_n_0\,
      DI(1) => \voice_rom_begin1_carry__0_i_2_n_0\,
      DI(0) => \voice_rom_begin1_carry__0_i_3_n_0\,
      O(3 downto 0) => voice_rom_begin1(8 downto 5),
      S(3) => \voice_rom_begin1_carry__0_i_4_n_0\,
      S(2) => \voice_rom_begin1_carry__0_i_5_n_0\,
      S(1) => \voice_rom_begin1_carry__0_i_6_n_0\,
      S(0) => \voice_rom_begin1_carry__0_i_7_n_0\
    );
\voice_rom_begin1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => voice_rom_end_reg_i_27_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_32_n_0,
      I3 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__0_i_1_n_0\
    );
\voice_rom_begin1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => voice_rom_end_reg_i_29_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_33_n_0,
      I3 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__0_i_2_n_0\
    );
\voice_rom_begin1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => voice_rom_end_reg_i_30_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_34_n_0,
      I3 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__0_i_3_n_0\
    );
\voice_rom_begin1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFB00"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => playlist_no_wire(12),
      I2 => voice_rom_end_reg_i_28_n_0,
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_31_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__0_i_4_n_0\
    );
\voice_rom_begin1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_32_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_27_n_0,
      O => \voice_rom_begin1_carry__0_i_5_n_0\
    );
\voice_rom_begin1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_33_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_29_n_0,
      O => \voice_rom_begin1_carry__0_i_6_n_0\
    );
\voice_rom_begin1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_34_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_30_n_0,
      O => \voice_rom_begin1_carry__0_i_7_n_0\
    );
\voice_rom_begin1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin1_carry__0_n_0\,
      CO(3) => \voice_rom_begin1_carry__1_n_0\,
      CO(2) => \voice_rom_begin1_carry__1_n_1\,
      CO(1) => \voice_rom_begin1_carry__1_n_2\,
      CO(0) => \voice_rom_begin1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(12 downto 9),
      O(3 downto 0) => voice_rom_begin1(12 downto 9),
      S(3) => \voice_rom_begin1_carry__1_i_1_n_0\,
      S(2) => \voice_rom_begin1_carry__1_i_2_n_0\,
      S(1) => \voice_rom_begin1_carry__1_i_3_n_0\,
      S(0) => \voice_rom_begin1_carry__1_i_4_n_0\
    );
\voice_rom_begin1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBF00"
    )
        port map (
      I0 => voice_rom_end_reg_i_23_n_0,
      I1 => playlist_no_wire(16),
      I2 => number_mask(16),
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_26_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__1_i_1_n_0\
    );
\voice_rom_begin1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00EFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => voice_rom_end_reg_i_28_n_0,
      I2 => playlist_no_wire(15),
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_27_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__1_i_2_n_0\
    );
\voice_rom_begin1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00EFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => voice_rom_end_reg_i_28_n_0,
      I2 => playlist_no_wire(14),
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_29_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__1_i_3_n_0\
    );
\voice_rom_begin1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00EFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => voice_rom_end_reg_i_28_n_0,
      I2 => playlist_no_wire(13),
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_30_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__1_i_4_n_0\
    );
\voice_rom_begin1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin1_carry__1_n_0\,
      CO(3) => \voice_rom_begin1_carry__2_n_0\,
      CO(2) => \voice_rom_begin1_carry__2_n_1\,
      CO(1) => \voice_rom_begin1_carry__2_n_2\,
      CO(0) => \voice_rom_begin1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A(16 downto 13),
      O(3 downto 0) => voice_rom_begin1(16 downto 13),
      S(3) => \voice_rom_begin1_carry__2_i_1_n_0\,
      S(2) => \voice_rom_begin1_carry__2_i_2_n_0\,
      S(1) => \voice_rom_begin1_carry__2_i_3_n_0\,
      S(0) => \voice_rom_begin1_carry__2_i_4_n_0\
    );
\voice_rom_begin1_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => shifted_playlist10_out(4),
      I2 => playlist_no_wire(16),
      I3 => number_mask(16),
      I4 => shifted_playlist10_out(2),
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__2_i_1_n_0\
    );
\voice_rom_begin1_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFF700"
    )
        port map (
      I0 => playlist_no_wire(19),
      I1 => number_mask(16),
      I2 => voice_rom_end_reg_i_23_n_0,
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_22_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__2_i_2_n_0\
    );
\voice_rom_begin1_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBF00"
    )
        port map (
      I0 => voice_rom_end_reg_i_23_n_0,
      I1 => playlist_no_wire(18),
      I2 => number_mask(16),
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_24_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__2_i_3_n_0\
    );
\voice_rom_begin1_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBF00"
    )
        port map (
      I0 => voice_rom_end_reg_i_23_n_0,
      I1 => playlist_no_wire(17),
      I2 => number_mask(16),
      I3 => shifted_playlist10_out(2),
      I4 => voice_rom_end_reg_i_25_n_0,
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__2_i_4_n_0\
    );
\voice_rom_begin1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \voice_rom_begin1_carry__2_n_0\,
      CO(3) => \voice_rom_begin1_carry__3_n_0\,
      CO(2) => \NLW_voice_rom_begin1_carry__3_CO_UNCONNECTED\(2),
      CO(1) => \voice_rom_begin1_carry__3_n_2\,
      CO(0) => \voice_rom_begin1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => A(19 downto 17),
      O(3) => \NLW_voice_rom_begin1_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => voice_rom_begin1(19 downto 17),
      S(3) => '1',
      S(2) => \voice_rom_begin1_carry__3_i_1_n_0\,
      S(1) => \voice_rom_begin1_carry__3_i_2_n_0\,
      S(0) => \voice_rom_begin1_carry__3_i_3_n_0\
    );
\voice_rom_begin1_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => playlist_no_wire(19),
      I1 => number_mask(16),
      I2 => shifted_playlist10_out(3),
      I3 => shifted_playlist10_out(4),
      I4 => shifted_playlist10_out(2),
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__3_i_1_n_0\
    );
\voice_rom_begin1_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => shifted_playlist10_out(4),
      I2 => playlist_no_wire(18),
      I3 => number_mask(16),
      I4 => shifted_playlist10_out(2),
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__3_i_2_n_0\
    );
\voice_rom_begin1_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => shifted_playlist10_out(4),
      I2 => playlist_no_wire(17),
      I3 => number_mask(16),
      I4 => shifted_playlist10_out(2),
      I5 => voice_rom_end_reg_i_21_n_0,
      O => \voice_rom_begin1_carry__3_i_3_n_0\
    );
voice_rom_begin1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => voice_rom_end_reg_i_31_n_0,
      I1 => \voice_rom_begin[2]_i_2_n_0\,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_21_n_0,
      O => voice_rom_begin1_carry_i_1_n_0
    );
voice_rom_begin1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_33_n_0,
      I3 => voice_rom_end_reg_i_37_n_0,
      O => voice_rom_begin1_carry_i_2_n_0
    );
voice_rom_begin1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_34_n_0,
      I3 => voice_rom_end_reg_i_38_n_0,
      O => voice_rom_begin1_carry_i_3_n_0
    );
voice_rom_begin1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBA"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => \voice_rom_begin[2]_i_2_n_0\,
      I3 => voice_rom_end_reg_i_31_n_0,
      O => voice_rom_begin1_carry_i_4_n_0
    );
voice_rom_begin1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15FF1515"
    )
        port map (
      I0 => voice_rom_end_reg_i_36_n_0,
      I1 => shifted_playlist10_out(3),
      I2 => voice_rom_end_reg_i_35_n_0,
      I3 => voice_rom_end_reg_i_32_n_0,
      I4 => shifted_playlist10_out(2),
      I5 => voice_rom_end_reg_i_21_n_0,
      O => voice_rom_begin1_carry_i_5_n_0
    );
voice_rom_begin1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => voice_rom_end_reg_i_37_n_0,
      I1 => voice_rom_end_reg_i_33_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_21_n_0,
      O => voice_rom_begin1_carry_i_6_n_0
    );
voice_rom_begin1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => voice_rom_end_reg_i_38_n_0,
      I1 => voice_rom_end_reg_i_34_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_21_n_0,
      O => voice_rom_begin1_carry_i_7_n_0
    );
\voice_rom_begin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => shifted_playlist10_out(2),
      I1 => \voice_rom_begin[2]_i_2_n_0\,
      I2 => \voice_rom_begin[2]_i_3_n_0\,
      I3 => \voice_rom_begin[4]_i_4_n_0\,
      I4 => \voice_rom_begin[4]_i_3_n_0\,
      I5 => \voice_rom_begin[4]_i_2_n_0\,
      O => \voice_rom_begin1__0\(0)
    );
\voice_rom_begin[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7777FFFF0FFF"
    )
        port map (
      I0 => number_mask(15),
      I1 => playlist_no_wire(12),
      I2 => number_mask(4),
      I3 => playlist_no_wire(4),
      I4 => shifted_playlist10_out(4),
      I5 => shifted_playlist10_out(3),
      O => \voice_rom_begin[2]_i_2_n_0\
    );
\voice_rom_begin[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323202323202020"
    )
        port map (
      I0 => \voice_rom_begin[2]_i_4_n_0\,
      I1 => shifted_playlist10_out(2),
      I2 => shifted_playlist10_out(3),
      I3 => shifted_playlist10_out(4),
      I4 => \voice_rom_begin[2]_i_5_n_0\,
      I5 => \voice_rom_begin[2]_i_6_n_0\,
      O => \voice_rom_begin[2]_i_3_n_0\
    );
\voice_rom_begin[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => number_mask(9),
      I1 => shifted_playlist10_out(4),
      I2 => playlist_no_wire(8),
      O => \voice_rom_begin[2]_i_4_n_0\
    );
\voice_rom_begin[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => number_mask(16),
      I1 => playlist_no_wire(16),
      O => \voice_rom_begin[2]_i_5_n_0\
    );
\voice_rom_begin[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => number_mask(1),
      I1 => playlist_no_wire(0),
      O => \voice_rom_begin[2]_i_6_n_0\
    );
\voice_rom_begin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin1(1),
      I1 => \voice_rom_begin1__0\(0),
      O => \voice_rom_begin[3]_i_1_n_0\
    );
\voice_rom_begin[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \voice_rom_begin[4]_i_2_n_0\,
      I1 => \voice_rom_begin[4]_i_3_n_0\,
      I2 => \voice_rom_begin[4]_i_4_n_0\,
      I3 => \voice_rom_begin[4]_i_5_n_0\,
      I4 => voice_rom_begin1(1),
      I5 => \voice_rom_begin[4]_i_6_n_0\,
      O => \voice_rom_begin[4]_i_1_n_0\
    );
\voice_rom_begin[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => shifted_playlist10_out(24),
      I1 => shifted_playlist10_out(20),
      I2 => shifted_playlist10_out(29),
      I3 => shifted_playlist10_out(7),
      O => \voice_rom_begin[4]_i_10_n_0\
    );
\voice_rom_begin[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => shifted_playlist10_out(4),
      I1 => number_mask(9),
      O => \voice_rom_begin[4]_i_11_n_0\
    );
\voice_rom_begin[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707F7F7F"
    )
        port map (
      I0 => number_mask(16),
      I1 => playlist_no_wire(16),
      I2 => shifted_playlist10_out(4),
      I3 => number_mask(1),
      I4 => playlist_no_wire(0),
      O => \voice_rom_begin[4]_i_12_n_0\
    );
\voice_rom_begin[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => shifted_playlist10_out(18),
      I1 => shifted_playlist10_out(31),
      I2 => shifted_playlist10_out(14),
      I3 => shifted_playlist10_out(19),
      I4 => \voice_rom_begin[4]_i_7_n_0\,
      O => \voice_rom_begin[4]_i_2_n_0\
    );
\voice_rom_begin[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => shifted_playlist10_out(15),
      I1 => shifted_playlist10_out(26),
      I2 => shifted_playlist10_out(5),
      I3 => shifted_playlist10_out(25),
      I4 => \voice_rom_begin[4]_i_8_n_0\,
      O => \voice_rom_begin[4]_i_3_n_0\
    );
\voice_rom_begin[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => shifted_playlist10_out(10),
      I1 => shifted_playlist10_out(17),
      I2 => shifted_playlist10_out(12),
      I3 => \voice_rom_begin[4]_i_9_n_0\,
      I4 => \voice_rom_begin[4]_i_10_n_0\,
      O => \voice_rom_begin[4]_i_4_n_0\
    );
\voice_rom_begin[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => \voice_rom_begin[2]_i_2_n_0\,
      I1 => shifted_playlist10_out(2),
      I2 => \voice_rom_begin[4]_i_11_n_0\,
      I3 => playlist_no_wire(8),
      I4 => shifted_playlist10_out(3),
      I5 => \voice_rom_begin[4]_i_12_n_0\,
      O => \voice_rom_begin[4]_i_5_n_0\
    );
\voice_rom_begin[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => voice_rom_begin0_carry_n_7,
      I1 => voice_rom_begin1(2),
      O => \voice_rom_begin[4]_i_6_n_0\
    );
\voice_rom_begin[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => shifted_playlist10_out(28),
      I1 => shifted_playlist10_out(9),
      I2 => shifted_playlist10_out(16),
      I3 => shifted_playlist10_out(13),
      O => \voice_rom_begin[4]_i_7_n_0\
    );
\voice_rom_begin[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => shifted_playlist10_out(30),
      I1 => shifted_playlist10_out(27),
      I2 => shifted_playlist10_out(23),
      I3 => shifted_playlist10_out(6),
      O => \voice_rom_begin[4]_i_8_n_0\
    );
\voice_rom_begin[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => shifted_playlist10_out(22),
      I1 => shifted_playlist10_out(11),
      I2 => shifted_playlist10_out(21),
      I3 => shifted_playlist10_out(8),
      O => \voice_rom_begin[4]_i_9_n_0\
    );
\voice_rom_begin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__0_n_5\,
      Q => voice_rom_begin(10),
      R => '0'
    );
\voice_rom_begin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__0_n_4\,
      Q => voice_rom_begin(11),
      R => '0'
    );
\voice_rom_begin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__1_n_7\,
      Q => voice_rom_begin(12),
      R => '0'
    );
\voice_rom_begin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__1_n_6\,
      Q => voice_rom_begin(13),
      R => '0'
    );
\voice_rom_begin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__1_n_5\,
      Q => voice_rom_begin(14),
      R => '0'
    );
\voice_rom_begin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__1_n_4\,
      Q => voice_rom_begin(15),
      R => '0'
    );
\voice_rom_begin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__2_n_7\,
      Q => voice_rom_begin(16),
      R => '0'
    );
\voice_rom_begin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__2_n_6\,
      Q => voice_rom_begin(17),
      R => '0'
    );
\voice_rom_begin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__2_n_5\,
      Q => voice_rom_begin(18),
      R => '0'
    );
\voice_rom_begin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__2_n_4\,
      Q => voice_rom_begin(19),
      R => '0'
    );
\voice_rom_begin_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__3_n_7\,
      Q => voice_rom_begin(20),
      R => '0'
    );
\voice_rom_begin_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__3_n_6\,
      Q => voice_rom_begin(21),
      R => '0'
    );
\voice_rom_begin_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__3_n_5\,
      Q => voice_rom_begin(22),
      R => '0'
    );
\voice_rom_begin_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__3_n_4\,
      Q => voice_rom_begin(23),
      R => '0'
    );
\voice_rom_begin_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__4_n_7\,
      Q => voice_rom_begin(24),
      R => '0'
    );
\voice_rom_begin_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__4_n_6\,
      Q => voice_rom_begin(25),
      R => '0'
    );
\voice_rom_begin_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__4_n_5\,
      Q => voice_rom_begin(26),
      R => '0'
    );
\voice_rom_begin_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__4_n_4\,
      Q => voice_rom_begin(27),
      R => '0'
    );
\voice_rom_begin_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__5_n_7\,
      Q => voice_rom_begin(28),
      R => '0'
    );
\voice_rom_begin_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__5_n_6\,
      Q => voice_rom_begin(29),
      R => '0'
    );
\voice_rom_begin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin1__0\(0),
      Q => voice_rom_begin(2),
      R => '0'
    );
\voice_rom_begin_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__5_n_5\,
      Q => voice_rom_begin(30),
      R => '0'
    );
\voice_rom_begin_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__5_n_4\,
      Q => voice_rom_begin(31),
      R => '0'
    );
\voice_rom_begin_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__6_n_7\,
      Q => voice_rom_begin(32),
      R => '0'
    );
\voice_rom_begin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin[3]_i_1_n_0\,
      Q => voice_rom_begin(3),
      R => '0'
    );
\voice_rom_begin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin[4]_i_1_n_0\,
      Q => voice_rom_begin(4),
      R => '0'
    );
\voice_rom_begin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry_n_6\,
      Q => voice_rom_begin(5),
      R => '0'
    );
\voice_rom_begin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry_n_5\,
      Q => voice_rom_begin(6),
      R => '0'
    );
\voice_rom_begin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry_n_4\,
      Q => voice_rom_begin(7),
      R => '0'
    );
\voice_rom_begin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__0_n_7\,
      Q => voice_rom_begin(8),
      R => '0'
    );
\voice_rom_begin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_8khz_reg_n_0,
      CE => shifted_playlist,
      D => \voice_rom_begin0__121_carry__0_n_6\,
      Q => voice_rom_begin(9),
      R => '0'
    );
voice_rom_end_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 20) => B"0000000000",
      A(19 downto 0) => A(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_voice_rom_end_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000010010010101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_voice_rom_end_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_voice_rom_end_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_voice_rom_end_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => shifted_playlist,
      CEP => '0',
      CLK => clk_8khz_reg_n_0,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_voice_rom_end_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_voice_rom_end_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_voice_rom_end_reg_P_UNCONNECTED(47 downto 33),
      P(32) => voice_rom_end_reg_n_73,
      P(31) => voice_rom_end_reg_n_74,
      P(30) => voice_rom_end_reg_n_75,
      P(29) => voice_rom_end_reg_n_76,
      P(28) => voice_rom_end_reg_n_77,
      P(27) => voice_rom_end_reg_n_78,
      P(26) => voice_rom_end_reg_n_79,
      P(25) => voice_rom_end_reg_n_80,
      P(24) => voice_rom_end_reg_n_81,
      P(23) => voice_rom_end_reg_n_82,
      P(22) => voice_rom_end_reg_n_83,
      P(21) => voice_rom_end_reg_n_84,
      P(20) => voice_rom_end_reg_n_85,
      P(19) => voice_rom_end_reg_n_86,
      P(18) => voice_rom_end_reg_n_87,
      P(17) => voice_rom_end_reg_n_88,
      P(16) => voice_rom_end_reg_n_89,
      P(15) => voice_rom_end_reg_n_90,
      P(14) => voice_rom_end_reg_n_91,
      P(13) => voice_rom_end_reg_n_92,
      P(12) => voice_rom_end_reg_n_93,
      P(11) => voice_rom_end_reg_n_94,
      P(10) => voice_rom_end_reg_n_95,
      P(9) => voice_rom_end_reg_n_96,
      P(8) => voice_rom_end_reg_n_97,
      P(7) => voice_rom_end_reg_n_98,
      P(6) => voice_rom_end_reg_n_99,
      P(5) => voice_rom_end_reg_n_100,
      P(4) => voice_rom_end_reg_n_101,
      P(3) => voice_rom_end_reg_n_102,
      P(2) => voice_rom_end_reg_n_103,
      P(1) => voice_rom_end_reg_n_104,
      P(0) => voice_rom_end_reg_n_105,
      PATTERNBDETECT => NLW_voice_rom_end_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_voice_rom_end_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_voice_rom_end_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_voice_rom_end_reg_UNDERFLOW_UNCONNECTED
    );
voice_rom_end_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => shifted_playlist10_out(4),
      I3 => shifted_playlist10_out(3),
      I4 => number_mask(16),
      I5 => playlist_no_wire(19),
      O => A(19)
    );
voice_rom_end_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404045404"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_29_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => playlist_no_wire(14),
      I4 => voice_rom_end_reg_i_28_n_0,
      I5 => shifted_playlist10_out(3),
      O => A(10)
    );
voice_rom_end_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404045404"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_30_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => playlist_no_wire(13),
      I4 => voice_rom_end_reg_i_28_n_0,
      I5 => shifted_playlist10_out(3),
      O => A(9)
    );
voice_rom_end_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101510101"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_31_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_28_n_0,
      I4 => playlist_no_wire(12),
      I5 => shifted_playlist10_out(3),
      O => A(8)
    );
voice_rom_end_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => voice_rom_end_reg_i_27_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_32_n_0,
      I3 => voice_rom_end_reg_i_21_n_0,
      O => A(7)
    );
voice_rom_end_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => voice_rom_end_reg_i_29_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_33_n_0,
      I3 => voice_rom_end_reg_i_21_n_0,
      O => A(6)
    );
voice_rom_end_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => voice_rom_end_reg_i_30_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_34_n_0,
      I3 => voice_rom_end_reg_i_21_n_0,
      O => A(5)
    );
voice_rom_end_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => voice_rom_end_reg_i_31_n_0,
      I1 => \voice_rom_begin[2]_i_2_n_0\,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_21_n_0,
      O => A(4)
    );
voice_rom_end_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515151000000"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_32_n_0,
      I3 => voice_rom_end_reg_i_35_n_0,
      I4 => shifted_playlist10_out(3),
      I5 => voice_rom_end_reg_i_36_n_0,
      O => A(3)
    );
voice_rom_end_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_33_n_0,
      I3 => voice_rom_end_reg_i_37_n_0,
      O => A(2)
    );
voice_rom_end_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => voice_rom_end_reg_i_34_n_0,
      I3 => voice_rom_end_reg_i_38_n_0,
      O => A(1)
    );
voice_rom_end_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => number_mask(16),
      I3 => playlist_no_wire(18),
      I4 => shifted_playlist10_out(4),
      I5 => shifted_playlist10_out(3),
      O => A(18)
    );
voice_rom_end_reg_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \voice_rom_begin1__0\(0),
      O => A(0)
    );
voice_rom_end_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => voice_rom_end_reg_i_39_n_0,
      I1 => shifted_playlist10_out(12),
      I2 => shifted_playlist10_out(17),
      I3 => shifted_playlist10_out(10),
      I4 => \voice_rom_begin[4]_i_3_n_0\,
      I5 => \voice_rom_begin[4]_i_2_n_0\,
      O => voice_rom_end_reg_i_21_n_0
    );
voice_rom_end_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => shifted_playlist10_out(4),
      I2 => number_mask(15),
      I3 => playlist_no_wire(15),
      O => voice_rom_end_reg_i_22_n_0
    );
voice_rom_end_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shifted_playlist10_out(4),
      I1 => shifted_playlist10_out(3),
      O => voice_rom_end_reg_i_23_n_0
    );
voice_rom_end_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => shifted_playlist10_out(4),
      I2 => number_mask(15),
      I3 => playlist_no_wire(14),
      O => voice_rom_end_reg_i_24_n_0
    );
voice_rom_end_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => shifted_playlist10_out(4),
      I2 => number_mask(15),
      I3 => playlist_no_wire(13),
      O => voice_rom_end_reg_i_25_n_0
    );
voice_rom_end_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => shifted_playlist10_out(3),
      I1 => playlist_no_wire(12),
      I2 => shifted_playlist10_out(4),
      I3 => number_mask(15),
      O => voice_rom_end_reg_i_26_n_0
    );
voice_rom_end_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F808080"
    )
        port map (
      I0 => playlist_no_wire(19),
      I1 => number_mask(16),
      I2 => shifted_playlist10_out(3),
      I3 => playlist_no_wire(11),
      I4 => number_mask(9),
      I5 => shifted_playlist10_out(4),
      O => voice_rom_end_reg_i_27_n_0
    );
voice_rom_end_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => shifted_playlist10_out(4),
      I1 => number_mask(15),
      O => voice_rom_end_reg_i_28_n_0
    );
voice_rom_end_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F808080"
    )
        port map (
      I0 => playlist_no_wire(18),
      I1 => number_mask(16),
      I2 => shifted_playlist10_out(3),
      I3 => playlist_no_wire(10),
      I4 => number_mask(9),
      I5 => shifted_playlist10_out(4),
      O => voice_rom_end_reg_i_29_n_0
    );
voice_rom_end_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => number_mask(16),
      I3 => playlist_no_wire(17),
      I4 => shifted_playlist10_out(4),
      I5 => shifted_playlist10_out(3),
      O => A(17)
    );
voice_rom_end_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F808080"
    )
        port map (
      I0 => playlist_no_wire(17),
      I1 => number_mask(16),
      I2 => shifted_playlist10_out(3),
      I3 => playlist_no_wire(9),
      I4 => number_mask(9),
      I5 => shifted_playlist10_out(4),
      O => voice_rom_end_reg_i_30_n_0
    );
voice_rom_end_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF07FFF7FFF7FFF7"
    )
        port map (
      I0 => number_mask(9),
      I1 => playlist_no_wire(8),
      I2 => shifted_playlist10_out(3),
      I3 => shifted_playlist10_out(4),
      I4 => playlist_no_wire(16),
      I5 => number_mask(16),
      O => voice_rom_end_reg_i_31_n_0
    );
voice_rom_end_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F008000800080"
    )
        port map (
      I0 => playlist_no_wire(15),
      I1 => number_mask(15),
      I2 => shifted_playlist10_out(3),
      I3 => shifted_playlist10_out(4),
      I4 => playlist_no_wire(7),
      I5 => number_mask(4),
      O => voice_rom_end_reg_i_32_n_0
    );
voice_rom_end_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F008000800080"
    )
        port map (
      I0 => playlist_no_wire(14),
      I1 => number_mask(15),
      I2 => shifted_playlist10_out(3),
      I3 => shifted_playlist10_out(4),
      I4 => playlist_no_wire(6),
      I5 => number_mask(4),
      O => voice_rom_end_reg_i_33_n_0
    );
voice_rom_end_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F008000800080"
    )
        port map (
      I0 => playlist_no_wire(13),
      I1 => number_mask(15),
      I2 => shifted_playlist10_out(3),
      I3 => shifted_playlist10_out(4),
      I4 => playlist_no_wire(5),
      I5 => number_mask(4),
      O => voice_rom_end_reg_i_34_n_0
    );
voice_rom_end_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => playlist_no_wire(11),
      I1 => number_mask(9),
      I2 => shifted_playlist10_out(4),
      O => voice_rom_end_reg_i_35_n_0
    );
voice_rom_end_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000F88"
    )
        port map (
      I0 => number_mask(1),
      I1 => playlist_no_wire(3),
      I2 => voice_rom_end_reg_i_40_n_0,
      I3 => shifted_playlist10_out(4),
      I4 => shifted_playlist10_out(3),
      I5 => shifted_playlist10_out(2),
      O => voice_rom_end_reg_i_36_n_0
    );
voice_rom_end_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
        port map (
      I0 => number_mask(1),
      I1 => playlist_no_wire(2),
      I2 => shifted_playlist10_out(4),
      I3 => shifted_playlist10_out(3),
      I4 => voice_rom_end_reg_i_41_n_0,
      O => voice_rom_end_reg_i_37_n_0
    );
voice_rom_end_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
        port map (
      I0 => number_mask(1),
      I1 => playlist_no_wire(1),
      I2 => shifted_playlist10_out(4),
      I3 => shifted_playlist10_out(3),
      I4 => voice_rom_end_reg_i_42_n_0,
      O => voice_rom_end_reg_i_38_n_0
    );
voice_rom_end_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => shifted_playlist10_out(7),
      I1 => shifted_playlist10_out(29),
      I2 => shifted_playlist10_out(20),
      I3 => shifted_playlist10_out(24),
      I4 => \voice_rom_begin[4]_i_9_n_0\,
      O => voice_rom_end_reg_i_39_n_0
    );
voice_rom_end_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => shifted_playlist10_out(2),
      I2 => number_mask(16),
      I3 => playlist_no_wire(16),
      I4 => shifted_playlist10_out(4),
      I5 => shifted_playlist10_out(3),
      O => A(16)
    );
voice_rom_end_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => number_mask(16),
      I1 => playlist_no_wire(19),
      O => voice_rom_end_reg_i_40_n_0
    );
voice_rom_end_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00880F00"
    )
        port map (
      I0 => playlist_no_wire(10),
      I1 => number_mask(9),
      I2 => voice_rom_end_reg_i_43_n_0,
      I3 => shifted_playlist10_out(4),
      I4 => shifted_playlist10_out(3),
      I5 => shifted_playlist10_out(2),
      O => voice_rom_end_reg_i_41_n_0
    );
voice_rom_end_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00880F00"
    )
        port map (
      I0 => playlist_no_wire(9),
      I1 => number_mask(9),
      I2 => voice_rom_end_reg_i_44_n_0,
      I3 => shifted_playlist10_out(4),
      I4 => shifted_playlist10_out(3),
      I5 => shifted_playlist10_out(2),
      O => voice_rom_end_reg_i_42_n_0
    );
voice_rom_end_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => number_mask(16),
      I1 => playlist_no_wire(18),
      O => voice_rom_end_reg_i_43_n_0
    );
voice_rom_end_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => number_mask(16),
      I1 => playlist_no_wire(17),
      O => voice_rom_end_reg_i_44_n_0
    );
voice_rom_end_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151010101010101"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_22_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => voice_rom_end_reg_i_23_n_0,
      I4 => number_mask(16),
      I5 => playlist_no_wire(19),
      O => A(15)
    );
voice_rom_end_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_24_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => number_mask(16),
      I4 => playlist_no_wire(18),
      I5 => voice_rom_end_reg_i_23_n_0,
      O => A(14)
    );
voice_rom_end_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_25_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => number_mask(16),
      I4 => playlist_no_wire(17),
      I5 => voice_rom_end_reg_i_23_n_0,
      O => A(13)
    );
voice_rom_end_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_26_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => number_mask(16),
      I4 => playlist_no_wire(16),
      I5 => voice_rom_end_reg_i_23_n_0,
      O => A(12)
    );
voice_rom_end_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404045404"
    )
        port map (
      I0 => voice_rom_end_reg_i_21_n_0,
      I1 => voice_rom_end_reg_i_27_n_0,
      I2 => shifted_playlist10_out(2),
      I3 => playlist_no_wire(15),
      I4 => voice_rom_end_reg_i_28_n_0,
      I5 => shifted_playlist10_out(3),
      O => A(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0_Nexys4fpga is
  port (
    AUD_PWM : out STD_LOGIC;
    playlist_no_wire : in STD_LOGIC_VECTOR ( 19 downto 0 );
    clk : in STD_LOGIC;
    sysreset : in STD_LOGIC;
    alarm_en_wire : in STD_LOGIC;
    alarm_beep_wire : in STD_LOGIC;
    aud_en_wire : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Nexys4fpga_0_Nexys4fpga : entity is "Nexys4fpga";
end Nexys4fpga_0_Nexys4fpga;

architecture STRUCTURE of Nexys4fpga_0_Nexys4fpga is
  signal AUD_PWM_alarm_wire : STD_LOGIC;
  signal audio_test_n_0 : STD_LOGIC;
  signal audio_test_n_1 : STD_LOGIC;
  signal audio_test_n_2 : STD_LOGIC;
  signal audio_test_n_3 : STD_LOGIC;
  signal audio_test_n_4 : STD_LOGIC;
  signal audio_test_n_5 : STD_LOGIC;
  signal audio_test_n_6 : STD_LOGIC;
  signal audio_test_n_7 : STD_LOGIC;
  signal nolabel_line62_n_1 : STD_LOGIC;
  signal nolabel_line62_n_2 : STD_LOGIC;
  signal nolabel_line62_n_3 : STD_LOGIC;
  signal nolabel_line62_n_4 : STD_LOGIC;
  signal nolabel_line62_n_5 : STD_LOGIC;
  signal nolabel_line62_n_6 : STD_LOGIC;
  signal nolabel_line62_n_7 : STD_LOGIC;
  signal nolabel_line62_n_8 : STD_LOGIC;
begin
audio_test: entity work.Nexys4fpga_0_my_audio
     port map (
      AUD_PWM => AUD_PWM,
      AUD_PWM_alarm_wire => AUD_PWM_alarm_wire,
      DI(3) => nolabel_line62_n_5,
      DI(2) => nolabel_line62_n_6,
      DI(1) => nolabel_line62_n_7,
      DI(0) => nolabel_line62_n_8,
      Q(7) => audio_test_n_0,
      Q(6) => audio_test_n_1,
      Q(5) => audio_test_n_2,
      Q(4) => audio_test_n_3,
      Q(3) => audio_test_n_4,
      Q(2) => audio_test_n_5,
      Q(1) => audio_test_n_6,
      Q(0) => audio_test_n_7,
      S(3) => nolabel_line62_n_1,
      S(2) => nolabel_line62_n_2,
      S(1) => nolabel_line62_n_3,
      S(0) => nolabel_line62_n_4,
      aud_en_wire => aud_en_wire,
      clk => clk,
      playlist_no_wire(19 downto 0) => playlist_no_wire(19 downto 0),
      sysreset => sysreset
    );
nolabel_line62: entity work.Nexys4fpga_0_alarm_ringer
     port map (
      AUD_PWM_alarm_wire => AUD_PWM_alarm_wire,
      DI(3) => nolabel_line62_n_5,
      DI(2) => nolabel_line62_n_6,
      DI(1) => nolabel_line62_n_7,
      DI(0) => nolabel_line62_n_8,
      Q(7) => audio_test_n_0,
      Q(6) => audio_test_n_1,
      Q(5) => audio_test_n_2,
      Q(4) => audio_test_n_3,
      Q(3) => audio_test_n_4,
      Q(2) => audio_test_n_5,
      Q(1) => audio_test_n_6,
      Q(0) => audio_test_n_7,
      S(3) => nolabel_line62_n_1,
      S(2) => nolabel_line62_n_2,
      S(1) => nolabel_line62_n_3,
      S(0) => nolabel_line62_n_4,
      alarm_beep_wire => alarm_beep_wire,
      alarm_en_wire => alarm_en_wire,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Nexys4fpga_0 is
  port (
    clk : in STD_LOGIC;
    sysreset : in STD_LOGIC;
    playlist_no_wire : in STD_LOGIC_VECTOR ( 19 downto 0 );
    alarm_beep_wire : in STD_LOGIC;
    alarm_en_wire : in STD_LOGIC;
    aud_en_wire : in STD_LOGIC;
    AUD_PWM : out STD_LOGIC;
    AUD_SD : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Nexys4fpga_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Nexys4fpga_0 : entity is "Nexys4fpga_0,Nexys4fpga,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Nexys4fpga_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Nexys4fpga_0 : entity is "Nexys4fpga,Vivado 2016.2";
end Nexys4fpga_0;

architecture STRUCTURE of Nexys4fpga_0 is
  signal \<const1>\ : STD_LOGIC;
begin
  AUD_SD <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.Nexys4fpga_0_Nexys4fpga
     port map (
      AUD_PWM => AUD_PWM,
      alarm_beep_wire => alarm_beep_wire,
      alarm_en_wire => alarm_en_wire,
      aud_en_wire => aud_en_wire,
      clk => clk,
      playlist_no_wire(19 downto 0) => playlist_no_wire(19 downto 0),
      sysreset => sysreset
    );
end STRUCTURE;
