INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:44:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 buffer25/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.630ns period=7.260ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.630ns period=7.260ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.260ns  (clk rise@7.260ns - clk rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.499ns (48.961%)  route 3.648ns (51.039%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.743 - 7.260 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2807, unset)         0.508     0.508    buffer25/clk
    SLICE_X22Y116        FDRE                                         r  buffer25/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer25/outs_reg[4]/Q
                         net (fo=5, routed)           0.295     1.035    buffer25/control/buffer25_outs[2]
    SLICE_X23Y116        LUT2 (Prop_lut2_I0_O)        0.122     1.157 r  buffer25/control/result0_i_3/O
                         net (fo=1, routed)           0.000     1.157    cmpi1/S[1]
    SLICE_X23Y116        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     1.439 r  cmpi1/result0/CO[2]
                         net (fo=17, routed)          0.307     1.747    buffer25/control/CO[0]
    SLICE_X22Y109        LUT6 (Prop_lut6_I2_O)        0.123     1.870 r  buffer25/control/dataReg[0]_i_2__3/O
                         net (fo=6, routed)           0.231     2.101    control_merge2/tehb/control/dataReg_reg[0]_0
    SLICE_X20Y109        LUT4 (Prop_lut4_I1_O)        0.043     2.144 f  control_merge2/tehb/control/transmitValue_i_2__19/O
                         net (fo=7, routed)           0.339     2.483    control_merge2/tehb/control/transmitValue_i_2__19_n_0
    SLICE_X21Y109        LUT4 (Prop_lut4_I2_O)        0.043     2.526 r  control_merge2/tehb/control/fullReg_i_2__11/O
                         net (fo=68, routed)          0.510     3.036    control_merge2/tehb/control/transmitValue_reg
    SLICE_X20Y115        LUT6 (Prop_lut6_I0_O)        0.043     3.079 r  control_merge2/tehb/control/Memory[0][16]_i_1/O
                         net (fo=5, routed)           0.306     3.385    buffer29/fifo/buffer21_outs[16]
    SLICE_X23Y115        LUT3 (Prop_lut3_I1_O)        0.050     3.435 r  buffer29/fifo/g0_b2__28_i_4/O
                         net (fo=3, routed)           0.509     3.944    buffer29/fifo/buffer29_outs[16]
    SLICE_X21Y110        LUT6 (Prop_lut6_I0_O)        0.126     4.070 r  buffer29/fifo/g0_b2__28_i_2/O
                         net (fo=12, routed)          0.455     4.526    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[17]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[17]_P[24])
                                                      2.392     6.918 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[24]
                         net (fo=2, routed)           0.694     7.612    mem_controller3/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][7]
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.043     7.655 r  mem_controller3/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.655    mulf1/operator/SignificandMultiplication/D[1]
    SLICE_X20Y105        FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.260     7.260 r  
                                                      0.000     7.260 r  clk (IN)
                         net (fo=2807, unset)         0.483     7.743    mulf1/operator/SignificandMultiplication/clk
    SLICE_X20Y105        FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/C
                         clock pessimism              0.000     7.743    
                         clock uncertainty           -0.035     7.707    
    SLICE_X20Y105        FDRE (Setup_fdre_C_D)        0.066     7.773    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  0.119    




