


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                               uC/OS-II
                       
    3 00000000         ;                                         The Real-Time 
                       Kernel
    4 00000000         ;
    5 00000000         ;                               (c) Copyright 1992-2006,
                        Micrium, Weston, FL
    6 00000000         ;                                          All Rights Re
                       served
    7 00000000         ;
    8 00000000         ;                                           Generic ARM 
                       Port
    9 00000000         ;
   10 00000000         ; File      : OS_CPU_A.ASM
   11 00000000         ; Version   : V2.86
   12 00000000         ; By        : Jean J. Labrosse
   13 00000000         ;
   14 00000000         ; For       : ARMv7M Cortex-M3
   15 00000000         ; Mode      : Thumb2
   16 00000000         ; Toolchain : RealView Development Suite
   17 00000000         ;             RealView Microcontroller Development Kit (
                       MDK)
   18 00000000         ;             ARM Developer Suite (ADS)
   19 00000000         ;             Keil uVision
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         
   22 00000000         ;*******************************************************
                       *************************************************
   23 00000000         ;                                           PUBLIC FUNCT
                       IONS
   24 00000000         ;*******************************************************
                       *************************************************
   25 00000000         
   26 00000000                 EXTERN           OSRunning   ; External referenc
                                                            es
   27 00000000                 EXTERN           OSPrioCur
   28 00000000                 EXTERN           OSPrioHighRdy
   29 00000000                 EXTERN           OSTCBCur
   30 00000000                 EXTERN           OSTCBHighRdy
   31 00000000                 EXTERN           OSIntNesting
   32 00000000                 EXTERN           OSIntExit
   33 00000000                 EXTERN           OSTaskSwHook
   34 00000000         
   35 00000000         
   36 00000000                 EXPORT           OS_CPU_SR_Save ; Functions decl
                                                            ared in this file
   37 00000000                 EXPORT           OS_CPU_SR_Restore
   38 00000000                 EXPORT           OSStartHighRdy
   39 00000000                 EXPORT           OSCtxSw
   40 00000000                 EXPORT           OSIntCtxSw
   41 00000000                 EXPORT           OSPendSV
   42 00000000         
   43 00000000         ;*******************************************************
                       *************************************************
   44 00000000         ;                                                EQUATES
                       



ARM Macro Assembler    Page 2 


   45 00000000         ;*******************************************************
                       *************************************************
   46 00000000         
   47 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register
   48 00000000         ;NVIC_SYSPRI2    EQU     0xE000ED20                     
                                ; System priority register (2)
   49 00000000 E000ED22 
                       NVIC_SYSPRI2
                               EQU              0xE000ED22  ; System priority r
                                                            egister (yan).
   50 00000000         ;NVIC_PENDSV_PRI EQU     0x00   ; 0xFF00                
                                ; PendSV priority value (highest)
   51 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (LOWEST yan).
   52 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception
   53 00000000         
   54 00000000         ;*******************************************************
                       *************************************************
   55 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   56 00000000         ;*******************************************************
                       *************************************************
   57 00000000         
   58 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   59 00000000                 THUMB
   60 00000000                 REQUIRE8
   61 00000000                 PRESERVE8
   62 00000000         
   63 00000000         ;*******************************************************
                       **************************************************
   64 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   65 00000000         ;
   66 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   67 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   68 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   69 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   70 00000000         ;              into the CPU's status register.
   71 00000000         ;
   72 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   73 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   74 00000000         ;
   75 00000000         ;
   76 00000000         ; Note(s)    : 1) These functions are used in general li
                       ke this:



ARM Macro Assembler    Page 3 


   77 00000000         ;
   78 00000000         ;                 void Task (void *p_arg)
   79 00000000         ;                 {
   80 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   81 00000000         ;                     OS_CPU_SR  cpu_sr;
   82 00000000         ;                 #endif
   83 00000000         ;
   84 00000000         ;                          :
   85 00000000         ;                          :
   86 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   87 00000000         ;                          :
   88 00000000         ;                          :
   89 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */
   90 00000000         ;                          :
   91 00000000         ;                          :
   92 00000000         ;                 }
   93 00000000         ;
   94 00000000         ;              2) OS_CPU_SaveSR() is implemented as reco
                       mmended by Atmel's application note:
   95 00000000         ;
   96 00000000         ;            (N/A for Cortex-M3)    "Disabling Interrupt
                       s at Processor Level"
   97 00000000         ;*******************************************************
                       **************************************************
   98 00000000         ;º¯Êý·µ»ØÖµ´æ´¢ÔÚR0ÖÐ
   99 00000000         OS_CPU_SR_Save
  100 00000000 F3EF 8010       MRS              R0, PRIMASK ;±£´æÈ«¾ÖÖÐ¶Ï±êÖ¾  
                                                            ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
  101 00000004 B672            CPSID            I           ;¹ØÖÐ¶Ï
  102 00000006 4770            BX               LR
  103 00000008         ;Í¨¹ýR0´«µÝ²ÎÊý
  104 00000008         OS_CPU_SR_Restore
  105 00000008 F380 8810       MSR              PRIMASK, R0 ;»Ö¸´È«¾ÖÖÐ¶Ï±êÖ¾
  106 0000000C 4770            BX               LR
  107 0000000E         
  108 0000000E         
  109 0000000E         ;*******************************************************
                       **************************************************
  110 0000000E         ;                                          START MULTITA
                       SKING
  111 0000000E         ;                                       void OSStartHigh
                       Rdy(void)
  112 0000000E         ;
  113 0000000E         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
  114 0000000E         ;              the first task to start.
  115 0000000E         ;
  116 0000000E         ;           2) OSStartHighRdy() MUST:
  117 0000000E         ;              a) Setup PendSV exception priority to low
                       est;
  118 0000000E         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;
  119 0000000E         ;              c) Set OSRunning to TRUE;
  120 0000000E         ;              d) Trigger PendSV exception;



ARM Macro Assembler    Page 4 


  121 0000000E         ;              e) Enable interrupts (tasks will run with
                        interrupts enabled).
  122 0000000E         ;*******************************************************
                       **************************************************
  123 0000000E         
  124 0000000E         OSStartHighRdy
  125 0000000E 4824            LDR              R0, =NVIC_SYSPRI2 ; Set the Pen
                                                            dSV exception prior
                                                            ity
  126 00000010 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
  127 00000014 7001            STRB             R1, [R0]
  128 00000016         
  129 00000016         
  130 00000016 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
  131 00000018 F380 8809       MSR              PSP, R0
  132 0000001C         
  133 0000001C 481D            LDR              R0, __OS_Running 
                                                            ; OSRunning = TRUE
  134 0000001E 2101            MOVS             R1, #1
  135 00000020 7001            STRB             R1, [R0]
  136 00000022         
  137 00000022 4820            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  138 00000024 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  139 00000028 6001            STR              R1, [R0]
  140 0000002A         
  141 0000002A B662            CPSIE            I           ;¿ª×ÜÖÐ¶Ï          
                                                                               
                                                                      ; Enable 
                                                            interrupts at proce
                                                            ssor level  
  142 0000002C         
  143 0000002C         OSStartHang
  144 0000002C E7FE            B                OSStartHang ; Should never get 
                                                            here
  145 0000002E         
  146 0000002E         
  147 0000002E         ;*******************************************************
                       **************************************************
  148 0000002E         ;                               PERFORM A CONTEXT SWITCH
                        (From task level)
  149 0000002E         ;                                           void OSCtxSw
                       (void)
  150 0000002E         ;
  151 0000002E         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  152 0000002E         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  153 0000002E         ;*******************************************************
                       **************************************************
  154 0000002E         
  155 0000002E         OSCtxSw                              ;ÐüÆðPSVÒì³£
  156 0000002E         ;PUSH    {R0, R1} ;×Ô¼ºÌí¼ÓµÄ´úÂë
  157 0000002E 481D            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 



ARM Macro Assembler    Page 5 


                                                            (causes context swi
                                                            tch)
  158 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  159 00000034 6001            STR              R1, [R0]
  160 00000036         ;POP     {R0, R1} ;×Ô¼ºÌí¼ÓµÄ´úÂë
  161 00000036 4770            BX               LR
  162 00000038         
  163 00000038         ;*******************************************************
                       **************************************************
  164 00000038         ;                             PERFORM A CONTEXT SWITCH (
                       From interrupt level)
  165 00000038         ;                                         void OSIntCtxS
                       w(void)
  166 00000038         ;
  167 00000038         ; Notes:    1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  168 00000038         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  169 00000038         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  170 00000038         ;*******************************************************
                       **************************************************
  171 00000038         
  172 00000038         OSIntCtxSw                           ;ÐüÆðPSVÒì³£
  173 00000038         ;PUSH    {R0, R1} ;×Ô¼ºÌí¼ÓµÄ´úÂë
  174 00000038 481A            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  175 0000003A F04F 5180       LDR              R1, =NVIC_PENDSVSET
  176 0000003E 6001            STR              R1, [R0]
  177 00000040         ;POP     {R0, R1} ;×Ô¼ºÌí¼ÓµÄ´úÂë
  178 00000040 4770            BX               LR
  179 00000042         
  180 00000042         ;*******************************************************
                       **************************************************
  181 00000042         ;                                         HANDLE PendSV 
                       EXCEPTION
  182 00000042         ;                                            void OSPend
                       SV(void)
  183 00000042         ;
  184 00000042         ; Note(s) : 1) OSPendSV is used to cause a context switc
                       h.  This is a recommended method for performing
  185 00000042         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  186 00000042         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  187 00000042         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  188 00000042         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  189 00000042         ;              a thread or occurs due to an interrupt or
                        exception.
  190 00000042         ;
  191 00000042         ;           2) Pseudo-code is:
  192 00000042         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  193 00000042         ;              b) Save remaining regs r4-r11 on process 
                       stack;



ARM Macro Assembler    Page 6 


  194 00000042         ;              c) Save the process SP in its TCB, OSTCBC
                       ur->OSTCBStkPtr = SP;
  195 00000042         ;              d) Call OSTaskSwHook();
  196 00000042         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  197 00000042         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;
  198 00000042         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  199 00000042         ;              h) Restore R4-R11 from new process stack;
                       
  200 00000042         ;              i) Perform exception return which will re
                       store remaining context.
  201 00000042         ;
  202 00000042         ;           3) On entry into OSPendSV handler:
  203 00000042         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  204 00000042         ;                 xPSR, PC, LR, R12, R0-R3
  205 00000042         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  206 00000042         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  207 00000042         ;              d) OSTCBCur      points to the OS_TCB of 
                       the task to suspend
  208 00000042         ;                 OSTCBHighRdy  points to the OS_TCB of 
                       the task to resume
  209 00000042         ;
  210 00000042         ;           4) Since OSPendSV is set to lowest priority 
                       in the system (by OSStartHighRdy() above), we
  211 00000042         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  212 00000042         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  213 00000042         ;*******************************************************
                       **************************************************
  214 00000042         ;Cortex-M3½øÈëÒì³£·þÎñÀý³ÌÊ±,×Ô¶¯Ñ¹Õ»ÁËR0-R3,R12,LR(R14,
                       Á¬½Ó¼Ä´æÆ÷),PSR(³ÌÐò×´Ì¬¼Ä´æÆ÷)ºÍPC(R15).²¢ÇÒÔÚ·µ»ØÊ±×Ô¶
                       ¯µ¯³ö
  215 00000042         OSPendSV
  216 00000042         ;MRS     R3, PRIMASK  ;             
  217 00000042         ;CPSID   I   ;
  218 00000042 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  219 00000046 B128            CBZ              R0, OSPendSV_nosave ; skip regi
                                                            ster save the first
                                                             time
  220 00000048         
  221 00000048 3820            SUBS             R0, R0, #0x20 ; save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
  222 0000004A E880 0FF0       STM              R0, {R4-R11}
  223 0000004E         
  224 0000004E 4912            LDR              R1, __OS_TCBCur ; OSTCBCur->OST
                                                            CBStkPtr = SP;
  225 00000050 6809            LDR              R1, [R1]
  226 00000052 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  227 00000054         



ARM Macro Assembler    Page 7 


  228 00000054         ; at this point, entire context of process has been save
                       d
  229 00000054         OSPendSV_nosave
  230 00000054 B500            PUSH             {R14}       ; need to save LR e
                                                            xc_return value
  231 00000056 480A            LDR              R0, __OS_TaskSwHook 
                                                            ; OSTaskSwHook();
  232 00000058 4780            BLX              R0
  233 0000005A F85D EB04       POP              {R14}
  234 0000005E         
  235 0000005E 480B            LDR              R0, __OS_PrioCur ; OSPrioCur = 
                                                            OSPrioHighRdy;
  236 00000060 490B            LDR              R1, __OS_PrioHighRdy
  237 00000062 780A            LDRB             R2, [R1]
  238 00000064 7002            STRB             R2, [R0]
  239 00000066         
  240 00000066 480C            LDR              R0, __OS_TCBCur ; OSTCBCur  = O
                                                            STCBHighRdy;
  241 00000068 490C            LDR              R1, __OS_TCBHighRdy
  242 0000006A 680A            LDR              R2, [R1]
  243 0000006C 6002            STR              R2, [R0]
  244 0000006E         
  245 0000006E 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  246 00000070 E890 0FF0       LDM              R0, {R4-R11} ; restore r4-11 fr
                                                            om new process stac
                                                            k
  247 00000074 3020            ADDS             R0, R0, #0x20
  248 00000076 F380 8809       MSR              PSP, R0     ; load PSP with new
                                                             process SP
  249 0000007A F04E 0E04       ORR              LR, LR, #0x04 ; ensure exceptio
                                                            n return uses proce
                                                            ss stack
  250 0000007E         ;MSR     PRIMASK, R3  ;
  251 0000007E 4770            BX               LR          ; exception return 
                                                            will restore remain
                                                            ing context
  252 00000080         
  253 00000080         
  254 00000080         ;*******************************************************
                       **************************************************
  255 00000080         ;                                     POINTERS TO VARIAB
                       LES
  256 00000080         ;*******************************************************
                       **************************************************
  257 00000080         
  258 00000080         __OS_TaskSwHook
  259 00000080 00000000        DCD              OSTaskSwHook
  260 00000084         
  261 00000084         __OS_IntExit
  262 00000084 00000000        DCD              OSIntExit
  263 00000088         
  264 00000088         __OS_IntNesting
  265 00000088 00000000        DCD              OSIntNesting
  266 0000008C         
  267 0000008C         __OS_PrioCur
  268 0000008C 00000000        DCD              OSPrioCur
  269 00000090         



ARM Macro Assembler    Page 8 


  270 00000090         __OS_PrioHighRdy
  271 00000090 00000000        DCD              OSPrioHighRdy
  272 00000094         
  273 00000094         __OS_Running
  274 00000094 00000000        DCD              OSRunning
  275 00000098         
  276 00000098         __OS_TCBCur
  277 00000098 00000000        DCD              OSTCBCur
  278 0000009C         
  279 0000009C         __OS_TCBHighRdy
  280 0000009C 00000000        DCD              OSTCBHighRdy
  281 000000A0         
  282 000000A0                 END
              E000ED22 
              E000ED04 
Command Line: --debug --dwarf2 --xref --cpu=Cortex-M3 --apcs=interwork/interwor
k -o.\uCOSDemo_0x40000\os_cpu_a.o -IH:\Kei\ARM\CMSIS\Include -IH:\Kei\ARM\INC\S
T\STM32F10x --list=.\uCOSDemo_0x40000\os_cpu_a.lst .\Source\uCOS-II\Ports\os_cp
u_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 58 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      None
Comment: .text unused
OSCtxSw 0000002E

Symbol: OSCtxSw
   Definitions
      At line 155 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 39 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 00000038

Symbol: OSIntCtxSw
   Definitions
      At line 172 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 40 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSPendSV 00000042

Symbol: OSPendSV
   Definitions
      At line 215 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 41 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSPendSV used once
OSPendSV_nosave 00000054

Symbol: OSPendSV_nosave
   Definitions
      At line 229 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 219 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSPendSV_nosave used once
OSStartHang 0000002C

Symbol: OSStartHang
   Definitions
      At line 143 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 144 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSStartHang used once
OSStartHighRdy 0000000E

Symbol: OSStartHighRdy
   Definitions
      At line 124 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 38 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 104 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 37 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 99 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 36 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
__OS_IntExit 00000084

Symbol: __OS_IntExit
   Definitions
      At line 261 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      None
Comment: __OS_IntExit unused
__OS_IntNesting 00000088

Symbol: __OS_IntNesting
   Definitions
      At line 264 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      None
Comment: __OS_IntNesting unused
__OS_PrioCur 0000008C

Symbol: __OS_PrioCur
   Definitions
      At line 267 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 235 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: __OS_PrioCur used once
__OS_PrioHighRdy 00000090

Symbol: __OS_PrioHighRdy
   Definitions
      At line 270 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 236 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: __OS_PrioHighRdy used once
__OS_Running 00000094

Symbol: __OS_Running
   Definitions
      At line 273 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 133 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: __OS_Running used once
__OS_TCBCur 00000098

Symbol: __OS_TCBCur
   Definitions
      At line 276 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 224 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
      At line 240 in file .\Source\uCOS-II\Ports\os_cpu_a.asm

__OS_TCBHighRdy 0000009C

Symbol: __OS_TCBHighRdy
   Definitions
      At line 279 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 241 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: __OS_TCBHighRdy used once
__OS_TaskSwHook 00000080

Symbol: __OS_TaskSwHook
   Definitions
      At line 258 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 231 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: __OS_TaskSwHook used once
17 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 47 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 137 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
      At line 157 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
      At line 174 in file .\Source\uCOS-II\Ports\os_cpu_a.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 52 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 138 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
      At line 158 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
      At line 175 in file .\Source\uCOS-II\Ports\os_cpu_a.asm

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 51 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 126 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED22

Symbol: NVIC_SYSPRI2
   Definitions
      At line 49 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 125 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: NVIC_SYSPRI2 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 32 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 262 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSIntExit used once
OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 31 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 265 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSIntNesting used once
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 27 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 268 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 28 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 271 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 26 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 274 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 29 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 277 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSTCBCur used once
OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 30 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 280 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSTCBHighRdy used once
OSTaskSwHook 00000000

Symbol: OSTaskSwHook



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

   Definitions
      At line 33 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 259 in file .\Source\uCOS-II\Ports\os_cpu_a.asm
Comment: OSTaskSwHook used once
8 symbols
361 symbols in table
