/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.14
Hash     : 43b7751
Date     : Jun 23 2024
Type     : Engineering
Log Time   : Mon Jun 24 06:11:32 2024 GMT

[ 11:11:32 ] Analysis has started
[ 11:11:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/analysis/FullAdder32_analyzer.cmd
[ 11:11:32 ] Duration: 77 ms. Max utilization: 44 MB
[ 11:11:32 ] Synthesize has started
[ 11:11:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/yosys -s FullAdder32.ys -l FullAdder32_synth.log
[ 11:11:47 ] Duration: 15282 ms. Max utilization: 64 MB
[ 11:11:47 ] Packing has started
[ 11:11:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --pack
[ 11:12:01 ] Duration: 14229 ms. Max utilization: 1080 MB
[ 11:12:01 ] Placement has started
[ 11:12:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --pcf FullAdder32_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --output FullAdder32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/config.json
[ 11:12:02 ] Duration: 267 ms. Max utilization: 236 MB
