
Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	20
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	6	##ADDR##	procdefn	0	#HEAD#	#TAIL#	158
	7	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	8	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	9	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	10	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	11	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	12	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	13	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	14	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	15	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	16	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	17	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	18	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	19	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	20	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	21	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	22	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	29
	23	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	30
	24	##ADDR##	portscop	0	#HEAD#	#TAIL#	32
	25	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	26	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	27	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	28	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	29	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	30	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	31	##ADDR##	procdefn	0	#HEAD#	#TAIL#	137
	32	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	33	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	34	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	35	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	36	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	37	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	38	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	39	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	40	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	41	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	42	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	43	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	44	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	45	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	46	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	47	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	48	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	49	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	50	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	51	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	52	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	53	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	54	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	55	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	56	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	57	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	58	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	59	##ADDR##	footprnt	0	#HEAD#	#TAIL#	398
	60	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	61	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	62	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	63	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	64	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	65	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	66	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	67	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	68	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	69	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	70	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	71	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	72	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	73	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	74	##ADDR##	procdefn	0	#HEAD#	#TAIL#	205
	75	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	76	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	77	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	78	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	79	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	80	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	81	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	30
	82	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	83	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	84	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	85	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	86	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	87	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	88	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	89	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	90	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	91	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	92	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	93	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	94	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	95	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	96	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	97	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	98	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	99	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	100	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	101	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	102	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	103	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	104	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	105	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	106	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	107	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	108	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	109	##ADDR##	footprnt	0	#HEAD#	#TAIL#	563
	110	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	111	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	112	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	28
	113	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	114	##ADDR##	footprnt	0	#HEAD#	#TAIL#	563
	115	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	116	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	28
	117	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	118	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	119	##ADDR##	footprnt	0	#HEAD#	#TAIL#	563
	120	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	121	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	28
	122	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	123	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	124	##ADDR##	procdefn	0	#HEAD#	#TAIL#	222
	125	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	126	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	127	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	128	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	129	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	130	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	131	##ADDR##	procplch	0	#HEAD#	#TAIL#	27
	132	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	133	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	134	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	135	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	136	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	137	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	138	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	139	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	140	##ADDR##	procplch	0	#HEAD#	#TAIL#	27
	141	##ADDR##	portscop	0	#HEAD#	#TAIL#	24
	142	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	143	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	144	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	145	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	146	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	147	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	148	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	149	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	150	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	151	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	152	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	153	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	154	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	155	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	156	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	157	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	158	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	159	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	160	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	161	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	162	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	163	##ADDR##	proctpcp	0	#HEAD#	#TAIL#	16
	164	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	165	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	166	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	167	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	20
	168	##ADDR##	apimvref	0	#HEAD#	#TAIL#	17
	169	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	170	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	171	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	172	##ADDR##	condscop	0	#HEAD#	#TAIL#	36
	173	##ADDR##	pireltex	0	#HEAD#	#TAIL#	21
	174	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	175	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	176	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	177	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	178	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	20
	179	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	180	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	181	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	182	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	183	##ADDR##	proctpcp	0	#HEAD#	#TAIL#	16
	184	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	185	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	186	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	187	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	188	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	189	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	190	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	191	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	192	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	193	##ADDR##	prcprtcn	0	#HEAD#	#TAIL#	28
	194	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	195	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	196	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	197	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	198	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	199	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	200	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	201	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	202	##ADDR##	footprnt	0	#HEAD#	#TAIL#	681
	203	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	204	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	205	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	28
	206	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	207	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	208	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1413
	209	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	210	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	211	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	32
	212	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	213	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	214	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	215	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	216	##ADDR##	footprnt	0	#HEAD#	#TAIL#	2037
	217	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	218	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	219	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	36
	220	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	221	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	222	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	223	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	224	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	225	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	226	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	227	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	228	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	229	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	230	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	231	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	232	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	233	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	234	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	235	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	236	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	237	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	20
	238	##ADDR##	proctpcp	0	#HEAD#	#TAIL#	16
	239	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	240	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	241	##ADDR##	apimvref	0	#HEAD#	#TAIL#	25
	242	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	243	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	244	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	245	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1324
	246	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	247	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  3 instantiation-collections
  0 sub-namespaces
  4 definitions
  0 typedefs
  Definitions:
    cmos_source_e = process-definition (defined) cmos_source_e<
      pint<> M
      ><
      pint<> N
      pint<> D[0..N-1]
      >(
        bool<> !GND
        bool<> !Vdd
        e1of<cmos_source_e::M> R
        bool<> _Reset
        bool<> Reset
      )
      In definition "cmos_source_e", we have: {
      Parameters:
        D = pint<> cmos_source_e::D^1
        M = pint<> cmos_source_e::M
        N = pint<> cmos_source_e::N
      Instances:
        !GND = bool<> cmos_source_e::!GND
        !Vdd = bool<> cmos_source_e::!Vdd
        R = e1of<cmos_source_e::M> cmos_source_e::R
        Reset = bool<> cmos_source_e::Reset
        _Reset = bool<> cmos_source_e::_Reset
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          e1of<cmos_source_e::M> R
          bool<> _Reset
          bool<> Reset
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
      }

    e1of = process-definition (defined) e1of<
      pint<> R
      >(
        bool<> !GND
        bool<> !Vdd
        bool<> d[0..R-1]
        bool<> e
      )
      In definition "e1of", we have: {
      Parameters:
        R = pint<> e1of::R
      Instances:
        !GND = bool<> e1of::!GND
        !Vdd = bool<> e1of::!Vdd
        d = bool<> e1of::d^1
        e = bool<> e1of::e
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> d[0..R-1]
          bool<> e
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
      footprint collection: {
        <3> {
          !GND = bool^0 = e1of<3>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = e1of<3>::!Vdd (2) @[ supply_high port-alias ] 
          R = pint^0 value: 3
          d = bool^1
            {
              [0] = e1of<3>::d[0] (4) @[ port-alias ] 
              [1] = e1of<3>::d[1] (5) @[ port-alias ] 
              [2] = e1of<3>::d[2] (6) @[ port-alias ] 
            }
          e = bool^0 = e1of<3>::e (3) @[ port-alias ] 
          Created state:
          bool instance pool: (6 ports, 0 local, 0 mapped)
          1	e1of<3>::!GND @[ supply_low port-alias ]	
          2	e1of<3>::!Vdd @[ supply_high port-alias ]	
          3	e1of<3>::e @[ port-alias ]	
          4	e1of<3>::d[0] @[ port-alias ]	
          5	e1of<3>::d[1] @[ port-alias ]	
          6	e1of<3>::d[2] @[ port-alias ]	
        }
      }
      }

    source_e = process-definition (defined) source_e<
      pint<> M
      ><
      pint<> N
      pint<> d[0..N-1]
      >(
        bool<> !GND
        bool<> !Vdd
        e1of<source_e::M> rr
        bool<> _Reset
      )
      In definition "source_e", we have: {
      Parameters:
        M = pint<> source_e::M
        N = pint<> source_e::N
        d = pint<> source_e::d^1
      Instances:
        !GND = bool<> source_e::!GND
        !Vdd = bool<> source_e::!Vdd
        _Reset = bool<> source_e::_Reset
        rr = e1of<source_e::M> source_e::rr
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          e1of<source_e::M> rr
          bool<> _Reset
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
      footprint collection: {
        <3, 1, {0}> {
          !GND = bool^0 = source_e<3, 1, {0}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = source_e<3, 1, {0}>::!Vdd (2) @[ supply_high port-alias ] 
          M = pint^0 value: 3
          N = pint^0 value: 1
          _Reset = bool^0 = source_e<3, 1, {0}>::_Reset (7) @[ port-alias ] 
          d = pint^1
            unrolled index-value pairs: {
              0 = 0
            }
          rr = process e1of<3>^0 = source_e<3, 1, {0}>::rr (1) @[ port-alias ] (
            !GND = bool^0 = source_e<3, 1, {0}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = source_e<3, 1, {0}>::!Vdd (2) @[ supply_high port-alias ] 
            d = bool^1
              {
                [0] = source_e<3, 1, {0}>::rr.d[0] (3) @[ port-alias ] 
                [1] = source_e<3, 1, {0}>::rr.d[1] (4) @[ port-alias ] 
                [2] = source_e<3, 1, {0}>::rr.d[2] (5) @[ port-alias ] 
              }
            e = bool^0 = source_e<3, 1, {0}>::rr.e (6) @[ port-alias ] 
          )
          Created state:
          process instance pool: (1 ports, 0 local, 0 mapped)
          1	source_e<3, 1, {0}>::rr @[ port-alias ]	e1of<3>
            bool: 1,2,6,3,4,5
          bool instance pool: (7 ports, 0 local, 0 mapped)
          1	source_e<3, 1, {0}>::!GND @[ supply_low port-alias ]	
          2	source_e<3, 1, {0}>::!Vdd @[ supply_high port-alias ]	
          3	source_e<3, 1, {0}>::rr.d[0] @[ port-alias ]	
          4	source_e<3, 1, {0}>::rr.d[1] @[ port-alias ]	
          5	source_e<3, 1, {0}>::rr.d[2] @[ port-alias ]	
          6	source_e<3, 1, {0}>::rr.e @[ port-alias ]	
          7	source_e<3, 1, {0}>::_Reset @[ port-alias ]	
          bool port aliases:
          1: source_e<3, 1, {0}>::rr.!GND = source_e<3, 1, {0}>::!GND @[ supply_low port-alias ]
          2: source_e<3, 1, {0}>::rr.!Vdd = source_e<3, 1, {0}>::!Vdd @[ supply_high port-alias ]
        }
        <3, 1, {1}> {
          !GND = bool^0 = source_e<3, 1, {1}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = source_e<3, 1, {1}>::!Vdd (2) @[ supply_high port-alias ] 
          M = pint^0 value: 3
          N = pint^0 value: 1
          _Reset = bool^0 = source_e<3, 1, {1}>::_Reset (7) @[ port-alias ] 
          d = pint^1
            unrolled index-value pairs: {
              0 = 1
            }
          rr = process e1of<3>^0 = source_e<3, 1, {1}>::rr (1) @[ port-alias ] (
            !GND = bool^0 = source_e<3, 1, {1}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = source_e<3, 1, {1}>::!Vdd (2) @[ supply_high port-alias ] 
            d = bool^1
              {
                [0] = source_e<3, 1, {1}>::rr.d[0] (3) @[ port-alias ] 
                [1] = source_e<3, 1, {1}>::rr.d[1] (4) @[ port-alias ] 
                [2] = source_e<3, 1, {1}>::rr.d[2] (5) @[ port-alias ] 
              }
            e = bool^0 = source_e<3, 1, {1}>::rr.e (6) @[ port-alias ] 
          )
          Created state:
          process instance pool: (1 ports, 0 local, 0 mapped)
          1	source_e<3, 1, {1}>::rr @[ port-alias ]	e1of<3>
            bool: 1,2,6,3,4,5
          bool instance pool: (7 ports, 0 local, 0 mapped)
          1	source_e<3, 1, {1}>::!GND @[ supply_low port-alias ]	
          2	source_e<3, 1, {1}>::!Vdd @[ supply_high port-alias ]	
          3	source_e<3, 1, {1}>::rr.d[0] @[ port-alias ]	
          4	source_e<3, 1, {1}>::rr.d[1] @[ port-alias ]	
          5	source_e<3, 1, {1}>::rr.d[2] @[ port-alias ]	
          6	source_e<3, 1, {1}>::rr.e @[ port-alias ]	
          7	source_e<3, 1, {1}>::_Reset @[ port-alias ]	
          bool port aliases:
          1: source_e<3, 1, {1}>::rr.!GND = source_e<3, 1, {1}>::!GND @[ supply_low port-alias ]
          2: source_e<3, 1, {1}>::rr.!Vdd = source_e<3, 1, {1}>::!Vdd @[ supply_high port-alias ]
        }
        <3, 1, {2}> {
          !GND = bool^0 = source_e<3, 1, {2}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = source_e<3, 1, {2}>::!Vdd (2) @[ supply_high port-alias ] 
          M = pint^0 value: 3
          N = pint^0 value: 1
          _Reset = bool^0 = source_e<3, 1, {2}>::_Reset (7) @[ port-alias ] 
          d = pint^1
            unrolled index-value pairs: {
              0 = 2
            }
          rr = process e1of<3>^0 = source_e<3, 1, {2}>::rr (1) @[ port-alias ] (
            !GND = bool^0 = source_e<3, 1, {2}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = source_e<3, 1, {2}>::!Vdd (2) @[ supply_high port-alias ] 
            d = bool^1
              {
                [0] = source_e<3, 1, {2}>::rr.d[0] (3) @[ port-alias ] 
                [1] = source_e<3, 1, {2}>::rr.d[1] (4) @[ port-alias ] 
                [2] = source_e<3, 1, {2}>::rr.d[2] (5) @[ port-alias ] 
              }
            e = bool^0 = source_e<3, 1, {2}>::rr.e (6) @[ port-alias ] 
          )
          Created state:
          process instance pool: (1 ports, 0 local, 0 mapped)
          1	source_e<3, 1, {2}>::rr @[ port-alias ]	e1of<3>
            bool: 1,2,6,3,4,5
          bool instance pool: (7 ports, 0 local, 0 mapped)
          1	source_e<3, 1, {2}>::!GND @[ supply_low port-alias ]	
          2	source_e<3, 1, {2}>::!Vdd @[ supply_high port-alias ]	
          3	source_e<3, 1, {2}>::rr.d[0] @[ port-alias ]	
          4	source_e<3, 1, {2}>::rr.d[1] @[ port-alias ]	
          5	source_e<3, 1, {2}>::rr.d[2] @[ port-alias ]	
          6	source_e<3, 1, {2}>::rr.e @[ port-alias ]	
          7	source_e<3, 1, {2}>::_Reset @[ port-alias ]	
          bool port aliases:
          1: source_e<3, 1, {2}>::rr.!GND = source_e<3, 1, {2}>::!GND @[ supply_low port-alias ]
          2: source_e<3, 1, {2}>::rr.!Vdd = source_e<3, 1, {2}>::!Vdd @[ supply_high port-alias ]
        }
      }
      }

    source_pack_port_test = process-definition (defined) source_pack_port_test<
      pint<> M
      pint<> N
      ><
      pint<> d[0..N-1]
      >(
        bool<> !GND
        bool<> !Vdd
        source_e<source_pack_port_test::M> Src[0..N-1]
      )
      In definition "source_pack_port_test", we have: {
      Parameters:
        M = pint<> source_pack_port_test::M
        N = pint<> source_pack_port_test::N
        d = pint<> source_pack_port_test::d^1
      Instances:
        !GND = bool<> source_pack_port_test::!GND
        !Vdd = bool<> source_pack_port_test::!Vdd
        Src = source_e<source_pack_port_test::M> source_pack_port_test::Src^1
        rec = source_pack_port_test<source_pack_port_test::M, source_pack_port_test::N-1> source_pack_port_test::rec
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          source_e<source_pack_port_test::M> Src[0..N-1]
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
        Src[0]<1, { d[0] }>
        [ N>1 ->
          source_pack_port_test<source_pack_port_test::M, source_pack_port_test::N-1> rec
          rec<d[1..N-1]>
          rec ( , , Src[1..N-1]);
        ]
      footprint collection: {
        <3, 1, {2}> {
          !GND = bool^0 = source_pack_port_test<3, 1, {2}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = source_pack_port_test<3, 1, {2}>::!Vdd (2) @[ supply_high port-alias ] 
          M = pint^0 value: 3
          N = pint^0 value: 1
          Src = process source_e<3>^1
            {
              [0]<1, {2}> = source_pack_port_test<3, 1, {2}>::Src[0] (1) @[ port-alias ] (
                !GND = bool^0 = source_pack_port_test<3, 1, {2}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = source_pack_port_test<3, 1, {2}>::!Vdd (2) @[ supply_high port-alias ] 
                rr = process e1of<3>^0 = source_pack_port_test<3, 1, {2}>::Src[0].rr (2) (
                  !GND = bool^0 = source_pack_port_test<3, 1, {2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 1, {2}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = source_pack_port_test<3, 1, {2}>::Src[0].rr.d[0] (3) 
                      [1] = source_pack_port_test<3, 1, {2}>::Src[0].rr.d[1] (4) 
                      [2] = source_pack_port_test<3, 1, {2}>::Src[0].rr.d[2] (5) 
                    }
                  e = bool^0 = source_pack_port_test<3, 1, {2}>::Src[0].rr.e (6) 
                )
                _Reset = bool^0 = source_pack_port_test<3, 1, {2}>::Src[0]._Reset (7) 
              )
            }
          d = pint^1
            unrolled index-value pairs: {
              0 = 2
            }
          Created state:
          process instance pool: (2 ports, 0 local, 0 mapped)
          1	source_pack_port_test<3, 1, {2}>::Src[0]<1, {2}> @[ port-alias ]	source_e<3, 1, {2}>
            process: 2
            bool: 1,2,3,4,5,6,7
          2	source_pack_port_test<3, 1, {2}>::Src[0].rr	e1of<3>
            bool: 1,2,6,3,4,5
          bool instance pool: (7 ports, 0 local, 0 mapped)
          1	source_pack_port_test<3, 1, {2}>::!GND @[ supply_low port-alias ]	
          2	source_pack_port_test<3, 1, {2}>::!Vdd @[ supply_high port-alias ]	
          3	source_pack_port_test<3, 1, {2}>::Src[0].rr.d[0]	
          4	source_pack_port_test<3, 1, {2}>::Src[0].rr.d[1]	
          5	source_pack_port_test<3, 1, {2}>::Src[0].rr.d[2]	
          6	source_pack_port_test<3, 1, {2}>::Src[0].rr.e	
          7	source_pack_port_test<3, 1, {2}>::Src[0]._Reset	
          bool port aliases:
          1: source_pack_port_test<3, 1, {2}>::Src[0].!GND = source_pack_port_test<3, 1, {2}>::Src[0].rr.!GND = source_pack_port_test<3, 1, {2}>::!GND @[ supply_low port-alias ]
          2: source_pack_port_test<3, 1, {2}>::Src[0].!Vdd = source_pack_port_test<3, 1, {2}>::Src[0].rr.!Vdd = source_pack_port_test<3, 1, {2}>::!Vdd @[ supply_high port-alias ]
        }
        <3, 2, {1,2}> {
          !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
          M = pint^0 value: 3
          N = pint^0 value: 2
          Src = process source_e<3>^1
            {
              [0]<1, {1}> = source_pack_port_test<3, 2, {1,2}>::Src[0] (3) @[ port-alias ] (
                !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                rr = process e1of<3>^0 = source_pack_port_test<3, 2, {1,2}>::Src[0].rr (4) (
                  !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = source_pack_port_test<3, 2, {1,2}>::Src[0].rr.d[0] (8) 
                      [1] = source_pack_port_test<3, 2, {1,2}>::Src[0].rr.d[1] (9) 
                      [2] = source_pack_port_test<3, 2, {1,2}>::Src[0].rr.d[2] (10) 
                    }
                  e = bool^0 = source_pack_port_test<3, 2, {1,2}>::Src[0].rr.e (11) 
                )
                _Reset = bool^0 = source_pack_port_test<3, 2, {1,2}>::Src[0]._Reset (12) 
              )
              [1]<1, {2}> = source_pack_port_test<3, 2, {1,2}>::Src[1] (1) @[ port-alias ] (
                !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                rr = process e1of<3>^0 = source_pack_port_test<3, 2, {1,2}>::Src[1].rr (2) (
                  !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[0] (3) 
                      [1] = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[1] (4) 
                      [2] = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[2] (5) 
                    }
                  e = bool^0 = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.e (6) 
                )
                _Reset = bool^0 = source_pack_port_test<3, 2, {1,2}>::Src[1]._Reset (7) 
              )
            }
          d = pint^1
            unrolled index-value pairs: {
              0 = 1
              1 = 2
            }
          rec = process source_pack_port_test<3, 1>^0<{2}> = source_pack_port_test<3, 2, {1,2}>::rec (5) (
            !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
            Src = process source_e<3>^1
              {
                [0]<1, {2}> = source_pack_port_test<3, 2, {1,2}>::Src[1] (1) @[ port-alias ] (
                  !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  rr = process e1of<3>^0 = source_pack_port_test<3, 2, {1,2}>::Src[1].rr (2) (
                    !GND = bool^0 = source_pack_port_test<3, 2, {1,2}>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = source_pack_port_test<3, 2, {1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[0] (3) 
                        [1] = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[1] (4) 
                        [2] = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[2] (5) 
                      }
                    e = bool^0 = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.e (6) 
                  )
                  _Reset = bool^0 = source_pack_port_test<3, 2, {1,2}>::Src[1]._Reset (7) 
                )
              }
          )
          Created state:
          process instance pool: (4 ports, 1 local, 0 mapped)
          1	source_pack_port_test<3, 2, {1,2}>::Src[1]<1, {2}> @[ port-alias ]	source_e<3, 1, {2}>
            process: 2
            bool: 1,2,3,4,5,6,7
          2	source_pack_port_test<3, 2, {1,2}>::Src[1].rr	e1of<3>
            bool: 1,2,6,3,4,5
          3	source_pack_port_test<3, 2, {1,2}>::Src[0]<1, {1}> @[ port-alias ]	source_e<3, 1, {1}>
            process: 4
            bool: 1,2,8,9,10,11,12
          4	source_pack_port_test<3, 2, {1,2}>::Src[0].rr	e1of<3>
            bool: 1,2,11,8,9,10
          5	source_pack_port_test<3, 2, {1,2}>::rec<{2}>	source_pack_port_test<3, 1, {2}>
            process: 1,2
            bool: 1,2,3,4,5,6,7
          bool instance pool: (12 ports, 0 local, 0 mapped)
          1	source_pack_port_test<3, 2, {1,2}>::!GND @[ supply_low port-alias ]	
          2	source_pack_port_test<3, 2, {1,2}>::!Vdd @[ supply_high port-alias ]	
          3	source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[0]	
          4	source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[1]	
          5	source_pack_port_test<3, 2, {1,2}>::Src[1].rr.d[2]	
          6	source_pack_port_test<3, 2, {1,2}>::Src[1].rr.e	
          7	source_pack_port_test<3, 2, {1,2}>::Src[1]._Reset	
          8	source_pack_port_test<3, 2, {1,2}>::Src[0].rr.d[0]	
          9	source_pack_port_test<3, 2, {1,2}>::Src[0].rr.d[1]	
          10	source_pack_port_test<3, 2, {1,2}>::Src[0].rr.d[2]	
          11	source_pack_port_test<3, 2, {1,2}>::Src[0].rr.e	
          12	source_pack_port_test<3, 2, {1,2}>::Src[0]._Reset	
          bool port aliases:
          1: source_pack_port_test<3, 2, {1,2}>::Src[0].!GND = source_pack_port_test<3, 2, {1,2}>::Src[0].rr.!GND = source_pack_port_test<3, 2, {1,2}>::Src[1].!GND = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.!GND = source_pack_port_test<3, 2, {1,2}>::!GND @[ supply_low port-alias ]
          2: source_pack_port_test<3, 2, {1,2}>::Src[0].!Vdd = source_pack_port_test<3, 2, {1,2}>::Src[0].rr.!Vdd = source_pack_port_test<3, 2, {1,2}>::Src[1].!Vdd = source_pack_port_test<3, 2, {1,2}>::Src[1].rr.!Vdd = source_pack_port_test<3, 2, {1,2}>::!Vdd @[ supply_high port-alias ]
        }
        <3, 3, {0,1,2}> {
          !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
          M = pint^0 value: 3
          N = pint^0 value: 3
          Src = process source_e<3>^1
            {
              [0]<1, {0}> = source_pack_port_test<3, 3, {0,1,2}>::Src[0] (5) @[ port-alias ] (
                !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                rr = process e1of<3>^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr (6) (
                  !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.d[0] (13) 
                      [1] = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.d[1] (14) 
                      [2] = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.d[2] (15) 
                    }
                  e = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.e (16) 
                )
                _Reset = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[0]._Reset (17) 
              )
              [1]<1, {1}> = source_pack_port_test<3, 3, {0,1,2}>::Src[1] (1) @[ port-alias ] (
                !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                rr = process e1of<3>^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr (2) (
                  !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[0] (3) 
                      [1] = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[1] (4) 
                      [2] = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[2] (5) 
                    }
                  e = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.e (6) 
                )
                _Reset = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[1]._Reset (7) 
              )
              [2]<1, {2}> = source_pack_port_test<3, 3, {0,1,2}>::Src[2] (3) @[ port-alias ] (
                !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                rr = process e1of<3>^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr (4) (
                  !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[0] (8) 
                      [1] = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[1] (9) 
                      [2] = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[2] (10) 
                    }
                  e = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.e (11) 
                )
                _Reset = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[2]._Reset (12) 
              )
            }
          d = pint^1
            unrolled index-value pairs: {
              0 = 0
              1 = 1
              2 = 2
            }
          rec = process source_pack_port_test<3, 2>^0<{1,2}> = source_pack_port_test<3, 3, {0,1,2}>::rec (7) (
            !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
            Src = process source_e<3>^1
              {
                [0]<1, {1}> = source_pack_port_test<3, 3, {0,1,2}>::Src[1] (1) @[ port-alias ] (
                  !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  rr = process e1of<3>^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr (2) (
                    !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[0] (3) 
                        [1] = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[1] (4) 
                        [2] = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[2] (5) 
                      }
                    e = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.e (6) 
                  )
                  _Reset = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[1]._Reset (7) 
                )
                [1]<1, {2}> = source_pack_port_test<3, 3, {0,1,2}>::Src[2] (3) @[ port-alias ] (
                  !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                  rr = process e1of<3>^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr (4) (
                    !GND = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[0] (8) 
                        [1] = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[1] (9) 
                        [2] = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[2] (10) 
                      }
                    e = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.e (11) 
                  )
                  _Reset = bool^0 = source_pack_port_test<3, 3, {0,1,2}>::Src[2]._Reset (12) 
                )
              }
          )
          Created state:
          process instance pool: (6 ports, 1 local, 1 mapped)
          1	source_pack_port_test<3, 3, {0,1,2}>::Src[1]<1, {1}> @[ port-alias ]	source_e<3, 1, {1}>
            process: 2
            bool: 1,2,3,4,5,6,7
          2	source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr	e1of<3>
            bool: 1,2,6,3,4,5
          3	source_pack_port_test<3, 3, {0,1,2}>::Src[2]<1, {2}> @[ port-alias ]	source_e<3, 1, {2}>
            process: 4
            bool: 1,2,8,9,10,11,12
          4	source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr	e1of<3>
            bool: 1,2,11,8,9,10
          5	source_pack_port_test<3, 3, {0,1,2}>::Src[0]<1, {0}> @[ port-alias ]	source_e<3, 1, {0}>
            process: 6
            bool: 1,2,13,14,15,16,17
          6	source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr	e1of<3>
            bool: 1,2,16,13,14,15
          7	source_pack_port_test<3, 3, {0,1,2}>::rec<{1,2}>	source_pack_port_test<3, 2, {1,2}>
            process: 3,4,1,2
            bool: 1,2,8,9,10,11,12,3,4,5,6,7
          private sub-process index map:
            (7 -> 0)
            (8 -> 1)
          bool instance pool: (17 ports, 0 local, 0 mapped)
          1	source_pack_port_test<3, 3, {0,1,2}>::!GND @[ supply_low port-alias ]	
          2	source_pack_port_test<3, 3, {0,1,2}>::!Vdd @[ supply_high port-alias ]	
          3	source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[0]	
          4	source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[1]	
          5	source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.d[2]	
          6	source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.e	
          7	source_pack_port_test<3, 3, {0,1,2}>::Src[1]._Reset	
          8	source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[0]	
          9	source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[1]	
          10	source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.d[2]	
          11	source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.e	
          12	source_pack_port_test<3, 3, {0,1,2}>::Src[2]._Reset	
          13	source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.d[0]	
          14	source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.d[1]	
          15	source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.d[2]	
          16	source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.e	
          17	source_pack_port_test<3, 3, {0,1,2}>::Src[0]._Reset	
          bool port aliases:
          1: source_pack_port_test<3, 3, {0,1,2}>::Src[0].!GND = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.!GND = source_pack_port_test<3, 3, {0,1,2}>::Src[1].!GND = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.!GND = source_pack_port_test<3, 3, {0,1,2}>::Src[2].!GND = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.!GND = source_pack_port_test<3, 3, {0,1,2}>::!GND @[ supply_low port-alias ]
          2: source_pack_port_test<3, 3, {0,1,2}>::Src[0].!Vdd = source_pack_port_test<3, 3, {0,1,2}>::Src[0].rr.!Vdd = source_pack_port_test<3, 3, {0,1,2}>::Src[1].!Vdd = source_pack_port_test<3, 3, {0,1,2}>::Src[1].rr.!Vdd = source_pack_port_test<3, 3, {0,1,2}>::Src[2].!Vdd = source_pack_port_test<3, 3, {0,1,2}>::Src[2].rr.!Vdd = source_pack_port_test<3, 3, {0,1,2}>::!Vdd @[ supply_high port-alias ]
        }
      }
      }

  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    Z = source_pack_port_test<3, 3> Z
}

footprint: {
  !GND = bool^0 = !GND (1) @[ supply_low ] 
  !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
  Z = process source_pack_port_test<3, 3>^0<{0,1,2}> = Z (1) (
    !GND = bool^0 = !GND (1) @[ supply_low ] 
    !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
    Src = process source_e<3>^1
      {
        [0]<1, {0}> = Z.Src[0] (2) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          rr = process e1of<3>^0 = Z.Src[0].rr (3) (
            !GND = bool^0 = !GND (1) @[ supply_low ] 
            !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
            d = bool^1
              {
                [0] = Z.Src[0].rr.d[0] (3) 
                [1] = Z.Src[0].rr.d[1] (4) 
                [2] = Z.Src[0].rr.d[2] (5) 
              }
            e = bool^0 = Z.Src[0].rr.e (6) 
          )
          _Reset = bool^0 = Z.Src[0]._Reset (7) 
        )
        [1]<1, {1}> = Z.Src[1] (4) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          rr = process e1of<3>^0 = Z.Src[1].rr (5) (
            !GND = bool^0 = !GND (1) @[ supply_low ] 
            !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
            d = bool^1
              {
                [0] = Z.Src[1].rr.d[0] (8) 
                [1] = Z.Src[1].rr.d[1] (9) 
                [2] = Z.Src[1].rr.d[2] (10) 
              }
            e = bool^0 = Z.Src[1].rr.e (11) 
          )
          _Reset = bool^0 = Z.Src[1]._Reset (12) 
        )
        [2]<1, {2}> = Z.Src[2] (6) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          rr = process e1of<3>^0 = Z.Src[2].rr (7) (
            !GND = bool^0 = !GND (1) @[ supply_low ] 
            !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
            d = bool^1
              {
                [0] = Z.Src[2].rr.d[0] (13) 
                [1] = Z.Src[2].rr.d[1] (14) 
                [2] = Z.Src[2].rr.d[2] (15) 
              }
            e = bool^0 = Z.Src[2].rr.e (16) 
          )
          _Reset = bool^0 = Z.Src[2]._Reset (17) 
        )
      }
  )
  Created state:
  process instance pool: (0 ports, 7 local, 2 mapped)
  1	Z<{0,1,2}>	source_pack_port_test<3, 3, {0,1,2}>
    process: 4,5,6,7,2,3
    bool: 1,2,8,9,10,11,12,13,14,15,16,17,3,4,5,6,7
  2	Z.Src[0]<1, {0}>	source_e<3, 1, {0}>
    process: 3
    bool: 1,2,3,4,5,6,7
  3	Z.Src[0].rr	e1of<3>
    bool: 1,2,6,3,4,5
  4	Z.Src[1]<1, {1}>	source_e<3, 1, {1}>
    process: 5
    bool: 1,2,8,9,10,11,12
  5	Z.Src[1].rr	e1of<3>
    bool: 1,2,11,8,9,10
  6	Z.Src[2]<1, {2}>	source_e<3, 1, {2}>
    process: 7
    bool: 1,2,13,14,15,16,17
  7	Z.Src[2].rr	e1of<3>
    bool: 1,2,16,13,14,15
  private sub-process index map:
    (1 -> 0)
    (8 -> 2)
  bool instance pool: (0 ports, 17 local, 0 mapped)
  1	!GND @[ supply_low ]	
  2	!Vdd @[ supply_high ]	
  3	Z.Src[0].rr.d[0]	
  4	Z.Src[0].rr.d[1]	
  5	Z.Src[0].rr.d[2]	
  6	Z.Src[0].rr.e	
  7	Z.Src[0]._Reset	
  8	Z.Src[1].rr.d[0]	
  9	Z.Src[1].rr.d[1]	
  10	Z.Src[1].rr.d[2]	
  11	Z.Src[1].rr.e	
  12	Z.Src[1]._Reset	
  13	Z.Src[2].rr.d[0]	
  14	Z.Src[2].rr.d[1]	
  15	Z.Src[2].rr.d[2]	
  16	Z.Src[2].rr.e	
  17	Z.Src[2]._Reset	
}
