{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499872966886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499872966894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 12 17:22:39 2017 " "Processing started: Wed Jul 12 17:22:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499872966894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499872966894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teamarbeit_Vorlage -c Teamarbeit_Vorlage " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teamarbeit_Vorlage -c Teamarbeit_Vorlage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499872966894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499872967479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_s_fehler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_s_fehler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_S_Fehler " "Found entity 1: f_S_Fehler" {  } { { "f_S_Fehler.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teamarbeit_vorlage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teamarbeit_vorlage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teamarbeit_Vorlage " "Found entity 1: Teamarbeit_Vorlage" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_1-SYN " "Found design unit 1: pll_1-SYN" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978515 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_1 " "Found entity 1: PLL_1" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../TA_ECM_mitRegelung/test1.bdf " "Can't analyze file -- file ../TA_ECM_mitRegelung/test1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test1.bdf " "Can't analyze file -- file test1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_s_ueberwachung.tdf 1 1 " "Found 1 design units, including 1 entities, in source file f_s_ueberwachung.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_S_Ueberwachung " "Found entity 1: f_S_Ueberwachung" {  } { { "f_S_Ueberwachung.tdf" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Ueberwachung.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Teamarbeit_Nano_mit_Regelung.bdf " "Can't analyze file -- file Teamarbeit_Nano_mit_Regelung.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978547 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Zähler.tdf " "Can't analyze file -- file Zähler.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/fn101421/Desktop/Teamarbeit_Vorlage.bdf " "Can't analyze file -- file C:/Users/fn101421/Desktop/Teamarbeit_Vorlage.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/fn101421/Desktop/Ahdl1.tdf " "Can't analyze file -- file C:/Users/fn101421/Desktop/Ahdl1.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Ahdl2.tdf " "Can't analyze file -- file Ahdl2.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-arch_clock_divider " "Found design unit 1: clock_divider-arch_clock_divider" {  } { { "clock_divider.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978571 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zaehler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zaehler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zaehler-arch_zaehler " "Found design unit 1: zaehler-arch_zaehler" {  } { { "zaehler.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/zaehler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978584 ""} { "Info" "ISGN_ENTITY_NAME" "1 zaehler " "Found entity 1: zaehler" {  } { { "zaehler.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/zaehler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stromschaltung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stromschaltung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stromschaltung-arch_stromschaltung " "Found design unit 1: stromschaltung-arch_stromschaltung" {  } { { "stromschaltung.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/stromschaltung.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978597 ""} { "Info" "ISGN_ENTITY_NAME" "1 stromschaltung " "Found entity 1: stromschaltung" {  } { { "stromschaltung.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/stromschaltung.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978597 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frequenzsteuerung.vhd " "Can't analyze file -- file frequenzsteuerung.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequenzumrichter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequenzumrichter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequenzumrichter-arch_frequenzumrichter " "Found design unit 1: frequenzumrichter-arch_frequenzumrichter" {  } { { "frequenzumrichter.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/frequenzumrichter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978616 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequenzumrichter " "Found entity 1: frequenzumrichter" {  } { { "frequenzumrichter.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/frequenzumrichter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entprellung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entprellung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entprellung-arch_Entprellung " "Found design unit 1: Entprellung-arch_Entprellung" {  } { { "Entprellung.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Entprellung.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entprellung " "Found entity 1: Entprellung" {  } { { "Entprellung.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Entprellung.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872978628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872978628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "anlaufsteuerung.vhd " "Can't analyze file -- file anlaufsteuerung.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499872978634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Teamarbeit_Vorlage " "Elaborating entity \"Teamarbeit_Vorlage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499872980694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 448 1328 1360 480 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1499872980700 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 616 1248 1280 648 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1499872980701 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 512 824 856 544 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1499872980701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_S_Fehler f_S_Fehler:inst25 " "Elaborating entity \"f_S_Fehler\" for hierarchy \"f_S_Fehler:inst25\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst25" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 128 888 1056 288 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980702 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst4 " "Block or symbol \"OR3\" of instance \"inst4\" overlaps another block or symbol" {  } { { "f_S_Fehler.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { { 344 720 784 392 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1499872980709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_S_Ueberwachung f_S_Fehler:inst25\|f_S_Ueberwachung:inst5 " "Elaborating entity \"f_S_Ueberwachung\" for hierarchy \"f_S_Fehler:inst25\|f_S_Ueberwachung:inst5\"" {  } { { "f_S_Fehler.bdf" "inst5" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { { 336 512 664 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_1 PLL_1:inst5 " "Elaborating entity \"PLL_1\" for hierarchy \"PLL_1:inst5\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst5" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 1040 360 624 1192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_1:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_1:inst5\|altpll:altpll_component\"" {  } { { "PLL_1.vhd" "altpll_component" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_1:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_1:inst5\|altpll:altpll_component\"" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499872980783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_1:inst5\|altpll:altpll_component " "Instantiated megafunction \"PLL_1:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980787 ""}  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499872980787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_1_altpll " "Found entity 1: PLL_1_altpll" {  } { { "db/pll_1_altpll.v" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/db/pll_1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872980863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499872980863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_1_altpll PLL_1:inst5\|altpll:altpll_component\|PLL_1_altpll:auto_generated " "Elaborating entity \"PLL_1_altpll\" for hierarchy \"PLL_1:inst5\|altpll:altpll_component\|PLL_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stromschaltung stromschaltung:inst " "Elaborating entity \"stromschaltung\" for hierarchy \"stromschaltung:inst\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 208 1096 1304 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499872980875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_modulator.vhd 2 1 " "Using design file pwm_modulator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_modulator-arch_pwm_modulator " "Found design unit 1: pwm_modulator-arch_pwm_modulator" {  } { { "pwm_modulator.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/pwm_modulator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872981010 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_modulator " "Found entity 1: pwm_modulator" {  } { { "pwm_modulator.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/pwm_modulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499872981010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1499872981010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_modulator pwm_modulator:inst30 " "Elaborating entity \"pwm_modulator\" for hierarchy \"pwm_modulator:inst30\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst30" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 648 1104 1288 824 "inst30" "" } } }