Analysis & Synthesis report for SistemaRiscV
Thu May 20 11:44:19 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram|altsyncram_5mh1:auto_generated
 18. Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram|altsyncram_13d1:auto_generated
 19. Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux
 20. Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux
 21. Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001
 22. Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller
 23. Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Source assignments for sld_signaltap:auto_signaltap_0
 28. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0
 29. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART
 30. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST
 31. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST
 32. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART
 33. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem
 34. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram
 36. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlInstr
 37. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlExt
 38. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr
 39. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext
 40. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug
 41. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0
 42. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec0
 43. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec1
 44. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec2
 45. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec3
 46. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec4
 47. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec5
 48. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec6
 49. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec7
 50. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator
 51. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator
 52. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:risc_v_avalon_0_master_external_translator
 53. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator
 54. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator
 55. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent
 56. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent
 57. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent
 60. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_002|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 66. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 67. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
 68. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
 69. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator
 70. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator
 71. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller
 72. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001
 75. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 78. altsyncram Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 80. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001"
 81. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 82. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller"
 83. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator"
 84. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator"
 85. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 86. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode"
 87. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode"
 88. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo"
 89. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent"
 90. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo"
 91. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent"
 92. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent"
 93. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator"
 94. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator"
 95. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:risc_v_avalon_0_master_external_translator"
 96. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator"
 97. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator"
 98. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM"
 99. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|interconexLogic:connectLogic"
100. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug"
101. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug"
102. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr"
103. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX9b:MuxContr"
104. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|adder:Add"
105. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0"
106. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem"
107. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem"
108. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART"
109. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"
110. Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"
111. Signal Tap Logic Analyzer Settings
112. Post-Synthesis Netlist Statistics for Top Partition
113. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
114. Elapsed Time Per Partition
115. Connections to In-System Debugging Instance "auto_signaltap_0"
116. Analysis & Synthesis Messages
117. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 20 11:44:19 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; SistemaRiscV                                ;
; Top-level Entity Name              ; top_QSYS_RISC                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,214                                       ;
;     Total combinational functions  ; 4,466                                       ;
;     Dedicated logic registers      ; 2,971                                       ;
; Total registers                    ; 2971                                        ;
; Total pins                         ; 60                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,297,856                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_QSYS_RISC      ; SistemaRiscV       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; top_QSYS_RISC.sv                                                                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/top_QSYS_RISC.sv                                                                                            ;                   ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/final_system_qsys.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/final_system_qsys.v                                                                 ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/alu.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/alu.sv                                                                   ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/alucontrol.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/alucontrol.sv                                                            ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.hex                                       ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v                                         ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v                                      ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v                                    ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v                                    ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v                  ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv                         ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv                           ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv                            ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv                        ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv                         ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv                           ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v                                    ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/funit.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/funit.sv                                                                 ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/hazarddet.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/hazarddet.sv                                                             ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/immgen.sv                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/immgen.sv                                                                ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/mux.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/mux.sv                                                                   ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/mux3.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/mux3.sv                                                                  ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/mux9b.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/mux9b.sv                                                                 ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/uart.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/uart.sv                                                                  ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/adder.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/adder.sv                                                                 ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v                                                  ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv                                              ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv                                      ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv                                            ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv                                       ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv                                             ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv                                        ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_reset_controller.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_reset_controller.v                                                ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v                                              ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_uart.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_uart.sv                                                           ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_displays7seg.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_displays7seg.v                                                    ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_mm_master.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_mm_master.sv                                                      ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v                                              ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/control.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/control.sv                                                               ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/controlenables.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/controlenables.sv                                                        ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/debugmode.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/debugmode.sv                                                             ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/hex7seg.v                                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/hex7seg.v                                                                ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/interconexlogic.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/interconexlogic.sv                                                       ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/memorycontrol.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/memorycontrol.sv                                                         ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/readcontrol.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/readcontrol.sv                                                           ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regex_mem.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regex_mem.sv                                                             ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regid_ex.sv                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regid_ex.sv                                                              ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regif_id.sv                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regif_id.sv                                                              ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regmem_wb.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regmem_wb.sv                                                             ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regpc.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/regpc.sv                                                                 ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/registers.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/registers.sv                                                             ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/top.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/top.sv                                                                   ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/top_avalon.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/top_avalon.sv                                                            ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/uart_rx.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/uart_rx.sv                                                               ; FINAL_SYSTEM_QSYS ;
; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/uart_tx.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/pablo/desktop/tfg/final/tfg-risc-v-avalon/db/ip/final_system_qsys/submodules/uart_tx.sv                                                               ; FINAL_SYSTEM_QSYS ;
; altsyncram.tdf                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;                   ;
; stratix_ram_block.inc                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;                   ;
; lpm_mux.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;                   ;
; lpm_decode.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;                   ;
; aglobal171.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                          ;                   ;
; a_rdenreg.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;                   ;
; altrom.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;                   ;
; altram.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;                   ;
; altdpram.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;                   ;
; db/altsyncram_5mh1.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf                                                                                      ;                   ;
; db/altsyncram_13d1.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf                                                                                      ;                   ;
; sld_signaltap.vhd                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                       ;                   ;
; sld_signaltap_impl.vhd                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                  ;                   ;
; sld_ela_control.vhd                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                     ;                   ;
; lpm_shiftreg.tdf                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                        ;                   ;
; lpm_constant.inc                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;                   ;
; dffeea.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                              ;                   ;
; sld_mbpmg.vhd                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                           ;                   ;
; sld_ela_trigger.tdf                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                     ;                   ;
; db/sld_ela_trigger_rhp.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_ela_trigger_rhp.tdf                                                                                  ;                   ;
; db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_b53a.v                                                                                                      ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_b53a.v                                                   ;                   ;
; sld_ela_trigger_flow_sel.tdf                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                            ;                   ;
; db/sld_ela_trigger_flow_sel_b741.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_ela_trigger_flow_sel_b741.tdf                                                                        ;                   ;
; db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v                                                                                                  ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v                                               ;                   ;
; sld_buffer_manager.vhd                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                  ;                   ;
; sld_gap_detector.vhd                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                    ;                   ;
; db/altsyncram_0f24.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_0f24.tdf                                                                                      ;                   ;
; db/decode_msa.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/decode_msa.tdf                                                                                           ;                   ;
; db/mux_lob.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/mux_lob.tdf                                                                                              ;                   ;
; altdpram.tdf                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                            ;                   ;
; memmodes.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                          ;                   ;
; a_hdffe.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                             ;                   ;
; alt_le_rden_reg.inc                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                     ;                   ;
; altsyncram.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                          ;                   ;
; lpm_mux.tdf                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                             ;                   ;
; muxlut.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                              ;                   ;
; bypassff.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;                   ;
; altshift.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;                   ;
; db/mux_qsc.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/mux_qsc.tdf                                                                                              ;                   ;
; lpm_decode.tdf                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                          ;                   ;
; declut.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                              ;                   ;
; lpm_compare.inc                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;                   ;
; db/decode_dvf.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/decode_dvf.tdf                                                                                           ;                   ;
; lpm_counter.tdf                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                         ;                   ;
; lpm_add_sub.inc                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;                   ;
; cmpconst.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                            ;                   ;
; lpm_counter.inc                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;                   ;
; alt_counter_stratix.inc                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                 ;                   ;
; db/cntr_3hi.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_3hi.tdf                                                                                             ;                   ;
; db/cmpr_tgc.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_tgc.tdf                                                                                             ;                   ;
; db/cntr_gbj.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_gbj.tdf                                                                                             ;                   ;
; db/cntr_dgi.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_dgi.tdf                                                                                             ;                   ;
; db/cmpr_rgc.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_rgc.tdf                                                                                             ;                   ;
; db/cntr_23j.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_23j.tdf                                                                                             ;                   ;
; db/cmpr_ngc.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_ngc.tdf                                                                                             ;                   ;
; sld_rom_sr.vhd                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;                   ;
; sld_hub.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld        ;
; db/ip/sld393bf71e/alt_sld_fab.v                                                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/alt_sld_fab.v                                                                             ; alt_sld_fab       ;
; db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; alt_sld_fab       ;
; db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; alt_sld_fab       ;
; db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; alt_sld_fab       ;
; db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                             ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; alt_sld_fab       ;
; db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,214     ;
;                                             ;           ;
; Total combinational functions               ; 4466      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3086      ;
;     -- 3 input functions                    ; 795       ;
;     -- <=2 input functions                  ; 585       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4201      ;
;     -- arithmetic mode                      ; 265       ;
;                                             ;           ;
; Total registers                             ; 2971      ;
;     -- Dedicated logic registers            ; 2971      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 60        ;
; Total memory bits                           ; 2297856   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 2921      ;
; Total fan-out                               ; 35702     ;
; Average fan-out                             ; 4.51      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                              ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; |top_QSYS_RISC                                                                                                                          ; 4466 (0)            ; 2971 (0)                  ; 2297856     ; 0            ; 0       ; 0         ; 60   ; 0            ; |top_QSYS_RISC                                                                                                                                                                                                                                                                                                                                                                                                                           ; top_QSYS_RISC                                            ; work              ;
;    |FINAL_SYSTEM_QSYS:u0|                                                                                                               ; 3724 (0)            ; 2032 (0)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                      ; FINAL_SYSTEM_QSYS                                        ; FINAL_SYSTEM_QSYS ;
;       |FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|                                                                                     ; 1 (1)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem                                                                                                                                                                                                                                                                                                                                                          ; FINAL_SYSTEM_QSYS_EXTERNAL_MEM                           ; FINAL_SYSTEM_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                ; altsyncram                                               ; work              ;
;             |altsyncram_5mh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram|altsyncram_5mh1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_5mh1                                          ; work              ;
;       |FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem                                                                                                                                                                                                                                                                                                                                                    ; FINAL_SYSTEM_QSYS_INSTRUCCION_MEM                        ; FINAL_SYSTEM_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                          ; altsyncram                                               ; work              ;
;             |altsyncram_13d1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram|altsyncram_13d1:auto_generated                                                                                                                                                                                                                                                                                           ; altsyncram_13d1                                          ; work              ;
;       |FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                           ; 8 (0)               ; 37 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                ; FINAL_SYSTEM_QSYS_mm_interconnect_0                      ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator|                                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                          ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|                                                              ; 6 (6)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                           ; FINAL_SYSTEM_QSYS ;
;       |FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|                                                                           ; 53 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                ; FINAL_SYSTEM_QSYS_mm_interconnect_1                      ; FINAL_SYSTEM_QSYS ;
;          |FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                              ; FINAL_SYSTEM_QSYS_mm_interconnect_1_router               ; FINAL_SYSTEM_QSYS ;
;          |FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|                                                                          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                            ; FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux              ; FINAL_SYSTEM_QSYS ;
;          |altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|                                                      ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; FINAL_SYSTEM_QSYS ;
;          |altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|                                                                         ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                    ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_master_agent:risc_v_avalon_0_master_external_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                               ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_master_translator:risc_v_avalon_0_master_external_translator|                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:risc_v_avalon_0_master_external_translator                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                          ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator|                                                 ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_slave_translator:external_mem_s1_translator|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                           ; FINAL_SYSTEM_QSYS ;
;       |FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|                                                                           ; 5 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                ; FINAL_SYSTEM_QSYS_mm_interconnect_2                      ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator|                                               ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                          ; FINAL_SYSTEM_QSYS ;
;          |altera_merlin_slave_translator:instruccion_mem_s1_translator|                                                                 ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; FINAL_SYSTEM_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                  ; FINAL_SYSTEM_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                ; FINAL_SYSTEM_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                  ; FINAL_SYSTEM_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                ; FINAL_SYSTEM_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                ; FINAL_SYSTEM_QSYS ;
;       |avalon_UART:avalonmasteruart_0|                                                                                                  ; 189 (6)             ; 107 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0                                                                                                                                                                                                                                                                                                                                                                       ; avalon_UART                                              ; FINAL_SYSTEM_QSYS ;
;          |UART:UART|                                                                                                                    ; 139 (50)            ; 103 (52)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART                                                                                                                                                                                                                                                                                                                                                             ; UART                                                     ; FINAL_SYSTEM_QSYS ;
;             |uart_rx:UART_RX_INST|                                                                                                      ; 50 (50)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST                                                                                                                                                                                                                                                                                                                                        ; uart_rx                                                  ; FINAL_SYSTEM_QSYS ;
;             |uart_tx:UART_TX_INST|                                                                                                      ; 39 (39)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST                                                                                                                                                                                                                                                                                                                                        ; uart_tx                                                  ; FINAL_SYSTEM_QSYS ;
;          |avalon_mm_master:masterUART|                                                                                                  ; 44 (44)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART                                                                                                                                                                                                                                                                                                                                           ; avalon_mm_master                                         ; FINAL_SYSTEM_QSYS ;
;       |avalon_displays7seg:avalon_displays7seg_0|                                                                                       ; 175 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0                                                                                                                                                                                                                                                                                                                                                            ; avalon_displays7seg                                      ; FINAL_SYSTEM_QSYS ;
;          |avalon_slave_MM_interface:u1_av_sl_MM|                                                                                        ; 119 (119)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM                                                                                                                                                                                                                                                                                                                      ; avalon_slave_MM_interface                                ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec0|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec0                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec1|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec1                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec2|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec2                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec3|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec3                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec4|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec4                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec5|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec5                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec6|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec6                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;          |hex7seg:dec7|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec7                                                                                                                                                                                                                                                                                                                                               ; hex7seg                                                  ; FINAL_SYSTEM_QSYS ;
;       |top_Avalon:risc_v_avalon_0|                                                                                                      ; 3285 (0)            ; 1698 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0                                                                                                                                                                                                                                                                                                                                                                           ; top_Avalon                                               ; FINAL_SYSTEM_QSYS ;
;          |avalon_mm_master:master_ext|                                                                                                  ; 52 (52)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext                                                                                                                                                                                                                                                                                                                                               ; avalon_mm_master                                         ; FINAL_SYSTEM_QSYS ;
;          |avalon_mm_master:master_instr|                                                                                                ; 45 (45)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr                                                                                                                                                                                                                                                                                                                                             ; avalon_mm_master                                         ; FINAL_SYSTEM_QSYS ;
;          |debugMode:SystemDebug|                                                                                                        ; 128 (58)            ; 201 (41)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug                                                                                                                                                                                                                                                                                                                                                     ; debugMode                                                ; FINAL_SYSTEM_QSYS ;
;             |avalon_slave_MM_interface:slave_debug|                                                                                     ; 70 (70)             ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug                                                                                                                                                                                                                                                                                                               ; avalon_slave_MM_interface                                ; FINAL_SYSTEM_QSYS ;
;          |interconexLogic:connectLogic|                                                                                                 ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|interconexLogic:connectLogic                                                                                                                                                                                                                                                                                                                                              ; interconexLogic                                          ; FINAL_SYSTEM_QSYS ;
;          |top:top_RISC|                                                                                                                 ; 2952 (2)            ; 1493 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC                                                                                                                                                                                                                                                                                                                                                              ; top                                                      ; FINAL_SYSTEM_QSYS ;
;             |ALU:ALU|                                                                                                                   ; 684 (684)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU                                                                                                                                                                                                                                                                                                                                                      ; ALU                                                      ; FINAL_SYSTEM_QSYS ;
;             |ALUControl:ALUControl|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALUControl:ALUControl                                                                                                                                                                                                                                                                                                                                        ; ALUControl                                               ; FINAL_SYSTEM_QSYS ;
;             |FUnit:FUnit|                                                                                                               ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|FUnit:FUnit                                                                                                                                                                                                                                                                                                                                                  ; FUnit                                                    ; FINAL_SYSTEM_QSYS ;
;             |HazardDet:HazardDet|                                                                                                       ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|HazardDet:HazardDet                                                                                                                                                                                                                                                                                                                                          ; HazardDet                                                ; FINAL_SYSTEM_QSYS ;
;             |ImmGen:ImmGen|                                                                                                             ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ImmGen:ImmGen                                                                                                                                                                                                                                                                                                                                                ; ImmGen                                                   ; FINAL_SYSTEM_QSYS ;
;             |MUX3:Mux_reg2|                                                                                                             ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX3:Mux_reg2                                                                                                                                                                                                                                                                                                                                                ; MUX3                                                     ; FINAL_SYSTEM_QSYS ;
;             |MUX:MUXAddSum|                                                                                                             ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX:MUXAddSum                                                                                                                                                                                                                                                                                                                                                ; MUX                                                      ; FINAL_SYSTEM_QSYS ;
;             |MUX:MUXRam|                                                                                                                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX:MUXRam                                                                                                                                                                                                                                                                                                                                                   ; MUX                                                      ; FINAL_SYSTEM_QSYS ;
;             |MUX:MUXReg1|                                                                                                               ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX:MUXReg1                                                                                                                                                                                                                                                                                                                                                  ; MUX                                                      ; FINAL_SYSTEM_QSYS ;
;             |MUX:MUXReg2|                                                                                                               ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX:MUXReg2                                                                                                                                                                                                                                                                                                                                                  ; MUX                                                      ; FINAL_SYSTEM_QSYS ;
;             |adder:Add|                                                                                                                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|adder:Add                                                                                                                                                                                                                                                                                                                                                    ; adder                                                    ; FINAL_SYSTEM_QSYS ;
;             |control:conrtol|                                                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|control:conrtol                                                                                                                                                                                                                                                                                                                                              ; control                                                  ; FINAL_SYSTEM_QSYS ;
;             |controlEnables:CtrEnable|                                                                                                  ; 7 (5)               ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable                                                                                                                                                                                                                                                                                                                                     ; controlEnables                                           ; FINAL_SYSTEM_QSYS ;
;                |memoryControl:controlExt|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlExt                                                                                                                                                                                                                                                                                                            ; memoryControl                                            ; FINAL_SYSTEM_QSYS ;
;                |memoryControl:controlInstr|                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlInstr                                                                                                                                                                                                                                                                                                          ; memoryControl                                            ; FINAL_SYSTEM_QSYS ;
;             |readControl:RdControl|                                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|readControl:RdControl                                                                                                                                                                                                                                                                                                                                        ; readControl                                              ; FINAL_SYSTEM_QSYS ;
;             |readControl:WrControl|                                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|readControl:WrControl                                                                                                                                                                                                                                                                                                                                        ; readControl                                              ; FINAL_SYSTEM_QSYS ;
;             |regEX_MEM:EX_MEM|                                                                                                          ; 111 (111)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM                                                                                                                                                                                                                                                                                                                                             ; regEX_MEM                                                ; FINAL_SYSTEM_QSYS ;
;             |regID_EX:ID_EX|                                                                                                            ; 1525 (1525)         ; 185 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX                                                                                                                                                                                                                                                                                                                                               ; regID_EX                                                 ; FINAL_SYSTEM_QSYS ;
;             |regIF_ID:IF_ID|                                                                                                            ; 97 (97)             ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID                                                                                                                                                                                                                                                                                                                                               ; regIF_ID                                                 ; FINAL_SYSTEM_QSYS ;
;             |regMEM_WB:MEM_WB|                                                                                                          ; 72 (72)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regMEM_WB:MEM_WB                                                                                                                                                                                                                                                                                                                                             ; regMEM_WB                                                ; FINAL_SYSTEM_QSYS ;
;             |regPC:PC_a|                                                                                                                ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a                                                                                                                                                                                                                                                                                                                                                   ; regPC                                                    ; FINAL_SYSTEM_QSYS ;
;             |registers:Registers|                                                                                                       ; 40 (40)             ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers                                                                                                                                                                                                                                                                                                                                          ; registers                                                ; FINAL_SYSTEM_QSYS ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                                  ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                              ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                       ; alt_sld_fab                                              ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                          ; sld_jtag_hub                                             ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                  ; sld_rom_sr                                               ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                ; sld_shadow_jsm                                           ; altera_sld        ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 617 (2)             ; 848 (70)                  ; 2293760     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                                            ; work              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 615 (0)             ; 778 (0)                   ; 2293760     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_impl                                       ; work              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 615 (85)            ; 778 (366)                 ; 2293760     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                               ; sld_signaltap_implb                                      ; work              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 33 (0)              ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                ; altdpram                                                 ; work              ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                            ; lpm_decode                                               ; work              ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                  ; decode_dvf                                               ; work              ;
;                |lpm_mux:mux|                                                                                                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                    ; lpm_mux                                                  ; work              ;
;                   |mux_qsc:auto_generated|                                                                                              ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                                                                                                             ; mux_qsc                                                  ; work              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 142 (0)             ; 2 (0)                     ; 2293760     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                               ; altsyncram                                               ; work              ;
;                |altsyncram_0f24:auto_generated|                                                                                         ; 142 (0)             ; 2 (2)                     ; 2293760     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated                                                                                                                                                                                                                                ; altsyncram_0f24                                          ; work              ;
;                   |decode_msa:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|decode_msa:decode2                                                                                                                                                                                                             ; decode_msa                                               ; work              ;
;                   |mux_lob:mux3|                                                                                                        ; 138 (138)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|mux_lob:mux3                                                                                                                                                                                                                   ; mux_lob                                                  ; work              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                ; lpm_shiftreg                                             ; work              ;
;             |lpm_shiftreg:status_register|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                             ; work              ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                       ; serial_crc_16                                            ; work              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 113 (113)           ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                    ; sld_buffer_manager                                       ; work              ;
;             |sld_ela_control:ela_control|                                                                                               ; 11 (2)              ; 26 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                   ; sld_ela_control                                          ; work              ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                                                                                 ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                           ; lpm_shiftreg                                             ; work              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                            ; sld_ela_basic_multi_level_trigger                        ; work              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                 ; lpm_shiftreg                                             ; work              ;
;                |sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|               ; 6 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced                                                                                                                                                                          ; sld_ela_trigger                                          ; work              ;
;                   |sld_ela_trigger_rhp:auto_generated|                                                                                  ; 6 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated                                                                                                                                       ; sld_ela_trigger_rhp                                      ; work              ;
;                      |sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|                                                   ; 6 (6)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1                                                                        ; sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a     ; work              ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                         ; lpm_shiftreg                                             ; work              ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                                             ; work              ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; lpm_shiftreg                                             ; work              ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                         ; lpm_shiftreg                                             ; work              ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|sld_mbpmg:mbpm_1                                                       ; sld_mbpmg                                                ; work              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                ; work              ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|sld_mbpmg:mbpm_4                                                       ; sld_mbpmg                                                ; work              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                ; work              ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                   ; sld_ela_trigger_flow_sel                                 ; work              ;
;                   |sld_ela_trigger_flow_sel_b741:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_b741:auto_generated                                                                                                                                                                      ; sld_ela_trigger_flow_sel_b741                            ; work              ;
;                      |sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_b741:auto_generated|sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                                                                                                   ; sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c ; work              ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                                                                             ; sld_gap_detector                                         ; work              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 178 (10)            ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                              ; sld_offload_buffer_mgr                                   ; work              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                    ; lpm_counter                                              ; work              ;
;                   |cntr_3hi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3hi:auto_generated                                                                                                                                            ; cntr_3hi                                                 ; work              ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                             ; lpm_counter                                              ; work              ;
;                   |cntr_gbj:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                                                                                                                     ; cntr_gbj                                                 ; work              ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                   ; lpm_counter                                              ; work              ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated                                                                                                                                                           ; cntr_dgi                                                 ; work              ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                      ; lpm_counter                                              ; work              ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                              ; cntr_23j                                                 ; work              ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 31 (31)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                             ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 72 (72)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                              ; lpm_shiftreg                                             ; work              ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 31 (31)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                           ; lpm_shiftreg                                             ; work              ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                         ; sld_rom_sr                                               ; work              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram|altsyncram_5mh1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048    ; FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram|altsyncram_13d1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048    ; None                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0f24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 70           ; 32768        ; 70           ; 2293760 ; None                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                   ; IP Include File                                                           ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ;                                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ;                                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                  ;                                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ;                                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                  ;                                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_b741:auto_generated|sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                            ;                                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top_QSYS_RISC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_rhp:auto_generated|sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a:mgl_prim1 ;                                                                           ;
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0                                                                                                                                                                                                                                                                                                                               ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem                                                                                                                                                                                                                                                                                   ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem                                                                                                                                                                                                                                                                             ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                         ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator                                                                                                                                                                                             ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator                                                                                                                                                                                                         ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                         ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent                                                                                                                                                                                                      ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator                                                                                                                                                                                            ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                 ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                           ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                             ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                       ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                 ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                     ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                 ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent                                                                                                                                                                                                                         ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator                                                                                                                                                                                                               ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent                                                                                                                                                                                                        ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:risc_v_avalon_0_master_external_translator                                                                                                                                                                                              ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router                                                                                                                                                                                                                       ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                               ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_002                                                                                                                                                                                                               ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                 ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                             ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                     ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                         ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator                                                                                                                                                                                                            ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator                                                                                                                                                                                          ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                        ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                    ; C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 11                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                     ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------------------+---------------------+------------------------+
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|flagTx_aux ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1              ;                     ;                        ;
+----------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator|av_chipselect_pre                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; Lost fanout                                                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator|av_chipselect_pre                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|av_chipselect_pre                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[14]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[15]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[16]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[17]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[18]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[19,20]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[21,22]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[23]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[24..26]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[27..30]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[31]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|state[2..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext|state[2..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr|state[2..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|readControl:WrControl|state[2..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|readControl:RdControl|state[2..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|state[2..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlExt|state[1..31]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlInstr|state[1..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|HazardDet:HazardDet|clr[0..2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|state[2..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART|state[2..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|state[3..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST|r_SM_Main[3..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_SM_Main[3..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[10..13]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[8,9]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[6,7]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[5]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[1..4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg3[0]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; Lost fanout                                                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                      ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][75]                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][68]                                                                                      ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][75]                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][75]         ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][75]         ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|enable_ext[0..3]                                                                                                                                          ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|enable_pc_ext                                                                                   ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID|aAdd1[1]                                                                                                                                            ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID|auxPC[1]                                                                                  ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID|auxPC[0]                                                                                                                                            ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID|aAdd1[0]                                                                                  ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aAdd1[1]                                                                                                                                            ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aPC[1]                                                                                    ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aAdd1[0]                                                                                                                                            ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aPC[0]                                                                                    ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aMemRead                                                                                                                                            ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aMemtoReg                                                                                 ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aMemtoReg                                                                                                                                         ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aMemRead                                                                                ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent|hold_waitrequest                                                                    ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|waitrequest_reset_override ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator|waitrequest_reset_override                                              ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|waitrequest_reset_override ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator|waitrequest_reset_override                                                                 ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|waitrequest_reset_override ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator|waitrequest_reset_override                                                              ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|waitrequest_reset_override ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aPCRead                                                                                                                                             ; Merged with FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aAddPC                                                                                    ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][68]         ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][68]         ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][74]                                                                                      ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][68]                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                      ; Merged with FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][68]                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|WrAux                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][68]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                      ; Lost fanout                                                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][0]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][4]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][3]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][2]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][1]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][15]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][17]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][18]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][19]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][20]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][21]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][22]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][23]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][24]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][26]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][27]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][28]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][29]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][25]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][31]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][9]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][10]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][11]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][30]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][12]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][13]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][14]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][5]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][6]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][7]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][8]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers|regis[0][16]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][102]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][102]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][102]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_Bit_Index[3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; Total Number of Removed Registers = 509                                                                                                                                                                                         ;                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][75]                    ; Stuck at GND              ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][68],                                                                                   ;
;                                                                                                                                                               ; due to stuck port data_in ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                    ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                    ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                    ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][75] ; Stuck at GND              ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                               ; due to stuck port data_in ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext|state[31]                                                                         ; Stuck at GND              ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][102],                                                               ;
;                                                                                                                                                               ; due to stuck port data_in ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][102],                                                                                  ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][102],                                                               ;
;                                                                                                                                                               ;                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][102]                                                                                   ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[0][87]                    ; Lost Fanouts              ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                    ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[0][87] ; Lost Fanouts              ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                 ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_SM_Main[3]                                                               ; Stuck at GND              ; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_Bit_Index[3]                                                                                                                             ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2971  ;
; Number of registers using Synchronous Clear  ; 249   ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 1899  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2235  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|HazardDet:HazardDet|EnPC                                                                                                                                                                                                                                           ; 2       ;
; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|waitrequest_reset_override                                                                                                                                                           ; 10      ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                 ; 1       ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|HazardDet:HazardDet|en                                                                                                                                                                                                                                             ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                              ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                              ; 4       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                 ; 2       ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_Rx_Data                                                                                                                                                                                                                                    ; 11      ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                 ; 1       ;
; FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_Rx_Data_R                                                                                                                                                                                                                                  ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[6]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator|wait_latency_counter[1]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg0[15]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg1[28]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|reg2[29]                                                                                                                                                                                                                                            ;
; 3:1                ; 227 bits  ; 454 LEs       ; 227 LEs              ; 227 LEs                ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regMEM_WB:MEM_WB|aAddress[16]                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg0[8]                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg1[7]                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg2[13]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[0]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|data_to_recieve[4][1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|data_to_recieve[3][2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|data_to_recieve[2][1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|data_to_recieve[1][3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|data_to_recieve[0][0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID|aAdd1[12]                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg3[1]                                                                                                                                                                                                                                      ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg3[19]                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regMEM_WB:MEM_WB|aData[31]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID|auxinstr[4]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aALUSrc                                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|readdata[31]                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|doneSendingAux                                                                                                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|r_Clock_Count[31]                                                                                                                                                                                                                                                                  ;
; 10:1               ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM|readdata[31]                                                                                                                                                                                                                                        ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aImmGen[20]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST|r_Clock_Count[2]                                                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aImmGen[17]                                                                                                                                                                                                                                                                  ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|ard1[18]                                                                                                                                                                                                                                                                     ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|ard2[25]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|data_tx_aux[3]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_Clock_Count[7]                                                                                                                                                                                                                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aImmGen[8]                                                                                                                                                                                                                                                                   ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aImmGen[7]                                                                                                                                                                                                                                                                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX|aImmGen[4]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART|WRITEDATA[27]                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ImmGen:ImmGen|Mux0                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX3:Mux_reg2|Mux24                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|indexCount                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST|r_Bit_Index                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST|r_Bit_Index                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|data_to_write[10]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART|ADDRESS[2]                                                                                                                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX:MUXReg1|out[9]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr|ADDRESS[2]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext|ADDRESS[4]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext|WRITEDATA[1]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr|WRITEDATA[6]                                                                                                                                                                                                                                                               ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALUControl:ALUControl|Mux0                                                                                                                                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux14                                                                                                                                                                                                                                                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux17                                                                                                                                                                                                                                                                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux4                                                                                                                                                                                                                                                                                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux24                                                                                                                                                                                                                                                                               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux2                                                                                                                                                                                                                                                                                ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux28                                                                                                                                                                                                                                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU|Mux0                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_QSYS_RISC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram|altsyncram_5mh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram|altsyncram_13d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]          ;
+-------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; c_CLKS_PER_BIT ; 434   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; c_CLKS_PER_BIT ; 434   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem ;
+----------------+------------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                    ;
+----------------+------------------------------------+---------------------------------------------------------+
; INIT_FILE      ; FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex ; String                                                  ;
+----------------+------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                          ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                       ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                ;
; WIDTHAD_A                          ; 6                                  ; Signed Integer                                                ;
; NUMWORDS_A                         ; 64                                 ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; WIDTH_B                            ; 1                                  ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                          ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                       ;
; INIT_FILE                          ; FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 64                                 ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_5mh1                    ; Untyped                                                       ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 64                   ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_13d1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlInstr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlExt ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_ext ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug ;
+----------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------+
; freq           ; 50000000 ; Signed Integer                                                                         ;
+----------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; invert         ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:risc_v_avalon_0_master_external_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_002|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                                   ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                             ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                    ; Type           ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                            ; String         ;
; sld_node_info                                   ; 805334528                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                        ; Signed Integer ;
; sld_data_bits                                   ; 69                                                       ; Untyped        ;
; sld_trigger_bits                                ; 1                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                        ; Untyped        ;
; sld_sample_depth                                ; 32768                                                    ; Untyped        ;
; sld_segment_size                                ; 32768                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                     ; Untyped        ;
; sld_state_bits                                  ; 2                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                     ; String         ;
; sld_inversion_mask_length                       ; 23                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000                                  ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                        ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                        ; Untyped        ;
; sld_current_resource_width                      ; 0                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                                        ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                        ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                            ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 1                                                        ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                        ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a,    ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                        ; Untyped        ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                        ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                ;
; Entity Instance                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:instruccion_mem_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:risc_v_avalon_0_master_instruccions_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:external_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:external_mem_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:avalon_displays7seg_0_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:risc_v_avalon_0_master_external_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|avalon_slave_MM_interface:u1_av_sl_MM"            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reg0[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; reg1[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; data[26..24] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[22..21] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[30..27] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[20..19] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[13..10] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[4..1]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[31]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[23]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[18]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[17]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[16]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[15]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data[14]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[5]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data[0]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; we           ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; reg2         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|interconexLogic:connectLogic"                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; uPdataWriteInstr ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_Instr       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_Instr      ; Input  ; Info     ; Stuck at GND                                                                        ;
; startInputInstr  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; readExt          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readInstr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; reg0[23..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; reg0[7]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug"               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|avalon_mm_master:master_instr"           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX9b:MuxContr" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|adder:Add" ;
+------------+-------+----------+--------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                            ;
+------------+-------+----------+--------------------------------------------------------------------+
; Op2[31..3] ; Input ; Info     ; Stuck at GND                                                       ;
; Op2[1..0]  ; Input ; Info     ; Stuck at GND                                                       ;
; Op2[2]     ; Input ; Info     ; Stuck at VCC                                                       ;
+------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0" ;
+---------------------+--------+----------+-----------------------------------+
; Port                ; Type   ; Severity ; Details                           ;
+---------------------+--------+----------+-----------------------------------+
; BeginTransfer_ext   ; Output ; Info     ; Explicitly unconnected            ;
; BeginTransfer_instr ; Output ; Info     ; Explicitly unconnected            ;
+---------------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                                        ;
; freeze    ; Input ; Info     ; Stuck at GND                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART" ;
+--------------------------+-------+----------+---------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                       ;
+--------------------------+-------+----------+---------------------------------------------------------------+
; address_to_access[31..4] ; Input ; Info     ; Stuck at GND                                                  ;
; address_to_access[1..0]  ; Input ; Info     ; Stuck at GND                                                  ;
+--------------------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST" ;
+-------------+--------+----------+------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                      ;
+-------------+--------+----------+------------------------------------------------------------------------------+
; o_Tx_Active ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0" ;
+---------------+--------+----------+---------------------------------------------+
; Port          ; Type   ; Severity ; Details                                     ;
+---------------+--------+----------+---------------------------------------------+
; BEGINTRANSFER ; Output ; Info     ; Explicitly unconnected                      ;
+---------------+--------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 69               ; 32768        ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 129                         ;
; cycloneiii_ff         ; 2032                        ;
;     CLR               ; 111                         ;
;     ENA               ; 305                         ;
;     ENA CLR           ; 1363                        ;
;     ENA CLR SCLR      ; 149                         ;
;     ENA SCLR          ; 52                          ;
;     plain             ; 52                          ;
; cycloneiii_lcell_comb ; 3732                        ;
;     arith             ; 170                         ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 93                          ;
;     normal            ; 3562                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 310                         ;
;         3 data inputs ; 464                         ;
;         4 data inputs ; 2770                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 6.96                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 125                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 117                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.80                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                   ; Details ;
+-------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; CLK                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                                                                                                 ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddPC      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddPC                                ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[0]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[10]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[11]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[12]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[13]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[14]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[15]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[16]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[17]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[18]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[19]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[1]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[20]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[21]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[22]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[23]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[24]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[25]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[26]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[27]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[28]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[29]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[2]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[30]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[31]                           ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[3]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[4]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[5]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[6]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[7]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[8]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|aAddSum[9]                            ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|clr         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg0[8] ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM|clr         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg0[8] ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|Enable            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|EnableOutPC~1_wirecell        ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|RST_n             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                    ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[0]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[10]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[11]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[12]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[13]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[14]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[15]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[16]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[17]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[18]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[19]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[1]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[20]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[21]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[22]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[23]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[24]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[25]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[26]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[27]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[28]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[29]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[2]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[30]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[31]                                     ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[3]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[4]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[5]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[6]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[7]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[8]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|aux[9]                                      ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|clr               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg0[8] ; N/A     ;
; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a|clr               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug|reg0[8] ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
+-------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 20 11:42:54 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "FINAL_SYSTEM_QSYS.qsys"
Info (12250): 2021.05.20.11:43:20 Progress: Loading TFG-RISC-V-AVALON/FINAL_SYSTEM_QSYS.qsys
Info (12250): 2021.05.20.11:43:20 Progress: Reading input file
Info (12250): 2021.05.20.11:43:20 Progress: Adding AvalonMasterUART_0 [AvalonMasterUART 4.1]
Info (12250): 2021.05.20.11:43:21 Progress: Parameterizing module AvalonMasterUART_0
Info (12250): 2021.05.20.11:43:21 Progress: Adding EXTERNAL_MEM [altera_avalon_onchip_memory2 17.1]
Info (12250): 2021.05.20.11:43:21 Progress: Parameterizing module EXTERNAL_MEM
Info (12250): 2021.05.20.11:43:21 Progress: Adding INSTRUCCION_MEM [altera_avalon_onchip_memory2 17.1]
Info (12250): 2021.05.20.11:43:21 Progress: Parameterizing module INSTRUCCION_MEM
Info (12250): 2021.05.20.11:43:21 Progress: Adding RISC_V_AVALON_0 [RISC_V_AVALON 4.0]
Info (12250): 2021.05.20.11:43:22 Progress: Parameterizing module RISC_V_AVALON_0
Info (12250): 2021.05.20.11:43:22 Progress: Adding avalon_displays7seg_0 [avalon_displays7seg 1.0]
Info (12250): 2021.05.20.11:43:22 Progress: Parameterizing module avalon_displays7seg_0
Info (12250): 2021.05.20.11:43:22 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2021.05.20.11:43:22 Progress: Parameterizing module clk_0
Info (12250): 2021.05.20.11:43:22 Progress: Building connections
Info (12250): 2021.05.20.11:43:22 Progress: Parameterizing connections
Info (12250): 2021.05.20.11:43:22 Progress: Validating
Info (12250): 2021.05.20.11:43:23 Progress: Done reading input file
Info (12250): FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS "FINAL_SYSTEM_QSYS" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide.
Info (12250): Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide.
Info (12250): Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning (12251): FINAL_SYSTEM_QSYS: "No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)"
Warning (12251): FINAL_SYSTEM_QSYS: "No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)"
Warning (12251): FINAL_SYSTEM_QSYS: "No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)"
Info (12250): AvalonMasterUART_0: "FINAL_SYSTEM_QSYS" instantiated AvalonMasterUART "AvalonMasterUART_0"
Info (12250): EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'
Info (12250): EXTERNAL_MEM:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8767_3772741160808387239.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8767_3772741160808387239.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'
Info (12250): EXTERNAL_MEM: "FINAL_SYSTEM_QSYS" instantiated altera_avalon_onchip_memory2 "EXTERNAL_MEM"
Info (12250): INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'
Info (12250): INSTRUCCION_MEM:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8767_3772741160808387239.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8767_3772741160808387239.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'
Info (12250): INSTRUCCION_MEM: "FINAL_SYSTEM_QSYS" instantiated altera_avalon_onchip_memory2 "INSTRUCCION_MEM"
Info (12250): RISC_V_AVALON_0: "FINAL_SYSTEM_QSYS" instantiated RISC_V_AVALON "RISC_V_AVALON_0"
Info (12250): Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv
Info (12250): Avalon_displays7seg_0: "FINAL_SYSTEM_QSYS" instantiated avalon_displays7seg "avalon_displays7seg_0"
Info (12250): Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v
Info (12250): Mm_interconnect_0: "FINAL_SYSTEM_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "FINAL_SYSTEM_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Mm_interconnect_2: "FINAL_SYSTEM_QSYS" instantiated altera_mm_interconnect "mm_interconnect_2"
Info (12250): Rst_controller: "FINAL_SYSTEM_QSYS" instantiated altera_reset_controller "rst_controller"
Info (12250): AvalonMasterUART_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "AvalonMasterUART_0_avalon_master_translator"
Info (12250): RISC_V_AVALON_0_debug_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RISC_V_AVALON_0_debug_translator"
Info (12250): RISC_V_AVALON_0_master_external_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "RISC_V_AVALON_0_master_external_agent"
Info (12250): Avalon_displays7seg_0_avalon_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "avalon_displays7seg_0_avalon_slave_agent"
Info (12250): Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "avalon_displays7seg_0_avalon_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): FINAL_SYSTEM_QSYS: Done "FINAL_SYSTEM_QSYS" with 23 modules, 56 files
Info (12249): Finished elaborating Platform Designer system entity "FINAL_SYSTEM_QSYS.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file top_qsys_risc.sv
    Info (12023): Found entity 1: top_QSYS_RISC File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/top_QSYS_RISC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/final_system_qsys.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alucontrol.sv
    Info (12023): Found entity 1: ALUControl File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/alucontrol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_EXTERNAL_MEM File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_INSTRUCCION_MEM File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_0 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v
    Info (12023): Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_2 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/funit.sv
    Info (12023): Found entity 1: FUnit File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/funit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hazarddet.sv
    Info (12023): Found entity 1: HazardDet File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/hazarddet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/immgen.sv
    Info (12023): Found entity 1: ImmGen File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/immgen.sv Line: 1
Warning (12090): Entity "MUX" obtained from "db/ip/final_system_qsys/submodules/mux.sv" instead of from Quartus Prime megafunction library File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux.sv
    Info (12023): Found entity 1: MUX File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux3.sv
    Info (12023): Found entity 1: MUX3 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux9b.sv
    Info (12023): Found entity 1: MUX9b File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/mux9b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart.sv
    Info (12023): Found entity 1: UART File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_uart.sv
    Info (12023): Found entity 1: avalon_UART File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_displays7seg.v
    Info (12023): Found entity 1: avalon_displays7seg File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_displays7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_mm_master.sv
    Info (12023): Found entity 1: avalon_mm_master File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_mm_master.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v
    Info (12023): Found entity 1: avalon_slave_MM_interface File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/control.sv
    Info (12023): Found entity 1: control File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/controlenables.sv
    Info (12023): Found entity 1: controlEnables File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/controlenables.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/debugmode.sv
    Info (12023): Found entity 1: debugMode File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hex7seg.v
    Info (12023): Found entity 1: hex7seg File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/hex7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/interconexlogic.sv
    Info (12023): Found entity 1: interconexLogic File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/memorycontrol.sv
    Info (12023): Found entity 1: memoryControl File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/memorycontrol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/readcontrol.sv
    Info (12023): Found entity 1: readControl File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/readcontrol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regex_mem.sv
    Info (12023): Found entity 1: regEX_MEM File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regid_ex.sv
    Info (12023): Found entity 1: regID_EX File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regid_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regif_id.sv
    Info (12023): Found entity 1: regIF_ID File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regif_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regmem_wb.sv
    Info (12023): Found entity 1: regMEM_WB File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regmem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regpc.sv
    Info (12023): Found entity 1: regPC File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regpc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/registers.sv
    Info (12023): Found entity 1: registers File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/registers.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top.sv
    Info (12023): Found entity 1: top File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top_avalon.sv
    Info (12023): Found entity 1: top_Avalon File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv Line: 14
Info (12127): Elaborating entity "top_QSYS_RISC" for the top level hierarchy
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS" for hierarchy "FINAL_SYSTEM_QSYS:u0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/top_QSYS_RISC.sv Line: 26
Info (12128): Elaborating entity "avalon_UART" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at avalon_uart.sv(120): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 120
Warning (10235): Verilog HDL Always Construct warning at avalon_uart.sv(159): variable "dataRecieved" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 159
Warning (10235): Verilog HDL Always Construct warning at avalon_uart.sv(176): variable "flagTx_aux" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 176
Warning (10235): Verilog HDL Always Construct warning at avalon_uart.sv(189): variable "dataRecieved" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 189
Warning (10240): Verilog HDL Always Construct warning at avalon_uart.sv(118): inferring latch(es) for variable "flagTx_aux", which holds its previous value in one or more paths through the always construct File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 118
Info (10041): Inferred latch for "flagTx_aux" at avalon_uart.sv(132) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 132
Info (12128): Elaborating entity "UART" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 51
Warning (10230): Verilog HDL assignment warning at uart.sv(98): truncated value with size 32 to match size of target (4) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv Line: 98
Warning (10230): Verilog HDL assignment warning at uart.sv(137): truncated value with size 32 to match size of target (4) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv Line: 137
Info (12128): Elaborating entity "uart_rx" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv Line: 40
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(75): truncated value with size 32 to match size of target (9) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv Line: 75
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(86): truncated value with size 32 to match size of target (9) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv Line: 86
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(97): truncated value with size 32 to match size of target (4) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv Line: 97
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(115): truncated value with size 32 to match size of target (9) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_rx.sv Line: 115
Info (12128): Elaborating entity "uart_tx" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv Line: 49
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (9) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv Line: 62
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (9) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv Line: 81
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(91): truncated value with size 32 to match size of target (3) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv Line: 91
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(111): truncated value with size 32 to match size of target (9) File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart_tx.sv Line: 111
Info (12128): Elaborating entity "avalon_mm_master" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|avalon_mm_master:masterUART" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_uart.sv Line: 71
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_EXTERNAL_MEM" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v Line: 69
Info (12133): Instantiated megafunction "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "64"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5mh1.tdf
    Info (12023): Found entity 1: altsyncram_5mh1 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_5mh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5mh1" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem|altsyncram:the_altsyncram|altsyncram_5mh1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_INSTRUCCION_MEM" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v Line: 66
Info (12130): Elaborated megafunction instantiation "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v Line: 66
Info (12133): Instantiated megafunction "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "64"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_13d1.tdf
    Info (12023): Found entity 1: altsyncram_13d1 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_13d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_13d1" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem|altsyncram:the_altsyncram|altsyncram_13d1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_Avalon" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 148
Info (12128): Elaborating entity "top" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv Line: 79
Info (12128): Elaborating entity "regIF_ID" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regIF_ID:IF_ID" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 122
Info (12128): Elaborating entity "regID_EX" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regID_EX:ID_EX" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 164
Info (12128): Elaborating entity "regEX_MEM" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regEX_MEM:EX_MEM" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 192
Info (12128): Elaborating entity "regMEM_WB" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regMEM_WB:MEM_WB" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 208
Info (12128): Elaborating entity "regPC" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|regPC:PC_a" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 218
Info (12128): Elaborating entity "ALU" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALU:ALU" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 225
Info (12128): Elaborating entity "registers" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|registers:Registers" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 236
Info (12128): Elaborating entity "ImmGen" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ImmGen:ImmGen" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 240
Info (12128): Elaborating entity "adder" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|adder:Add" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 245
Info (12128): Elaborating entity "MUX" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX:MUXAddSum" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 256
Info (12128): Elaborating entity "ALUControl" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|ALUControl:ALUControl" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 281
Info (12128): Elaborating entity "control" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|control:conrtol" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 293
Info (12128): Elaborating entity "FUnit" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|FUnit:FUnit" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 305
Info (12128): Elaborating entity "MUX3" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX3:Mux_reg1" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 312
Info (12128): Elaborating entity "HazardDet" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|HazardDet:HazardDet" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 336
Info (12128): Elaborating entity "MUX9b" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|MUX9b:MuxContr" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 342
Info (12128): Elaborating entity "controlEnables" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 358
Info (12128): Elaborating entity "memoryControl" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|controlEnables:CtrEnable|memoryControl:controlInstr" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/controlenables.sv Line: 29
Info (12128): Elaborating entity "readControl" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|top:top_RISC|readControl:RdControl" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 367
Info (12128): Elaborating entity "debugMode" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv Line: 138
Info (12128): Elaborating entity "avalon_slave_MM_interface" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|debugMode:SystemDebug|avalon_slave_MM_interface:slave_debug" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv Line: 58
Info (12128): Elaborating entity "interconexLogic" for hierarchy "FINAL_SYSTEM_QSYS:u0|top_Avalon:risc_v_avalon_0|interconexLogic:connectLogic" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top_avalon.sv Line: 175
Info (12128): Elaborating entity "avalon_displays7seg" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 169
Info (12128): Elaborating entity "hex7seg" for hierarchy "FINAL_SYSTEM_QSYS:u0|avalon_displays7seg:avalon_displays7seg_0|hex7seg:dec0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/avalon_displays7seg.v Line: 47
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_0" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 187
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v Line: 97
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v Line: 161
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 213
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:external_mem_s1_translator" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 364
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 445
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 529
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 570
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_router" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 711
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv Line: 180
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 727
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 766
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 783
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 817
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 857
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v Line: 886
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "FINAL_SYSTEM_QSYS_mm_interconnect_2" for hierarchy "FINAL_SYSTEM_QSYS:u0|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 232
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 295
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "FINAL_SYSTEM_QSYS:u0|altera_reset_controller:rst_controller_001" File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/final_system_qsys.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rhp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_rhp File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_ela_trigger_rhp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_b53a.v
    Info (12023): Found entity 1: sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_b53a File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_b53a.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_b741.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_b741 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_ela_trigger_flow_sel_b741.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_SistemaRiscV_auto_signaltap_0_flow_mgr_c90c File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/sld_reserved_sistemariscv_auto_signaltap_0_flow_mgr_c90c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0f24.tdf
    Info (12023): Found entity 1: altsyncram_0f24 File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/altsyncram_0f24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/decode_msa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/mux_lob.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/mux_qsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3hi.tdf
    Info (12023): Found entity 1: cntr_3hi File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_3hi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_gbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_dgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.20.11:43:58 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/hazarddet.sv Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/output_files/SistemaRiscV.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 104 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6748 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 6339 logic cells
    Info (21064): Implemented 344 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Thu May 20 11:44:19 2021
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:02:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/output_files/SistemaRiscV.map.smsg.


