strict digraph "" {
	node [label="\N"];
	"1033:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9550>",
		fillcolor=turquoise,
		label="1033:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1034:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9f90>",
		fillcolor=springgreen,
		label="1034:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1033:BL" -> "1034:IF"	 [cond="[]",
		lineno=None];
	"1040:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9250>",
		fillcolor=turquoise,
		label="1040:BL
FRAME_START <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9750>]",
		style=filled,
		typ=Block];
	"Leaf_1032:AL"	 [def_var="['FRAME_START']",
		label="Leaf_1032:AL"];
	"1040:BL" -> "Leaf_1032:AL"	 [cond="[]",
		lineno=None];
	"1032:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e132e9c10>",
		clk_sens=True,
		fillcolor=gold,
		label="1032:AL",
		sens="['reset_int', 'TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_DATA_VALID_REG', 'TX_ACK', 'reset_int', 'BYTE_COUNTER']"];
	"1032:AL" -> "1033:BL"	 [cond="[]",
		lineno=None];
	"1040:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9a10>",
		fillcolor=springgreen,
		label="1040:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1040:IF" -> "1040:BL"	 [cond="['TX_DATA_VALID_REG', 'BYTE_COUNTER']",
		label="((TX_DATA_VALID_REG != 8'hff) & (BYTE_COUNTER != 0))",
		lineno=1040];
	"1037:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9f50>",
		fillcolor=springgreen,
		label="1037:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1037:IF" -> "1040:IF"	 [cond="['TX_ACK']",
		label="!(TX_ACK)",
		lineno=1037];
	"1037:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9b10>",
		fillcolor=turquoise,
		label="1037:BL
FRAME_START <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9b90>]",
		style=filled,
		typ=Block];
	"1037:IF" -> "1037:BL"	 [cond="['TX_ACK']",
		label=TX_ACK,
		lineno=1037];
	"1034:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e98d0>",
		fillcolor=turquoise,
		label="1034:BL
FRAME_START <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9910>]",
		style=filled,
		typ=Block];
	"1034:BL" -> "Leaf_1032:AL"	 [cond="[]",
		lineno=None];
	"1037:BL" -> "Leaf_1032:AL"	 [cond="[]",
		lineno=None];
	"1034:IF" -> "1037:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1034];
	"1034:IF" -> "1034:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1034];
}
