-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_globalSort_L1_L2_seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    idx : IN STD_LOGIC_VECTOR (31 downto 0);
    idx_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    idx_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
    min_idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    min_idx_out_ap_vld : OUT STD_LOGIC;
    min_value_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    min_value_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of krnl_globalSort_L1_L2_seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7F7FFFFD : STD_LOGIC_VECTOR (31 downto 0) := "01111111011111111111111111111101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln718_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_reg_629 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_reg_629_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln718_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_value_1_fu_468_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_value_1_reg_638 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_value_1_reg_638_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal min_value_load_1_reg_645 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln721_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_reg_651 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_1_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_1_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_2_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_2_reg_661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_3_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln721_3_reg_666 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_value_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_value_2_fu_571_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_min_value_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal min_idx_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_idx_4_fu_580_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_idx_1_fu_128 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln718_fu_372_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_5_fu_378_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_390_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_416_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_442_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln721_fu_489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln721_1_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_492_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln721_fu_502_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_9_fu_510_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln721_1_fu_520_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln721_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln721_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln721_1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln721_1_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln721_fu_577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_globalSort_L1_L2_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component krnl_globalSort_L1_L2_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component krnl_globalSort_L1_L2_mux_1032_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component krnl_globalSort_L1_L2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fcmp_32ns_32ns_1_2_no_dsp_1_U67 : component krnl_globalSort_L1_L2_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => min_value_1_reg_638,
        din1 => ap_sig_allocacmp_min_value_load_1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_344_p2);

    mux_32_32_1_1_U68 : component krnl_globalSort_L1_L2_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => idx,
        din1 => idx_1,
        din2 => idx_2,
        din3 => ap_sig_allocacmp_j,
        dout => tmp_5_fu_378_p5);

    mux_1032_32_1_1_U69 : component krnl_globalSort_L1_L2_mux_1032_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => p_read3,
        din4 => p_read4,
        din5 => p_read5,
        din6 => p_read6,
        din7 => p_read7,
        din8 => p_read8,
        din9 => p_read9,
        din10 => tmp_5_fu_378_p5,
        dout => tmp_6_fu_390_p12);

    mux_1032_32_1_1_U70 : component krnl_globalSort_L1_L2_mux_1032_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_read10,
        din1 => p_read11,
        din2 => p_read12,
        din3 => p_read13,
        din4 => p_read14,
        din5 => p_read15,
        din6 => p_read16,
        din7 => p_read17,
        din8 => p_read18,
        din9 => p_read19,
        din10 => tmp_5_fu_378_p5,
        dout => tmp_7_fu_416_p12);

    mux_1032_32_1_1_U71 : component krnl_globalSort_L1_L2_mux_1032_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_read20,
        din1 => p_read21,
        din2 => p_read22,
        din3 => p_read23,
        din4 => p_read24,
        din5 => p_read25,
        din6 => p_read26,
        din7 => p_read27,
        din8 => p_read28,
        din9 => p_read29,
        din10 => tmp_5_fu_378_p5,
        dout => tmp_8_fu_442_p12);

    mux_32_32_1_1_U72 : component krnl_globalSort_L1_L2_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_6_fu_390_p12,
        din1 => tmp_7_fu_416_p12,
        din2 => tmp_8_fu_442_p12,
        din3 => ap_sig_allocacmp_j,
        dout => min_value_1_fu_468_p5);

    flow_control_loop_pipe_sequential_init_U : component krnl_globalSort_L1_L2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    min_idx_1_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln718_fu_366_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    min_idx_1_fu_128 <= add_ln718_fu_372_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    min_idx_1_fu_128 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    min_idx_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    min_idx_fu_124 <= ap_const_lv32_FFFFFFFF;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    min_idx_fu_124 <= min_idx_4_fu_580_p3;
                end if;
            end if; 
        end if;
    end process;

    min_value_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    min_value_fu_120 <= ap_const_lv32_7F7FFFFD;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    min_value_fu_120 <= min_value_2_fu_571_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln718_reg_634 <= icmp_ln718_fu_366_p2;
                icmp_ln721_1_reg_656 <= icmp_ln721_1_fu_530_p2;
                icmp_ln721_2_reg_661 <= icmp_ln721_2_fu_536_p2;
                icmp_ln721_3_reg_666 <= icmp_ln721_3_fu_542_p2;
                icmp_ln721_reg_651 <= icmp_ln721_fu_524_p2;
                j_reg_629 <= ap_sig_allocacmp_j;
                j_reg_629_pp0_iter1_reg <= j_reg_629;
                min_value_1_reg_638_pp0_iter1_reg <= min_value_1_reg_638;
                min_value_load_1_reg_645 <= ap_sig_allocacmp_min_value_load_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln718_fu_366_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                min_value_1_reg_638 <= min_value_1_fu_468_p5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln718_fu_372_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv2_1));
    and_ln721_1_fu_565_p2 <= (or_ln721_1_fu_555_p2 and and_ln721_fu_559_p2);
    and_ln721_fu_559_p2 <= (or_ln721_fu_551_p2 and grp_fu_344_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln718_fu_366_p2)
    begin
        if (((icmp_ln718_fu_366_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, min_idx_1_fu_128)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_j <= min_idx_1_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_min_value_load_1_assign_proc : process(ap_enable_reg_pp0_iter2, min_value_fu_120, min_value_2_fu_571_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_min_value_load_1 <= min_value_2_fu_571_p3;
        else 
            ap_sig_allocacmp_min_value_load_1 <= min_value_fu_120;
        end if; 
    end process;

    bitcast_ln721_1_fu_506_p1 <= ap_sig_allocacmp_min_value_load_1;
    bitcast_ln721_fu_489_p1 <= min_value_1_reg_638;
    icmp_ln718_fu_366_p2 <= "1" when (ap_sig_allocacmp_j = ap_const_lv2_3) else "0";
    icmp_ln721_1_fu_530_p2 <= "1" when (trunc_ln721_fu_502_p1 = ap_const_lv23_0) else "0";
    icmp_ln721_2_fu_536_p2 <= "0" when (tmp_9_fu_510_p4 = ap_const_lv8_FF) else "1";
    icmp_ln721_3_fu_542_p2 <= "1" when (trunc_ln721_1_fu_520_p1 = ap_const_lv23_0) else "0";
    icmp_ln721_fu_524_p2 <= "0" when (tmp_4_fu_492_p4 = ap_const_lv8_FF) else "1";
    min_idx_4_fu_580_p3 <= 
        zext_ln721_fu_577_p1 when (and_ln721_1_fu_565_p2(0) = '1') else 
        min_idx_fu_124;
    min_idx_out <= min_idx_fu_124;

    min_idx_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln718_reg_634)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln718_reg_634 = ap_const_lv1_1))) then 
            min_idx_out_ap_vld <= ap_const_logic_1;
        else 
            min_idx_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    min_value_2_fu_571_p3 <= 
        min_value_1_reg_638_pp0_iter1_reg when (and_ln721_1_fu_565_p2(0) = '1') else 
        min_value_load_1_reg_645;
    min_value_out <= min_value_fu_120;

    min_value_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln718_reg_634)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln718_reg_634 = ap_const_lv1_1))) then 
            min_value_out_ap_vld <= ap_const_logic_1;
        else 
            min_value_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln721_1_fu_555_p2 <= (icmp_ln721_3_reg_666 or icmp_ln721_2_reg_661);
    or_ln721_fu_551_p2 <= (icmp_ln721_reg_651 or icmp_ln721_1_reg_656);
    tmp_4_fu_492_p4 <= bitcast_ln721_fu_489_p1(30 downto 23);
    tmp_9_fu_510_p4 <= bitcast_ln721_1_fu_506_p1(30 downto 23);
    trunc_ln721_1_fu_520_p1 <= bitcast_ln721_1_fu_506_p1(23 - 1 downto 0);
    trunc_ln721_fu_502_p1 <= bitcast_ln721_fu_489_p1(23 - 1 downto 0);
    zext_ln721_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_629_pp0_iter1_reg),32));
end behav;
