#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 19:01:31 2022
# Process ID: 10840
# Current directory: /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/vivado.log
# Journal file: /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/vivado.jou
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 44827
WARNING: failed to connect to dispatch server - client already initialized
[19:01:35] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/emu/dynamic_pre_sys_link.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu200-fsgd2104-2-e -force prj prj
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.168 ; gain = 2.016 ; free physical = 92706 ; free virtual = 117919
[19:01:42] Run vpl: Step create_project: Completed
[19:01:42] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au200:part0:1.0 [current_project]
INFO: [OCL_UTIL] setting ip_repo_paths: /opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_ert_firmware /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/int/xo/ip_repo/xilinx_com_hls_table_serch_1_0 /opt/Vitis/2020.2/data/cache/xilinx /opt/Vivado/2020.2/data/emulation/hw_em/ip_repo /opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_legacy /opt//Vitis/2020.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_ert_firmware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/int/xo/ip_repo/xilinx_com_hls_table_serch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_legacy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_cudma_controller:1.0'. The one found in IP location '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_ert_firmware/shell_utils_cudma_controller_v1_0' will take precedence over the same IP in location /opt/Vivado/2020.2/data/emulation/hw_em/ip_repo/shell_utils_cudma_controller_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_cuisr:1.0'. The one found in IP location '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_ert_firmware/shell_utils_cuisr_v1_0' will take precedence over the same IP in location /opt/Vivado/2020.2/data/emulation/hw_em/ip_repo/shell_utils_cuisr_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sdx_stream_subsystem:1.0'. The one found in IP location '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo/sim_sdx_stream_subsystem_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sdx_memory_subsystem:1.0'. The one found in IP location '/opt/Vivado/2020.2/data/emulation/hw_em/ip_repo_legacy/sim_sdx_memory_subsystem' will take precedence over the same IP in the Xilinx installed IP.
INFO: [OCL_UTIL] internal step: config_ip_cache -disable_cache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/emu/emu.bd 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'emu.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
emu_s02_mmu_0
emu_s00_mmu_0
emu_auto_pc_2
emu_auto_pc_0
emu_xlconcat_interrupt_3_0
emu_dma_pcie_clk_0
emu_axi_intc_0_0
emu_xlconcat_interrupt_0_0
emu_kernel_clk_0
emu_auto_pc_1
emu_connect_to_es_0
emu_interconnect_axilite_user_0_0
emu_xlconcat_0_0
emu_kernel2_clk_0
emu_ddr0_ui_clk_0
emu_xbar_0
emu_sim_xdma_0_0
emu_connect_to_es_cu_0
emu_xbar_1
emu_xlconcat_interrupt_1_0
emu_xlconstant_0_0
emu_s01_mmu_0
emu_xlconstant_gnd_0
emu_memory_subsystem_0
emu_xlconcat_interrupt_2_0
emu_kernel2_clk_1
emu_s03_mmu_0
emu_interconnect_axilite_user_1_0
emu_kernel_clk_1
emu_interconnect_axilite_user_2_0
emu_xlconcat_interrupt_0

WARNING: [IP_Flow 19-2162] IP 'emu_ddr0_ui_clk_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'emu_kernel2_clk_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'emu_kernel_clk_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'emu_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'emu_xbar_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_connect_to_es_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'emu_connect_to_es_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xbar_1' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'emu_xbar_1' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_connect_to_es_cu_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'emu_connect_to_es_cu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_dma_pcie_clk_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'emu_axi_intc_0_0' is locked:
* IP definition 'AXI Interrupt Controller (4.1)' for IP 'emu_axi_intc_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconcat_0_0' is locked:
* IP definition 'Concat (2.1)' for IP 'emu_xlconcat_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconstant_0_0' is locked:
* IP definition 'Constant (1.1)' for IP 'emu_xlconstant_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_sim_xdma_0_0' is locked:
* IP definition 'sim_xdma (3.0)' for IP 'emu_sim_xdma_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_kernel2_clk_1' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'emu_kernel_clk_1' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'emu_memory_subsystem_0' is locked:
* IP definition 'SDx Memory Subsystem (1.0)' for IP 'emu_memory_subsystem_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_interconnect_axilite_user_0_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'emu_interconnect_axilite_user_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_interconnect_axilite_user_1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'emu_interconnect_axilite_user_1_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_interconnect_axilite_user_2_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'emu_interconnect_axilite_user_2_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconcat_interrupt_0' is locked:
* IP definition 'Concat (2.1)' for IP 'emu_xlconcat_interrupt_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconcat_interrupt_0_0' is locked:
* IP definition 'Concat (2.1)' for IP 'emu_xlconcat_interrupt_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconcat_interrupt_1_0' is locked:
* IP definition 'Concat (2.1)' for IP 'emu_xlconcat_interrupt_1_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconcat_interrupt_2_0' is locked:
* IP definition 'Concat (2.1)' for IP 'emu_xlconcat_interrupt_2_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconcat_interrupt_3_0' is locked:
* IP definition 'Concat (2.1)' for IP 'emu_xlconcat_interrupt_3_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_xlconstant_gnd_0' is locked:
* IP definition 'Constant (1.1)' for IP 'emu_xlconstant_gnd_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'emu_auto_pc_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_auto_pc_1' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'emu_auto_pc_1' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_auto_pc_2' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'emu_auto_pc_2' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_s00_mmu_0' is locked:
* IP definition 'AXI MMU (2.1)' for IP 'emu_s00_mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_s01_mmu_0' is locked:
* IP definition 'AXI MMU (2.1)' for IP 'emu_s01_mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_s02_mmu_0' is locked:
* IP definition 'AXI MMU (2.1)' for IP 'emu_s02_mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'emu_s03_mmu_0' is locked:
* IP definition 'AXI MMU (2.1)' for IP 'emu_s03_mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
import_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.168 ; gain = 0.000 ; free physical = 92465 ; free virtual = 117743
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files emu.bd]
Reading block design file </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd>...
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - ddr0_ui_clk
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - kernel2_clk
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - kernel_clk
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - connect_to_es
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - connect_to_es_cu
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - dma_pcie_clk
Adding component instance block -- xilinx:hls:CuDmaController:1.0 - CuDmaController_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx:hls:cuisr:1.0 - cuisr_0
Adding component instance block -- xilinx.com:user:embedded_scheduler_hw:1.0 - embedded_scheduler_hw_0
Adding component instance block -- xilinx.com:xilinx:sim_embedded_scheduler_sw:1.0 - sim_embedded_scheduler_sw_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_dma_pcie_aclk
Adding component instance block -- xilinx.com:user:sim_ddr:1.0 - sim_ddr_1
Adding component instance block -- xilinx.com:xilinx:sim_xdma:3.0 - sim_xdma_0
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - kernel2_clk
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - kernel_clk
Adding component instance block -- xilinx.com:xilinx:xtlm_simple_interconnect:1.0 - xtlm_simple_intercon_0
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
WARNING: [IP_Flow 19-2162] IP '/memory_subsystem' is locked:
* Could not auto-correct bus parameter '/memory_subsystem/S00_AXI' from '35' to '37'. Please upgrade this IP to unlock.
Adding component instance block -- xilinx.com:user:sim_ddr:1.0 - sim_ddr_0
Adding component instance block -- xilinx.com:user:sim_ddr:1.0 - sim_ddr_2
Adding component instance block -- xilinx.com:user:sim_ddr:1.0 - sim_ddr_3
Adding component instance block -- xilinx.com:xilinx:xtlm_simple_interconnect:1.0 - icn_pass_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_kernel_clk_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_kernel2_clk_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_0
Adding component instance block -- xilinx.com:user:sim_axilite_slave:1.0 - to_delete_kernel_ctrl_0
Adding component instance block -- xilinx.com:xilinx:xtlm_simple_interconnect:1.0 - icn_pass_1
Adding component instance block -- xilinx.com:xilinx:xtlm_simple_interconnect:1.0 - icn_pass_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_kernel_clk_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_kernel2_clk_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_1
Adding component instance block -- xilinx.com:user:sim_axilite_slave:1.0 - to_delete_kernel_ctrl_1
Adding component instance block -- xilinx.com:xilinx:xtlm_simple_interconnect:1.0 - icn_pass_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_kernel_clk_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_kernel2_clk_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_2
Adding component instance block -- xilinx.com:user:sim_axilite_slave:1.0 - to_delete_kernel_ctrl_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_gnd
Successfully read diagram <emu> from block design file </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded emu_connect_to_es_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [IP_Flow 19-3422] Upgraded emu_connect_to_es_cu_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [IP_Flow 19-3422] Upgraded emu_interconnect_axilite_user_0_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [IP_Flow 19-3422] Upgraded emu_interconnect_axilite_user_1_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [IP_Flow 19-3422] Upgraded emu_interconnect_axilite_user_2_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated emu_ddr0_ui_clk_0 to use current project options
INFO: [IP_Flow 19-3420] Updated emu_kernel2_clk_0 to use current project options
INFO: [IP_Flow 19-3420] Updated emu_kernel_clk_0 to use current project options
INFO: [IP_Flow 19-3420] Updated emu_dma_pcie_clk_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded emu_axi_intc_0_0 (AXI Interrupt Controller 4.1) from revision 12 to revision 15
INFO: [IP_Flow 19-3422] Upgraded emu_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconstant_0_0 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded emu_sim_xdma_0_0 (sim_xdma 3.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3420] Updated emu_kernel2_clk_1 to use current project options
INFO: [IP_Flow 19-3420] Updated emu_kernel_clk_1 to use current project options
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3174.414 ; gain = 656.082 ; free physical = 91449 ; free virtual = 116720
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3174.418 ; gain = 656.086 ; free physical = 91446 ; free virtual = 116717
INFO: [IP_Flow 19-3422] Upgraded emu_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconcat_interrupt_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconcat_interrupt_0_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconcat_interrupt_1_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconcat_interrupt_2_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconcat_interrupt_3_0 (Concat 2.1) from revision 1 to revision 4
INFO: [IP_Flow 19-3422] Upgraded emu_xlconstant_gnd_0 (Constant 1.1) from revision 5 to revision 7
Wrote  : </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd> 
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3174.418 ; gain = 677.234 ; free physical = 91418 ; free virtual = 116686
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource PLRAM_MEM00 from /memory_subsystem into /table_serch_1/m_axi_plram0
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource M00_AXI_MEM00 from /memory_subsystem into /table_serch_1/m_axi_aximm0
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource M01_AXI_MEM00 from /memory_subsystem into /table_serch_1/m_axi_aximm1
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource M02_AXI_MEM00 from /memory_subsystem into /table_serch_1/m_axi_aximm2
CRITICAL WARNING: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] emu_memory_subsystem_0: Invalid entry (sim_props) detected in __temp_dsa_info of CONFIG.ADVANCED_PROPERTIES.
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource PLRAM_MEM01 from /memory_subsystem into /table_serch_1/m_axi_gmem
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/xilinx_u200_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/xilinx_u200_xdma_201830_2_dynamic_impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/xilinx_u200_xdma_201830_2_dynamic_impl.xdc]
INFO: [OCL_UTIL] internal step: updating kernel clocks
[19:02:08] Run vpl: Step create_bd: Completed
[19:02:08] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Using default values: BUS_SP_TAGS {M00_AXI_MEM00 DDR M01_AXI_MEM00 DDR M02_AXI_MEM00 DDR M03_AXI_MEM00 DDR PLRAM_MEM00 PLRAM PLRAM_MEM01 PLRAM PLRAM_MEM02 PLRAM} BUS_SP_INDICES {M00_AXI_MEM00 0 M01_AXI_MEM00 1 M02_AXI_MEM00 2 M03_AXI_MEM00 3 PLRAM_MEM00 0 PLRAM_MEM01 1 PLRAM_MEM02 2} SLR_ASSIGNMENT SLR1 DEDICATED_MASTER true AXIMM_MASTER xtlm_simple_intercon_0 MONITOR_CLOCK clkwiz_kernel_clk_out1 MONITOR_RESET /kernel_clk/sync_rst AXILITE_INTERCONNECT /slr0/interconnect_axilite_user_0 AXILITE_MASTER /slr0/interconnect_axilite_user_0/M00_AXI TRACE_CLOCK dma_pcie_axi_aclk TRACE_RESET slr1/reset_controllers/psreset_gate_pr_data_interconnect_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: Profile info dict for HW emulation:
--- DPA: NAME profile_monitors FIFO 8192 DATA {{port table_serch_1/m_axi_aximm0 option all mode user} {port table_serch_1/m_axi_aximm1 option all mode user} {port table_serch_1/m_axi_aximm2 option all mode user} {port table_serch_1/m_axi_gmem option all mode user} {port table_serch_1/m_axi_plram0 option all mode user}} STALL {} EXEC {}
--- DPA: -----------------------------------------------------------
--- DPA: Pin: /table_serch_1/m_axi_aximm0, Monitors: 1, Addr segs: /table_serch_1/Data_m_axi_aximm0/SEG_memory_subsystem_M00_AXI_MEM00
--- DPA: Pin: /table_serch_1/m_axi_aximm1, Monitors: 1, Addr segs: /table_serch_1/Data_m_axi_aximm1/SEG_memory_subsystem_M01_AXI_MEM00
--- DPA: Pin: /table_serch_1/m_axi_aximm2, Monitors: 1, Addr segs: /table_serch_1/Data_m_axi_aximm2/SEG_memory_subsystem_M02_AXI_MEM00
--- DPA: Pin: /table_serch_1/m_axi_gmem, Monitors: 1, Addr segs: /table_serch_1/Data_m_axi_gmem/SEG_memory_subsystem_PLRAM_MEM01
--- DPA: Pin: /table_serch_1/m_axi_plram0, Monitors: 1, Addr segs: /table_serch_1/Data_m_axi_plram0/SEG_memory_subsystem_PLRAM_MEM00
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA:   /table_serch_1/m_axi_aximm0    TYPE data DETAIL all CLK_SRC /table_serch_1/ap_clk RST_SRC /table_serch_1/ap_rst_n MEMORY {{DDR[0]}} PRINTABLE_KEY {[get_bd_intf_pins table_serch_1/m_axi_aximm0]} INS_MODE user
--- DPA:   /table_serch_1    TYPE exec DETAIL all CLK_SRC /table_serch_1/ap_clk RST_SRC /table_serch_1/ap_rst_n PRINTABLE_KEY {[get_bd_cells /table_serch_1]} INS_MODE user
--- DPA:   /table_serch_1/m_axi_aximm1    TYPE data DETAIL all CLK_SRC /table_serch_1/ap_clk RST_SRC /table_serch_1/ap_rst_n MEMORY {{DDR[1]}} PRINTABLE_KEY {[get_bd_intf_pins table_serch_1/m_axi_aximm1]} INS_MODE user
--- DPA:   /table_serch_1/m_axi_aximm2    TYPE data DETAIL all CLK_SRC /table_serch_1/ap_clk RST_SRC /table_serch_1/ap_rst_n MEMORY {{DDR[2]}} PRINTABLE_KEY {[get_bd_intf_pins table_serch_1/m_axi_aximm2]} INS_MODE user
--- DPA:   /table_serch_1/m_axi_gmem    TYPE data DETAIL all CLK_SRC /table_serch_1/ap_clk RST_SRC /table_serch_1/ap_rst_n MEMORY {{PLRAM[1]}} PRINTABLE_KEY {[get_bd_intf_pins table_serch_1/m_axi_gmem]} INS_MODE user
--- DPA:   /table_serch_1/m_axi_plram0    TYPE data DETAIL all CLK_SRC /table_serch_1/ap_clk RST_SRC /table_serch_1/ap_rst_n MEMORY {{PLRAM[0]}} PRINTABLE_KEY {[get_bd_intf_pins table_serch_1/m_axi_plram0]} INS_MODE user
--- DPA: -----------------------------------------------------------
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Getting PCIe settings...
AXI-Lite: master = /slr0/interconnect_axilite_user_0/M00_AXI, clock = /slr0/interconnect_axilite_user_0/M00_ACLK, reset = /static_region/psr_dma_pcie_aclk/interconnect_aresetn
AXI Full: master = /xtlm_simple_intercon_0/M04_AXI, clock = /xtlm_simple_intercon_0/m04_axi_aclk, reset = /xtlm_simple_intercon_0/m04_axi_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: Automation Options:
--- DPA:   AIE_TRACE    PACKET_RATE 100 CLK_SELECT default PROFILE_STREAMS false MEM_SPACE {} MEM_INDEX {}
--- DPA:   SETTINGS    HW_EMU true IS_EMBEDDED false
--- DPA:   AXILITE    MASTER /slr0/interconnect_axilite_user_0/M00_AXI CLK_SRC /slr0/interconnect_axilite_user_0/M00_ACLK RST_SRC /static_region/psr_dma_pcie_aclk/interconnect_aresetn
--- DPA:   TRACE_OFFLOAD    DEPTH 8192 MEM_SPACE FIFO MEM_INDEX 0 SLAVE /memory_subsystem MASTER /xtlm_simple_intercon_0/M04_AXI CLK_SRC /xtlm_simple_intercon_0/m04_axi_aclk RST_SRC /xtlm_simple_intercon_0/m04_axi_aresetn SLR SLR1 DEDICATED true USE_HIERARCHY true FIFO_ADDR_SEG 0x0000008000000000 FIFO_ADDR_RANGE 0x0000000000400000
--- DPA: -----------------------------------------------------------
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - Add trace infrastructure...
Slave segment '/dpa_hub/S_AXIMM_MAP/S_AXIMM_BLOCK' is being assigned into address space '/static_region/sim_xdma_0/M_AXIMM' at <0x12_0000_0000 [ 8G ]>.
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
Wrote  : </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd> 
INFO: Writing /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/sim_ddr_0/C0_DDR_SAXI/C0_DDR_SAXI_mem' is being assigned into address space '/memory_subsystem/M00_AXI' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/sim_ddr_2/C0_DDR_SAXI/C0_DDR_SAXI_mem' is being assigned into address space '/memory_subsystem/M02_AXI' at <0x8_0000_0000 [ 4G ]>.
Slave segment '/sim_ddr_3/C0_DDR_SAXI/C0_DDR_SAXI_mem' is being assigned into address space '/memory_subsystem/M03_AXI' at <0xC_0000_0000 [ 4G ]>.
Slave segment '/static_region/sim_ddr_1/C0_DDR_SAXI/C0_DDR_SAXI_mem' is being assigned into address space '/memory_subsystem/M01_AXI' at <0x4_0000_0000 [ 4G ]>.
Slave segment '/slr1/to_delete_kernel_ctrl_1/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/embedded_schedular/CuDmaController_0/Data_m_axi_CUDma' at <0x44A8_0000 [ 64K ]>.
Slave segment '/slr1/to_delete_kernel_ctrl_1/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/embedded_schedular/cuisr_0/Data_m_axi_a' at <0x44A8_0000 [ 64K ]>.
Slave segment '/slr1/to_delete_kernel_ctrl_1/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/maxi_lite_mb' at <0x44A8_0000 [ 64K ]>.
Slave segment '/slr1/to_delete_kernel_ctrl_1/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/sim_xdma_0/M_AXICTRL' at <0x44A8_0000 [ 64K ]>.
Slave segment '/slr2/to_delete_kernel_ctrl_2/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/embedded_schedular/CuDmaController_0/Data_m_axi_CUDma' at <0x44A9_0000 [ 64K ]>.
Slave segment '/slr2/to_delete_kernel_ctrl_2/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/embedded_schedular/cuisr_0/Data_m_axi_a' at <0x44A9_0000 [ 64K ]>.
Slave segment '/slr2/to_delete_kernel_ctrl_2/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/maxi_lite_mb' at <0x44A9_0000 [ 64K ]>.
Slave segment '/slr2/to_delete_kernel_ctrl_2/S00_AXI/S00_AXI_reg' is being assigned into address space '/static_region/sim_xdma_0/M_AXICTRL' at <0x44A9_0000 [ 64K ]>.
Slave segment '/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg' is being assigned into address space '/static_region/sim_xdma_0/M_AXICTRL' at <0x4120_0000 [ 64K ]>.
Slave segment '/table_serch_1/s_axi_control/Reg' is being assigned into address space '/static_region/embedded_schedular/CuDmaController_0/Data_m_axi_CUDma' at <0x0000_0000 [ 64K ]>.
Slave segment '/table_serch_1/s_axi_control/Reg' is being assigned into address space '/static_region/embedded_schedular/cuisr_0/Data_m_axi_a' at <0x0000_0000 [ 64K ]>.
Slave segment '/table_serch_1/s_axi_control/Reg' is being assigned into address space '/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/maxi_lite_mb' at <0x0000_0000 [ 64K ]>.
Slave segment '/table_serch_1/s_axi_control/Reg' is being assigned into address space '/static_region/sim_xdma_0/M_AXICTRL' at <0x0000_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/emu/dynamic_post_sys_link.tcl
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[19:02:13] Run vpl: Step update_bd: Completed
[19:02:13] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files emu.bd]
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/static_region/embedded_schedular/sim_embedded_scheduler_sw_0
/static_region/sim_ddr_1
/sim_ddr_0
/sim_ddr_2
/sim_ddr_3

WARNING: [BD 5-279] Subcore identifier 'xilinx.com:xilinx:xtlm_simple_interconnect:1.0' was not declared as a valid subcore dependency. Please package dependent subcores in the 'elaborate_bd' file group to resolve.
WARNING: [BD 5-279] Subcore identifier 'xilinx.com:xilinx:xtlm_simple_memory:1.0' was not declared as a valid subcore dependency. Please package dependent subcores in the 'elaborate_bd' file group to resolve.
WARNING: [BD 5-279] Subcore identifier 'xilinx.com:xilinx:xtlm_simple_memory:1.0' was not declared as a valid subcore dependency. Please package dependent subcores in the 'elaborate_bd' file group to resolve.
WARNING: [BD 5-279] Subcore identifier 'xilinx.com:xilinx:xtlm_simple_memory:1.0' was not declared as a valid subcore dependency. Please package dependent subcores in the 'elaborate_bd' file group to resolve.
CRITICAL WARNING: [BD 41-1344] Reset pin /xtlm_simple_intercon_0/s07_axi_aresetn (associated clock /xtlm_simple_intercon_0/s07_axi_aclk) is connected to reset source /aresetn (synchronous to clock source /aclk).
This may prevent design from meeting timing. Instead it should be connected to reset source /aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /xtlm_simple_intercon_0/s05_axi_aresetn (associated clock /xtlm_simple_intercon_0/s05_axi_aclk) is connected to reset source /aresetn (synchronous to clock source /aclk).
This may prevent design from meeting timing. Instead it should be connected to reset source /aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /xtlm_simple_intercon_0/s06_axi_aresetn (associated clock /xtlm_simple_intercon_0/s06_axi_aclk) is connected to reset source /aresetn (synchronous to clock source /aclk).
This may prevent design from meeting timing. Instead it should be connected to reset source /aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /xtlm_simple_intercon_0/s08_axi_aresetn (associated clock /xtlm_simple_intercon_0/s08_axi_aclk) is connected to reset source /aresetn (synchronous to clock source /aclk).
This may prevent design from meeting timing. Instead it should be connected to reset source /aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /xtlm_simple_intercon_0/s04_axi_aresetn (associated clock /xtlm_simple_intercon_0/s04_axi_aclk) is connected to reset source /aresetn (synchronous to clock source /aclk).
This may prevent design from meeting timing. Instead it should be connected to reset source /aresetn.
CRITICAL WARNING: [BD 41-1761] Reset pin '/memory_subsystem/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/memory_subsystem/aclk
/memory_subsystem/aclk1

WARNING: [xilinx.com:ip:axi_intc:4.1-13] /static_region/embedded_schedular/axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /sim_ddr_0/C0_DDR_SAXI
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /static_region/sim_ddr_1/C0_DDR_SAXI
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /sim_ddr_2/C0_DDR_SAXI
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /sim_ddr_3/C0_DDR_SAXI
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /table_serch_1/m_axi_plram0
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /table_serch_1/m_axi_aximm0
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /table_serch_1/m_axi_aximm1
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /table_serch_1/m_axi_aximm2
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /table_serch_1/m_axi_gmem
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /System_DPA/dpa_hub/S_AXIMM(0) and /xtlm_simple_intercon_0/M04_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /System_DPA/dpa_hub/S_AXIMM(0) and /xtlm_simple_intercon_0/M04_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /System_DPA/dpa_hub/S_AXIMM(0) and /xtlm_simple_intercon_0/M04_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /System_DPA/dpa_hub/S_AXIMM(0) and /xtlm_simple_intercon_0/M04_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /System_DPA/dpa_hub/S_AXIMM(0) and /xtlm_simple_intercon_0/M04_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /sim_ddr_0/C0_DDR_SAXI(0) and /memory_subsystem/M00_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /static_region/sim_ddr_1/C0_DDR_SAXI(0) and /memory_subsystem/M01_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /sim_ddr_2/C0_DDR_SAXI(0) and /memory_subsystem/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /sim_ddr_3/C0_DDR_SAXI(0) and /memory_subsystem/M03_AXI(1)
WARNING: [BD 41-927] Following properties on pin /table_serch_1/ap_clk have been updated from connected ip, but BD cell '/table_serch_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </table_serch_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /static_region/embedded_schedular/CuDmaController_0/ap_clk have been updated from connected ip, but BD cell '/static_region/embedded_schedular/CuDmaController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000.0 
Please resolve any mismatches by directly setting properties on BD cell </static_region/embedded_schedular/CuDmaController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /static_region/embedded_schedular/cuisr_0/ap_clk have been updated from connected ip, but BD cell '/static_region/embedded_schedular/cuisr_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000.0 
Please resolve any mismatches by directly setting properties on BD cell </static_region/embedded_schedular/cuisr_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /static_region/embedded_schedular/embedded_scheduler_hw_0/clk have been updated from connected ip, but BD cell '/static_region/embedded_schedular/embedded_scheduler_hw_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000.0 
Please resolve any mismatches by directly setting properties on BD cell </static_region/embedded_schedular/embedded_scheduler_hw_0> to completely resolve these warnings.
Wrote  : </home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/emu/emu.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/synth/emu.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection slr0_M01_AXI one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_aximm0 one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_aximm1 one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_aximm2 one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_gmem one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_plram0 one endpoint missing or has only monitor connections 
VHDL Output written to : /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/sim/emu.v
VHDL Output written to : /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/hdl/emu_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/clk_reset_wizard/ddr0_ui_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/clk_reset_wizard/kernel2_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/clk_reset_wizard/kernel_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/dma_pcie_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/CuDmaController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/cuisr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/embedded_scheduler_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/sim_embedded_scheduler_sw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/psr_dma_pcie_aclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/sim_ddr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/sim_xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel2_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xtlm_simple_intercon_0 .
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '37' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXI.ADDR_WIDTH'. Logical port width '35' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXI.ADDR_WIDTH'. Logical port width '36' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXI.ADDR_WIDTH'. Logical port width '36' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S04_AXI.ADDR_WIDTH'. Logical port width '37' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S05_AXI.ADDR_WIDTH'. Logical port width '34' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S06_AXI.ADDR_WIDTH'. Logical port width '35' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S07_AXI.ADDR_WIDTH'. Logical port width '36' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S08_AXI.ADDR_WIDTH'. Logical port width '37' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '34' do not match.
Exporting to file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_memory_subsystem_0/bd_0/hw_handoff/emu_memory_subsystem_0.hwh
Generated Block Design Tcl file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_memory_subsystem_0/bd_0/hw_handoff/emu_memory_subsystem_0_bd.tcl
Generated Hardware Definition File /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_memory_subsystem_0/bd_0/synth/emu_memory_subsystem_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_subsystem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_ddr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_ddr_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_ddr_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/icn_pass_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/psr_kernel_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/psr_kernel2_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/icn_pass_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/icn_pass_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/psr_kernel_clk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/psr_kernel2_clk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/to_delete_kernel_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/icn_pass_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/psr_kernel_clk_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/psr_kernel2_clk_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/to_delete_kernel_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconstant_gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block table_serch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_hub .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_0/emu_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_1/emu_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_4/emu_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_5/emu_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_2/emu_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_3/emu_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_6/emu_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_0/emu_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_pc_7/emu_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_1/emu_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_2/emu_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_3/emu_auto_cc_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_4/emu_auto_cc_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m04_couplers/m04_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_5/emu_auto_cc_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m04_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m05_couplers/m05_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_6/emu_auto_cc_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m05_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_7/emu_auto_cc_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_auto_cc_8/emu_auto_cc_8_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m07_couplers/auto_cc .
Exporting to file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/hw_handoff/emu.hwh
Generated Block Design Tcl file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/hw_handoff/emu_bd.tcl
Generated Hardware Definition File /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/synth/emu.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3431.766 ; gain = 163.906 ; free physical = 91071 ; free virtual = 116424
INFO: [OCL_UTIL] internal step: add_files output/emu_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/output/emu_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/output/emu_ooc_copy.xdc
[19:02:35] Run vpl: Step generate_target: Completed
[19:02:35] Run vpl: Step config_hw_emu.gen_scripts: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_emu.gen_scripts
INFO: [OCL_UTIL] internal step: add_files -norecurse [make_wrapper -top -files [get_files emu.bd ]]
INFO: [OCL_UTIL] internal step: hw_emu_common_util::generate_simulation_scripts_only
--- DEBUG: changing the top model to emu_wrapper
INFO: 19:02:38 [HW_EMU_COMMON_UTIL] launch_simulation -scripts_only started
Command: launch_simulation -scripts_only
INFO: [BD 41-1662] The design 'emu.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/synth/emu.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/static_region/connect_to_es/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s01_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_arlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/static_region/connect_to_es_cu/xbar/s_axi_awlock'(1) to pin: '/static_region/connect_to_es_cu/s02_couplers/M_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection slr0_M01_AXI one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_aximm0 one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_aximm1 one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_aximm2 one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_gmem one endpoint missing or has only monitor connections 
WARNING: [BD 41-2182] SYSC NETLISTER : Interface Connection table_serch_1_m_axi_plram0 one endpoint missing or has only monitor connections 
VHDL Output written to : /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/sim/emu.v
VHDL Output written to : /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/hdl/emu_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/clk_reset_wizard/ddr0_ui_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/clk_reset_wizard/kernel2_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/clk_reset_wizard/kernel_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/dma_pcie_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/CuDmaController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/embedded_schedular/cuisr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/psr_dma_pcie_aclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel2_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel_clk .
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '37' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXI.ADDR_WIDTH'. Logical port width '35' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXI.ADDR_WIDTH'. Logical port width '36' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXI.ADDR_WIDTH'. Logical port width '36' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S04_AXI.ADDR_WIDTH'. Logical port width '37' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S05_AXI.ADDR_WIDTH'. Logical port width '34' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S06_AXI.ADDR_WIDTH'. Logical port width '35' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S07_AXI.ADDR_WIDTH'. Logical port width '36' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S08_AXI.ADDR_WIDTH'. Logical port width '37' and physical port width '64' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '34' do not match.
Exporting to file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_memory_subsystem_0/bd_0/hw_handoff/emu_memory_subsystem_0.hwh
Generated Block Design Tcl file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_memory_subsystem_0/bd_0/hw_handoff/emu_memory_subsystem_0_bd.tcl
Generated Hardware Definition File /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/ip/emu_memory_subsystem_0/bd_0/synth/emu_memory_subsystem_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_subsystem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/psr_kernel_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/psr_kernel2_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/psr_kernel_clk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/psr_kernel2_clk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/to_delete_kernel_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/psr_kernel_clk_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/psr_kernel2_clk_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/to_delete_kernel_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block table_serch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/s03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_region/connect_to_es_cu/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m04_couplers/m04_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m04_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m05_couplers/m05_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m05_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m07_couplers/auto_cc .
Exporting to file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/hw_handoff/emu.hwh
Generated Block Design Tcl file /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/hw_handoff/emu_bd.tcl
Generated Hardware Definition File /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/emu/synth/emu.hwdef
INFO: [Vivado 12-5680] Creating behavioral simulation scripts in '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'emu_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav/xsim/compile.sh
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav/xsim/elaborate.sh
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:/home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav/xsim/simulate.sh
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4208.020 ; gain = 15.883 ; free physical = 91005 ; free virtual = 116376
INFO: 19:02:55 [HW_EMU_COMMON_UTIL] launch_simulation -scripts_only ended
INFO: [OCL_UTIL] internal step: creating /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/int/_kernel_inst_paths.dat
[19:02:55] Run vpl: Step config_hw_emu.gen_scripts: Completed
[19:02:55] Run vpl: Step config_hw_emu.compile: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_emu.compile
INFO: [OCL_UTIL] internal step: hw_emu_common_util::compile_scripts_step
pwd1 /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl
pwd /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav_waveform/xsim
pwd2 /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav_waveform/xsim
INFO: 19:02:55 [HW_EMU_COMMON_UTIL] compile.sh started
INFO: 19:03:17 [HW_EMU_COMMON_UTIL] compile.sh ended
[19:03:17] Run vpl: Step config_hw_emu.compile: Completed
[19:03:17] Run vpl: Step config_hw_emu.elaborate: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_emu.elaborate
INFO: [OCL_UTIL] internal step: hw_emu_common_util::elaborate_scripts_step
pwd /home/nomoto/src/StagedLSH/ver1.2/soft/u200/hw_emu/_x/link/vivado/vpl/prj/prj.sim/sim_1/behav_waveform/xsim
INFO: 19:03:17 [HW_EMU_COMMON_UTIL] elaborate.sh started
INFO: 19:03:42 [HW_EMU_COMMON_UTIL] elaborate.sh ended
[19:03:43] Run vpl: Step config_hw_emu.elaborate: Completed
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 19:03:43 2022...
