# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Proyecto2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus/RAM {C:/Programas/ArquiII/Proyecto2/quartus/RAM/original_image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:46 on Jul 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus/RAM" C:/Programas/ArquiII/Proyecto2/quartus/RAM/original_image.v 
# -- Compiling module original_image
# 
# Top level modules:
# 	original_image
# End time: 17:06:46 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/deco_hist.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:47 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/deco_hist.sv 
# -- Compiling module deco_hist
# 
# Top level modules:
# 	deco_hist
# End time: 17:06:47 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/Add_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:47 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/Add_8.sv 
# -- Compiling module Add_8
# 
# Top level modules:
# 	Add_8
# End time: 17:06:47 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:47 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 17:06:47 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/mux_4_x_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:47 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/mux_4_x_1.sv 
# -- Compiling module mux_4_x_1
# 
# Top level modules:
# 	mux_4_x_1
# End time: 17:06:47 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/mux_2_x_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:47 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/mux_2_x_1.sv 
# -- Compiling module mux_2_x_1
# 
# Top level modules:
# 	mux_2_x_1
# End time: 17:06:47 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/instruction_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:48 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:06:48 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/flip_flop_D.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:48 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/flip_flop_D.sv 
# -- Compiling module flip_flop_D
# 
# Top level modules:
# 	flip_flop_D
# End time: 17:06:48 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:48 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 17:06:48 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:48 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 17:06:48 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/Add_pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:48 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/Add_pc.sv 
# -- Compiling module Add_pc
# 
# Top level modules:
# 	Add_pc
# End time: 17:06:48 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/Add_param.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:49 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/Add_param.sv 
# -- Compiling module Add_param
# 
# Top level modules:
# 	Add_param
# End time: 17:06:49 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:49 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 17:06:49 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:49 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:06:49 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:49 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:06:49 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/alu_deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:49 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/alu_deco.sv 
# -- Compiling module alu_deco
# 
# Top level modules:
# 	alu_deco
# End time: 17:06:50 on Jul 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/cond_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/cond_logic.sv 
# -- Compiling module cond_logic
# 
# Top level modules:
# 	cond_logic
# End time: 17:06:50 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/flip_flop_D_neg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/flip_flop_D_neg.sv 
# -- Compiling module flip_flop_D_neg
# 
# Top level modules:
# 	flip_flop_D_neg
# End time: 17:06:50 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/cond_check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/cond_check.sv 
# -- Compiling module cond_check
# 
# Top level modules:
# 	cond_check
# End time: 17:06:50 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Programas/ArquiII/Proyecto2/quartus {C:/Programas/ArquiII/Proyecto2/quartus/acumulator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:50 on Jul 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Programas/ArquiII/Proyecto2/quartus" C:/Programas/ArquiII/Proyecto2/quartus/acumulator.sv 
# -- Compiling module acumulator
# 
# Top level modules:
# 	acumulator
# End time: 17:06:51 on Jul 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.test -L altera_mf_ver
# vsim -gui -l msim_transcript work.test -L altera_mf_ver 
# Start time: 17:07:13 on Jul 08,2020
# Loading sv_std.std
# Loading work.test
# Loading work.DataPath
# Loading work.Add_pc
# Loading work.flip_flop_D
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.alu
# Loading work.mux_2_x_1
# Loading work.data_memory
# Loading work.Control_Unit
# Loading work.alu_deco
# Loading work.cond_logic
# Loading work.flip_flop_D_neg
# Loading work.cond_check
# Loading work.Add_param
# Loading work.mux_4_x_1
# Loading work.original_image
# Loading altera_mf_ver.altsyncram
# Loading work.acumulator
# Loading work.deco_hist
# Loading work.Add_8
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# End time: 17:07:23 on Jul 08,2020, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
