\hypertarget{struct_d_m_a___stream___type_def}{\section{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
}


D\-M\-A Controller.  




{\ttfamily \#include $<$stm32f2xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{N\-D\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{P\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{M0\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{M1\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-M\-A Controller. 

\subsection{Member Data Documentation}
\hypertarget{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}
D\-M\-A stream x configuration register \hypertarget{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!F\-C\-R@{F\-C\-R}}
\index{F\-C\-R@{F\-C\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-F\-C\-R}}\label{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}
D\-M\-A stream x F\-I\-F\-O control register \hypertarget{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!M0\-A\-R@{M0\-A\-R}}
\index{M0\-A\-R@{M0\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{M0\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-M0\-A\-R}}\label{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}
D\-M\-A stream x memory 0 address register \hypertarget{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!M1\-A\-R@{M1\-A\-R}}
\index{M1\-A\-R@{M1\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{M1\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-M1\-A\-R}}\label{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}
D\-M\-A stream x memory 1 address register \hypertarget{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!N\-D\-T\-R@{N\-D\-T\-R}}
\index{N\-D\-T\-R@{N\-D\-T\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{N\-D\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-N\-D\-T\-R}}\label{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}
D\-M\-A stream x number of data register \hypertarget{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!P\-A\-R@{P\-A\-R}}
\index{P\-A\-R@{P\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-P\-A\-R}}\label{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}
D\-M\-A stream x peripheral address register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
