<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\sipeed\Tang\Tang-Nano-examples-master\example_lcd\lcd_pjt\impl\gwsynthesis\lcd_pjt.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\sipeed\Tang\Tang-Nano-examples-master\example_lcd\lcd_pjt\src\rgb_psram.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 16 20:37:09 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>252</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>150</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.030</td>
<td>33.300
<td>0.000</td>
<td>15.015</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>27.000(MHz)</td>
<td>110.319(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.300(MHz)</td>
<td>118.536(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.594</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>8.036</td>
</tr>
<tr>
<td>2</td>
<td>21.820</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>3</td>
<td>21.987</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.643</td>
</tr>
<tr>
<td>4</td>
<td>22.078</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.552</td>
</tr>
<tr>
<td>5</td>
<td>22.295</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.335</td>
</tr>
<tr>
<td>6</td>
<td>22.295</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.335</td>
</tr>
<tr>
<td>7</td>
<td>22.295</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.335</td>
</tr>
<tr>
<td>8</td>
<td>22.460</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.170</td>
</tr>
<tr>
<td>9</td>
<td>22.605</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.025</td>
</tr>
<tr>
<td>10</td>
<td>22.605</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.025</td>
</tr>
<tr>
<td>11</td>
<td>22.605</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>7.025</td>
</tr>
<tr>
<td>12</td>
<td>22.844</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_8_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.786</td>
</tr>
<tr>
<td>13</td>
<td>22.953</td>
<td>D1/LineCount_3_s1/Q</td>
<td>D1/LineCount_14_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.677</td>
</tr>
<tr>
<td>14</td>
<td>23.143</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_15_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.487</td>
</tr>
<tr>
<td>15</td>
<td>23.177</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_9_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.454</td>
</tr>
<tr>
<td>16</td>
<td>23.177</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_12_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.454</td>
</tr>
<tr>
<td>17</td>
<td>23.177</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_13_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.454</td>
</tr>
<tr>
<td>18</td>
<td>23.511</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_6_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.476</td>
</tr>
<tr>
<td>19</td>
<td>23.511</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_8_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.476</td>
</tr>
<tr>
<td>20</td>
<td>23.511</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_14_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.476</td>
</tr>
<tr>
<td>21</td>
<td>23.587</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_0_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>22</td>
<td>23.587</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_1_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>23</td>
<td>23.587</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_4_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>24</td>
<td>23.587</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_5_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>25</td>
<td>23.587</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/LineCount_7_s1/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>6.399</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>D1/LineCount_3_s1/Q</td>
<td>D1/LineCount_3_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>counter_4_s0/Q</td>
<td>counter_4_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>counter_7_s0/Q</td>
<td>counter_7_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>D1/LineCount_1_s1/Q</td>
<td>D1/LineCount_1_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>D1/LineCount_8_s1/Q</td>
<td>D1/LineCount_8_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>D1/LineCount_10_s1/Q</td>
<td>D1/LineCount_10_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>D1/LineCount_12_s1/Q</td>
<td>D1/LineCount_12_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>D1/PixelCount_2_s0/Q</td>
<td>D1/PixelCount_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>counter_8_s0/Q</td>
<td>counter_8_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>counter_9_s0/Q</td>
<td>counter_9_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>D1/LineCount_0_s1/Q</td>
<td>D1/LineCount_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>D1/LineCount_9_s1/Q</td>
<td>D1/LineCount_9_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>counter_17_s0/Q</td>
<td>counter_17_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>D1/PixelCount_1_s0/Q</td>
<td>D1/PixelCount_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>D1/PixelCount_5_s0/Q</td>
<td>D1/PixelCount_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.714</td>
<td>D1/PixelCount_9_s0/Q</td>
<td>D1/PixelCount_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>20</td>
<td>0.892</td>
<td>counter_10_s0/Q</td>
<td>counter_10_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>21</td>
<td>0.892</td>
<td>counter_11_s0/Q</td>
<td>counter_11_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>22</td>
<td>0.893</td>
<td>counter_1_s0/Q</td>
<td>counter_1_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>23</td>
<td>0.893</td>
<td>counter_13_s0/Q</td>
<td>counter_13_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>24</td>
<td>0.893</td>
<td>counter_19_s0/Q</td>
<td>counter_19_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>25</td>
<td>0.940</td>
<td>led_1_s0/Q</td>
<td>led_2_s0/D</td>
<td>XTAL_IN:[R]</td>
<td>XTAL_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/PixelCount_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/PixelCount_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/PixelCount_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/PixelCount_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/LineCount_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td>8</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/LineCount_4_s1</td>
</tr>
<tr>
<td>10</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>D1/LineCount_3_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.851</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>D1/n95_s1/I0</td>
</tr>
<tr>
<td>9.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" background: #97FFFF;">D1/n95_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>D1/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>D1/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 44.536%; route: 3.999, 49.761%; tC2Q: 0.458, 5.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.835</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>D1/n92_s1/I0</td>
</tr>
<tr>
<td>9.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">D1/n92_s1/F</td>
</tr>
<tr>
<td>9.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>D1/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>D1/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 43.135%; route: 3.983, 50.997%; tC2Q: 0.458, 5.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.390</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/n93_s1/I2</td>
</tr>
<tr>
<td>9.489</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">D1/n93_s1/F</td>
</tr>
<tr>
<td>9.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 47.705%; route: 3.539, 46.298%; tC2Q: 0.458, 5.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/n97_s1/I0</td>
</tr>
<tr>
<td>9.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">D1/n97_s1/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 47.393%; route: 3.514, 46.538%; tC2Q: 0.458, 6.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.359</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>D1/n90_s1/I0</td>
</tr>
<tr>
<td>9.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">D1/n90_s1/F</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>D1/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>D1/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 45.931%; route: 3.508, 47.821%; tC2Q: 0.458, 6.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.359</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/n89_s1/I2</td>
</tr>
<tr>
<td>9.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">D1/n89_s1/F</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 45.931%; route: 3.508, 47.821%; tC2Q: 0.458, 6.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.359</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>D1/n88_s1/I2</td>
</tr>
<tr>
<td>9.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td style=" background: #97FFFF;">D1/n88_s1/F</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>D1/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>D1/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 45.931%; route: 3.508, 47.821%; tC2Q: 0.458, 6.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.390</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>D1/n91_s1/I2</td>
</tr>
<tr>
<td>9.016</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">D1/n91_s1/F</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>D1/PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>D1/PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.173, 44.255%; route: 3.539, 49.353%; tC2Q: 0.458, 6.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/n98_s1/I1</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">D1/n98_s1/F</td>
</tr>
<tr>
<td>8.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 47.956%; route: 3.198, 45.520%; tC2Q: 0.458, 6.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/n96_s1/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">D1/n96_s1/F</td>
</tr>
<tr>
<td>8.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 47.956%; route: 3.198, 45.520%; tC2Q: 0.458, 6.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>D1/n94_s1/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">D1/n94_s1/F</td>
</tr>
<tr>
<td>8.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>D1/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>D1/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 47.956%; route: 3.198, 45.520%; tC2Q: 0.458, 6.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>7.533</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/n58_s1/I3</td>
</tr>
<tr>
<td>8.632</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">D1/n58_s1/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 44.506%; route: 3.307, 48.740%; tC2Q: 0.458, 6.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>D1/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_3_s1/Q</td>
</tr>
<tr>
<td>3.772</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>D1/n62_s2/I3</td>
</tr>
<tr>
<td>4.398</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">D1/n62_s2/F</td>
</tr>
<tr>
<td>5.223</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>D1/n57_s2/I2</td>
</tr>
<tr>
<td>5.848</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">D1/n57_s2/F</td>
</tr>
<tr>
<td>6.268</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>D1/n51_s2/I1</td>
</tr>
<tr>
<td>7.070</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">D1/n51_s2/F</td>
</tr>
<tr>
<td>7.491</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>D1/n52_s1/I1</td>
</tr>
<tr>
<td>8.523</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">D1/n52_s1/F</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">D1/LineCount_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>D1/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>D1/LineCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.085, 46.204%; route: 3.134, 46.932%; tC2Q: 0.458, 6.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>7.708</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>D1/n51_s1/I3</td>
</tr>
<tr>
<td>8.334</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">D1/n51_s1/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">D1/LineCount_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>D1/LineCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 39.260%; route: 3.482, 53.675%; tC2Q: 0.458, 7.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>7.268</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/n57_s1/I2</td>
</tr>
<tr>
<td>8.300</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">D1/n57_s1/F</td>
</tr>
<tr>
<td>8.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/LineCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 45.758%; route: 3.042, 47.140%; tC2Q: 0.458, 7.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>7.268</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/n54_s1/I3</td>
</tr>
<tr>
<td>8.300</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">D1/n54_s1/F</td>
</tr>
<tr>
<td>8.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/LineCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 45.758%; route: 3.042, 47.140%; tC2Q: 0.458, 7.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>7.268</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>D1/n53_s1/I2</td>
</tr>
<tr>
<td>8.300</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">D1/n53_s1/F</td>
</tr>
<tr>
<td>8.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">D1/LineCount_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>D1/LineCount_13_s1/CLK</td>
</tr>
<tr>
<td>31.476</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>D1/LineCount_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 45.758%; route: 3.042, 47.140%; tC2Q: 0.458, 7.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" font-weight:bold;">D1/LineCount_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>D1/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>D1/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.316%; route: 3.471, 53.607%; tC2Q: 0.458, 7.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.316%; route: 3.471, 53.607%; tC2Q: 0.458, 7.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">D1/LineCount_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>D1/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>D1/LineCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.316%; route: 3.471, 53.607%; tC2Q: 0.458, 7.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>D1/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.785%; route: 3.395, 53.052%; tC2Q: 0.458, 7.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>D1/LineCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.785%; route: 3.395, 53.052%; tC2Q: 0.458, 7.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" font-weight:bold;">D1/LineCount_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>D1/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>D1/LineCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.785%; route: 3.395, 53.052%; tC2Q: 0.458, 7.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td style=" font-weight:bold;">D1/LineCount_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>D1/LineCount_5_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>D1/LineCount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.785%; route: 3.395, 53.052%; tC2Q: 0.458, 7.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>3.459</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>D1/LCD_HSYNC_s4/I0</td>
</tr>
<tr>
<td>4.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HSYNC_s4/F</td>
</tr>
<tr>
<td>5.266</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>D1/LineCount_14_s7/I0</td>
</tr>
<tr>
<td>6.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s7/F</td>
</tr>
<tr>
<td>6.892</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">D1/LineCount_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.876</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>D1/LineCount_7_s1/CLK</td>
</tr>
<tr>
<td>31.833</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>D1/LineCount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 39.785%; route: 3.395, 53.052%; tC2Q: 0.458, 7.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>D1/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_3_s1/Q</td>
</tr>
<tr>
<td>2.123</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>D1/n63_s1/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">D1/n63_s1/F</td>
</tr>
<tr>
<td>2.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>D1/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>D1/LineCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n92_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n92_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>n91_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n91_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">counter_4_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>n90_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">counter_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n87_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n87_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>D1/n65_s1/I1</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">D1/n65_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>D1/LineCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_8_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/n58_s1/I2</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">D1/n58_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>D1/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>D1/LineCount_10_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_10_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>D1/n56_s1/I0</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">D1/n56_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>D1/LineCount_10_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>D1/LineCount_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_12_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/n54_s1/I2</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">D1/n54_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>D1/LineCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_2_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/n96_s1/I3</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">D1/n96_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>D1/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n86_s1/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>D1/n66_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">D1/n66_s2/F</td>
</tr>
<tr>
<td>2.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>D1/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_9_s1/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/n57_s1/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">D1/n57_s1/F</td>
</tr>
<tr>
<td>2.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/LineCount_9_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/LineCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>n94_s2/I0</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">n94_s2/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">counter_17_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>n77_s1/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">n77_s1/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>2.126</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/n97_s1/I2</td>
</tr>
<tr>
<td>2.498</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">D1/n97_s1/F</td>
</tr>
<tr>
<td>2.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>D1/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_5_s0/Q</td>
</tr>
<tr>
<td>2.126</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/n93_s1/I3</td>
</tr>
<tr>
<td>2.498</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">D1/n93_s1/F</td>
</tr>
<tr>
<td>2.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>D1/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_9_s0/Q</td>
</tr>
<tr>
<td>2.129</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/n89_s1/I3</td>
</tr>
<tr>
<td>2.501</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">D1/n89_s1/F</td>
</tr>
<tr>
<td>2.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>D1/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">counter_10_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>n84_s1/I3</td>
</tr>
<tr>
<td>1.921</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">n84_s1/F</td>
</tr>
<tr>
<td>1.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">counter_11_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>n83_s1/I3</td>
</tr>
<tr>
<td>1.921</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">n83_s1/F</td>
</tr>
<tr>
<td>1.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">counter_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>n93_s1/I1</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">n93_s1/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">counter_13_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>n81_s1/I1</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" background: #97FFFF;">n81_s1/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">counter_19_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>n75_s1/I3</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>led_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">led_1_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">led_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT10[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>led_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>led_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_4_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>16.617</td>
<td>1.602</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.880</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.632</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_3_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>28</td>
<td>XTAL_IN_d</td>
<td>27.972</td>
<td>0.262</td>
</tr>
<tr>
<td>28</td>
<td>LCD_CLK_d</td>
<td>21.594</td>
<td>0.661</td>
</tr>
<tr>
<td>27</td>
<td>LineCount_14_8</td>
<td>21.594</td>
<td>1.332</td>
</tr>
<tr>
<td>26</td>
<td>led_1_5</td>
<td>27.972</td>
<td>1.184</td>
</tr>
<tr>
<td>23</td>
<td>PixelCount[6]</td>
<td>22.804</td>
<td>1.181</td>
</tr>
<tr>
<td>16</td>
<td>PixelCount[5]</td>
<td>22.881</td>
<td>1.325</td>
</tr>
<tr>
<td>16</td>
<td>PixelCount[7]</td>
<td>22.348</td>
<td>0.847</td>
</tr>
<tr>
<td>16</td>
<td>LineCount_14_12</td>
<td>21.594</td>
<td>1.343</td>
</tr>
<tr>
<td>14</td>
<td>PixelCount[10]</td>
<td>22.832</td>
<td>1.343</td>
</tr>
<tr>
<td>14</td>
<td>PixelCount[8]</td>
<td>22.566</td>
<td>0.999</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C16</td>
<td>37.50%</td>
</tr>
<tr>
<td>R4C14</td>
<td>33.33%</td>
</tr>
<tr>
<td>R4C16</td>
<td>33.33%</td>
</tr>
<tr>
<td>R3C17</td>
<td>33.33%</td>
</tr>
<tr>
<td>R5C13</td>
<td>31.94%</td>
</tr>
<tr>
<td>R4C15</td>
<td>31.94%</td>
</tr>
<tr>
<td>R4C17</td>
<td>31.94%</td>
</tr>
<tr>
<td>R4C12</td>
<td>29.17%</td>
</tr>
<tr>
<td>R4C13</td>
<td>29.17%</td>
</tr>
<tr>
<td>R3C13</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
