// Seed: 2236135186
module module_0 ();
  tri1 id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1'h0 == id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    output wire id_6
);
  assign id_5 = (id_3);
  nor primCall (id_2, id_3, id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_6;
  assign id_2 = id_1;
  assign module_0.type_2 = 0;
  wire id_7;
  assign id_3 = id_3;
  assign id_6 = 1'd0;
endmodule
