--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25099 paths analyzed, 13967 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.977ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.WEBWEU0    net (fanout=4)        1.841   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[3]
    RAMB36_X3Y25.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.827ns (2.986ns logic, 1.841ns route)
                                                          (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (1.431 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y26.ADDRBWRADDRL14 net (fanout=4)        1.807   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]
    RAMB36_X3Y26.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.827ns (3.020ns logic, 1.807ns route)
                                                              (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (1.431 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y26.ADDRBWRADDRL14 net (fanout=4)        1.807   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]
    RAMB36_X3Y26.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.827ns (3.020ns logic, 1.807ns route)
                                                              (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (1.431 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y26.ADDRBWRADDRU14 net (fanout=4)        1.807   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]
    RAMB36_X3Y26.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.827ns (3.020ns logic, 1.807ns route)
                                                              (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (1.431 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO2         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y26.ADDRBWRADDRU14 net (fanout=4)        1.807   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[19]
    RAMB36_X3Y26.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             4.827ns (3.020ns logic, 1.807ns route)
                                                              (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO7     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.ENBWRENU   net (fanout=4)        1.920   base_sys_i/cgra2x2_0_PORT0_BRAM_EN
    RAMB36_X3Y25.CLKBWRCLKU Trcck_WREN            0.443   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.817ns (2.897ns logic, 1.920ns route)
                                                          (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO7     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.ENBWRENL   net (fanout=4)        1.920   base_sys_i/cgra2x2_0_PORT0_BRAM_EN
    RAMB36_X3Y25.CLKBWRCLKL Trcck_WREN            0.443   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.817ns (2.897ns logic, 1.920ns route)
                                                          (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.426 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y25.ADDRBWRADDRU12 net (fanout=4)        1.759   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[21]
    RAMB36_X3Y25.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.779ns (3.020ns logic, 1.759ns route)
                                                              (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.426 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y25.ADDRBWRADDRU12 net (fanout=4)        1.759   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[21]
    RAMB36_X3Y25.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.779ns (3.020ns logic, 1.759ns route)
                                                              (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.426 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y25.ADDRBWRADDRL12 net (fanout=4)        1.738   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[21]
    RAMB36_X3Y25.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.758ns (3.020ns logic, 1.738ns route)
                                                              (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.426 - 1.537)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X2Y27.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X3Y25.ADDRBWRADDRL12 net (fanout=4)        1.738   base_sys_i/cgra2x2_0_PORT0_BRAM_Addr[21]
    RAMB36_X3Y25.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             4.758ns (3.020ns logic, 1.738ns route)
                                                              (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.WEBWEL0    net (fanout=4)        1.745   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[3]
    RAMB36_X3Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.731ns (2.986ns logic, 1.745ns route)
                                                          (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.WEBWEU2    net (fanout=4)        1.745   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[3]
    RAMB36_X3Y25.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.731ns (2.986ns logic, 1.745ns route)
                                                          (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.WEBWEL2    net (fanout=4)        1.745   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[3]
    RAMB36_X3Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.731ns (2.986ns logic, 1.745ns route)
                                                          (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEL3    net (fanout=4)        1.721   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.707ns (2.986ns logic, 1.721ns route)
                                                          (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEL3    net (fanout=4)        1.721   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.707ns (2.986ns logic, 1.721ns route)
                                                          (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.WEBWEL3    net (fanout=4)        1.714   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X3Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.700ns (2.986ns logic, 1.714ns route)
                                                          (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.426 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y25.WEBWEL3    net (fanout=4)        1.714   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[2]
    RAMB36_X3Y25.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.700ns (2.986ns logic, 1.714ns route)
                                                          (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO5     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEU0    net (fanout=4)        1.709   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[1]
    RAMB36_X3Y26.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (2.986ns logic, 1.709ns route)
                                                          (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem_Out1_Reg0_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 0)
  Clock Path Skew:      -0.325ns (1.538 - 1.863)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem_Out1_Reg0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y20.DOADO23 Trcko_DOA             2.454   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X107Y83.DX     net (fanout=1)        1.943   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem_Out1[23]
    SLICE_X107Y83.CLK    Tdick                 0.058   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem_Out1_Reg0[23]
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/Data_Mem_Out1_Reg0_23
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (2.512ns logic, 1.943ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (0.812 - 0.864)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y18.WEBWEU0    net (fanout=4)        1.705   base_sys_i/cgra2x2_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.691ns (2.986ns logic, 1.705ns route)
                                                          (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO7     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.ENBWRENU   net (fanout=4)        1.732   base_sys_i/cgra2x2_0_PORT0_BRAM_EN
    RAMB36_X3Y26.CLKBWRCLKU Trcck_WREN            0.443   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.629ns (2.897ns logic, 1.732ns route)
                                                          (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO7     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.ENBWRENL   net (fanout=4)        1.732   base_sys_i/cgra2x2_0_PORT0_BRAM_EN
    RAMB36_X3Y26.CLKBWRCLKL Trcck_WREN            0.443   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.629ns (2.897ns logic, 1.732ns route)
                                                          (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg3_5 (FF)
  Destination:          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (1.376 - 1.687)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg3_5 to base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X36Y114.CQ           Tcko                  0.518   base_sys_i/cgra2x2_0_PORT2_BRAM_Addr[27]
                                                             base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg3_5
    RAMB36_X2Y13.ADDRBWRADDRU6 net (fanout=16)       3.339   base_sys_i/cgra2x2_0_PORT2_BRAM_Addr[26]
    RAMB36_X2Y13.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            4.423ns (1.084ns logic, 3.339ns route)
                                                             (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg3_5 (FF)
  Destination:          base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (1.376 - 1.687)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg3_5 to base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X36Y114.CQ           Tcko                  0.518   base_sys_i/cgra2x2_0_PORT2_BRAM_Addr[27]
                                                             base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg3_5
    RAMB36_X2Y13.ADDRBWRADDRL6 net (fanout=16)       3.339   base_sys_i/cgra2x2_0_PORT2_BRAM_Addr[26]
    RAMB36_X2Y13.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            4.423ns (1.084ns logic, 3.339ns route)
                                                             (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEU1    net (fanout=4)        1.625   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.611ns (2.986ns logic, 1.625ns route)
                                                          (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEU1    net (fanout=4)        1.625   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.611ns (2.986ns logic, 1.625ns route)
                                                          (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEL1    net (fanout=4)        1.625   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.611ns (2.986ns logic, 1.625ns route)
                                                          (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEU3    net (fanout=4)        1.625   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.611ns (2.986ns logic, 1.625ns route)
                                                          (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (1.431 - 1.541)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X3Y26.WEBWEU3    net (fanout=4)        1.625   base_sys_i/cgra2x2_0_PORT0_BRAM_WEN[0]
    RAMB36_X3Y26.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         4.611ns (2.986ns logic, 1.625ns route)
                                                          (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y13.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X2Y14.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X2Y14.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y28.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y28.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y28.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X3Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X3Y26.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y25.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y25.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y24.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y24.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y24.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y24.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y24.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 20823 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.954ns.
--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.396ns (1.330 - 1.726)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A1     net (fanout=13)       1.284   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/grant_hot<4>1
    SLICE_X46Y103.CX     net (fanout=48)       1.522   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
    SLICE_X46Y103.CMUX   Tcxc                  0.488   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[5].mux_s2_inst
    SLICE_X26Y71.B4      net (fanout=9)        2.720   base_sys_i/axi_interconnect_1_S_RID[5]
    SLICE_X26Y71.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X29Y71.B1      net (fanout=1)        0.814   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X29Y71.B       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[107]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X36Y80.A6      net (fanout=4)        1.017   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X36Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X37Y80.CE      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X37Y80.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.523ns (1.645ns logic, 7.878ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.346ns (1.380 - 1.726)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A1     net (fanout=13)       1.284   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/grant_hot<4>1
    SLICE_X51Y104.CX     net (fanout=48)       1.845   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
    SLICE_X51Y104.CMUX   Tcxc                  0.470   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1[45]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[7].mux_s2_inst
    SLICE_X29Y79.B6      net (fanout=9)        2.149   base_sys_i/axi_interconnect_1_S_RID[7]
    SLICE_X29Y79.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>2
    SLICE_X29Y71.D2      net (fanout=1)        1.225   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>2
    SLICE_X29Y71.D       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[107]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>5
    SLICE_X28Y70.A1      net (fanout=4)        0.827   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[1]
    SLICE_X28Y70.A       Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv1
    SLICE_X28Y66.CE      net (fanout=1)        0.616   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv
    SLICE_X28Y66.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (1.627ns logic, 7.946ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.358ns (1.380 - 1.738)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y107.BQ     Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X48Y104.B2     net (fanout=18)       1.647   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X48Y104.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[0]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X50Y104.D3     net (fanout=43)       0.985   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[0]
    SLICE_X50Y104.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1_S_RID[8]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<8>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[8].mux_s2_inst
    SLICE_X29Y79.B2      net (fanout=9)        2.481   base_sys_i/axi_interconnect_1_S_RID[8]
    SLICE_X29Y79.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>2
    SLICE_X29Y71.D2      net (fanout=1)        1.225   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>2
    SLICE_X29Y71.D       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[107]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>5
    SLICE_X28Y70.A1      net (fanout=4)        0.827   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[1]
    SLICE_X28Y70.A       Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv1
    SLICE_X28Y66.CE      net (fanout=1)        0.616   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv
    SLICE_X28Y66.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.539ns (1.758ns logic, 7.781ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.362ns (1.330 - 1.692)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y146.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X47Y105.D1     net (fanout=14)       2.272   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X47Y105.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31_1
    SLICE_X46Y103.D5     net (fanout=4)        0.463   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X46Y103.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<5>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[5].mux_s2_inst
    SLICE_X26Y71.B4      net (fanout=9)        2.720   base_sys_i/axi_interconnect_1_S_RID[5]
    SLICE_X26Y71.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X29Y71.B1      net (fanout=1)        0.814   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X29Y71.B       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[107]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X36Y80.A6      net (fanout=4)        1.017   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X36Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X37Y80.CE      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X37Y80.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (1.696ns logic, 7.807ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y138.A2     net (fanout=17)       2.542   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X29Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o124
    SLICE_X29Y138.B4     net (fanout=1)        0.765   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X29Y138.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y124.A2     net (fanout=18)       1.307   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y124.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X30Y146.A1     net (fanout=11)       1.916   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X30Y146.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_49
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<6>1
    SLICE_X28Y146.A5     net (fanout=5)        0.446   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[6]
    SLICE_X28Y146.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_56
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1600_inv1
    SLICE_X28Y146.C1     net (fanout=2)        0.679   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1600_inv
    SLICE_X28Y146.CLK    Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_56
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (2.166ns logic, 7.655ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.424ns (Levels of Logic = 5)
  Clock Path Skew:      -0.401ns (1.325 - 1.726)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A1     net (fanout=13)       1.284   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/grant_hot<4>1
    SLICE_X51Y104.CX     net (fanout=48)       1.845   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
    SLICE_X51Y104.CMUX   Tcxc                  0.470   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1[45]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[7].mux_s2_inst
    SLICE_X29Y79.D2      net (fanout=9)        2.656   base_sys_i/axi_interconnect_1_S_RID[7]
    SLICE_X29Y79.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>2
    SLICE_X28Y77.B1      net (fanout=1)        0.808   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>2
    SLICE_X28Y77.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>5
    SLICE_X35Y75.B4      net (fanout=4)        0.846   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]
    SLICE_X35Y75.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1
    SLICE_X35Y74.CE      net (fanout=1)        0.358   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
    SLICE_X35Y74.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (1.627ns logic, 7.797ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.759 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID7Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y78.C2      net (fanout=17)       1.595   base_sys_i/axi_interconnect_1_S_ARID[7]
    SLICE_X27Y78.C       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[119]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X29Y93.A2      net (fanout=2)        1.860   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X29Y93.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X30Y72.B1      net (fanout=24)       2.107   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X30Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[123]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4
    SLICE_X39Y78.A2      net (fanout=11)       1.603   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X39Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv1
    SLICE_X41Y78.CE      net (fanout=1)        0.338   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (2.151ns logic, 7.503ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID11 Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y73.A1        net (fanout=17)       2.579   base_sys_i/axi_interconnect_1_S_ARID[11]
    SLICE_X36Y73.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_83
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B4        net (fanout=1)        0.591   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12
    SLICE_X36Y72.B         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2        net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3        net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X40Y73.B4        net (fanout=30)       2.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X40Y73.CLK       Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117
    ---------------------------------------------------  ---------------------------
    Total                                        9.651ns (2.039ns logic, 7.612ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID11 Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y73.A1        net (fanout=17)       2.579   base_sys_i/axi_interconnect_1_S_ARID[11]
    SLICE_X36Y73.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_83
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B4        net (fanout=1)        0.591   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12
    SLICE_X36Y72.B         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2        net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3        net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X40Y73.D4        net (fanout=30)       2.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X40Y73.CLK       Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
    ---------------------------------------------------  ---------------------------
    Total                                        9.650ns (2.038ns logic, 7.612ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.759 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID5Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y78.C1      net (fanout=17)       1.591   base_sys_i/axi_interconnect_1_S_ARID[5]
    SLICE_X27Y78.C       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[119]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124
    SLICE_X29Y93.A2      net (fanout=2)        1.860   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X29Y93.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X30Y72.B1      net (fanout=24)       2.107   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X30Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[123]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4
    SLICE_X39Y78.A2      net (fanout=11)       1.603   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X39Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv1
    SLICE_X41Y78.CE      net (fanout=1)        0.338   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      9.650ns (2.151ns logic, 7.499ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.460ns (Levels of Logic = 5)
  Clock Path Skew:      -0.346ns (1.380 - 1.726)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.CQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A1     net (fanout=13)       1.284   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X34Y117.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/grant_hot<4>1
    SLICE_X48Y104.CX     net (fanout=48)       1.690   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
    SLICE_X48Y104.CMUX   Tcxc                  0.470   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[0]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[9].mux_s2_inst
    SLICE_X29Y79.B4      net (fanout=9)        2.191   base_sys_i/axi_interconnect_1_S_RID[9]
    SLICE_X29Y79.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>2
    SLICE_X29Y71.D2      net (fanout=1)        1.225   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>2
    SLICE_X29Y71.D       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[107]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>5
    SLICE_X28Y70.A1      net (fanout=4)        0.827   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[1]
    SLICE_X28Y70.A       Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv1
    SLICE_X28Y66.CE      net (fanout=1)        0.616   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv
    SLICE_X28Y66.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.460ns (1.627ns logic, 7.833ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.632ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X37Y73.D1      net (fanout=17)       2.340   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X37Y73.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X36Y72.B1      net (fanout=1)        0.811   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2      net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3      net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X40Y73.B4      net (fanout=30)       2.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X40Y73.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117
    -------------------------------------------------  ---------------------------
    Total                                      9.632ns (2.039ns logic, 7.593ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.631ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X37Y73.D1      net (fanout=17)       2.340   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X37Y73.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X36Y72.B1      net (fanout=1)        0.811   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2      net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3      net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X40Y73.D4      net (fanout=30)       2.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X40Y73.CLK     Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
    -------------------------------------------------  ---------------------------
    Total                                      9.631ns (2.038ns logic, 7.593ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.110ns (0.805 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID11 Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y73.A1        net (fanout=17)       2.579   base_sys_i/axi_interconnect_1_S_ARID[11]
    SLICE_X36Y73.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_83
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B4        net (fanout=1)        0.591   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12
    SLICE_X36Y72.B         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2        net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3        net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y67.B1        net (fanout=30)       2.050   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y67.CLK       Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_107
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105
    ---------------------------------------------------  ---------------------------
    Total                                        9.671ns (2.039ns logic, 7.632ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.110ns (0.805 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID11 Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y73.A1        net (fanout=17)       2.579   base_sys_i/axi_interconnect_1_S_ARID[11]
    SLICE_X36Y73.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_83
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B4        net (fanout=1)        0.591   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12
    SLICE_X36Y72.B         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2        net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3        net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y67.A1        net (fanout=30)       2.048   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y67.CLK       Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_107
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104
    ---------------------------------------------------  ---------------------------
    Total                                        9.671ns (2.041ns logic, 7.630ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (1.546 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR29 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y103.D1         net (fanout=5)        1.697   base_sys_i/axi_interconnect_1_S_AWADDR[29]
    SLICE_X27Y103.DMUX       Topdd                 0.830   base_sys_i/cgra2x2_0_Computation_Done
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_2
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y107.C2         net (fanout=20)       1.311   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y107.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X28Y112.A2         net (fanout=8)        1.197   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/match
    SLICE_X28Y112.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[25]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW0
    SLICE_X28Y112.D1         net (fanout=1)        0.670   base_sys_i/axi_interconnect_1/N198
    SLICE_X28Y112.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[25]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y118.B2         net (fanout=2)        1.148   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y118.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y119.A2         net (fanout=5)        0.838   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y119.CLK        Tas                   0.105   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.739ns (2.878ns logic, 6.861ns route)
                                                           (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_66 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (1.549 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y138.A2     net (fanout=17)       2.542   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X29Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o124
    SLICE_X29Y138.B4     net (fanout=1)        0.765   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X29Y138.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y124.A2     net (fanout=18)       1.307   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y124.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y136.A2     net (fanout=11)       1.316   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X27Y136.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X28Y121.CE     net (fanout=9)        1.646   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X28Y121.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_66
    -------------------------------------------------  ---------------------------
    Total                                      9.730ns (2.154ns logic, 7.576ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_64 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (1.549 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y138.A2     net (fanout=17)       2.542   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X29Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o124
    SLICE_X29Y138.B4     net (fanout=1)        0.765   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X29Y138.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y124.A2     net (fanout=18)       1.307   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y124.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y136.A2     net (fanout=11)       1.316   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X27Y136.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X28Y121.CE     net (fanout=9)        1.646   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X28Y121.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_64
    -------------------------------------------------  ---------------------------
    Total                                      9.730ns (2.154ns logic, 7.576ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (1.549 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y138.A2     net (fanout=17)       2.542   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X29Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o124
    SLICE_X29Y138.B4     net (fanout=1)        0.765   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X29Y138.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y124.A2     net (fanout=18)       1.307   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y124.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y136.A2     net (fanout=11)       1.316   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X27Y136.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X28Y121.CE     net (fanout=9)        1.646   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X28Y121.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
    -------------------------------------------------  ---------------------------
    Total                                      9.730ns (2.154ns logic, 7.576ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_65 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (1.549 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID7Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y138.A2     net (fanout=17)       2.542   base_sys_i/axi_interconnect_1_S_AWID[7]
    SLICE_X29Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o124
    SLICE_X29Y138.B4     net (fanout=1)        0.765   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X29Y138.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_bid[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y124.A2     net (fanout=18)       1.307   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y124.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X27Y136.A2     net (fanout=11)       1.316   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X27Y136.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X28Y121.CE     net (fanout=9)        1.646   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X28Y121.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_65
    -------------------------------------------------  ---------------------------
    Total                                      9.730ns (2.154ns logic, 7.576ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 5)
  Clock Path Skew:      -0.110ns (0.805 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X37Y73.D1      net (fanout=17)       2.340   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X37Y73.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X36Y72.B1      net (fanout=1)        0.811   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2      net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3      net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y67.A1      net (fanout=30)       2.048   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y67.CLK     Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_107
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_104
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (2.041ns logic, 7.611ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 5)
  Clock Path Skew:      -0.110ns (0.805 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X37Y73.D1      net (fanout=17)       2.340   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X37Y73.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X36Y72.B1      net (fanout=1)        0.811   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2      net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3      net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X27Y67.B1      net (fanout=30)       2.050   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X27Y67.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_107
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_105
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (2.039ns logic, 7.613ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.732ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (1.562 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID5Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y115.C2     net (fanout=17)       2.620   base_sys_i/axi_interconnect_1_S_AWID[5]
    SLICE_X28Y115.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_72_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_72_o124
    SLICE_X28Y115.D1     net (fanout=5)        0.910   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_72_o123
    SLICE_X28Y115.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_72_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_72_o125
    SLICE_X28Y137.A1     net (fanout=13)       1.709   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_72_o
    SLICE_X28Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW6
    SLICE_X26Y136.C1     net (fanout=1)        0.832   base_sys_i/axi_interconnect_1/N124
    SLICE_X26Y136.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X29Y149.C4     net (fanout=9)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X29Y149.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1
    SLICE_X29Y149.D4     net (fanout=2)        0.445   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv
    SLICE_X29Y149.CLK    Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (2.165ns logic, 7.567ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.759 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID6Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y75.A2      net (fanout=17)       1.846   base_sys_i/axi_interconnect_1_S_ARID[6]
    SLICE_X27Y75.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X29Y93.A1      net (fanout=2)        1.551   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X29Y93.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X30Y72.B1      net (fanout=24)       2.107   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X30Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[123]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4
    SLICE_X39Y78.A2      net (fanout=11)       1.603   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X39Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv1
    SLICE_X41Y78.CE      net (fanout=1)        0.338   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      9.596ns (2.151ns logic, 7.445ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.586ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID11 Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y73.A1        net (fanout=17)       2.579   base_sys_i/axi_interconnect_1_S_ARID[11]
    SLICE_X36Y73.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_83
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B4        net (fanout=1)        0.591   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12
    SLICE_X36Y72.B         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2        net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3        net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A         Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X38Y73.B3        net (fanout=30)       2.015   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X38Y73.CLK       Tas                   0.043   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_123
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121_dpot
                                                         base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121
    ---------------------------------------------------  ---------------------------
    Total                                        9.586ns (1.989ns logic, 7.597ns route)
                                                         (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID1Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X39Y75.A2      net (fanout=17)       2.128   base_sys_i/axi_interconnect_1_S_ARID[1]
    SLICE_X39Y75.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
    SLICE_X39Y73.B1      net (fanout=1)        0.986   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
    SLICE_X39Y73.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<7>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X30Y72.A5      net (fanout=18)       0.921   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X30Y72.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[123]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A4      net (fanout=11)       1.481   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X40Y73.B4      net (fanout=30)       2.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X40Y73.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_117
    -------------------------------------------------  ---------------------------
    Total                                      9.585ns (2.039ns logic, 7.546ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID1Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X39Y75.A2      net (fanout=17)       2.128   base_sys_i/axi_interconnect_1_S_ARID[1]
    SLICE_X39Y75.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
    SLICE_X39Y73.B1      net (fanout=1)        0.986   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
    SLICE_X39Y73.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<7>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X30Y72.A5      net (fanout=18)       0.921   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X30Y72.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[123]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A4      net (fanout=11)       1.481   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X40Y73.D4      net (fanout=30)       2.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X40Y73.CLK     Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_119
    -------------------------------------------------  ---------------------------
    Total                                      9.584ns (2.038ns logic, 7.546ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.759 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID8Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y75.A1      net (fanout=17)       1.832   base_sys_i/axi_interconnect_1_S_ARID[8]
    SLICE_X27Y75.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X29Y93.A1      net (fanout=2)        1.551   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X29Y93.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Dout[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X30Y72.B1      net (fanout=24)       2.107   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X30Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[123]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4
    SLICE_X39Y78.A2      net (fanout=11)       1.603   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match
    SLICE_X39Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv1
    SLICE_X41Y78.CE      net (fanout=1)        0.338   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1483_inv
    SLICE_X41Y78.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      9.582ns (2.151ns logic, 7.431ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.693ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (1.546 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR14 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y102.B4         net (fanout=5)        1.350   base_sys_i/axi_interconnect_1_S_AWADDR[14]
    SLICE_X26Y102.DMUX       Topbd                 0.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y111.A3         net (fanout=22)       1.188   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X27Y111.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_25
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y112.B5         net (fanout=16)       0.771   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_WDATA[27]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211
    SLICE_X28Y112.C1         net (fanout=3)        0.836   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211
    SLICE_X28Y112.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[25]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW1
    SLICE_X28Y112.D4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/N199
    SLICE_X28Y112.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[25]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y118.B2         net (fanout=2)        1.148   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X27Y118.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y119.A2         net (fanout=5)        0.838   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X27Y119.CLK        Tas                   0.105   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.693ns (3.129ns logic, 6.564ns route)
                                                           (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.567ns (Levels of Logic = 5)
  Clock Path Skew:      -0.159ns (0.756 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X37Y73.D1      net (fanout=17)       2.340   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X37Y73.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X36Y72.B1      net (fanout=1)        0.811   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X36Y72.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X35Y78.A2      net (fanout=4)        1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X35Y78.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1[17]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3
    SLICE_X29Y89.A3      net (fanout=10)       1.331   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X29Y89.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X38Y73.B3      net (fanout=30)       2.015   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X38Y73.CLK     Tas                   0.043   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_123
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_121
    -------------------------------------------------  ---------------------------
    Total                                      9.567ns (1.989ns logic, 7.578ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y16.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X2Y14.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X2Y14.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X3Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X3Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X3Y26.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y25.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y25.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[36]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[36]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[36]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[36]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[36]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[36]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y80.AMUX    Tshcko                0.649   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X36Y80.BX      net (fanout=1)        0.382   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X36Y80.CLK     Tdick                 0.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.679ns logic, 0.382ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Delay:                  1.086ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y80.BMUX    Tshcko                0.655   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X36Y80.CX      net (fanout=1)        0.383   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X36Y80.CLK     Tdick                 0.013   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.668ns logic, 0.383ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X31Y88.BX      net (fanout=1)        0.520   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X31Y88.CLK     Tdick                 0.081   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X31Y88.CX      net (fanout=1)        0.519   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X31Y88.CLK     Tdick                 0.061   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.422ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      1.081ns (Levels of Logic = 0)
  Clock Path Skew:      -0.306ns (2.876 - 3.182)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.CQ     Tcko                  0.518   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X30Y110.AX     net (fanout=2)        0.532   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X30Y110.CLK    Tdick                 0.031   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg2
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.549ns logic, 0.532ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.967ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.479ns (2.703 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y101.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X27Y85.D1      net (fanout=3)        1.801   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X27Y85.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.A1      net (fanout=1)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.627ns logic, 2.826ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  3.711ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.197ns (Levels of Logic = 2)
  Clock Path Skew:      -0.479ns (2.703 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y101.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X27Y85.D3      net (fanout=3)        1.545   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X27Y85.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.A1      net (fanout=1)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.627ns logic, 2.570ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  3.630ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (2.703 - 2.972)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.DQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y81.D1      net (fanout=3)        1.172   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y81.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.A2      net (fanout=1)        1.527   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.627ns logic, 2.699ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  3.520ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.703 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.CQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X28Y102.B1     net (fanout=3)        1.169   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X28Y102.BMUX   Tilo                  0.360   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X30Y91.A5      net (fanout=1)        1.167   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.863ns logic, 2.336ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay:                  3.419ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Skew:      -0.483ns (2.703 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X29Y101.A2     net (fanout=3)        0.873   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X29Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[21]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.A3      net (fanout=1)        1.401   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.627ns logic, 2.274ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  3.361ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.479ns (2.703 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y101.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X29Y101.A3     net (fanout=3)        0.819   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X29Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[21]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.A3      net (fanout=1)        1.401   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.627ns logic, 2.220ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  3.341ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.020ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.703 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.DQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X28Y102.B3     net (fanout=3)        0.990   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X28Y102.BMUX   Tilo                  0.360   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X30Y91.A5      net (fanout=1)        1.167   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (0.863ns logic, 2.157ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  3.290ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.974ns (Levels of Logic = 2)
  Clock Path Skew:      -0.281ns (2.703 - 2.984)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.AQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X29Y81.D2      net (fanout=3)        0.820   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X29Y81.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.A2      net (fanout=1)        1.527   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.627ns logic, 2.347ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  3.240ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (2.703 - 2.972)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.CQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y81.D4      net (fanout=3)        0.782   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y81.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.A2      net (fanout=1)        1.527   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.627ns logic, 2.309ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  3.237ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.483ns (2.703 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X29Y101.A1     net (fanout=3)        0.691   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X29Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[21]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.A3      net (fanout=1)        1.401   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.627ns logic, 2.092ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay:                  3.192ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (2.703 - 2.972)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.AQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y83.B2      net (fanout=3)        1.310   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y83.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.A4      net (fanout=1)        0.951   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (0.627ns logic, 2.261ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  3.135ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.281ns (2.703 - 2.984)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.CQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X29Y81.D3      net (fanout=3)        0.665   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X29Y81.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.A2      net (fanout=1)        1.527   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.627ns logic, 2.192ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  3.005ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.483ns (2.703 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X29Y101.A4     net (fanout=3)        0.459   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X29Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[21]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.A3      net (fanout=1)        1.401   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.627ns logic, 1.860ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  2.996ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (2.703 - 2.986)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X27Y85.D2      net (fanout=3)        0.964   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X27Y85.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.A1      net (fanout=1)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.689ns logic, 1.989ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay:                  2.975ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.461ns (Levels of Logic = 2)
  Clock Path Skew:      -0.479ns (2.703 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y101.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X29Y101.A5     net (fanout=3)        0.433   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X29Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[21]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.A3      net (fanout=1)        1.401   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (0.627ns logic, 1.834ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay:                  2.919ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.615ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (2.703 - 2.972)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y77.BQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y83.B3      net (fanout=3)        1.037   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y83.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.A4      net (fanout=1)        0.951   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.627ns logic, 1.988ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay:                  2.899ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.281ns (2.703 - 2.984)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.DQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y81.D5      net (fanout=3)        0.429   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y81.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.A2      net (fanout=1)        1.527   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.627ns logic, 1.956ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Delay:                  2.843ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (2.703 - 2.986)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X27Y85.D4      net (fanout=3)        0.811   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X27Y85.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.A1      net (fanout=1)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (0.689ns logic, 1.836ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay:                  2.788ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.281ns (2.703 - 2.984)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.BQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y81.D6      net (fanout=3)        0.318   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y81.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.A2      net (fanout=1)        1.527   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.627ns logic, 1.845ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay:                  2.766ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (2.703 - 2.986)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X27Y85.D5      net (fanout=3)        0.734   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X27Y85.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.A1      net (fanout=1)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.689ns logic, 1.759ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay:                  2.726ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.483ns (2.703 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X29Y101.A6     net (fanout=3)        0.180   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X29Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[21]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.A3      net (fanout=1)        1.401   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.627ns logic, 1.581ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay:                  2.646ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.278ns (2.703 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y83.B1      net (fanout=3)        0.693   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y83.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.A4      net (fanout=1)        0.951   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (0.689ns logic, 1.644ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay:                  2.575ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.703 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.BQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X26Y90.B2      net (fanout=3)        1.166   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X26Y90.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_ARADDR[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.A6      net (fanout=1)        0.461   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.627ns logic, 1.627ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay:                  2.492ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.283ns (2.703 - 2.986)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X27Y85.D6      net (fanout=3)        0.460   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X27Y85.D       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.A1      net (fanout=1)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.689ns logic, 1.485ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay:                  2.441ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.703 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.AQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X26Y90.B3      net (fanout=3)        1.032   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X26Y90.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_ARADDR[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.A6      net (fanout=1)        0.461   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.627ns logic, 1.493ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.408ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.278ns (2.703 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y83.B4      net (fanout=3)        0.455   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y83.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.A4      net (fanout=1)        0.951   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.689ns logic, 1.406ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay:                  2.305ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.985ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.703 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X26Y90.B1      net (fanout=3)        0.835   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X26Y90.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_ARADDR[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.A6      net (fanout=1)        0.461   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.689ns logic, 1.296ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Delay:                  2.275ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.703 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X26Y90.B4      net (fanout=3)        0.805   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X26Y90.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_ARADDR[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.A6      net (fanout=1)        0.461   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.689ns logic, 1.266ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Delay:                  2.241ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.928ns (Levels of Logic = 2)
  Clock Path Skew:      -0.278ns (2.703 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y83.B5      net (fanout=3)        0.288   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y83.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/s_ready_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y91.A4      net (fanout=1)        0.951   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.689ns logic, 1.239ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay:                  2.228ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.908ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.703 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X26Y90.B5      net (fanout=3)        0.758   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X26Y90.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_ARADDR[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y91.A6      net (fanout=1)        0.461   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y91.CLK     Tas                   0.047   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.689ns logic, 1.219ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 228377 paths, 0 nets, and 35122 connections

Design statistics:
   Minimum period:   9.954ns{1}   (Maximum frequency: 100.462MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 04 18:10:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 732 MB



