<annotationInfo>
<annotationInfo>
<item  id="58" filename="cnn_top.cpp" linenumber="18" name="exitcond" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="exitcond_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\FPGA"><\/item>
<item  id="59" filename="cnn_top.cpp" linenumber="18" name="j_mid2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="j_mid2_fu_605_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\FPGA"><\/item>
<item  id="60" filename="cnn_top.cpp" linenumber="24" name="i_s" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="i_s_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="61" filename="cnn_top.cpp" linenumber="29" name="tmp_mid2_v" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_mid2_v_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\FPGA"><\/item>
<item  id="62" filename="cnn_top.cpp" linenumber="29" name="tmp_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_2_fu_678_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="63" filename="cnn_top.cpp" linenumber="29" name="p_shl" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="p_shl_fu_685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="64" filename="cnn_top.cpp" linenumber="29" name="tmp_3" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_3_fu_689_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="65" filename="cnn_top.cpp" linenumber="29" name="p_shl7" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="p_shl7_fu_696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="66" filename="cnn_top.cpp" linenumber="29" name="tmp_4" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_4_fu_700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="67" filename="cnn_top.cpp" linenumber="24" name="i_1_mid1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="i_1_mid1_fu_627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="68" filename="cnn_top.cpp" linenumber="24" name="p_v" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="p_v_fu_633_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\FPGA"><\/item>
<item  id="69" filename="cnn_top.cpp" linenumber="24" name="tmp_6_2_mid2_v_v_cas" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_6_2_mid2_v_v_cas_fu_641_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\FPGA"><\/item>
<item  id="70" filename="cnn_top.cpp" linenumber="24" name="tmp_6_2_mid2_v" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_6_2_mid2_v_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="73" filename="cnn_top.cpp" linenumber="24" name="tmp_s" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_s_fu_706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="74" filename="cnn_top.cpp" linenumber="29" name="tmp_7" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_7_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="75" filename="cnn_top.cpp" linenumber="24" name="tmp_8" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_8_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="76" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum_fu_667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="78" filename="cnn_top.cpp" linenumber="24" name="tmp_9" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_9_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="79" filename="cnn_top.cpp" linenumber="24" name="tmp_10" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_10_fu_786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="80" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum1_fu_790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="82" filename="cnn_top.cpp" linenumber="24" name="tmp_11" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_11_fu_843_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="83" filename="cnn_top.cpp" linenumber="24" name="tmp_19_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_19_cast_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="84" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum2_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\FPGA"><\/item>
<item  id="85" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum2_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum2_cast_fu_858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="87" filename="cnn_top.cpp" linenumber="29" name="tmp_12" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_12_fu_709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="88" filename="cnn_top.cpp" linenumber="29" name="output_V4_sum" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="output_V4_sum_fu_715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="94" filename="cnn_top.cpp" linenumber="24" name="p_1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mul_mul_1bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="95" filename="cnn_top.cpp" linenumber="24" name="j_1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="j_1_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="96" filename="cnn_top.cpp" linenumber="29" name="tmp_13" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_13_fu_731_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="97" filename="cnn_top.cpp" linenumber="24" name="tmp_16" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_16_fu_738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="98" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum3" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum3_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="100" filename="cnn_top.cpp" linenumber="24" name="tmp_17" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_17_fu_801_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="101" filename="cnn_top.cpp" linenumber="24" name="tmp_18" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_18_fu_807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="102" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum4" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum4_fu_811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="104" filename="cnn_top.cpp" linenumber="24" name="tmp_19" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_19_fu_871_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="105" filename="cnn_top.cpp" linenumber="24" name="tmp_24_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_24_cast_fu_877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="106" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum5" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum5_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\FPGA"><\/item>
<item  id="107" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum5_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum5_cast_fu_886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="113" filename="cnn_top.cpp" linenumber="24" name="p_1_0_1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="114" filename="cnn_top.cpp" linenumber="24" name="tmp_9_0_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_9_0_2_fu_753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="115" filename="cnn_top.cpp" linenumber="29" name="tmp_20" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_20_fu_758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="116" filename="cnn_top.cpp" linenumber="24" name="tmp_21" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_21_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="117" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum6" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum6_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="119" filename="cnn_top.cpp" linenumber="24" name="tmp_22" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_22_fu_822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="120" filename="cnn_top.cpp" linenumber="24" name="tmp_23" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_23_fu_828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="121" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum7" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum7_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="C:\FPGA"><\/item>
<item  id="123" filename="cnn_top.cpp" linenumber="24" name="tmp_24" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_24_fu_896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="124" filename="cnn_top.cpp" linenumber="24" name="tmp_28_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_28_cast_fu_902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="125" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum8" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum8_fu_906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\FPGA"><\/item>
<item  id="126" filename="cnn_top.cpp" linenumber="24" name="input_V2_sum8_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="input_V2_sum8_cast_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="132" filename="cnn_top.cpp" linenumber="24" name="p_1_0_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="137" filename="cnn_top.cpp" linenumber="24" name="p_1_1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="142" filename="cnn_top.cpp" linenumber="24" name="p_1_1_1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mul_mul_1bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="147" filename="cnn_top.cpp" linenumber="24" name="p_1_1_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="152" filename="cnn_top.cpp" linenumber="24" name="p_1_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="157" filename="cnn_top.cpp" linenumber="24" name="p_1_2_1" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mul_mul_1bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="162" filename="cnn_top.cpp" linenumber="24" name="p_1_2_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mul_mul_1bkb_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="163" filename="cnn_top.cpp" linenumber="24" name="tmp8" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="164" filename="cnn_top.cpp" linenumber="24" name="tmp9" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="165" filename="cnn_top.cpp" linenumber="24" name="tmp_25" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_25_fu_921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="166" filename="cnn_top.cpp" linenumber="24" name="tmp_26" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_26_fu_924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="167" filename="cnn_top.cpp" linenumber="24" name="tmp7" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp7_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\FPGA"><\/item>
<item  id="168" filename="cnn_top.cpp" linenumber="24" name="tmp5" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="169" filename="cnn_top.cpp" linenumber="24" name="tmp6" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="170" filename="cnn_top.cpp" linenumber="24" name="tmp11" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="cnn_top_mac_muladcud_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="171" filename="cnn_top.cpp" linenumber="24" name="tmp_27" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_27_fu_931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="172" filename="cnn_top.cpp" linenumber="24" name="tmp_28" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_28_fu_868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="173" filename="cnn_top.cpp" linenumber="24" name="tmp10" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp10_fu_934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="174" filename="cnn_top.cpp" linenumber="24" name="tmp_14" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_14_fu_956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="175" filename="cnn_top.cpp" linenumber="24" name="tmp_15" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_15_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\FPGA"><\/item>
<item  id="176" filename="cnn_top.cpp" linenumber="24" name="sum_V_2_2" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="sum_V_2_2_fu_943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="177" filename="cnn_top.cpp" linenumber="28" name="sum_V_2_2_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="sum_V_2_2_cast_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="178" filename="cnn_top.cpp" linenumber="28" name="tmp_29" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="tmp_29_reg_1363" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<item  id="179" filename="cnn_top.cpp" linenumber="28" name="p_s" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="p_s_fu_965_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\FPGA"><\/item>
<item  id="180" filename="cnn_top.cpp" linenumber="28" name="p_cast" contextFuncName="cnn_top" moduleName="cnn_top" rtlName="gmem_WDATA" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGA"><\/item>
<\/annotationInfo>
</annotationInfo>
