// Seed: 415379629
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  wire id_2,
    input  tri  id_3,
    input  wor  id_4,
    output tri1 id_5,
    input  tri0 id_6,
    output tri  id_7,
    input  tri  id_8,
    input  wire id_9,
    input  tri0 id_10
    , id_12
);
  always @(negedge id_8) begin
    if (~id_12) begin
      id_12 = 1;
    end
  end
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input supply0 module_1,
    output wire id_10,
    input wor id_11
    , id_17,
    input wire id_12,
    input tri id_13,
    input supply1 id_14,
    input wand id_15
);
  wire id_18;
  module_0(
      id_5, id_10, id_13, id_4, id_1, id_8, id_7, id_8, id_7, id_6, id_3
  );
  wire id_19;
  assign id_2 = 1;
endmodule
