ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemClock_Config,"ax",%progbits
  16              		.align	1
  17              		.global	SystemClock_Config
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemClock_Config:
  25              	.LFB38:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/main.c **** #include "main.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "fifo.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "uart.h"
  27:Core/Src/main.c **** #include "user_func.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  31:Core/Src/main.c **** extern UART_HandleTypeDef testUartHandle;
  32:Core/Src/main.c **** extern TIM_HandleTypeDef htim3;
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 2


  33:Core/Src/main.c **** fifo_typedef rxfifo;
  34:Core/Src/main.c **** fifo_typedef SRF_fifo;
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  The application entry point.
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c ****   fifoReset(&rxfifo);
  76:Core/Src/main.c ****   fifoReset(&SRF_fifo);
  77:Core/Src/main.c ****   /* USER CODE END 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c ****   HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Configure the system clock */
  89:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Initialize all configured peripherals */
  96:Core/Src/main.c ****   MX_GPIO_Init();
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  98:Core/Src/main.c ****   MX_USART2_UART_Init();
  99:Core/Src/main.c ****   MX_TIMER_Init();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Infinite loop */
 104:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 105:Core/Src/main.c ****   while (1)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     /* USER CODE END WHILE */
 108:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA,LD2);
 109:Core/Src/main.c ****     HAL_Delay(500);
 110:Core/Src/main.c ****     fifoParser(&rxfifo);
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /**
 117:Core/Src/main.c ****   * @brief System Clock Configuration
 118:Core/Src/main.c ****   * @retval None
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c **** void SystemClock_Config(void)
 121:Core/Src/main.c **** {
  27              		.loc 1 121 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 80
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 94B0     		sub	sp, sp, #80
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 88
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  39              		.loc 1 122 3 view .LVU1
  40              		.loc 1 122 22 is_stmt 0 view .LVU2
  41 0004 3822     		movs	r2, #56
  42 0006 0021     		movs	r1, #0
  43 0008 06A8     		add	r0, sp, #24
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  46              		.loc 1 123 3 is_stmt 1 view .LVU3
  47              		.loc 1 123 22 is_stmt 0 view .LVU4
  48 000e 1422     		movs	r2, #20
  49 0010 0021     		movs	r1, #0
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 4


  50 0012 01A8     		add	r0, sp, #4
  51 0014 FFF7FEFF 		bl	memset
  52              	.LVL1:
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Configure the main internal regulator output voltage 
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  53              		.loc 1 127 3 is_stmt 1 view .LVU5
  54 0018 1349     		ldr	r1, .L2
  55 001a 0B68     		ldr	r3, [r1]
  56 001c 134A     		ldr	r2, .L2+4
  57 001e 1A40     		ands	r2, r3
  58 0020 8023     		movs	r3, #128
  59 0022 1B01     		lsls	r3, r3, #4
  60 0024 1343     		orrs	r3, r2
  61 0026 0B60     		str	r3, [r1]
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  62              		.loc 1 130 3 view .LVU6
  63              		.loc 1 130 36 is_stmt 0 view .LVU7
  64 0028 1023     		movs	r3, #16
  65 002a 0693     		str	r3, [sp, #24]
 131:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  66              		.loc 1 131 3 is_stmt 1 view .LVU8
  67              		.loc 1 131 30 is_stmt 0 view .LVU9
  68 002c 0F3B     		subs	r3, r3, #15
  69 002e 0D93     		str	r3, [sp, #52]
 132:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
  70              		.loc 1 132 3 is_stmt 1 view .LVU10
  71              		.loc 1 132 41 is_stmt 0 view .LVU11
  72 0030 0024     		movs	r4, #0
  73 0032 0E94     		str	r4, [sp, #56]
 133:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
  74              		.loc 1 133 3 is_stmt 1 view .LVU12
  75              		.loc 1 133 35 is_stmt 0 view .LVU13
  76 0034 A023     		movs	r3, #160
  77 0036 1B02     		lsls	r3, r3, #8
  78 0038 0F93     		str	r3, [sp, #60]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  79              		.loc 1 134 3 is_stmt 1 view .LVU14
  80              		.loc 1 134 34 is_stmt 0 view .LVU15
  81 003a 1094     		str	r4, [sp, #64]
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  82              		.loc 1 135 3 is_stmt 1 view .LVU16
  83              		.loc 1 135 7 is_stmt 0 view .LVU17
  84 003c 06A8     		add	r0, sp, #24
  85 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
  86              	.LVL2:
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     Error_Handler();
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  87              		.loc 1 141 3 is_stmt 1 view .LVU18
  88              		.loc 1 141 31 is_stmt 0 view .LVU19
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 5


  89 0042 0F23     		movs	r3, #15
  90 0044 0193     		str	r3, [sp, #4]
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
  91              		.loc 1 143 3 is_stmt 1 view .LVU20
  92              		.loc 1 143 34 is_stmt 0 view .LVU21
  93 0046 0294     		str	r4, [sp, #8]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  94              		.loc 1 144 3 is_stmt 1 view .LVU22
  95              		.loc 1 144 35 is_stmt 0 view .LVU23
  96 0048 0394     		str	r4, [sp, #12]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  97              		.loc 1 145 3 is_stmt 1 view .LVU24
  98              		.loc 1 145 36 is_stmt 0 view .LVU25
  99 004a 0494     		str	r4, [sp, #16]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 100              		.loc 1 146 3 is_stmt 1 view .LVU26
 101              		.loc 1 146 36 is_stmt 0 view .LVU27
 102 004c 0594     		str	r4, [sp, #20]
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 103              		.loc 1 148 3 is_stmt 1 view .LVU28
 104              		.loc 1 148 7 is_stmt 0 view .LVU29
 105 004e 0021     		movs	r1, #0
 106 0050 01A8     		add	r0, sp, #4
 107 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 108              	.LVL3:
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 109              		.loc 1 152 3 is_stmt 1 view .LVU30
 110 0056 8021     		movs	r1, #128
 111 0058 0022     		movs	r2, #0
 112 005a 4904     		lsls	r1, r1, #17
 113 005c 0020     		movs	r0, #0
 114 005e FFF7FEFF 		bl	HAL_RCC_MCOConfig
 115              	.LVL4:
 153:Core/Src/main.c **** }
 116              		.loc 1 153 1 is_stmt 0 view .LVU31
 117 0062 14B0     		add	sp, sp, #80
 118              		@ sp needed
 119 0064 10BD     		pop	{r4, pc}
 120              	.L3:
 121 0066 C046     		.align	2
 122              	.L2:
 123 0068 00700040 		.word	1073770496
 124 006c FFE7FFFF 		.word	-6145
 125              		.cfi_endproc
 126              	.LFE38:
 128              		.section	.text.main,"ax",%progbits
 129              		.align	1
 130              		.global	main
 131              		.syntax unified
 132              		.code	16
 133              		.thumb_func
 134              		.fpu softvfp
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 6


 136              	main:
 137              	.LFB37:
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 138              		.loc 1 73 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ Volatile: function does not return.
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143 0000 10B5     		push	{r4, lr}
 144              	.LCFI2:
 145              		.cfi_def_cfa_offset 8
 146              		.cfi_offset 4, -8
 147              		.cfi_offset 14, -4
  75:Core/Src/main.c ****   fifoReset(&SRF_fifo);
 148              		.loc 1 75 3 view .LVU33
 149 0002 0E48     		ldr	r0, .L6
 150 0004 FFF7FEFF 		bl	fifoReset
 151              	.LVL5:
  76:Core/Src/main.c ****   /* USER CODE END 1 */
 152              		.loc 1 76 3 view .LVU34
 153 0008 0D48     		ldr	r0, .L6+4
 154 000a FFF7FEFF 		bl	fifoReset
 155              	.LVL6:
  82:Core/Src/main.c **** 
 156              		.loc 1 82 3 view .LVU35
 157 000e FFF7FEFF 		bl	HAL_Init
 158              	.LVL7:
  89:Core/Src/main.c **** 
 159              		.loc 1 89 3 view .LVU36
 160 0012 FFF7FEFF 		bl	SystemClock_Config
 161              	.LVL8:
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 162              		.loc 1 96 3 view .LVU37
 163 0016 FFF7FEFF 		bl	MX_GPIO_Init
 164              	.LVL9:
  98:Core/Src/main.c ****   MX_TIMER_Init();
 165              		.loc 1 98 3 view .LVU38
 166 001a FFF7FEFF 		bl	MX_USART2_UART_Init
 167              	.LVL10:
  99:Core/Src/main.c **** 
 168              		.loc 1 99 3 view .LVU39
 169 001e FFF7FEFF 		bl	MX_TIMER_Init
 170              	.LVL11:
 171              	.L5:
 105:Core/Src/main.c ****   {
 172              		.loc 1 105 3 discriminator 1 view .LVU40
 108:Core/Src/main.c ****     HAL_Delay(500);
 173              		.loc 1 108 5 discriminator 1 view .LVU41
 174 0022 A020     		movs	r0, #160
 175 0024 2021     		movs	r1, #32
 176 0026 C005     		lsls	r0, r0, #23
 177 0028 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 178              	.LVL12:
 109:Core/Src/main.c ****     fifoParser(&rxfifo);
 179              		.loc 1 109 5 discriminator 1 view .LVU42
 180 002c FA20     		movs	r0, #250
 181 002e 4000     		lsls	r0, r0, #1
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 7


 182 0030 FFF7FEFF 		bl	HAL_Delay
 183              	.LVL13:
 110:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 184              		.loc 1 110 5 discriminator 1 view .LVU43
 185 0034 0148     		ldr	r0, .L6
 186 0036 FFF7FEFF 		bl	fifoParser
 187              	.LVL14:
 105:Core/Src/main.c ****   {
 188              		.loc 1 105 9 discriminator 1 view .LVU44
 189 003a F2E7     		b	.L5
 190              	.L7:
 191              		.align	2
 192              	.L6:
 193 003c 00000000 		.word	rxfifo
 194 0040 00000000 		.word	SRF_fifo
 195              		.cfi_endproc
 196              	.LFE37:
 198              		.section	.text.Error_Handler,"ax",%progbits
 199              		.align	1
 200              		.global	Error_Handler
 201              		.syntax unified
 202              		.code	16
 203              		.thumb_func
 204              		.fpu softvfp
 206              	Error_Handler:
 207              	.LFB39:
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* USER CODE END 4 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** void Error_Handler(void)
 164:Core/Src/main.c **** {
 208              		.loc 1 164 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 165:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 166:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 169:Core/Src/main.c **** }
 213              		.loc 1 169 1 view .LVU46
 214              		@ sp needed
 215 0000 7047     		bx	lr
 216              		.cfi_endproc
 217              	.LFE39:
 219              		.comm	SRF_fifo,130,4
 220              		.comm	rxfifo,130,4
 221              		.comm	ADDR,4,4
 222              		.text
 223              	.Letext0:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 8


 224              		.file 2 "/Users/yanli/arm/arm-none-eabi/include/machine/_default_types.h"
 225              		.file 3 "/Users/yanli/arm/arm-none-eabi/include/sys/_stdint.h"
 226              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 227              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l073xx.h"
 228              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 229              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 230              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 231              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h"
 232              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 233              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 234              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 235              		.file 13 "/Users/yanli/arm/arm-none-eabi/include/sys/lock.h"
 236              		.file 14 "/Users/yanli/arm/arm-none-eabi/include/sys/_types.h"
 237              		.file 15 "/Users/yanli/arm/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 238              		.file 16 "/Users/yanli/arm/arm-none-eabi/include/sys/reent.h"
 239              		.file 17 "Core/Inc/fifo.h"
 240              		.file 18 "/Users/yanli/arm/arm-none-eabi/include/sys/errno.h"
 241              		.file 19 "/Users/yanli/arm/arm-none-eabi/include/math.h"
 242              		.file 20 "/Users/yanli/arm/arm-none-eabi/include/sys/unistd.h"
 243              		.file 21 "Core/Inc/user_func.h"
 244              		.file 22 "Core/Inc/gpio.h"
 245              		.file 23 "Core/Inc/uart.h"
 246              		.file 24 "Core/Inc/tim.h"
 247              		.file 25 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 248              		.file 26 "<built-in>"
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:16     .text.SystemClock_Config:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:24     .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:123    .text.SystemClock_Config:0000000000000068 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:129    .text.main:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:136    .text.main:0000000000000000 main
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:193    .text.main:000000000000003c $d
                            *COM*:0000000000000082 rxfifo
                            *COM*:0000000000000082 SRF_fifo
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:199    .text.Error_Handler:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccmi4Ht6.s:206    .text.Error_Handler:0000000000000000 Error_Handler
                            *COM*:0000000000000004 ADDR

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
fifoReset
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
MX_TIMER_Init
HAL_GPIO_TogglePin
HAL_Delay
fifoParser
