<div id="pf11b" class="pf w0 h0" data-page-no="11b"><div class="pc pc11b w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg11b.png"/><div class="c x97 y194b w29 hac"><div class="t m17 x67 h9d y194c ff2 fs4f fc0 sc0 ls0 ws2db">1<span class="_ _33"> </span>2<span class="_ _134"> </span>3 4</div><div class="t m1c xd h9e y194d ff2 fs4 fc0 sc0 ls0 ws190">next<span class="_ _1a7"></span>5..v_wxyz<span class="ff3 fs50 ws0"> </span></div><div class="t m1c xd h9e y194e ff2 fs4 fc0 sc0 ls0 ws190">next<span class="ff3 fs50 ws0"> </span></div><div class="t m1c xd h9e y194f ff2 fs4 fc0 sc0 ls0 ws190">next<span class="ff3 fs50 ws0"> </span></div><div class="t m1c x10b h9e y1950 ff2 fs4 fc0 sc0 ls0 ws190">400v_wxyz<span class="ff3 fs50 ls1d0 ws0"> </span><span class="v11">next<span class="ff3 fs50 ws0"> </span></span></div><div class="t m1c xa0 h9e y1951 ff2 fs4 fc0 sc0 ls0 ws190">next<span class="ff3 fs50 ws0"> </span></div><div class="t m1c x20 h9e y1952 ff2 fs4 fc0 sc0 ls0 ws2dc">5..v_wxyz rdata<span class="ff3 fs50 ws0"> </span></div><div class="t m1c xa0 h9e y1953 ff2 fs4 fc0 sc0 ls0 ws190">next<span class="ff3 fs50 ws0"> </span></div><div class="t m1c x1e h9e y1954 ff2 fs4 fc0 sc0 ls0 ws190">rdata<span class="ff3 fs50 ws0"> </span></div><div class="t m1c x13a h7 y1955 ff2 fs4 fc0 sc0 ls0 ws190">ubfx</div><div class="t m17 xb5 h9e y1956 ff2 fs4f fc0 sc0 ls182 ws0">CYCLE RULER<span class="ff3 fs50 ls0"> </span></div><div class="t m17 x3a h9e y1957 ff2 fs4f fc0 sc0 ls0 ws2c7">hclk<span class="ff3 fs50 ws0"> </span></div><div class="t m17 xc0 h9e y1958 ff2 fs4f fc0 sc0 ls1cc ws0">BME AHB Input Bus<span class="ff3 fs50 ls0"> </span></div><div class="t m17 x2c h9e y1959 ff2 fs4f fc0 sc0 ls1cc ws2c8">mx_haddr<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 xf6 h9e y195a ff2 fs4f fc0 sc0 ls1cc ws2c8">mx_hattr<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 x2c h9e y195b ff2 fs4f fc0 sc0 ls182 ws2c9">mx_hwrite<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 x11d h9e y195c ff2 fs4f fc0 sc0 ls1cc ws2c8">mx_hwdata<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 x9 h9e y195d ff2 fs4f fc0 sc0 ls1cc ws2c8">mx_hrdata<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 xd2 h9e y195e ff2 fs4f fc0 sc0 ls1cc ws2c8">mx_hready<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 xf9 h9e y195f ff2 fs4f fc0 sc0 ls1cc ws0">BME AHB Output Bus<span class="ff3 fs50 ls0"> </span></div><div class="t m17 x118 h9e y1960 ff2 fs4f fc0 sc0 ls1cc ws2c8">sx_haddr<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 x88 h9e y1961 ff2 fs4f fc0 sc0 ls0 ws2c7">sx_hattr<span class="ff3 fs50 ws0"> </span></div><div class="t m17 x118 h9e y1962 ff2 fs4f fc0 sc0 ls0 ws2c7">sx_hwrite<span class="ff3 fs50 ws0"> </span></div><div class="t m17 x120 h9e y1963 ff2 fs4f fc0 sc0 ls0 ws2c7">sx_hwdata<span class="ff3 fs50 ws0"> </span></div><div class="t m17 x2c h9e y1964 ff2 fs4f fc0 sc0 ls0 ws2c7">sx_hrdata<span class="ff3 fs50 ws0"> </span></div><div class="t m17 x9 h9e y1965 ff2 fs4f fc0 sc0 ls1cc ws2c8">sx_hready<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m17 x0 h9e y1966 ff2 fs4f fc0 sc0 ls182 ws0">BME States + Datapath<span class="ff3 fs50 ls0"> </span></div><div class="t m17 xcf h9e y1967 ff2 fs4f fc0 sc0 ls0 ws2c7">control_state_dp1<span class="ff3 fs50 ws0"> </span></div><div class="t m17 xcf h9e y1968 ff2 fs4f fc0 sc0 ls0 ws2c7">control_state_dp2<span class="ff3 fs50 ws0"> </span></div><div class="t m17 xcd h9d y1969 ff2 fs4f fc0 sc0 ls1cc ws2c8">reg_addr_data_dp</div></div><div class="t m0 xa9 h9 y196a ff1 fs2 fc0 sc0 ls0 ws0">Figure 17-8. Decorated load: unsigned bit field insert timing diagram</div><div class="t m0 x9 hf y196b ff3 fs5 fc0 sc0 ls0 ws0">The decorated unsigned bit field extract follows the same execution template shown in</div><div class="t m0 x9 hf y196c ff3 fs5 fc0 sc0 ls0 ws0">the above figure, a 2-cycle read operation:</div><div class="t m0 x33 hf y196d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x, 1st AHB address phase: Read from input bus is translated into a read</div><div class="t m0 x117 hf y196e ff3 fs5 fc0 sc0 ls0 ws0">operation on the output bus with the actual memory address (with the decoration</div><div class="t m0 x117 hf y196f ff3 fs5 fc0 sc0 ls0 ws0">removed) and then captured in a register</div><div class="t m0 x33 hf y1970 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x+1, 2nd AHB address phase: Idle cycle</div><div class="t m0 x33 hf y1971 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x+1, 1st AHB data phase: A bit mask is generated based on the starting bit</div><div class="t m0 x117 hf y1972 ff3 fs5 fc0 sc0 ls0 ws0">position and the field width; the mask is AND&apos;ed with the memory read data to</div><div class="t m0 x117 hf y1973 ff3 fs5 fc0 sc0 ls0 ws0">isolate the bit field; the resulting data is captured in a data register; the input bus</div><div class="t m0 x117 hf y1974 ff3 fs5 fc0 sc0 ls0 ws0">cycle is stalled</div><div class="t m0 x33 hf y1975 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Cycle x+2, 2nd AHB data phase: Registered data is logically right shifted for proper</div><div class="t m0 x117 hf y1976 ff3 fs5 fc0 sc0 ls0 ws0">alignment and driven onto the input read data bus</div><div class="t m0 x10e h8 y1977 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1978 ff3 fs5 fc0 sc0 ls0 ws0">Any wait states inserted by the peripheral slave device</div><div class="t m0 x3e hf y1979 ff3 fs5 fc0 sc0 ls0 ws0">(sx_hready = 0) are simply passed through the BME back to the</div><div class="t m0 x3e hf y197a ff3 fs5 fc0 sc0 ls0 ws0">master input bus, stalling the AHB transaction cycle for cycle.</div><div class="t m0 xeb h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 17 Bit Manipulation Engine (BME)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>283</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
