// Seed: 867272227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_7 = 1'b0;
  module_0(
      id_1, id_6, id_7, id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input wand id_5
);
  supply1 id_7;
  assign id_7 = id_3;
  uwire id_8 = 1;
  module_0(
      id_8, id_8, id_8, id_8
  );
endmodule
