// Seed: 2627498534
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10
    , id_13,
    input supply1 id_11
);
  wire id_14 = ~id_10, id_15;
  tri1 id_16;
  wire id_17;
  always @(*);
  tri1 id_18 = 1'b0;
  assign id_4 = id_16;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri id_11,
    input tri1 id_12,
    output tri0 id_13
    , id_38,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    output tri0 id_17,
    output tri id_18,
    output wor id_19,
    input wand id_20,
    input tri0 id_21,
    input tri id_22,
    input tri0 id_23,
    input tri1 id_24,
    output supply0 id_25,
    input tri0 id_26,
    output tri1 id_27,
    output wire id_28,
    input tri1 id_29,
    input tri0 id_30,
    input wand id_31,
    output supply1 id_32,
    output supply1 id_33
    , id_39,
    input supply1 id_34,
    output wand id_35,
    output wire id_36
);
  uwire id_40 = 1;
  module_0(
      id_34, id_33, id_4, id_35, id_35, id_10, id_27, id_21, id_30, id_6, id_22, id_31
  );
endmodule
