# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC-18.INI
#	This file defines the memory sizes and organization
#	of a PIC18 device
#
#	Fields used are:
#
#	MAKE=<Name_of_manufacturer>
#			Identifies the manufacturer of this part.
#	ARCH=<processor_architecture>
#			PIC18 corresponds to the PIC18 architecture.
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (bytes) in hex
#	RAMSIZE=<size_of_ram>
#			Size of data RAM (bytes) in hex
#	GPRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used as GPRs, each range must be
#			be wholly located within a bank
#	SFRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used for SFRs
#	COMMON=<range_start>-<range_end>
#			Specifies an area of GPRs that is mirrored in all banks.
#	SFRCOMMON=<range_start>-<range_end>
#			Specifies an area of SFRs that is mirrored in all banks.
#	ICD2RAM=<range_start>-<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD2ROM=<range_start>-<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	CFGMEM=<range_start>-<range_end>
#			The region in memory in which the configuration bits are programmed.
#	USERIDMEM=<range_start>-<range_end>
#			The region in memory in which the user ids are programmed.
#	DEVIDMEM=<range_start>-<range_end>
#			The region in memory in which the device id is located.
#	REVIDMEM=<range_start>-<range_end>
#			The region in memory in which the revision id is located.
#	DIAMEM=<range_start>-<range_end>
#			The region in memory in which the Device Information Area (DIA) is located.
#	DCIMEM=<range_start>-<range_end>
#			The region in memory in which the Device Configuration Information (DCI) is located.
#	REALICE ranges apply to both the MPLAB REALICE and ICD3
#	They must include sufficient resources for both hardware and software
#   breakpoints where applicable
#	REALICEROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	REALICERAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	EXTMEM=<range_start>-<range-end>
#			Defines the address range of the external memory interface
#			for those chips which have one.
#	EEPROM=<range_start>,<range_end>
#			The addressable region of memory which contains EEPROM
#	FLASH_EW=<erase_size,write_size>
#			Defines the block erase size (bytes) of flash erase operations,
#			and the buffered write size (bytes) of flash write operations.
#	ERRATA=<bug1,bug2,bug3...>
#			List the default errata conditions to apply to this device
#			Handled errata types are:
#			4000 - Program mem accesses/jumps across 4000h address boundary
#			LFSR - Broken LFSR instruction
#			DAW - Broken DAW instruction
#			MINUS40 - Program memory reads at -40.C
#			EEPROMRD - Read EEDAT in immeadiate instruction after RD set
#			EEPROMADR - Don't set RD bit immediately after loading EEADR
#			EEPROMLVD - LVD must stabilise before writing EEPROM
#			FLASHLVD - LVD must stabilise before writing Flash
#			RESET - Needs NOP at Reset vector
#			FASTINTS - Fast interrupt shadow registers corruption
#			BSR15 - Flag problems when BSR holds value 15
#			TBLWTINT - clear interrupt registers before tblwt instruction
#			FW4000 - flash write exe must act on opposite side of 4000h boundary.
#			RESETRAM - RAM content can be corrupted during asynchronous reset
#			FETCH - Instruction fetches can be corrupted. FFFF after TBLRD, RETxx,
#				 at destination of GOTO/CALL instructions and at ISR vector addresses.
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 31.
#	PLIB=[0|1]
#			Whether the peripheral library is supported for this device.
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#   EEADRBITS=<number of bits)
#           How many bits are available to address EEPROM, if any.
#   BSTBITS=<number of bits>
#           How many bits are avalable in BSR for bank selection.
#	IVTBASE=<IVTBASEL address>,<IVTBASEL reset>,<IVTBASEH address>,<IVTBASEH reset>,<IVTBASEU address>,<IVTBASEU reset>
#			If the device has can have an interrupt vector table, this will describe the address and reset value of the
#			IVTBASE registers.  All values are in unqualified hexadecimal.
#	INTSTAT=<address>,<high-priority bit>,<low-priority bit>
#			If the device has can have an interrupt vector table, this will describe the location of the
#			INTCON1<INTSTAT> bits.  The first value is the address of the INTCON1 register in unqualified hexadecimal.
#			The remaining values are the positions of the bits that indicate which interrupt priority-levels are active.
#	INTSRC=<name>,<irq number>,<description>
#			If the device has can have an interrupt vector table, then each interrupt source will be described by one
#			of these fields.  The IRQ number is in decimal.
#	IVTENABLE=<config_setting>,<value>
#			If the device can have an interrupt vector table, then what is the configuration programming required
#			to enable it?
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-fieldof the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#	CFGPROG=<num_regs>,<delta>,<alignment>
#	USERIDPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[18F25J11]
ARCH=PIC18
BSRBITS=0x4
CFGMEM=7FF8-7FFF
CFGPROG=2,1,2
COMMON=00-5F
DEVIDMEM=3FFFFE-3FFFFF
FAMILY=18f46j11
FLASH_EW=400,40
GPRBANKS=060-0FF,100-1FF,200-2FF,300-3FF,400-4FF,500-5FF,600-6FF,700-7FF,800-8FF,900-9FF,A00-AFF,B00-BFF,C00-CFF,D00-DFF,E00-EBF
MAKE=MICROCHIP
PCBITS=0x15
PLIB=1
PROCID=D511
RAMSIZE=EC0
REALICERAM=FFD-FFF
ROMSIZE=7FF8
SFR=RPOR0,EC6,8
SFR=RPOR1,EC7,8
SFR=RPOR2,EC8,8
SFR=RPOR3,EC9,8
SFR=RPOR4,ECA,8
SFR=RPOR5,ECB,8
SFR=RPOR6,ECC,8
SFR=RPOR7,ECD,8
SFR=RPOR8,ECE,8
SFR=RPOR9,ECF,8
SFR=RPOR10,ED0,8
SFR=RPOR11,ED1,8
SFR=RPOR12,ED2,8
SFR=RPOR13,ED3,8
SFR=RPOR14,ED4,8
SFR=RPOR15,ED5,8
SFR=RPOR16,ED6,8
SFR=RPOR17,ED7,8
SFR=RPOR18,ED8,8
SFR=RPINR1,EE7,8
SFR=RPINR2,EE8,8
SFR=RPINR3,EE9,8
SFR=RPINR4,EEA,8
SFR=RPINR6,EEC,8
SFR=RPINR7,EED,8
SFR=RPINR8,EEE,8
SFR=RPINR12,EF2,8
SFR=RPINR13,EF3,8
SFR=RPINR16,EF6,8
SFR=RPINR17,EF7,8
SFR=RPINR21,EFB,8
SFR=RPINR22,EFC,8
SFR=RPINR23,EFD,8
SFR=RPINR24,EFE,8
SFR=PPSCON,EFF,8
SFR=PADCFG1,F3C,8
SFR=REFOCON,F3D,8
SFR=RTCCAL,F3E,8
SFR=RTCCFG,F3F,8
SFR=ODCON3,F40,8
SFR=ODCON2,F41,8
SFR=ODCON1,F42,8
SFR=ANCON0,F48,8
SFR=ANCON1,F49,8
SFR=DSWAKEL,F4A,8
SFR=DSWAKEH,F4B,8
SFR=DSCONL,F4C,8
SFR=DSCONH,F4D,8
SFR=DSGPR0,F4E,8
SFR=DSGPR1,F4F,8
SFR=TCLKCON,F52,8
SFR=CVRCON,F53,8
SFR=DMABCH,F66,8
SFR=DMABCL,F67,8
SFR=RXADDRH,F68,8
SFR=RXADDRL,F69,8
SFR=TXADDRH,F6A,8
SFR=TXADDRL,F6B,8
SFR=CMSTAT,F70,8
SFR=CMSTATUS,F70,8
SFR=SSP2CON2,F71,8
SFR=SSP2CON1,F72,8
SFR=SSP2STAT,F73,8
SFR=SSP2ADD,F74,8
SFR=SSP2MSK,F74,8
SFR=SSP2BUF,F75,8
SFR=T4CON,F76,8
SFR=PR4,F77,8
SFR=TMR4,F78,8
SFR=T3CON,F79,8
SFR=TMR3,F7A,16
SFR=TMR3L,F7A,8
SFR=TMR3H,F7B,8
SFR=BAUDCON2,F7C,8
SFR=SPBRGH2,F7D,8
SFR=BAUDCON1,F7E,8
SFR=BAUDCON,F7E,8
SFR=BAUDCTL,F7E,8
SFR=SPBRGH1,F7F,8
SFR=SPBRGH,F7F,8
SFR=PORTA,F80,8
SFR=PORTB,F81,8
SFR=PORTC,F82,8
SFR=HLVDCON,F85,8
SFR=DMACON2,F86,8
SFR=DMACON1,F88,8
SFR=LATA,F89,8
SFR=LATB,F8A,8
SFR=LATC,F8B,8
SFR=ALRMVALL,F8E,8
SFR=ALRMVALH,F8F,8
SFR=ALRMRPT,F90,8
SFR=ALRMCFG,F91,8
SFR=TRISA,F92,8
SFR=TRISB,F93,8
SFR=TRISC,F94,8
SFR=T3GCON,F97,8
SFR=RTCVALL,F98,8
SFR=RTCVALH,F99,8
SFR=T1GCON,F9A,8
SFR=OSCTUNE,F9B,8
SFR=RCSTA2,F9C,8
SFR=PIE1,F9D,8
SFR=PIR1,F9E,8
SFR=IPR1,F9F,8
SFR=PIE2,FA0,8
SFR=PIR2,FA1,8
SFR=IPR2,FA2,8
SFR=PIE3,FA3,8
SFR=PIR3,FA4,8
SFR=IPR3,FA5,8
SFR=EECON1,FA6,8
SFR=EECON2,FA7,8
SFR=TXSTA2,FA8,8
SFR=TXREG2,FA9,8
SFR=RCREG2,FAA,8
SFR=SPBRG2,FAB,8
SFR=RCSTA1,FAC,8
SFR=RCSTA,FAC,8
SFR=TXSTA1,FAD,8
SFR=TXSTA,FAD,8
SFR=TXREG1,FAE,8
SFR=TXREG,FAE,8
SFR=RCREG1,FAF,8
SFR=RCREG,FAF,8
SFR=SPBRG1,FB0,8
SFR=SPBRG,FB0,8
SFR=CTMUICON,FB1,8
SFR=CTMUCONL,FB2,8
SFR=CTMUCONH,FB3,8
SFR=CCP2CON,FB4,8
SFR=ECCP2CON,FB4,8
SFR=CCPR2,FB5,16
SFR=CCPR2L,FB5,8
SFR=CCPR2H,FB6,8
SFR=ECCP2DEL,FB7,8
SFR=PWM2CON,FB7,8
SFR=ECCP2AS,FB8,8
SFR=PSTR2CON,FB9,8
SFR=CCP1CON,FBA,8
SFR=ECCP1CON,FBA,8
SFR=CCPR1,FBB,16
SFR=CCPR1L,FBB,8
SFR=CCPR1H,FBC,8
SFR=ECCP1DEL,FBD,8
SFR=PWM1CON,FBD,8
SFR=ECCP1AS,FBE,8
SFR=PSTR1CON,FBF,8
SFR=WDTCON,FC0,8
SFR=ADCON1,FC1,8
SFR=ADCON0,FC2,8
SFR=ADRES,FC3,16
SFR=ADRESL,FC3,8
SFR=ADRESH,FC4,8
SFR=SSP1CON2,FC5,8
SFR=SSPCON2,FC5,8
SFR=SSP1CON1,FC6,8
SFR=SSPCON1,FC6,8
SFR=SSP1STAT,FC7,8
SFR=SSPSTAT,FC7,8
SFR=SSP1ADD,FC8,8
SFR=SSPADD,FC8,8
SFR=SSP1MSK,FC8,8
SFR=SSP1BUF,FC9,8
SFR=SSPBUF,FC9,8
SFR=T2CON,FCA,8
SFR=PR2,FCB,8
SFR=MEMCON,FCB,8
SFR=TMR2,FCC,8
SFR=T1CON,FCD,8
SFR=TMR1,FCE,16
SFR=TMR1L,FCE,8
SFR=TMR1H,FCF,8
SFR=RCON,FD0,8
SFR=CM2CON,FD1,8
SFR=CM2CON1,FD1,8
SFR=CM1CON,FD2,8
SFR=CM1CON1,FD2,8
SFR=OSCCON,FD3,8
SFR=T0CON,FD5,8
SFR=TMR0,FD6,16
SFR=TMR0L,FD6,8
SFR=TMR0H,FD7,8
SFR=STATUS,FD8,8
SFR=FSR2,FD9,16
SFR=FSR2L,FD9,8
SFR=FSR2H,FDA,8
SFR=PLUSW2,FDB,8
SFR=PREINC2,FDC,8
SFR=POSTDEC2,FDD,8
SFR=POSTINC2,FDE,8
SFR=INDF2,FDF,8
SFR=BSR,FE0,8
SFR=FSR1,FE1,16
SFR=FSR1L,FE1,8
SFR=FSR1H,FE2,8
SFR=PLUSW1,FE3,8
SFR=PREINC1,FE4,8
SFR=POSTDEC1,FE5,8
SFR=POSTINC1,FE6,8
SFR=INDF1,FE7,8
SFR=WREG,FE8,8
SFR=FSR0,FE9,16
SFR=FSR0L,FE9,8
SFR=FSR0H,FEA,8
SFR=PLUSW0,FEB,8
SFR=PREINC0,FEC,8
SFR=POSTDEC0,FED,8
SFR=POSTINC0,FEE,8
SFR=INDF0,FEF,8
SFR=INTCON3,FF0,8
SFR=INTCON2,FF1,8
SFR=INTCON,FF2,8
SFR=PROD,FF3,16
SFR=PRODL,FF3,8
SFR=PRODH,FF4,8
SFR=TABLAT,FF5,8
SFR=TBLPTR,FF6,24
SFR=TBLPTRL,FF6,8
SFR=TBLPTRH,FF7,8
SFR=TBLPTRU,FF8,8
SFR=PCLAT,FF9,24
SFR=PC,FF9,24
SFR=PCL,FF9,8
SFR=PCLATH,FFA,8
SFR=PCLATU,FFB,8
SFR=STKPTR,FFC,8
SFR=TOS,FFD,24
SFR=TOSL,FFD,8
SFR=TOSH,FFE,8
SFR=TOSU,FFF,8
SFRBANKS=EC0-EFF,F00-F5F,F60-FFF
SFRCOMMON=F60-FFF
SFRFLD=IOLOCK,EFF,0,1
SFRFLD=PMPTTL,F3C,0,1
SFRFLD=RTSECSEL0,F3C,1,1
SFRFLD=RTSECSEL1,F3C,2,1
SFRFLD=RODIV,F3D,0,4
SFRFLD=ROSEL,F3D,4,1
SFRFLD=ROSSLP,F3D,5,1
SFRFLD=ROON,F3D,7,1
SFRFLD=RODIV0,F3D,0,1
SFRFLD=RODIV1,F3D,1,1
SFRFLD=RODIV2,F3D,2,1
SFRFLD=RODIV3,F3D,3,1
SFRFLD=CAL,F3E,0,8
SFRFLD=CAL0,F3E,0,1
SFRFLD=CAL1,F3E,1,1
SFRFLD=CAL2,F3E,2,1
SFRFLD=CAL3,F3E,3,1
SFRFLD=CAL4,F3E,4,1
SFRFLD=CAL5,F3E,5,1
SFRFLD=CAL6,F3E,6,1
SFRFLD=CAL7,F3E,7,1
SFRFLD=RTCPTR0,F3F,0,1
SFRFLD=RTCPTR1,F3F,1,1
SFRFLD=RTCOE,F3F,2,1
SFRFLD=HALFSEC,F3F,3,1
SFRFLD=RTCSYNC,F3F,4,1
SFRFLD=RTCWREN,F3F,5,1
SFRFLD=RTCEN,F3F,7,1
SFRFLD=SPI1OD,F40,0,1
SFRFLD=SPI2OD,F40,1,1
SFRFLD=U1OD,F41,0,1
SFRFLD=U2OD,F41,1,1
SFRFLD=ECCP1OD,F42,0,1
SFRFLD=ECCP2OD,F42,1,1
SFRFLD=PCFG0,F48,0,1
SFRFLD=PCFG1,F48,1,1
SFRFLD=PCFG2,F48,2,1
SFRFLD=PCFG3,F48,3,1
SFRFLD=PCFG4,F48,4,1
SFRFLD=PCFG8,F49,0,1
SFRFLD=PCFG9,F49,1,1
SFRFLD=PCFG10,F49,2,1
SFRFLD=PCFG11,F49,3,1
SFRFLD=PCFG12,F49,4,1
SFRFLD=VBG2EN,F49,6,1
SFRFLD=VBGEN,F49,7,1
SFRFLD=PCFG14,F49,6,1
SFRFLD=PCFG15,F49,7,1
SFRFLD=DSPOR,F4A,0,1
SFRFLD=DSMCLR,F4A,2,1
SFRFLD=DSRTC,F4A,3,1
SFRFLD=DSWDT,F4A,4,1
SFRFLD=DSULP,F4A,5,1
SFRFLD=DSFLT,F4A,7,1
SFRFLD=DSINT0,F4B,0,1
SFRFLD=RELEASE,F4C,0,1
SFRFLD=DSBOR,F4C,1,1
SFRFLD=ULPWDIS,F4C,2,1
SFRFLD=RTCWDIS,F4D,0,1
SFRFLD=DSULPEN,F4D,1,1
SFRFLD=DSEN,F4D,7,1
SFRFLD=DSGPR0,F4E,0,8
SFRFLD=DSGPR1,F4F,0,8
SFRFLD=T3CCP1,F52,0,1
SFRFLD=T3CCP2,F52,1,1
SFRFLD=T1RUN,F52,4,1
SFRFLD=CVR,F53,0,4
SFRFLD=CVRSS,F53,4,1
SFRFLD=CVRR,F53,5,1
SFRFLD=CVROE,F53,6,1
SFRFLD=CVREN,F53,7,1
SFRFLD=CVR0,F53,0,1
SFRFLD=CVR1,F53,1,1
SFRFLD=CVR2,F53,2,1
SFRFLD=CVR3,F53,3,1
SFRFLD=CVROEN,F53,6,1
SFRFLD=DMACNTHB,F66,0,2
SFRFLD=DMACNTLB,F67,0,8
SFRFLD=DMARCPTRHB,F68,0,4
SFRFLD=DMARCVPTRLB,F69,0,8
SFRFLD=DMATXPTRHB,F6A,0,4
SFRFLD=DMATXPTRLB,F6B,0,8
SFRFLD=COUT1,F70,0,1
SFRFLD=COUT2,F70,1,1
SFRFLD=SEN,F71,0,1
SFRFLD=RSEN,F71,1,1
SFRFLD=PEN,F71,2,1
SFRFLD=RCEN,F71,3,1
SFRFLD=ACKEN,F71,4,1
SFRFLD=ACKDT,F71,5,1
SFRFLD=ACKSTAT,F71,6,1
SFRFLD=GCEN,F71,7,1
SFRFLD=ADMSK1,F71,1,1
SFRFLD=ADMSK2,F71,2,1
SFRFLD=ADMSK3,F71,3,1
SFRFLD=ADMSK4,F71,4,1
SFRFLD=ADMSK5,F71,5,1
SFRFLD=SEN2,F71,0,1
SFRFLD=ADMSK12,F71,1,1
SFRFLD=ADMSK22,F71,2,1
SFRFLD=ADMSK32,F71,3,1
SFRFLD=ACKEN2,F71,4,1
SFRFLD=ACKDT2,F71,5,1
SFRFLD=ACKSTAT2,F71,6,1
SFRFLD=GCEN2,F71,7,1
SFRFLD=RSEN2,F71,1,1
SFRFLD=PEN2,F71,2,1
SFRFLD=RCEN2,F71,3,1
SFRFLD=ADMSK42,F71,4,1
SFRFLD=ADMSK52,F71,5,1
SFRFLD=SSPM,F72,0,4
SFRFLD=CKP,F72,4,1
SFRFLD=SSPEN,F72,5,1
SFRFLD=SSPOV,F72,6,1
SFRFLD=WCOL,F72,7,1
SFRFLD=SSPM0,F72,0,1
SFRFLD=SSPM1,F72,1,1
SFRFLD=SSPM2,F72,2,1
SFRFLD=SSPM3,F72,3,1
SFRFLD=SSPM02,F72,0,1
SFRFLD=SSPM12,F72,1,1
SFRFLD=SSPM22,F72,2,1
SFRFLD=SSPM32,F72,3,1
SFRFLD=CKP2,F72,4,1
SFRFLD=SSPEN2,F72,5,1
SFRFLD=SSPOV2,F72,6,1
SFRFLD=WCOL2,F72,7,1
SFRFLD=R_NOT_W,F73,2,1
SFRFLD=D_NOT_A,F73,5,1
SFRFLD=BF,F73,0,1
SFRFLD=UA,F73,1,1
SFRFLD=R_nW,F73,2,1
SFRFLD=S,F73,3,1
SFRFLD=P,F73,4,1
SFRFLD=D_nA,F73,5,1
SFRFLD=CKE,F73,6,1
SFRFLD=SMP,F73,7,1
SFRFLD=BF2,F73,0,1
SFRFLD=UA2,F73,1,1
SFRFLD=I2C_READ2,F73,2,1
SFRFLD=I2C_START2,F73,3,1
SFRFLD=I2C_STOP2,F73,4,1
SFRFLD=DA2,F73,5,1
SFRFLD=CKE2,F73,6,1
SFRFLD=SMP2,F73,7,1
SFRFLD=READ_WRITE2,F73,2,1
SFRFLD=S2,F73,3,1
SFRFLD=P2,F73,4,1
SFRFLD=DATA_ADDRESS2,F73,5,1
SFRFLD=RW2,F73,2,1
SFRFLD=START2,F73,3,1
SFRFLD=STOP2,F73,4,1
SFRFLD=D_A2,F73,5,1
SFRFLD=D_NOT_A2,F73,5,1
SFRFLD=R_W2,F73,2,1
SFRFLD=D_nA2,F73,5,1
SFRFLD=R_NOT_W2,F73,2,1
SFRFLD=R_nW2,F73,2,1
SFRFLD=I2C_DAT2,F73,5,1
SFRFLD=NOT_W2,F73,2,1
SFRFLD=NOT_A2,F73,5,1
SFRFLD=nW2,F73,2,1
SFRFLD=nA2,F73,5,1
SFRFLD=NOT_WRITE2,F73,2,1
SFRFLD=NOT_ADDRESS2,F73,5,1
SFRFLD=nWRITE2,F73,2,1
SFRFLD=nADDRESS2,F73,5,1
SFRFLD=SSPADD,F74,0,8
SFRFLD=MSK0,F74,0,1
SFRFLD=MSK1,F74,1,1
SFRFLD=MSK2,F74,2,1
SFRFLD=MSK3,F74,3,1
SFRFLD=MSK4,F74,4,1
SFRFLD=MSK5,F74,5,1
SFRFLD=MSK6,F74,6,1
SFRFLD=MSK7,F74,7,1
SFRFLD=MSK02,F74,0,1
SFRFLD=MSK12,F74,1,1
SFRFLD=MSK22,F74,2,1
SFRFLD=MSK32,F74,3,1
SFRFLD=MSK42,F74,4,1
SFRFLD=MSK52,F74,5,1
SFRFLD=MSK62,F74,6,1
SFRFLD=MSK72,F74,7,1
SFRFLD=SSPBUF,F75,0,8
SFRFLD=T4CKPS,F76,0,2
SFRFLD=TMR4ON,F76,2,1
SFRFLD=T4OUTPS,F76,3,4
SFRFLD=T4CKPS0,F76,0,1
SFRFLD=T4CKPS1,F76,1,1
SFRFLD=T4OUTPS0,F76,3,1
SFRFLD=T4OUTPS1,F76,4,1
SFRFLD=T4OUTPS2,F76,5,1
SFRFLD=T4OUTPS3,F76,6,1
SFRFLD=PR4,F77,0,8
SFRFLD=TMR4,F78,0,8
SFRFLD=TMR3ON,F79,0,1
SFRFLD=RD16,F79,1,1
SFRFLD=T3SYNC,F79,2,1
SFRFLD=T3CKPS,F79,4,2
SFRFLD=TMR3CS,F79,6,2
SFRFLD=T3CKPS0,F79,4,1
SFRFLD=T3CKPS1,F79,5,1
SFRFLD=TMR3CS0,F79,6,1
SFRFLD=TMR3CS1,F79,7,1
SFRFLD=RD163,F79,7,1
SFRFLD=T3RD16,F79,7,1
SFRFLD=TMR3,F7A,0,16
SFRFLD=TMR3L,F7A,0,8
SFRFLD=TMR3H,F7B,0,8
SFRFLD=ABDEN,F7C,0,1
SFRFLD=WUE,F7C,1,1
SFRFLD=BRG16,F7C,3,1
SFRFLD=TXCKP,F7C,4,1
SFRFLD=RXDTP,F7C,5,1
SFRFLD=RCIDL,F7C,6,1
SFRFLD=ABDOVF,F7C,7,1
SFRFLD=ABDEN2,F7C,0,1
SFRFLD=WUE2,F7C,1,1
SFRFLD=BRG162,F7C,3,1
SFRFLD=SCKP2,F7C,4,1
SFRFLD=DTRXP2,F7C,5,1
SFRFLD=RCIDL2,F7C,6,1
SFRFLD=ABDOVF2,F7C,7,1
SFRFLD=TXCKP2,F7C,4,1
SFRFLD=RXDTP2,F7C,5,1
SFRFLD=RCMT2,F7C,6,1
SFRFLD=SPBRGH2,F7D,0,8
SFRFLD=ABDEN,F7E,0,1
SFRFLD=WUE,F7E,1,1
SFRFLD=BRG16,F7E,3,1
SFRFLD=TXCKP,F7E,4,1
SFRFLD=RXDTP,F7E,5,1
SFRFLD=RCIDL,F7E,6,1
SFRFLD=ABDOVF,F7E,7,1
SFRFLD=ABDEN1,F7E,0,1
SFRFLD=WUE1,F7E,1,1
SFRFLD=BRG161,F7E,3,1
SFRFLD=CKTXP,F7E,4,1
SFRFLD=DTRXP,F7E,5,1
SFRFLD=RCIDL1,F7E,6,1
SFRFLD=ABDOVF1,F7E,7,1
SFRFLD=SCKP,F7E,4,1
SFRFLD=DTRXP1,F7E,5,1
SFRFLD=RCMT,F7E,6,1
SFRFLD=SCKP1,F7E,4,1
SFRFLD=RXDTP1,F7E,5,1
SFRFLD=RCMT1,F7E,6,1
SFRFLD=TXCKP1,F7E,4,1
SFRFLD=RXCKP,F7E,5,1
SFRFLD=W4E,F7E,1,1
SFRFLD=SPBRGH1,F7F,0,8
SFRFLD=RA0,F80,0,1
SFRFLD=RA1,F80,1,1
SFRFLD=RA2,F80,2,1
SFRFLD=RA3,F80,3,1
SFRFLD=RA5,F80,5,1
SFRFLD=RA6,F80,6,1
SFRFLD=RA7,F80,7,1
SFRFLD=AN0,F80,0,1
SFRFLD=AN1,F80,1,1
SFRFLD=AN2,F80,2,1
SFRFLD=AN3,F80,3,1
SFRFLD=AN4,F80,5,1
SFRFLD=OSC2,F80,6,1
SFRFLD=OSC1,F80,7,1
SFRFLD=NOT_SS1,F80,5,1
SFRFLD=C1INA,F80,0,1
SFRFLD=C2INA,F80,1,1
SFRFLD=VREF_MINUS,F80,2,1
SFRFLD=VREF_PLUS,F80,3,1
SFRFLD=nSS1,F80,5,1
SFRFLD=CLKO,F80,6,1
SFRFLD=CLKI,F80,7,1
SFRFLD=ULPWU,F80,0,1
SFRFLD=CVREF_MINUS,F80,2,1
SFRFLD=C1INB,F80,3,1
SFRFLD=HLVDIN,F80,5,1
SFRFLD=RP0,F80,0,1
SFRFLD=RP1,F80,1,1
SFRFLD=C2INB,F80,2,1
SFRFLD=RP2,F80,5,1
SFRFLD=ULPWUIN,F80,0,1
SFRFLD=LVDIN,F80,5,1
SFRFLD=RJPU,F80,7,1
SFRFLD=RB0,F81,0,1
SFRFLD=RB1,F81,1,1
SFRFLD=RB2,F81,2,1
SFRFLD=RB3,F81,3,1
SFRFLD=RB4,F81,4,1
SFRFLD=RB5,F81,5,1
SFRFLD=RB6,F81,6,1
SFRFLD=RB7,F81,7,1
SFRFLD=AN12,F81,0,1
SFRFLD=AN10,F81,1,1
SFRFLD=AN8,F81,2,1
SFRFLD=AN9,F81,3,1
SFRFLD=KBI2,F81,6,1
SFRFLD=KBI3,F81,7,1
SFRFLD=INT0,F81,0,1
SFRFLD=CTEDG1,F81,2,1
SFRFLD=CTEDG2,F81,3,1
SFRFLD=KBI0,F81,4,1
SFRFLD=KBI1,F81,5,1
SFRFLD=PGC,F81,6,1
SFRFLD=PGD,F81,7,1
SFRFLD=RP3,F81,0,1
SFRFLD=RTCC,F81,1,1
SFRFLD=RP9,F81,6,1
SFRFLD=RP10,F81,7,1
SFRFLD=RP4,F81,1,1
SFRFLD=REFO,F81,2,1
SFRFLD=RP6,F81,3,1
SFRFLD=RP7,F81,4,1
SFRFLD=RP8,F81,5,1
SFRFLD=RP5,F81,2,1
SFRFLD=CCP2_PA2,F81,3,1
SFRFLD=RC0,F82,0,1
SFRFLD=RC1,F82,1,1
SFRFLD=RC2,F82,2,1
SFRFLD=RC3,F82,3,1
SFRFLD=RC4,F82,4,1
SFRFLD=RC5,F82,5,1
SFRFLD=RC6,F82,6,1
SFRFLD=RC7,F82,7,1
SFRFLD=T1OSO,F82,0,1
SFRFLD=T1OSI,F82,1,1
SFRFLD=AN11,F82,2,1
SFRFLD=SCK1,F82,3,1
SFRFLD=T1CKI,F82,0,1
SFRFLD=CTPLS,F82,2,1
SFRFLD=SCL1,F82,3,1
SFRFLD=SDI1,F82,4,1
SFRFLD=SDO1,F82,5,1
SFRFLD=TX1,F82,6,1
SFRFLD=RX1,F82,7,1
SFRFLD=RP11,F82,0,1
SFRFLD=RP12,F82,1,1
SFRFLD=RP13,F82,2,1
SFRFLD=RP14,F82,3,1
SFRFLD=RP15,F82,4,1
SFRFLD=RP16,F82,5,1
SFRFLD=CK1,F82,6,1
SFRFLD=DT1,F82,7,1
SFRFLD=RP17,F82,6,1
SFRFLD=RP18,F82,7,1
SFRFLD=CCP2,F82,1,1
SFRFLD=PA1,F82,2,1
SFRFLD=PA2,F82,1,1
SFRFLD=HLVDL,F85,0,4
SFRFLD=HLVDEN,F85,4,1
SFRFLD=IRVST,F85,5,1
SFRFLD=BGVST,F85,6,1
SFRFLD=VDIRMAG,F85,7,1
SFRFLD=HLVDL0,F85,0,1
SFRFLD=HLVDL1,F85,1,1
SFRFLD=HLVDL2,F85,2,1
SFRFLD=HLVDL3,F85,3,1
SFRFLD=INTLVL,F86,0,4
SFRFLD=DLYCYC,F86,4,4
SFRFLD=INTLVL0,F86,0,1
SFRFLD=INTLVL1,F86,1,1
SFRFLD=INTLVL2,F86,2,1
SFRFLD=INTLVL3,F86,3,1
SFRFLD=DLYCYC0,F86,4,1
SFRFLD=DLYCYC1,F86,5,1
SFRFLD=DLYCYC2,F86,6,1
SFRFLD=DLYCYC3,F86,7,1
SFRFLD=DMAEN,F88,0,1
SFRFLD=DLYINTEN,F88,1,1
SFRFLD=DUPLEX0,F88,2,1
SFRFLD=DUPLEX1,F88,3,1
SFRFLD=RXINC,F88,4,1
SFRFLD=TXINC,F88,5,1
SFRFLD=SSCON0,F88,6,1
SFRFLD=SSCON1,F88,7,1
SFRFLD=LATA0,F89,0,1
SFRFLD=LATA1,F89,1,1
SFRFLD=LATA2,F89,2,1
SFRFLD=LATA3,F89,3,1
SFRFLD=LATA5,F89,5,1
SFRFLD=LATA6,F89,6,1
SFRFLD=LATA7,F89,7,1
SFRFLD=LA0,F89,0,1
SFRFLD=LA1,F89,1,1
SFRFLD=LA2,F89,2,1
SFRFLD=LA3,F89,3,1
SFRFLD=LA5,F89,5,1
SFRFLD=LA6,F89,6,1
SFRFLD=LA7,F89,7,1
SFRFLD=LATB0,F8A,0,1
SFRFLD=LATB1,F8A,1,1
SFRFLD=LATB2,F8A,2,1
SFRFLD=LATB3,F8A,3,1
SFRFLD=LATB4,F8A,4,1
SFRFLD=LATB5,F8A,5,1
SFRFLD=LATB6,F8A,6,1
SFRFLD=LATB7,F8A,7,1
SFRFLD=LB0,F8A,0,1
SFRFLD=LB1,F8A,1,1
SFRFLD=LB2,F8A,2,1
SFRFLD=LB3,F8A,3,1
SFRFLD=LB4,F8A,4,1
SFRFLD=LB5,F8A,5,1
SFRFLD=LB6,F8A,6,1
SFRFLD=LB7,F8A,7,1
SFRFLD=LATC0,F8B,0,1
SFRFLD=LATC1,F8B,1,1
SFRFLD=LATC2,F8B,2,1
SFRFLD=LATC3,F8B,3,1
SFRFLD=LATC4,F8B,4,1
SFRFLD=LATC5,F8B,5,1
SFRFLD=LATC6,F8B,6,1
SFRFLD=LATC7,F8B,7,1
SFRFLD=LC0,F8B,0,1
SFRFLD=LC1,F8B,1,1
SFRFLD=LC2,F8B,2,1
SFRFLD=LC3,F8B,3,1
SFRFLD=LC4,F8B,4,1
SFRFLD=LC5,F8B,5,1
SFRFLD=LC6,F8B,6,1
SFRFLD=LC7,F8B,7,1
SFRFLD=ALRMVALL,F8E,0,8
SFRFLD=ALRMVALH,F8F,0,8
SFRFLD=ARPT,F90,0,8
SFRFLD=ARPT0,F90,0,1
SFRFLD=ARPT1,F90,1,1
SFRFLD=ARPT2,F90,2,1
SFRFLD=ARPT3,F90,3,1
SFRFLD=ARPT4,F90,4,1
SFRFLD=ARPT5,F90,5,1
SFRFLD=ARPT6,F90,6,1
SFRFLD=ARPT7,F90,7,1
SFRFLD=ALRMPTR,F91,0,2
SFRFLD=AMASK,F91,2,4
SFRFLD=CHIME,F91,6,1
SFRFLD=ALRMEN,F91,7,1
SFRFLD=ALRMPTR0,F91,0,1
SFRFLD=ALRMPTR1,F91,1,1
SFRFLD=AMASK0,F91,2,1
SFRFLD=AMASK1,F91,3,1
SFRFLD=AMASK2,F91,4,1
SFRFLD=AMASK3,F91,5,1
SFRFLD=TRISA0,F92,0,1
SFRFLD=TRISA1,F92,1,1
SFRFLD=TRISA2,F92,2,1
SFRFLD=TRISA3,F92,3,1
SFRFLD=TRISA5,F92,5,1
SFRFLD=TRISA6,F92,6,1
SFRFLD=TRISA7,F92,7,1
SFRFLD=TRISB0,F93,0,1
SFRFLD=TRISB1,F93,1,1
SFRFLD=TRISB2,F93,2,1
SFRFLD=TRISB3,F93,3,1
SFRFLD=TRISB4,F93,4,1
SFRFLD=TRISB5,F93,5,1
SFRFLD=TRISB6,F93,6,1
SFRFLD=TRISB7,F93,7,1
SFRFLD=TRISC0,F94,0,1
SFRFLD=TRISC1,F94,1,1
SFRFLD=TRISC2,F94,2,1
SFRFLD=TRISC3,F94,3,1
SFRFLD=TRISC4,F94,4,1
SFRFLD=TRISC5,F94,5,1
SFRFLD=TRISC6,F94,6,1
SFRFLD=TRISC7,F94,7,1
SFRFLD=T3GSS0,F97,0,1
SFRFLD=T3GSS1,F97,1,1
SFRFLD=T3GVAL,F97,2,1
SFRFLD=T3GGO_T3DONE,F97,3,1
SFRFLD=T3GSPM,F97,4,1
SFRFLD=T3GTM,F97,5,1
SFRFLD=T3GPOL,F97,6,1
SFRFLD=TMR3GE,F97,7,1
SFRFLD=T3GGO,F97,3,1
SFRFLD=T3DONE,F97,3,1
SFRFLD=RTCVALL,F98,0,8
SFRFLD=RTCVALH,F99,0,8
SFRFLD=WAITE0,F99,0,1
SFRFLD=WAITE1,F99,1,1
SFRFLD=WAITM0,F99,2,1
SFRFLD=WAITM1,F99,3,1
SFRFLD=WAITM2,F99,4,1
SFRFLD=WAITM3,F99,5,1
SFRFLD=WAITB0,F99,6,1
SFRFLD=WAITB1,F99,7,1
SFRFLD=T1GSS0,F9A,0,1
SFRFLD=T1GSS1,F9A,1,1
SFRFLD=T1GVAL,F9A,2,1
SFRFLD=T1GGO_T1DONE,F9A,3,1
SFRFLD=T1GSPM,F9A,4,1
SFRFLD=T1GTM,F9A,5,1
SFRFLD=T1GPOL,F9A,6,1
SFRFLD=TMR1GE,F9A,7,1
SFRFLD=T1GGO,F9A,3,1
SFRFLD=T1DONE,F9A,3,1
SFRFLD=TUN,F9B,0,6
SFRFLD=PLLEN,F9B,6,1
SFRFLD=INTSRC,F9B,7,1
SFRFLD=TUN0,F9B,0,1
SFRFLD=TUN1,F9B,1,1
SFRFLD=TUN2,F9B,2,1
SFRFLD=TUN3,F9B,3,1
SFRFLD=TUN4,F9B,4,1
SFRFLD=TUN5,F9B,5,1
SFRFLD=RX9D,F9C,0,1
SFRFLD=OERR,F9C,1,1
SFRFLD=FERR,F9C,2,1
SFRFLD=ADDEN,F9C,3,1
SFRFLD=CREN,F9C,4,1
SFRFLD=SREN,F9C,5,1
SFRFLD=RX9,F9C,6,1
SFRFLD=SPEN,F9C,7,1
SFRFLD=RX9D2,F9C,0,1
SFRFLD=OERR2,F9C,1,1
SFRFLD=FERR2,F9C,2,1
SFRFLD=ADDEN2,F9C,3,1
SFRFLD=CREN2,F9C,4,1
SFRFLD=SREN2,F9C,5,1
SFRFLD=RX92,F9C,6,1
SFRFLD=SPEN2,F9C,7,1
SFRFLD=RCD82,F9C,0,1
SFRFLD=RC8_92,F9C,6,1
SFRFLD=RC92,F9C,6,1
SFRFLD=TMR1IE,F9D,0,1
SFRFLD=TMR2IE,F9D,1,1
SFRFLD=CCP1IE,F9D,2,1
SFRFLD=SSP1IE,F9D,3,1
SFRFLD=TX1IE,F9D,4,1
SFRFLD=RC1IE,F9D,5,1
SFRFLD=ADIE,F9D,6,1
SFRFLD=SSPIE,F9D,3,1
SFRFLD=TXIE,F9D,4,1
SFRFLD=RCIE,F9D,5,1
SFRFLD=TMR1IF,F9E,0,1
SFRFLD=TMR2IF,F9E,1,1
SFRFLD=CCP1IF,F9E,2,1
SFRFLD=SSP1IF,F9E,3,1
SFRFLD=TX1IF,F9E,4,1
SFRFLD=RC1IF,F9E,5,1
SFRFLD=ADIF,F9E,6,1
SFRFLD=SSPIF,F9E,3,1
SFRFLD=TXIF,F9E,4,1
SFRFLD=RCIF,F9E,5,1
SFRFLD=TMR1IP,F9F,0,1
SFRFLD=TMR2IP,F9F,1,1
SFRFLD=CCP1IP,F9F,2,1
SFRFLD=SSP1IP,F9F,3,1
SFRFLD=TX1IP,F9F,4,1
SFRFLD=RC1IP,F9F,5,1
SFRFLD=ADIP,F9F,6,1
SFRFLD=SSPIP,F9F,3,1
SFRFLD=TXIP,F9F,4,1
SFRFLD=RCIP,F9F,5,1
SFRFLD=CCP2IE,FA0,0,1
SFRFLD=TMR3IE,FA0,1,1
SFRFLD=LVDIE,FA0,2,1
SFRFLD=BCL1IE,FA0,3,1
SFRFLD=CM1IE,FA0,5,1
SFRFLD=CM2IE,FA0,6,1
SFRFLD=OSCFIE,FA0,7,1
SFRFLD=BCLIE,FA0,3,1
SFRFLD=CMIE,FA0,6,1
SFRFLD=CCP2IF,FA1,0,1
SFRFLD=TMR3IF,FA1,1,1
SFRFLD=LVDIF,FA1,2,1
SFRFLD=BCL1IF,FA1,3,1
SFRFLD=CM1IF,FA1,5,1
SFRFLD=CM2IF,FA1,6,1
SFRFLD=OSCFIF,FA1,7,1
SFRFLD=BCLIF,FA1,3,1
SFRFLD=CMIF,FA1,6,1
SFRFLD=CCP2IP,FA2,0,1
SFRFLD=TMR3IP,FA2,1,1
SFRFLD=LVDIP,FA2,2,1
SFRFLD=BCL1IP,FA2,3,1
SFRFLD=CM1IP,FA2,5,1
SFRFLD=CM2IP,FA2,6,1
SFRFLD=OSCFIP,FA2,7,1
SFRFLD=BCLIP,FA2,3,1
SFRFLD=CMIP,FA2,6,1
SFRFLD=RTCCIE,FA3,0,1
SFRFLD=TMR3GIE,FA3,1,1
SFRFLD=CTMUIE,FA3,2,1
SFRFLD=TMR4IE,FA3,3,1
SFRFLD=TX2IE,FA3,4,1
SFRFLD=RC2IE,FA3,5,1
SFRFLD=BCL2IE,FA3,6,1
SFRFLD=SSP2IE,FA3,7,1
SFRFLD=RXB0IE,FA3,0,1
SFRFLD=RXB1IE,FA3,1,1
SFRFLD=TXB0IE,FA3,2,1
SFRFLD=TXB1IE,FA3,3,1
SFRFLD=TXB2IE,FA3,4,1
SFRFLD=RXBNIE,FA3,1,1
SFRFLD=TXBNIE,FA3,4,1
SFRFLD=RTCCIF,FA4,0,1
SFRFLD=TMR3GIF,FA4,1,1
SFRFLD=CTMUIF,FA4,2,1
SFRFLD=TMR4IF,FA4,3,1
SFRFLD=TX2IF,FA4,4,1
SFRFLD=RC2IF,FA4,5,1
SFRFLD=BCL2IF,FA4,6,1
SFRFLD=SSP2IF,FA4,7,1
SFRFLD=RXBNIF,FA4,1,1
SFRFLD=TXBNIF,FA4,4,1
SFRFLD=RTCCIP,FA5,0,1
SFRFLD=TMR3GIP,FA5,1,1
SFRFLD=CTMUIP,FA5,2,1
SFRFLD=TMR4IP,FA5,3,1
SFRFLD=TX2IP,FA5,4,1
SFRFLD=RC2IP,FA5,5,1
SFRFLD=BCL2IP,FA5,6,1
SFRFLD=SSP2IP,FA5,7,1
SFRFLD=RXBNIP,FA5,1,1
SFRFLD=TXBNIP,FA5,4,1
SFRFLD=WR,FA6,1,1
SFRFLD=WREN,FA6,2,1
SFRFLD=WRERR,FA6,3,1
SFRFLD=FREE,FA6,4,1
SFRFLD=WPROG,FA6,5,1
SFRFLD=EECON2,FA7,0,8
SFRFLD=TX9D,FA8,0,1
SFRFLD=TRMT,FA8,1,1
SFRFLD=BRGH,FA8,2,1
SFRFLD=SENDB,FA8,3,1
SFRFLD=SYNC,FA8,4,1
SFRFLD=TXEN,FA8,5,1
SFRFLD=TX9,FA8,6,1
SFRFLD=CSRC,FA8,7,1
SFRFLD=TX9D2,FA8,0,1
SFRFLD=TRMT2,FA8,1,1
SFRFLD=BRGH2,FA8,2,1
SFRFLD=SENDB2,FA8,3,1
SFRFLD=SYNC2,FA8,4,1
SFRFLD=TXEN2,FA8,5,1
SFRFLD=TX92,FA8,6,1
SFRFLD=CSRC2,FA8,7,1
SFRFLD=TXD82,FA8,0,1
SFRFLD=TX8_92,FA8,6,1
SFRFLD=TXREG2,FA9,0,8
SFRFLD=RCREG2,FAA,0,8
SFRFLD=SPBRG2,FAB,0,8
SFRFLD=RX9D,FAC,0,1
SFRFLD=OERR,FAC,1,1
SFRFLD=FERR,FAC,2,1
SFRFLD=ADDEN,FAC,3,1
SFRFLD=CREN,FAC,4,1
SFRFLD=SREN,FAC,5,1
SFRFLD=RX9,FAC,6,1
SFRFLD=SPEN,FAC,7,1
SFRFLD=RCD8,FAC,0,1
SFRFLD=ADEN,FAC,3,1
SFRFLD=RC9,FAC,6,1
SFRFLD=NOT_RC8,FAC,6,1
SFRFLD=nRC8,FAC,6,1
SFRFLD=RC8_9,FAC,6,1
SFRFLD=RX9D1,FAC,0,1
SFRFLD=OERR1,FAC,1,1
SFRFLD=FERR1,FAC,2,1
SFRFLD=ADDEN1,FAC,3,1
SFRFLD=CREN1,FAC,4,1
SFRFLD=SREN1,FAC,5,1
SFRFLD=RX91,FAC,6,1
SFRFLD=SPEN1,FAC,7,1
SFRFLD=SRENA,FAC,5,1
SFRFLD=TX9D,FAD,0,1
SFRFLD=TRMT,FAD,1,1
SFRFLD=BRGH,FAD,2,1
SFRFLD=SENDB,FAD,3,1
SFRFLD=SYNC,FAD,4,1
SFRFLD=TXEN,FAD,5,1
SFRFLD=TX9,FAD,6,1
SFRFLD=CSRC,FAD,7,1
SFRFLD=TXD8,FAD,0,1
SFRFLD=TX8_9,FAD,6,1
SFRFLD=NOT_TX8,FAD,6,1
SFRFLD=nTX8,FAD,6,1
SFRFLD=TX9D1,FAD,0,1
SFRFLD=TRMT1,FAD,1,1
SFRFLD=BRGH1,FAD,2,1
SFRFLD=SENDB1,FAD,3,1
SFRFLD=SYNC1,FAD,4,1
SFRFLD=TXEN1,FAD,5,1
SFRFLD=TX91,FAD,6,1
SFRFLD=CSRC1,FAD,7,1
SFRFLD=TXREG1,FAE,0,8
SFRFLD=RCREG1,FAF,0,8
SFRFLD=SPBRG1,FB0,0,8
SFRFLD=IRNG,FB1,0,2
SFRFLD=ITRIM,FB1,2,6
SFRFLD=IRNG0,FB1,0,1
SFRFLD=IRNG1,FB1,1,1
SFRFLD=ITRIM0,FB1,2,1
SFRFLD=ITRIM1,FB1,3,1
SFRFLD=ITRIM2,FB1,4,1
SFRFLD=ITRIM3,FB1,5,1
SFRFLD=ITRIM4,FB1,6,1
SFRFLD=ITRIM5,FB1,7,1
SFRFLD=EDG1STAT,FB2,0,1
SFRFLD=EDG2STAT,FB2,1,1
SFRFLD=EDG1SEL,FB2,2,2
SFRFLD=EDG1POL,FB2,4,1
SFRFLD=EDG2SEL,FB2,5,2
SFRFLD=EDG2POL,FB2,7,1
SFRFLD=EDG1SEL0,FB2,2,1
SFRFLD=EDG1SEL1,FB2,3,1
SFRFLD=EDG2SEL0,FB2,5,1
SFRFLD=EDG2SEL1,FB2,6,1
SFRFLD=CTTRIG,FB3,0,1
SFRFLD=IDISSEN,FB3,1,1
SFRFLD=EDGSEQEN,FB3,2,1
SFRFLD=EDGEN,FB3,3,1
SFRFLD=TGEN,FB3,4,1
SFRFLD=CTMUSIDL,FB3,5,1
SFRFLD=CTMUEN,FB3,7,1
SFRFLD=CCP2M,FB4,0,4
SFRFLD=DC2B,FB4,4,2
SFRFLD=P2M,FB4,6,2
SFRFLD=CCP2M0,FB4,0,1
SFRFLD=CCP2M1,FB4,1,1
SFRFLD=CCP2M2,FB4,2,1
SFRFLD=CCP2M3,FB4,3,1
SFRFLD=DC2B0,FB4,4,1
SFRFLD=DC2B1,FB4,5,1
SFRFLD=P2M0,FB4,6,1
SFRFLD=P2M1,FB4,7,1
SFRFLD=CCP2Y,FB4,4,1
SFRFLD=CCP2X,FB4,5,1
SFRFLD=CCPR2,FB5,0,16
SFRFLD=CCPR2L,FB5,0,8
SFRFLD=CCPR2H,FB6,0,8
SFRFLD=P2DC,FB7,0,7
SFRFLD=P2RSEN,FB7,7,1
SFRFLD=P2DC0,FB7,0,1
SFRFLD=P2DC1,FB7,1,1
SFRFLD=P2DC2,FB7,2,1
SFRFLD=P2DC3,FB7,3,1
SFRFLD=P2DC4,FB7,4,1
SFRFLD=P2DC5,FB7,5,1
SFRFLD=P2DC6,FB7,6,1
SFRFLD=PSS2BD,FB8,0,2
SFRFLD=PSS2AC,FB8,2,2
SFRFLD=ECCP2AS,FB8,4,3
SFRFLD=ECCP2ASE,FB8,7,1
SFRFLD=PSS2BD0,FB8,0,1
SFRFLD=PSS2BD1,FB8,1,1
SFRFLD=PSS2AC0,FB8,2,1
SFRFLD=PSS2AC1,FB8,3,1
SFRFLD=ECCP2AS0,FB8,4,1
SFRFLD=ECCP2AS1,FB8,5,1
SFRFLD=ECCP2AS2,FB8,6,1
SFRFLD=STRA,FB9,0,1
SFRFLD=STRB,FB9,1,1
SFRFLD=STRC,FB9,2,1
SFRFLD=STRD,FB9,3,1
SFRFLD=STRSYNC,FB9,4,1
SFRFLD=CMPL0,FB9,6,1
SFRFLD=CMPL1,FB9,7,1
SFRFLD=P2DC0,FB9,0,1
SFRFLD=P2DC1,FB9,1,1
SFRFLD=P2DC2,FB9,2,1
SFRFLD=P2DC3,FB9,3,1
SFRFLD=P2DC4,FB9,4,1
SFRFLD=P2DC5,FB9,5,1
SFRFLD=P2DC6,FB9,6,1
SFRFLD=P2DC02,FB9,0,1
SFRFLD=P2DC12,FB9,1,1
SFRFLD=P2DC22,FB9,2,1
SFRFLD=P2DC32,FB9,3,1
SFRFLD=P2DC42,FB9,4,1
SFRFLD=CMPL02,FB9,6,1
SFRFLD=CMPL12,FB9,7,1
SFRFLD=P2DC0CON,FB9,0,1
SFRFLD=P2DC1CON,FB9,1,1
SFRFLD=P2DC2CON,FB9,2,1
SFRFLD=P2DC3CON,FB9,3,1
SFRFLD=P2DC4CON,FB9,4,1
SFRFLD=P2DC62,FB9,6,1
SFRFLD=STRA2,FB9,0,1
SFRFLD=STRB2,FB9,1,1
SFRFLD=STRC2,FB9,2,1
SFRFLD=STRD2,FB9,3,1
SFRFLD=STRSYNC2,FB9,4,1
SFRFLD=P2DC6CON,FB9,6,1
SFRFLD=P2DC52,FB9,5,1
SFRFLD=P2DC5CON,FB9,5,1
SFRFLD=CCP1M,FBA,0,4
SFRFLD=DC1B,FBA,4,2
SFRFLD=P1M,FBA,6,2
SFRFLD=CCP1M0,FBA,0,1
SFRFLD=CCP1M1,FBA,1,1
SFRFLD=CCP1M2,FBA,2,1
SFRFLD=CCP1M3,FBA,3,1
SFRFLD=DC1B0,FBA,4,1
SFRFLD=DC1B1,FBA,5,1
SFRFLD=P1M0,FBA,6,1
SFRFLD=P1M1,FBA,7,1
SFRFLD=CCP1Y,FBA,4,1
SFRFLD=CCP1X,FBA,5,1
SFRFLD=CCPR1,FBB,0,16
SFRFLD=CCPR1L,FBB,0,8
SFRFLD=CCPR1H,FBC,0,8
SFRFLD=P1DC,FBD,0,7
SFRFLD=P1RSEN,FBD,7,1
SFRFLD=P1DC0,FBD,0,1
SFRFLD=P1DC1,FBD,1,1
SFRFLD=P1DC2,FBD,2,1
SFRFLD=P1DC3,FBD,3,1
SFRFLD=P1DC4,FBD,4,1
SFRFLD=P1DC5,FBD,5,1
SFRFLD=P1DC6,FBD,6,1
SFRFLD=PSS1BD,FBE,0,2
SFRFLD=PSS1AC,FBE,2,2
SFRFLD=ECCP1AS,FBE,4,3
SFRFLD=ECCP1ASE,FBE,7,1
SFRFLD=PSS1BD0,FBE,0,1
SFRFLD=PSS1BD1,FBE,1,1
SFRFLD=PSS1AC0,FBE,2,1
SFRFLD=PSS1AC1,FBE,3,1
SFRFLD=ECCP1AS0,FBE,4,1
SFRFLD=ECCP1AS1,FBE,5,1
SFRFLD=ECCP1AS2,FBE,6,1
SFRFLD=STRA,FBF,0,1
SFRFLD=STRB,FBF,1,1
SFRFLD=STRC,FBF,2,1
SFRFLD=STRD,FBF,3,1
SFRFLD=STRSYNC,FBF,4,1
SFRFLD=CMPL0,FBF,6,1
SFRFLD=CMPL1,FBF,7,1
SFRFLD=SWDTEN,FC0,0,1
SFRFLD=ULPSINK,FC0,1,1
SFRFLD=ULPEN,FC0,2,1
SFRFLD=DS,FC0,3,1
SFRFLD=ULPLVL,FC0,5,1
SFRFLD=LVDSTAT,FC0,6,1
SFRFLD=REGSLP,FC0,7,1
SFRFLD=SWDTE,FC0,0,1
SFRFLD=ADCS,FC1,0,3
SFRFLD=ACQT,FC1,3,3
SFRFLD=ADCAL,FC1,6,1
SFRFLD=ADFM,FC1,7,1
SFRFLD=ADCS0,FC1,0,1
SFRFLD=ADCS1,FC1,1,1
SFRFLD=ADCS2,FC1,2,1
SFRFLD=ACQT0,FC1,3,1
SFRFLD=ACQT1,FC1,4,1
SFRFLD=ACQT2,FC1,5,1
SFRFLD=CHSN3,FC1,3,1
SFRFLD=VCFG01,FC1,4,1
SFRFLD=VCFG11,FC1,5,1
SFRFLD=GO_NOT_DONE,FC2,1,1
SFRFLD=ADON,FC2,0,1
SFRFLD=GO_nDONE,FC2,1,1
SFRFLD=CHS,FC2,2,4
SFRFLD=VCFG,FC2,6,2
SFRFLD=GO_DONE,FC2,1,1
SFRFLD=CHS0,FC2,2,1
SFRFLD=CHS1,FC2,3,1
SFRFLD=CHS2,FC2,4,1
SFRFLD=CHS3,FC2,5,1
SFRFLD=VCFG0,FC2,6,1
SFRFLD=VCFG1,FC2,7,1
SFRFLD=DONE,FC2,1,1
SFRFLD=GO,FC2,1,1
SFRFLD=NOT_DONE,FC2,1,1
SFRFLD=nDONE,FC2,1,1
SFRFLD=GODONE,FC2,1,1
SFRFLD=ADCAL,FC2,7,1
SFRFLD=ADRES,FC3,0,16
SFRFLD=ADRESL,FC3,0,8
SFRFLD=ADRESH,FC4,0,8
SFRFLD=SEN,FC5,0,1
SFRFLD=RSEN,FC5,1,1
SFRFLD=PEN,FC5,2,1
SFRFLD=RCEN,FC5,3,1
SFRFLD=ACKEN,FC5,4,1
SFRFLD=ACKDT,FC5,5,1
SFRFLD=ACKSTAT,FC5,6,1
SFRFLD=GCEN,FC5,7,1
SFRFLD=ADMSK1,FC5,1,1
SFRFLD=ADMSK2,FC5,2,1
SFRFLD=ADMSK3,FC5,3,1
SFRFLD=ADMSK4,FC5,4,1
SFRFLD=ADMSK5,FC5,5,1
SFRFLD=SEN1,FC5,0,1
SFRFLD=ADMSK11,FC5,1,1
SFRFLD=ADMSK21,FC5,2,1
SFRFLD=ADMSK31,FC5,3,1
SFRFLD=ACKEN1,FC5,4,1
SFRFLD=ACKDT1,FC5,5,1
SFRFLD=ACKSTAT1,FC5,6,1
SFRFLD=GCEN1,FC5,7,1
SFRFLD=RSEN1,FC5,1,1
SFRFLD=PEN1,FC5,2,1
SFRFLD=RCEN1,FC5,3,1
SFRFLD=ADMSK41,FC5,4,1
SFRFLD=ADMSK51,FC5,5,1
SFRFLD=SSPM,FC6,0,4
SFRFLD=CKP,FC6,4,1
SFRFLD=SSPEN,FC6,5,1
SFRFLD=SSPOV,FC6,6,1
SFRFLD=WCOL,FC6,7,1
SFRFLD=SSPM0,FC6,0,1
SFRFLD=SSPM1,FC6,1,1
SFRFLD=SSPM2,FC6,2,1
SFRFLD=SSPM3,FC6,3,1
SFRFLD=SSPM01,FC6,0,1
SFRFLD=SSPM11,FC6,1,1
SFRFLD=SSPM21,FC6,2,1
SFRFLD=SSPM31,FC6,3,1
SFRFLD=CKP1,FC6,4,1
SFRFLD=SSPEN1,FC6,5,1
SFRFLD=SSPOV1,FC6,6,1
SFRFLD=WCOL1,FC6,7,1
SFRFLD=R_NOT_W,FC7,2,1
SFRFLD=D_NOT_A,FC7,5,1
SFRFLD=BF,FC7,0,1
SFRFLD=UA,FC7,1,1
SFRFLD=R_nW,FC7,2,1
SFRFLD=S,FC7,3,1
SFRFLD=P,FC7,4,1
SFRFLD=D_nA,FC7,5,1
SFRFLD=CKE,FC7,6,1
SFRFLD=SMP,FC7,7,1
SFRFLD=R,FC7,2,1
SFRFLD=D,FC7,5,1
SFRFLD=R_W,FC7,2,1
SFRFLD=D_A,FC7,5,1
SFRFLD=nW,FC7,2,1
SFRFLD=nA,FC7,5,1
SFRFLD=NOT_WRITE,FC7,2,1
SFRFLD=NOT_ADDRESS,FC7,5,1
SFRFLD=nWRITE,FC7,2,1
SFRFLD=nADDRESS,FC7,5,1
SFRFLD=READ_WRITE,FC7,2,1
SFRFLD=DATA_ADDRESS,FC7,5,1
SFRFLD=I2C_READ,FC7,2,1
SFRFLD=I2C_START,FC7,3,1
SFRFLD=I2C_STOP,FC7,4,1
SFRFLD=I2C_DAT,FC7,5,1
SFRFLD=BF1,FC7,0,1
SFRFLD=UA1,FC7,1,1
SFRFLD=RW,FC7,2,1
SFRFLD=START,FC7,3,1
SFRFLD=STOP,FC7,4,1
SFRFLD=DA,FC7,5,1
SFRFLD=CKE1,FC7,6,1
SFRFLD=SMP1,FC7,7,1
SFRFLD=RW1,FC7,2,1
SFRFLD=START1,FC7,3,1
SFRFLD=STOP1,FC7,4,1
SFRFLD=DA1,FC7,5,1
SFRFLD=NOT_W,FC7,2,1
SFRFLD=NOT_A,FC7,5,1
SFRFLD=SSPADD,FC8,0,8
SFRFLD=MSK0,FC8,0,1
SFRFLD=MSK1,FC8,1,1
SFRFLD=MSK2,FC8,2,1
SFRFLD=MSK3,FC8,3,1
SFRFLD=MSK4,FC8,4,1
SFRFLD=MSK5,FC8,5,1
SFRFLD=MSK6,FC8,6,1
SFRFLD=MSK7,FC8,7,1
SFRFLD=MSK01,FC8,0,1
SFRFLD=MSK11,FC8,1,1
SFRFLD=MSK21,FC8,2,1
SFRFLD=MSK31,FC8,3,1
SFRFLD=MSK41,FC8,4,1
SFRFLD=MSK51,FC8,5,1
SFRFLD=MSK61,FC8,6,1
SFRFLD=MSK71,FC8,7,1
SFRFLD=SSPBUF,FC9,0,8
SFRFLD=T2CKPS,FCA,0,2
SFRFLD=TMR2ON,FCA,2,1
SFRFLD=T2OUTPS,FCA,3,4
SFRFLD=T2CKPS0,FCA,0,1
SFRFLD=T2CKPS1,FCA,1,1
SFRFLD=T2OUTPS0,FCA,3,1
SFRFLD=T2OUTPS1,FCA,4,1
SFRFLD=T2OUTPS2,FCA,5,1
SFRFLD=T2OUTPS3,FCA,6,1
SFRFLD=PR2,FCB,0,8
SFRFLD=EBDIS,FCB,7,1
SFRFLD=WAIT0,FCB,4,1
SFRFLD=WAIT1,FCB,5,1
SFRFLD=WM0,FCB,0,1
SFRFLD=WM1,FCB,1,1
SFRFLD=TMR2,FCC,0,8
SFRFLD=TMR1ON,FCD,0,1
SFRFLD=RD16,FCD,1,1
SFRFLD=T1SYNC,FCD,2,1
SFRFLD=T1OSCEN,FCD,3,1
SFRFLD=T1CKPS,FCD,4,2
SFRFLD=TMR1CS,FCD,6,2
SFRFLD=T1CKPS0,FCD,4,1
SFRFLD=T1CKPS1,FCD,5,1
SFRFLD=TMR1CS0,FCD,6,1
SFRFLD=TMR1CS1,FCD,7,1
SFRFLD=SOSCEN,FCD,3,1
SFRFLD=T1RD16,FCD,7,1
SFRFLD=TMR1,FCE,0,16
SFRFLD=TMR1L,FCE,0,8
SFRFLD=TMR1H,FCF,0,8
SFRFLD=NOT_BOR,FD0,0,1
SFRFLD=NOT_POR,FD0,1,1
SFRFLD=NOT_PD,FD0,2,1
SFRFLD=NOT_TO,FD0,3,1
SFRFLD=NOT_RI,FD0,4,1
SFRFLD=NOT_CM,FD0,5,1
SFRFLD=nBOR,FD0,0,1
SFRFLD=nPOR,FD0,1,1
SFRFLD=nPD,FD0,2,1
SFRFLD=nTO,FD0,3,1
SFRFLD=nRI,FD0,4,1
SFRFLD=nCM,FD0,5,1
SFRFLD=IPEN,FD0,7,1
SFRFLD=BOR,FD0,0,1
SFRFLD=POR,FD0,1,1
SFRFLD=PD,FD0,2,1
SFRFLD=TO,FD0,3,1
SFRFLD=RI,FD0,4,1
SFRFLD=CM,FD0,5,1
SFRFLD=CCH,FD1,0,2
SFRFLD=CREF,FD1,2,1
SFRFLD=EVPOL,FD1,3,2
SFRFLD=CPOL,FD1,5,1
SFRFLD=COE,FD1,6,1
SFRFLD=CON,FD1,7,1
SFRFLD=CCH0,FD1,0,1
SFRFLD=CCH1,FD1,1,1
SFRFLD=EVPOL0,FD1,3,1
SFRFLD=EVPOL1,FD1,4,1
SFRFLD=CCH02,FD1,0,1
SFRFLD=CCH12,FD1,1,1
SFRFLD=CREF2,FD1,2,1
SFRFLD=EVPOL02,FD1,3,1
SFRFLD=EVPOL12,FD1,4,1
SFRFLD=CPOL2,FD1,5,1
SFRFLD=COE2,FD1,6,1
SFRFLD=CON2,FD1,7,1
SFRFLD=CCH,FD2,0,2
SFRFLD=CREF,FD2,2,1
SFRFLD=EVPOL,FD2,3,2
SFRFLD=CPOL,FD2,5,1
SFRFLD=COE,FD2,6,1
SFRFLD=CON,FD2,7,1
SFRFLD=CCH0,FD2,0,1
SFRFLD=CCH1,FD2,1,1
SFRFLD=EVPOL0,FD2,3,1
SFRFLD=EVPOL1,FD2,4,1
SFRFLD=C1CH0,FD2,0,1
SFRFLD=C1CH1,FD2,1,1
SFRFLD=CREF1,FD2,2,1
SFRFLD=EVPOL01,FD2,3,1
SFRFLD=EVPOL11,FD2,4,1
SFRFLD=CPOL1,FD2,5,1
SFRFLD=COE1,FD2,6,1
SFRFLD=CON1,FD2,7,1
SFRFLD=CCH01,FD2,0,1
SFRFLD=CCH11,FD2,1,1
SFRFLD=SCS,FD3,0,2
SFRFLD=OSTS,FD3,3,1
SFRFLD=IRCF,FD3,4,3
SFRFLD=IDLEN,FD3,7,1
SFRFLD=SCS0,FD3,0,1
SFRFLD=SCS1,FD3,1,1
SFRFLD=IRCF0,FD3,4,1
SFRFLD=IRCF1,FD3,5,1
SFRFLD=IRCF2,FD3,6,1
SFRFLD=T0PS,FD5,0,3
SFRFLD=PSA,FD5,3,1
SFRFLD=T0SE,FD5,4,1
SFRFLD=T0CS,FD5,5,1
SFRFLD=T08BIT,FD5,6,1
SFRFLD=TMR0ON,FD5,7,1
SFRFLD=T0PS0,FD5,0,1
SFRFLD=T0PS1,FD5,1,1
SFRFLD=T0PS2,FD5,2,1
SFRFLD=TMR0,FD6,0,16
SFRFLD=TMR0L,FD6,0,8
SFRFLD=TMR0H,FD7,0,8
SFRFLD=C,FD8,0,1
SFRFLD=DC,FD8,1,1
SFRFLD=Z,FD8,2,1
SFRFLD=OV,FD8,3,1
SFRFLD=N,FD8,4,1
SFRFLD=CARRY,FD8,0,1
SFRFLD=ZERO,FD8,2,1
SFRFLD=OVERFLOW,FD8,3,1
SFRFLD=NEGATIVE,FD8,4,1
SFRFLD=FSR2,FD9,0,12
SFRFLD=FSR2L,FD9,0,8
SFRFLD=PLUSW2,FDB,0,8
SFRFLD=PREINC2,FDC,0,8
SFRFLD=POSTDEC2,FDD,0,8
SFRFLD=POSTINC2,FDE,0,8
SFRFLD=INDF2,FDF,0,8
SFRFLD=FSR1,FE1,0,12
SFRFLD=FSR1L,FE1,0,8
SFRFLD=PLUSW1,FE3,0,8
SFRFLD=PREINC1,FE4,0,8
SFRFLD=POSTDEC1,FE5,0,8
SFRFLD=POSTINC1,FE6,0,8
SFRFLD=INDF1,FE7,0,8
SFRFLD=WREG,FE8,0,8
SFRFLD=FSR0,FE9,0,12
SFRFLD=FSR0L,FE9,0,8
SFRFLD=PLUSW0,FEB,0,8
SFRFLD=PREINC0,FEC,0,8
SFRFLD=POSTDEC0,FED,0,8
SFRFLD=POSTINC0,FEE,0,8
SFRFLD=INDF0,FEF,0,8
SFRFLD=INT1IF,FF0,0,1
SFRFLD=INT2IF,FF0,1,1
SFRFLD=INT3IF,FF0,2,1
SFRFLD=INT1IE,FF0,3,1
SFRFLD=INT2IE,FF0,4,1
SFRFLD=INT3IE,FF0,5,1
SFRFLD=INT1IP,FF0,6,1
SFRFLD=INT2IP,FF0,7,1
SFRFLD=INT1F,FF0,0,1
SFRFLD=INT2F,FF0,1,1
SFRFLD=INT3F,FF0,2,1
SFRFLD=INT1E,FF0,3,1
SFRFLD=INT2E,FF0,4,1
SFRFLD=INT3E,FF0,5,1
SFRFLD=INT1P,FF0,6,1
SFRFLD=INT2P,FF0,7,1
SFRFLD=NOT_RBPU,FF1,7,1
SFRFLD=RBIP,FF1,0,1
SFRFLD=INT3IP,FF1,1,1
SFRFLD=TMR0IP,FF1,2,1
SFRFLD=INTEDG3,FF1,3,1
SFRFLD=INTEDG2,FF1,4,1
SFRFLD=INTEDG1,FF1,5,1
SFRFLD=INTEDG0,FF1,6,1
SFRFLD=nRBPU,FF1,7,1
SFRFLD=INT3P,FF1,1,1
SFRFLD=T0IP,FF1,2,1
SFRFLD=RBPU,FF1,7,1
SFRFLD=RBIF,FF2,0,1
SFRFLD=INT0IF,FF2,1,1
SFRFLD=TMR0IF,FF2,2,1
SFRFLD=RBIE,FF2,3,1
SFRFLD=INT0IE,FF2,4,1
SFRFLD=TMR0IE,FF2,5,1
SFRFLD=PEIE_GIEL,FF2,6,1
SFRFLD=GIE_GIEH,FF2,7,1
SFRFLD=INT0F,FF2,1,1
SFRFLD=T0IF,FF2,2,1
SFRFLD=INT0E,FF2,4,1
SFRFLD=T0IE,FF2,5,1
SFRFLD=PEIE,FF2,6,1
SFRFLD=GIE,FF2,7,1
SFRFLD=GIEL,FF2,6,1
SFRFLD=GIEH,FF2,7,1
SFRFLD=PROD,FF3,0,16
SFRFLD=PRODL,FF3,0,8
SFRFLD=PRODH,FF4,0,8
SFRFLD=TABLAT,FF5,0,8
SFRFLD=TBLPTR,FF6,0,21
SFRFLD=ACSS,FF6,21,1
SFRFLD=TBLPTRL,FF6,0,8
SFRFLD=TBLPTRH,FF7,0,8
SFRFLD=TBLPTRU,FF8,0,5
SFRFLD=ACSS,FF8,5,1
SFRFLD=PCLAT,FF9,0,21
SFRFLD=PCL,FF9,0,8
SFRFLD=PCH,FFA,0,8
SFRFLD=STKPTR,FFC,0,5
SFRFLD=STKUNF,FFC,6,1
SFRFLD=STKFUL,FFC,7,1
SFRFLD=SP0,FFC,0,1
SFRFLD=SP1,FFC,1,1
SFRFLD=SP2,FFC,2,1
SFRFLD=SP3,FFC,3,1
SFRFLD=SP4,FFC,4,1
SFRFLD=STKOVF,FFC,7,1
SFRFLD=TOS,FFD,0,21
SFRFLD=TOSL,FFD,0,8
SFRFLD=TOSH,FFE,0,8
STACKDEPTH=1F
VOLSFRS=FA6-FA7
