{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603259489117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603259489127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 02:51:28 2020 " "Processing started: Wed Oct 21 02:51:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603259489127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259489127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259489127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603259489997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603259489997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "Components/ULA.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505195 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Components/ULA.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "Components/somadorGenerico.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505211 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "Components/somadorGenerico.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "Components/registradorGenerico.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505211 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "Components/registradorGenerico.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505211 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "Components/memoriaROM.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505227 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "Components/memoriaROM.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "Components/memoriaRAM.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505227 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "Components/memoriaRAM.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "Components/flipFlop.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/flipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505242 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "Components/flipFlop.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "Components/divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505242 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "Components/divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "Components/divisorGenerico.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505258 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "Components/divisorGenerico.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "Components/conversorHex7Seg.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505258 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "Components/conversorHex7Seg.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "Components/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505274 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "Components/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/unidcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/unidcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidControl-comportamento " "Found design unit 1: unidControl-comportamento" {  } { { "Components/unidControl.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/unidControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505274 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidControl " "Found entity 1: unidControl" {  } { { "Components/unidControl.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/unidControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-comportamento " "Found design unit 1: processador-comportamento" {  } { { "processador.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505274 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "Components/somaConstante.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/somaConstante.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505289 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "Components/somaConstante.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-comportamento " "Found design unit 1: relogio-comportamento" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505289 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "Components/decoder.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505289 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Components/decoder.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switches-interface " "Found design unit 1: switches-interface" {  } { { "Components/switches.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/switches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505305 ""} { "Info" "ISGN_ENTITY_NAME" "1 switches " "Found entity 1: switches" {  } { { "Components/switches.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/switches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-interface " "Found design unit 1: buttons-interface" {  } { { "Components/buttons.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/buttons.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505305 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "Components/buttons.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavioral " "Found design unit 1: scale_clock-Behavioral" {  } { { "Components/scale_clock.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/scale_clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505320 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "Components/scale_clock.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/scale_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registradorgenericowr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registradorgenericowr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoWR-comportamento " "Found design unit 1: registradorGenericoWR-comportamento" {  } { { "Components/registradorGenericoWR.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/registradorGenericoWR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505320 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoWR " "Found entity 1: registradorGenericoWR" {  } { { "Components/registradorGenericoWR.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/registradorGenericoWR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-rtl " "Found design unit 1: edgeDetector-rtl" {  } { { "Components/edgeDetector.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505320 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "Components/edgeDetector.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603259505320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259505320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603259505461 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR relogio.vhd(19) " "VHDL Signal Declaration warning at relogio.vhd(19): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603259505461 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addressProcRAM relogio.vhd(25) " "Verilog HDL or VHDL warning at relogio.vhd(25): object \"addressProcRAM\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603259505461 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableRAM relogio.vhd(28) " "Verilog HDL or VHDL warning at relogio.vhd(28): object \"enableRAM\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603259505461 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkSignal relogio.vhd(42) " "Verilog HDL or VHDL warning at relogio.vhd(42): object \"clkSignal\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603259505461 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock scale_clock:CLOCK " "Elaborating entity \"scale_clock\" for hierarchy \"scale_clock:CLOCK\"" {  } { { "relogio.vhd" "CLOCK" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:Processador " "Elaborating entity \"processador\" for hierarchy \"processador:Processador\"" {  } { { "relogio.vhd" "Processador" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505508 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address processador.vhd(20) " "VHDL Signal Declaration warning at processador.vhd(20): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603259505508 "|relogio|processador:Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:Processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:Processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:Processador\|muxGenerico2x1:MuxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:Processador\|muxGenerico2x1:MuxPC\"" {  } { { "processador.vhd" "MuxPC" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:Processador\|somaConstante:somaUm " "Elaborating entity \"somaConstante\" for hierarchy \"processador:Processador\|somaConstante:somaUm\"" {  } { { "processador.vhd" "somaUm" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:Processador\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:Processador\|memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidControl processador:Processador\|unidControl:UNIDCONTROLE " "Elaborating entity \"unidControl\" for hierarchy \"processador:Processador\|unidControl:UNIDCONTROLE\"" {  } { { "processador.vhd" "UNIDCONTROLE" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:Processador\|bancoRegistradoresArqRegMem:BancoRegistradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:Processador\|bancoRegistradoresArqRegMem:BancoRegistradores\"" {  } { { "processador.vhd" "BancoRegistradores" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:Processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:Processador\|ULA:ULA\"" {  } { { "processador.vhd" "ULA" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop processador:Processador\|flipFlop:flagZeroFlipFlop " "Elaborating entity \"flipFlop\" for hierarchy \"processador:Processador\|flipFlop:flagZeroFlipFlop\"" {  } { { "processador.vhd" "flagZeroFlipFlop" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/processador.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:Decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:Decoder\"" {  } { { "relogio.vhd" "Decoder" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoWR registradorGenericoWR:REG_SECOND_UNIT " "Elaborating entity \"registradorGenericoWR\" for hierarchy \"registradorGenericoWR:REG_SECOND_UNIT\"" {  } { { "relogio.vhd" "REG_SECOND_UNIT" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:BaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:BaseTempo\"" {  } { { "relogio.vhd" "BaseTempo" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempo\"" {  } { { "Components/divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico_e_Interface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempoRapido " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:BaseTempo\|divisorGenerico:baseTempoRapido\"" {  } { { "Components/divisorGenerico_e_Interface.vhd" "baseTempoRapido" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico_e_Interface.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches switches:SWITCHES " "Elaborating entity \"switches\" for hierarchy \"switches:SWITCHES\"" {  } { { "relogio.vhd" "SWITCHES" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:BUTTONS " "Elaborating entity \"buttons\" for hierarchy \"buttons:BUTTONS\"" {  } { { "relogio.vhd" "BUTTONS" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISPLAY0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISPLAY0\"" {  } { { "relogio.vhd" "DISPLAY0" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259505633 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:BaseTempo\|saidaclk_reg1seg " "Found clock multiplexer divisorGenerico_e_Interface:BaseTempo\|saidaclk_reg1seg" {  } { { "Components/divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/divisorGenerico_e_Interface.vhd" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603259505945 "|relogio|divisorGenerico_e_Interface:BaseTempo|saidaclk_reg1seg"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1603259505945 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:Processador\|bancoRegistradoresArqRegMem:BancoRegistradores\|registrador " "RAM logic \"processador:Processador\|bancoRegistradoresArqRegMem:BancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "Components/bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603259506086 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603259506086 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[7\]\" " "Converted tri-state node \"dataInProc\[7\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[6\]\" " "Converted tri-state node \"dataInProc\[6\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[5\]\" " "Converted tri-state node \"dataInProc\[5\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[4\]\" " "Converted tri-state node \"dataInProc\[4\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[3\]\" " "Converted tri-state node \"dataInProc\[3\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[2\]\" " "Converted tri-state node \"dataInProc\[2\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[1\]\" " "Converted tri-state node \"dataInProc\[1\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dataInProc\[0\]\" " "Converted tri-state node \"dataInProc\[0\]\" into a selector" {  } { { "Components/muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/Components/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603259506101 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603259506101 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603259506674 "|relogio|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603259506674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603259506783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603259507658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603259507658 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/rodri/OneDrive/햞ea de Trabalho/final/relogio/Projeto/relogio.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603259507783 "|relogio|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603259507783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603259507783 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603259507783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603259507783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603259507783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603259507830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 02:51:47 2020 " "Processing ended: Wed Oct 21 02:51:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603259507830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603259507830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603259507830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603259507830 ""}
