<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › avr32 › mach-at32ap › sdramc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sdramc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Register definitions for the AT32AP SDRAM Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Atmel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 as published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cm">/* Register offsets */</span>
<span class="cp">#define SDRAMC_MR			0x0000</span>
<span class="cp">#define SDRAMC_TR			0x0004</span>
<span class="cp">#define SDRAMC_CR			0x0008</span>
<span class="cp">#define SDRAMC_HSR			0x000c</span>
<span class="cp">#define SDRAMC_LPR			0x0010</span>
<span class="cp">#define SDRAMC_IER			0x0014</span>
<span class="cp">#define SDRAMC_IDR			0x0018</span>
<span class="cp">#define SDRAMC_IMR			0x001c</span>
<span class="cp">#define SDRAMC_ISR			0x0020</span>
<span class="cp">#define SDRAMC_MDR			0x0024</span>

<span class="cm">/* MR - Mode Register */</span>
<span class="cp">#define SDRAMC_MR_MODE_NORMAL		(  0 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MR_MODE_NOP		(  1 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MR_MODE_BANKS_PRECHARGE	(  2 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MR_MODE_LOAD_MODE	(  3 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MR_MODE_AUTO_REFRESH	(  4 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MR_MODE_EXT_LOAD_MODE	(  5 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MR_MODE_POWER_DOWN	(  6 &lt;&lt;  0)</span>

<span class="cm">/* CR - Configuration Register */</span>
<span class="cp">#define SDRAMC_CR_NC_8_BITS		(  0 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_CR_NC_9_BITS		(  1 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_CR_NC_10_BITS		(  2 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_CR_NC_11_BITS		(  3 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_CR_NR_11_BITS		(  0 &lt;&lt;  2)</span>
<span class="cp">#define SDRAMC_CR_NR_12_BITS		(  1 &lt;&lt;  2)</span>
<span class="cp">#define SDRAMC_CR_NR_13_BITS		(  2 &lt;&lt;  2)</span>
<span class="cp">#define SDRAMC_CR_NB_2_BANKS		(  0 &lt;&lt;  4)</span>
<span class="cp">#define SDRAMC_CR_NB_4_BANKS		(  1 &lt;&lt;  4)</span>
<span class="cp">#define SDRAMC_CR_CAS(x)		((x) &lt;&lt;  5)</span>
<span class="cp">#define SDRAMC_CR_DBW_32_BITS		(  0 &lt;&lt;  7)</span>
<span class="cp">#define SDRAMC_CR_DBW_16_BITS		(  1 &lt;&lt;  7)</span>
<span class="cp">#define SDRAMC_CR_TWR(x)		((x) &lt;&lt;  8)</span>
<span class="cp">#define SDRAMC_CR_TRC(x)		((x) &lt;&lt; 12)</span>
<span class="cp">#define SDRAMC_CR_TRP(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define SDRAMC_CR_TRCD(x)		((x) &lt;&lt; 20)</span>
<span class="cp">#define SDRAMC_CR_TRAS(x)		((x) &lt;&lt; 24)</span>
<span class="cp">#define SDRAMC_CR_TXSR(x)		((x) &lt;&lt; 28)</span>

<span class="cm">/* HSR - High Speed Register */</span>
<span class="cp">#define SDRAMC_HSR_DA			(  1 &lt;&lt;  0)</span>

<span class="cm">/* LPR - Low Power Register */</span>
<span class="cp">#define SDRAMC_LPR_LPCB_INHIBIT		(  0 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_LPR_LPCB_SELF_RFR	(  1 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_LPR_LPCB_PDOWN		(  2 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_LPR_LPCB_DEEP_PDOWN	(  3 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_LPR_PASR(x)		((x) &lt;&lt;  4)</span>
<span class="cp">#define SDRAMC_LPR_TCSR(x)		((x) &lt;&lt;  8)</span>
<span class="cp">#define SDRAMC_LPR_DS(x)		((x) &lt;&lt; 10)</span>
<span class="cp">#define SDRAMC_LPR_TIMEOUT(x)		((x) &lt;&lt; 12)</span>

<span class="cm">/* IER/IDR/IMR/ISR - Interrupt Enable/Disable/Mask/Status Register */</span>
<span class="cp">#define SDRAMC_ISR_RES			(  1 &lt;&lt;  0)</span>

<span class="cm">/* MDR - Memory Device Register */</span>
<span class="cp">#define SDRAMC_MDR_MD_SDRAM		(  0 &lt;&lt;  0)</span>
<span class="cp">#define SDRAMC_MDR_MD_LOW_PWR_SDRAM	(  1 &lt;&lt;  0)</span>

<span class="cm">/* Register access macros */</span>
<span class="cp">#define sdramc_readl(reg) \</span>
<span class="cp">	__raw_readl((void __iomem __force *)SDRAMC_BASE + SDRAMC_##reg)</span>
<span class="cp">#define sdramc_writel(reg, value) \</span>
<span class="cp">	__raw_writel(value, (void __iomem __force *)SDRAMC_BASE + SDRAMC_##reg)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
