{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651145511876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651145511877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 19:31:51 2022 " "Processing started: Thu Apr 28 19:31:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651145511877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651145511877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom -c rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651145511877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651145512076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651145512076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651145518492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651145518492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rom " "Elaborating entity \"rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651145518507 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom.v(5) " "Net \"memory.data_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651145518523 "|rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom.v(5) " "Net \"memory.waddr_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651145518523 "|rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom.v(5) " "Net \"memory.we_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651145518523 "|rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "rom.v" "memory" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651145518695 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651145518695 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/17.1/MCU/rom/db/rom.ram0_rom_1d582.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/17.1/MCU/rom/db/rom.ram0_rom_1d582.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1651145518710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[0\] GND " "Pin \"ins_o\[0\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[1\] GND " "Pin \"ins_o\[1\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[2\] GND " "Pin \"ins_o\[2\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[7\] GND " "Pin \"ins_o\[7\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[8\] GND " "Pin \"ins_o\[8\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[11\] GND " "Pin \"ins_o\[11\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[13\] GND " "Pin \"ins_o\[13\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[15\] GND " "Pin \"ins_o\[15\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[16\] GND " "Pin \"ins_o\[16\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[17\] GND " "Pin \"ins_o\[17\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[19\] GND " "Pin \"ins_o\[19\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[22\] GND " "Pin \"ins_o\[22\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[23\] GND " "Pin \"ins_o\[23\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[24\] GND " "Pin \"ins_o\[24\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[26\] GND " "Pin \"ins_o\[26\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[27\] GND " "Pin \"ins_o\[27\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[29\] GND " "Pin \"ins_o\[29\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[30\] GND " "Pin \"ins_o\[30\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[31\] GND " "Pin \"ins_o\[31\]\" is stuck at GND" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651145518788 "|rom|ins_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651145518788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651145518835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651145519007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651145519007 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[0\] " "No output dependent on input pin \"ins_i\[0\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[1\] " "No output dependent on input pin \"ins_i\[1\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[12\] " "No output dependent on input pin \"ins_i\[12\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[13\] " "No output dependent on input pin \"ins_i\[13\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[14\] " "No output dependent on input pin \"ins_i\[14\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[15\] " "No output dependent on input pin \"ins_i\[15\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[16\] " "No output dependent on input pin \"ins_i\[16\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[17\] " "No output dependent on input pin \"ins_i\[17\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[18\] " "No output dependent on input pin \"ins_i\[18\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[19\] " "No output dependent on input pin \"ins_i\[19\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[20\] " "No output dependent on input pin \"ins_i\[20\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[21\] " "No output dependent on input pin \"ins_i\[21\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[22\] " "No output dependent on input pin \"ins_i\[22\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[23\] " "No output dependent on input pin \"ins_i\[23\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[24\] " "No output dependent on input pin \"ins_i\[24\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[25\] " "No output dependent on input pin \"ins_i\[25\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[26\] " "No output dependent on input pin \"ins_i\[26\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[27\] " "No output dependent on input pin \"ins_i\[27\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[28\] " "No output dependent on input pin \"ins_i\[28\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[29\] " "No output dependent on input pin \"ins_i\[29\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[30\] " "No output dependent on input pin \"ins_i\[30\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_i\[31\] " "No output dependent on input pin \"ins_i\[31\]\"" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rom/rom.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651145519023 "|rom|ins_i[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651145519023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651145519023 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651145519023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651145519023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651145519023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651145519038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 19:31:59 2022 " "Processing ended: Thu Apr 28 19:31:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651145519038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651145519038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651145519038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651145519038 ""}
