--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5514 paths analyzed, 381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.950ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_8 (SLICE_X62Y112.CE), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.490 - 1.632)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.DQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C5      net (fanout=2)        0.956   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.A2     net (fanout=3)        2.053   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X59Y110.D5     net (fanout=11)       0.858   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X59Y110.D      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CE     net (fanout=3)        0.847   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CLK    Tceck                 0.169   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.059ns logic, 4.714ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip3/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.490 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip3/Q to Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.DMUX    Tshcko                0.652   Inst_Image_Generator/DB1/Flip3/Q
                                                       Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X43Y93.C3      net (fanout=1)        0.644   Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.A2     net (fanout=3)        2.053   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X59Y110.D5     net (fanout=11)       0.858   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X59Y110.D      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CE     net (fanout=3)        0.847   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CLK    Tceck                 0.169   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.193ns logic, 4.402ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/verticalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.166 - 0.193)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/verticalCounter/count_3 to Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y110.DQ     Tcko                  0.518   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/count_3
    SLICE_X63Y112.A1     net (fanout=10)       0.897   Inst_Image_Generator/verticalCounter/count<3>
    SLICE_X63Y112.A      Tilo                  0.124   Inst_Image_Generator/UpAdder/genADDERS[5].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A3     net (fanout=3)        0.653   Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X59Y110.D5     net (fanout=11)       0.858   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X59Y110.D      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CE     net (fanout=3)        0.847   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CLK    Tceck                 0.169   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.059ns logic, 3.255ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_9 (SLICE_X62Y112.CE), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.490 - 1.632)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.DQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C5      net (fanout=2)        0.956   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.A2     net (fanout=3)        2.053   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X59Y110.D5     net (fanout=11)       0.858   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X59Y110.D      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CE     net (fanout=3)        0.847   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CLK    Tceck                 0.169   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.059ns logic, 4.714ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip3/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.490 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip3/Q to Inst_Image_Generator/verticalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.DMUX    Tshcko                0.652   Inst_Image_Generator/DB1/Flip3/Q
                                                       Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X43Y93.C3      net (fanout=1)        0.644   Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.A2     net (fanout=3)        2.053   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X59Y110.D5     net (fanout=11)       0.858   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X59Y110.D      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CE     net (fanout=3)        0.847   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CLK    Tceck                 0.169   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.193ns logic, 4.402ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/verticalCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.166 - 0.193)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/verticalCounter/count_3 to Inst_Image_Generator/verticalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y110.DQ     Tcko                  0.518   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/count_3
    SLICE_X63Y112.A1     net (fanout=10)       0.897   Inst_Image_Generator/verticalCounter/count<3>
    SLICE_X63Y112.A      Tilo                  0.124   Inst_Image_Generator/UpAdder/genADDERS[5].FA0/Mxor_Sum_xo<0>1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A3     net (fanout=3)        0.653   Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X59Y110.D5     net (fanout=11)       0.858   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X59Y110.D      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CE     net (fanout=3)        0.847   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y112.CLK    Tceck                 0.169   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.059ns logic, 3.255ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_0 (SLICE_X63Y110.A3), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (1.492 - 1.632)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.DQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C5      net (fanout=2)        0.956   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.A2     net (fanout=3)        2.053   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X62Y110.A4     net (fanout=11)       0.683   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X62Y110.AMUX   Topaa                 0.547   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X63Y110.A3     net (fanout=1)        0.647   Inst_Image_Generator/Result<0>
    SLICE_X63Y110.CLK    Tas                   0.095   Inst_Image_Generator/verticalCounter/count<0>
                                                       Inst_Image_Generator/verticalCounter/count_0_dpot
                                                       Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.408ns logic, 4.339ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip3/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (1.492 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip3/Q to Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y93.DMUX    Tshcko                0.652   Inst_Image_Generator/DB1/Flip3/Q
                                                       Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X43Y93.C3      net (fanout=1)        0.644   Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.A2     net (fanout=3)        2.053   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X62Y110.A4     net (fanout=11)       0.683   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X62Y110.AMUX   Topaa                 0.547   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X63Y110.A3     net (fanout=1)        0.647   Inst_Image_Generator/Result<0>
    SLICE_X63Y110.CLK    Tas                   0.095   Inst_Image_Generator/verticalCounter/count<0>
                                                       Inst_Image_Generator/verticalCounter/count_0_dpot
                                                       Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.542ns logic, 4.027ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (1.492 - 1.632)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.DQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C5      net (fanout=2)        0.956   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X43Y93.C       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X63Y111.D6     net (fanout=3)        1.551   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X63Y111.D      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv2
    SLICE_X62Y110.AX     net (fanout=1)        0.473   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
    SLICE_X62Y110.AMUX   Taxa                  0.681   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X63Y110.A3     net (fanout=1)        0.647   Inst_Image_Generator/Result<0>
    SLICE_X63Y110.CLK    Tas                   0.095   Inst_Image_Generator/verticalCounter/count<0>
                                                       Inst_Image_Generator/verticalCounter/count_0_dpot
                                                       Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.169ns (1.542ns logic, 3.627ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Hsync/Q (SLICE_X66Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_8 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.312 - 0.273)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_8 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y110.AQ     Tcko                  0.141   Inst_VGA_Control/Hcount/count<9>
                                                       Inst_VGA_Control/Hcount/count_8
    SLICE_X66Y111.A5     net (fanout=9)        0.208   Inst_VGA_Control/Hcount/count<8>
    SLICE_X66Y111.CLK    Tah         (-Th)     0.075   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH1
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.066ns logic, 0.208ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Vsync/Q (SLICE_X65Y113.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_1 (FF)
  Destination:          Inst_VGA_Control/hold_Vsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.081 - 0.067)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_1 to Inst_VGA_Control/hold_Vsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y113.BQ     Tcko                  0.164   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_1
    SLICE_X65Y113.A6     net (fanout=7)        0.152   Inst_VGA_Control/Vcount/count<1>
    SLICE_X65Y113.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/hold_Vsync/Q
                                                       Inst_VGA_Control/DholdV
                                                       Inst_VGA_Control/hold_Vsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.118ns logic, 0.152ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_7 (SLICE_X64Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/horizontalCounter/count_6 (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/horizontalCounter/count_6 to Inst_Image_Generator/horizontalCounter/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y105.CQ     Tcko                  0.141   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/count_6
    SLICE_X64Y105.CX     net (fanout=11)       0.094   Inst_Image_Generator/horizontalCounter/count<6>
    SLICE_X64Y105.CLK    Tckdi       (-Th)    -0.022   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.163ns logic, 0.094ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB1/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X30Y83.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB1/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X30Y83.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.950|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5514 paths, 0 nets, and 403 connections

Design statistics:
   Minimum period:   5.950ns{1}   (Maximum frequency: 168.067MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 26 18:20:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 666 MB



