Analysis & Synthesis report for ProjetoULA
Thu May 23 20:13:39 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: mux4inputs:inst4|LPM_MUX:LPM_MUX_component
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 23 20:13:38 2019      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; ProjetoULA                                 ;
; Top-level Entity Name           ; ULA                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 12                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; ULA                ; ProjetoULA         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+---------+
; Somador4Bits.bdf                 ; yes             ; User Block Diagram/Schematic File        ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/Somador4Bits.bdf       ;         ;
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File        ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/ULA.bdf                ;         ;
; Subtrator4Bits.bdf               ; yes             ; User Block Diagram/Schematic File        ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/Subtrator4Bits.bdf     ;         ;
; mux4inputs.vhd                   ; yes             ; User Wizard-Generated File               ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/mux4inputs.vhd         ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf    ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc   ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc   ;         ;
; db/mux_a0e.tdf                   ; yes             ; Auto-Generated Megafunction              ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/db/mux_a0e.tdf         ;         ;
; meiosubtrator.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/meiosubtrator.bdf      ;         ;
; subtratorcompleto.bdf            ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/subtratorcompleto.bdf  ;         ;
; meiosomador.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/meiosomador.bdf        ;         ;
; somadorcompleto.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/somadorcompleto.bdf    ;         ;
; divide2.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/divide2.bdf            ;         ;
; multiplica2.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/USP/ELD/Projetos/Quartus/ProjetoULA/multiplica2.bdf        ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 3          ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 5          ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 1          ;
;     -- 5 input functions                    ; 1          ;
;     -- 4 input functions                    ; 2          ;
;     -- <=3 input functions                  ; 1          ;
;                                             ;            ;
; Dedicated logic registers                   ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 12         ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; A[0]~input ;
; Maximum fan-out                             ; 4          ;
; Total fan-out                               ; 37         ;
; Average fan-out                             ; 1.28       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                          ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Library Name ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------+--------------+
; |ULA                            ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 12   ; 0            ; |ULA                                              ; work         ;
;    |Subtrator4Bits:inst1|       ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ULA|Subtrator4Bits:inst1                         ; work         ;
;       |MeioSubtrator:inst|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ULA|Subtrator4Bits:inst1|MeioSubtrator:inst      ; work         ;
;       |SubtratorCompleto:inst5| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ULA|Subtrator4Bits:inst1|SubtratorCompleto:inst5 ; work         ;
;       |SubtratorCompleto:inst6| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ULA|Subtrator4Bits:inst1|SubtratorCompleto:inst6 ; work         ;
;       |SubtratorCompleto:inst7| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ULA|Subtrator4Bits:inst1|SubtratorCompleto:inst7 ; work         ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; LPM_MUX      ; 14.1    ; N/A          ; N/A          ; |ULA|mux4inputs:inst4 ; mux4inputs.vhd  ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4inputs:inst4|LPM_MUX:LPM_MUX_component ;
+------------------------+-----------+----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                               ;
+------------------------+-----------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 4         ; Signed Integer                                     ;
; LPM_SIZE               ; 4         ; Signed Integer                                     ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0         ; Signed Integer                                     ;
; CBXI_PARAMETER         ; mux_a0e   ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                            ;
+------------------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 5                           ;
;     normal            ; 5                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 1                           ;
; boundary_port         ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu May 23 20:13:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoULA -c ProjetoULA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file projetoula.bdf
    Info (12023): Found entity 1: ProjetoULA
Info (12021): Found 1 design units, including 1 entities, in source file somador4bits.bdf
    Info (12023): Found entity 1: Somador4Bits
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file subtrator4bits.bdf
    Info (12023): Found entity 1: Subtrator4Bits
Info (12021): Found 2 design units, including 1 entities, in source file mux4inputs.vhd
    Info (12022): Found design unit 1: mux4inputs-SYN
    Info (12023): Found entity 1: mux4inputs
Info (12127): Elaborating entity "ULA" for the top level hierarchy
Info (12128): Elaborating entity "mux4inputs" for hierarchy "mux4inputs:inst4"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "mux4inputs:inst4|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "mux4inputs:inst4|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "mux4inputs:inst4|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a0e.tdf
    Info (12023): Found entity 1: mux_a0e
Info (12128): Elaborating entity "mux_a0e" for hierarchy "mux4inputs:inst4|LPM_MUX:LPM_MUX_component|mux_a0e:auto_generated"
Info (12128): Elaborating entity "Subtrator4Bits" for hierarchy "Subtrator4Bits:inst1"
Warning (12125): Using design file meiosubtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MeioSubtrator
Info (12128): Elaborating entity "MeioSubtrator" for hierarchy "Subtrator4Bits:inst1|MeioSubtrator:inst"
Warning (12125): Using design file subtratorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SubtratorCompleto
Info (12128): Elaborating entity "SubtratorCompleto" for hierarchy "Subtrator4Bits:inst1|SubtratorCompleto:inst5"
Info (12128): Elaborating entity "Somador4Bits" for hierarchy "Somador4Bits:inst"
Warning (12125): Using design file meiosomador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MeioSomador
Info (12128): Elaborating entity "MeioSomador" for hierarchy "Somador4Bits:inst|MeioSomador:inst"
Warning (12125): Using design file somadorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SomadorCompleto
Info (12128): Elaborating entity "SomadorCompleto" for hierarchy "Somador4Bits:inst|SomadorCompleto:inst3"
Warning (12125): Using design file divide2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Divide2
Info (12128): Elaborating entity "Divide2" for hierarchy "Divide2:inst7"
Warning (275009): Pin "D" not connected
Warning (12125): Using design file multiplica2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Multiplica2
Info (12128): Elaborating entity "Multiplica2" for hierarchy "Multiplica2:inst5"
Warning (275009): Pin "A" not connected
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 5 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Thu May 23 20:13:39 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


