$date
	Sun Jun 08 20:52:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_tb $end
$var wire 1 ! RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 # MemToReg $end
$var wire 1 $ MemRead $end
$var wire 1 % Branch $end
$var wire 1 & ALUSrc $end
$var wire 2 ' ALUControl [1:0] $end
$var reg 3 ( funct3 [2:0] $end
$var reg 1 ) funct7_5 $end
$var reg 7 * opcode [6:0] $end
$scope module uut $end
$var wire 3 + funct3 [2:0] $end
$var wire 1 ) funct7_5 $end
$var wire 7 , opcode [6:0] $end
$var reg 2 - ALUControl [1:0] $end
$var reg 1 & ALUSrc $end
$var reg 1 % Branch $end
$var reg 1 $ MemRead $end
$var reg 1 # MemToReg $end
$var reg 1 " MemWrite $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b11 ,
b10 +
b11 *
0)
b10 (
b0 '
1&
0%
1$
1#
0"
1!
$end
#10000
1"
0#
1&
0$
0!
b100011 *
b100011 ,
#20000
b1 '
b1 -
1%
0&
0"
b0 (
b0 +
b1100011 *
b1100011 ,
#30000
1!
b0 '
b0 -
0%
b110011 *
b110011 ,
#40000
b1 '
b1 -
1!
1)
#50000
b10 '
b10 -
1!
0)
b111 (
b111 +
#60000
b11 '
b11 -
1!
b110 (
b110 +
#70000
1&
b0 '
b0 -
1!
b0 (
b0 +
b10011 *
b10011 ,
#90000
