# Hardware code for ISCAS2018 paper

Program Description: The following folders contain hardware simulator for different cases, such as SROr, SROs, SROr_toogle, etc. The language was written in SystemVerilog. Each scheme contains main code, controlpath code, datapath code, logic code, dp_components code and testbench code. 

Version: Latest 08/03/2018

Reference: K. Gilboy, K. Sayed, N. Sundaram, K. Bocan, N. Miskov-Zivanov. “A Faster DiSH: Hardware Implementation of a Discrete Cell Signaling Network Simulator,” arXiv:1811.07861 [q-bio.MN, cs.ET], Nov. 2018.
