\doxysection{stm32f4xx\+\_\+ll\+\_\+dac.\+h}
\hypertarget{stm32f4xx__ll__dac_8h_source}{}\label{stm32f4xx__ll__dac_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dac.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dac.h}}
\mbox{\hyperlink{stm32f4xx__ll__dac_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_DAC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_DAC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined(DAC)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Internal\ masks\ for\ DAC\ channels\ definition\ */}}
\DoxyCodeLine{00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_DAC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00050\ \textcolor{comment}{/*\ -\/\ channel\ bits\ position\ into\ registers\ CR,\ MCR,\ CCR,\ SHHR,\ SHRR\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00051\ \textcolor{comment}{/*\ -\/\ channel\ bits\ position\ into\ register\ SWTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00052\ \textcolor{comment}{/*\ -\/\ channel\ register\ offset\ of\ data\ holding\ register\ DHRx\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ -\/\ channel\ register\ offset\ of\ data\ output\ register\ DORx\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CH1\_BITOFFSET\ \ \ \ \ \ \ \ \ \ \ 0UL\ \ \ }\textcolor{comment}{/*\ Position\ of\ channel\ bits\ into\ registers}}
\DoxyCodeLine{00055\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CR,\ MCR,\ CCR,\ SHHR,\ SHRR\ of\ channel\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CH2\_BITOFFSET\ \ \ \ \ \ \ \ \ \ \ 16UL\ \ }\textcolor{comment}{/*\ Position\ of\ channel\ bits\ into\ registers}}
\DoxyCodeLine{00058\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CR,\ MCR,\ CCR,\ SHHR,\ SHRR\ of\ channel\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CHX\_BITOFFSET\_MASK\ \ \ \ \ \ (DAC\_CR\_CH1\_BITOFFSET\ |\ DAC\_CR\_CH2\_BITOFFSET)}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CHX\_BITOFFSET\_MASK\ \ \ \ \ \ (DAC\_CR\_CH1\_BITOFFSET)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00063\ }
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ DAC\_SWTR\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_SWTRIGR\_SWTRIG1)\ }\textcolor{comment}{/*\ Channel\ bit\ into\ register\ SWTRIGR\ of\ channel\ 1.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ DAC\_SWTR\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_SWTRIGR\_SWTRIG2)\ }\textcolor{comment}{/*\ Channel\ bit\ into\ register\ SWTRIGR\ of\ channel\ 2.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ DAC\_SWTR\_CHX\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_SWTR\_CH1\ |\ DAC\_SWTR\_CH2)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ DAC\_SWTR\_CHX\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_SWTR\_CH1)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00071\ }
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12R1\_REGOFFSET\ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ DHR12Rx\ channel\ 1\ taken\ as\ reference\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12L1\_REGOFFSET\ \ \ \ \ \ 0x00100000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ offset\ of\ DHR12Lx\ channel\ 1\ versus}}
\DoxyCodeLine{00074\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DHR12Rx\ channel\ 1\ (shifted\ left\ of\ 20\ bits)\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR8R1\_REGOFFSET\ \ \ \ \ \ \ 0x02000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ offset\ of\ DHR8Rx\ \ channel\ 1\ versus}}
\DoxyCodeLine{00076\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DHR12Rx\ channel\ 1\ (shifted\ left\ of\ 24\ bits)\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12R2\_REGOFFSET\ \ \ \ \ \ 0x00030000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ offset\ of\ DHR12Rx\ channel\ 2\ versus}}
\DoxyCodeLine{00079\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DHR12Rx\ channel\ 1\ (shifted\ left\ of\ 16\ bits)\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12L2\_REGOFFSET\ \ \ \ \ \ 0x00400000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ offset\ of\ DHR12Lx\ channel\ 2\ versus}}
\DoxyCodeLine{00081\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DHR12Rx\ channel\ 1\ (shifted\ left\ of\ 20\ bits)\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR8R2\_REGOFFSET\ \ \ \ \ \ \ 0x05000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ offset\ of\ DHR8Rx\ \ channel\ 2\ versus}}
\DoxyCodeLine{00083\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DHR12Rx\ channel\ 1\ (shifted\ left\ of\ 24\ bits)\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12RX\_REGOFFSET\_MASK\ 0x000F0000UL}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12LX\_REGOFFSET\_MASK\ 0x00F00000UL}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR8RX\_REGOFFSET\_MASK\ \ 0x0F000000UL}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHRX\_REGOFFSET\_MASK\ \ \ \ (DAC\_REG\_DHR12RX\_REGOFFSET\_MASK\(\backslash\)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_REG\_DHR12LX\_REGOFFSET\_MASK\ |\ DAC\_REG\_DHR8RX\_REGOFFSET\_MASK)}}
\DoxyCodeLine{00090\ }
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DOR1\_REGOFFSET\ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ DORx\ channel\ 1\ taken\ as\ reference\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DOR2\_REGOFFSET\ \ \ \ \ \ \ \ \ 0x10000000UL\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Register\ offset\ of\ DORx\ channel\ 1\ versus}}
\DoxyCodeLine{00094\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DORx\ channel\ 2\ (shifted\ left\ of\ 28\ bits)\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DORX\_REGOFFSET\_MASK\ \ \ \ (DAC\_REG\_DOR1\_REGOFFSET\ |\ DAC\_REG\_DOR2\_REGOFFSET)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ }
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR\_REGOFFSET\_MASK\_POSBIT0\ \ \ \ \ \ \ \ \ 0x0000000FUL\ }\textcolor{comment}{/*\ Mask\ of\ data\ hold\ registers\ offset\ (DHR12Rx,}}
\DoxyCodeLine{00100\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DHR12Lx,\ DHR8Rx,\ ...)\ when\ shifted\ to\ position\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DORX\_REGOFFSET\_MASK\_POSBIT0\ \ \ \ \ \ \ \ 0x00000001UL\ }\textcolor{comment}{/*\ Mask\ of\ DORx\ registers\ offset\ when\ shifted}}
\DoxyCodeLine{00102\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ position\ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ DAC\_REG\_SHSRX\_REGOFFSET\_MASK\_POSBIT0\ \ \ \ \ \ \ 0x00000001UL\ }\textcolor{comment}{/*\ Mask\ of\ SHSRx\ registers\ offset\ when\ shifted}}
\DoxyCodeLine{00104\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ position\ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12RX\_REGOFFSET\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ 16UL\ \ }\textcolor{comment}{/*\ Position\ of\ bits\ register\ offset\ of\ DHR12Rx}}
\DoxyCodeLine{00107\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channel\ 1\ or\ 2\ versus\ DHR12Rx\ channel\ 1}}
\DoxyCodeLine{00108\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (shifted\ left\ of\ 16\ bits)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR12LX\_REGOFFSET\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ 20UL\ \ }\textcolor{comment}{/*\ Position\ of\ bits\ register\ offset\ of\ DHR12Lx}}
\DoxyCodeLine{00110\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channel\ 1\ or\ 2\ versus\ DHR12Rx\ channel\ 1}}
\DoxyCodeLine{00111\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (shifted\ left\ of\ 20\ bits)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DHR8RX\_REGOFFSET\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ 24UL\ \ }\textcolor{comment}{/*\ Position\ of\ bits\ register\ offset\ of\ DHR8Rx}}
\DoxyCodeLine{00113\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channel\ 1\ or\ 2\ versus\ DHR12Rx\ channel\ 1}}
\DoxyCodeLine{00114\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (shifted\ left\ of\ 24\ bits)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ DAC\_REG\_DORX\_REGOFFSET\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ 28UL\ \ }\textcolor{comment}{/*\ Position\ of\ bits\ register\ offset\ of\ DORx}}
\DoxyCodeLine{00116\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channel\ 1\ or\ 2\ versus\ DORx\ channel\ 1}}
\DoxyCodeLine{00117\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (shifted\ left\ of\ 28\ bits)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \textcolor{comment}{/*\ DAC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC2DHR\_Pos}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC2DHR\_Pos}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC2DHR\_Pos}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{comment}{/*\ Miscellaneous\ data\ */}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ DAC\_DIGITAL\_SCALE\_12BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4095UL\ \ \ }\textcolor{comment}{/*\ Full-\/scale\ digital\ value\ with\ a\ resolution\ of\ 12}}
\DoxyCodeLine{00128\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ bits\ (voltage\ range\ determined\ by\ analog\ voltage}}
\DoxyCodeLine{00129\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ references\ Vref+\ and\ Vref-\/,\ refer\ to\ reference\ manual)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00136\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ \_\_DAC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ ((uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{00151\ }
\DoxyCodeLine{00157\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00166\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00167\ \{}
\DoxyCodeLine{00168\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00176\ \ \ uint32\_t\ WaveAutoGeneration;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00182\ \ \ uint32\_t\ WaveAutoGenerationConfig;\ \ \ \ }
\DoxyCodeLine{00195\ \ \ uint32\_t\ OutputBuffer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00200\ \}\ LL\_DAC\_InitTypeDef;}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00206\ }
\DoxyCodeLine{00207\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00216\ \textcolor{comment}{/*\ DAC\ channel\ 1\ flags\ */}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_DAC\_FLAG\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_SR\_DMAUDR1)\ \ \ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00219\ \textcolor{comment}{/*\ DAC\ channel\ 2\ flags\ */}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_DAC\_FLAG\_DMAUDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_SR\_DMAUDR2)\ \ \ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_DAC\_IT\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_CR\_DMAUDRIE1)\ }}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ LL\_DAC\_IT\_DMAUDRIE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_CR\_DMAUDRIE2)\ }}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_DAC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_REG\_DOR1\_REGOFFSET\ |\ DAC\_REG\_DHR12R1\_REGOFFSET\ |\ DAC\_REG\_DHR12L1\_REGOFFSET\ |\ DAC\_REG\_DHR8R1\_REGOFFSET\ |\ DAC\_CR\_CH1\_BITOFFSET\ |\ DAC\_SWTR\_CH1)\ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_DAC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_REG\_DOR2\_REGOFFSET\ |\ DAC\_REG\_DHR12R2\_REGOFFSET\ |\ DAC\_REG\_DHR12L2\_REGOFFSET\ |\ DAC\_REG\_DHR8R2\_REGOFFSET\ |\ DAC\_CR\_CH2\_BITOFFSET\ |\ DAC\_SWTR\_CH2)\ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DAC\_CR\_TSEL1\_2\ |\ DAC\_CR\_TSEL1\_1\ |\ DAC\_CR\_TSEL1\_0)\ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ \ \ \ \ (DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_0)\ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ \ \ \ \ (DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_TSEL1\_0)\ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_TIM7\_TRGO\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_TIM5\_TRGO\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_1\ |\ DAC\_CR\_TSEL1\_0)\ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIG\_EXT\_EXTI\_LINE9\ \ \ \ \ \ \ \ \ (DAC\_CR\_TSEL1\_2\ |\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ LL\_DAC\_WAVE\_AUTO\_GENERATION\_NONE\ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_DAC\_WAVE\_AUTO\_GENERATION\_NOISE\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_0)\ }}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ LL\_DAC\_WAVE\_AUTO\_GENERATION\_TRIANGLE\ (DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BIT0\ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS1\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS2\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS3\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_1\ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS4\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS5\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS6\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ |\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS7\_0\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ |\ DAC\_CR\_MAMP1\_1\ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS8\_0\ \ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS9\_0\ \ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS10\_0\ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LL\_DAC\_NOISE\_LFSR\_UNMASK\_BITS11\_0\ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_1\ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_1\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_3\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_7\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_15\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_1\ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_31\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_63\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_127\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ |\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_255\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_2\ |\ DAC\_CR\_MAMP1\_1\ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_511\ \ \ \ \ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_1023\ \ \ \ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_2047\ \ \ \ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ LL\_DAC\_TRIANGLE\_AMPLITUDE\_4095\ \ \ \ \ (DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ DAC\_CR\_MAMP1\_1\ |\ DAC\_CR\_MAMP1\_0)\ }}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_DAC\_OUTPUT\_BUFFER\_ENABLE\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ LL\_DAC\_OUTPUT\_BUFFER\_DISABLE\ \ \ \ \ \ \ (DAC\_CR\_BOFF1)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_DAC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_DAC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00333\ \textcolor{comment}{/*\ List\ of\ DAC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00334\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00335\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_DAC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ LL\_DAC\_DMA\_REG\_DATA\_12BITS\_RIGHT\_ALIGNED\ \ DAC\_REG\_DHR12RX\_REGOFFSET\_BITOFFSET\_POS\ }}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ LL\_DAC\_DMA\_REG\_DATA\_12BITS\_LEFT\_ALIGNED\ \ \ DAC\_REG\_DHR12LX\_REGOFFSET\_BITOFFSET\_POS\ }}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ LL\_DAC\_DMA\_REG\_DATA\_8BITS\_RIGHT\_ALIGNED\ \ \ DAC\_REG\_DHR8RX\_REGOFFSET\_BITOFFSET\_POS\ \ }}
\DoxyCodeLine{00351\ \textcolor{comment}{/*\ Delay\ for\ DAC\ channel\ voltage\ settling\ time\ from\ DAC\ channel\ startup\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00352\ \textcolor{comment}{/*\ (transition\ from\ disable\ to\ enable).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00353\ \textcolor{comment}{/*\ Note:\ DAC\ channel\ startup\ time\ depends\ on\ board\ application\ environment:\ \ \ */}}
\DoxyCodeLine{00354\ \textcolor{comment}{/*\ \ \ \ \ \ \ impedance\ connected\ to\ DAC\ channel\ output.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00355\ \textcolor{comment}{/*\ \ \ \ \ \ \ The\ delay\ below\ is\ specified\ under\ conditions:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00356\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ voltage\ maximum\ transition\ (lowest\ to\ highest\ value)\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00357\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ until\ voltage\ reaches\ final\ value\ +-\/1LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00358\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ DAC\ channel\ output\ buffer\ enabled\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00359\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ load\ impedance\ of\ 5kOhm\ (min),\ 50pF\ (max)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00360\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00361\ \textcolor{comment}{/*\ parameter\ "{}tWAKEUP"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00362\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ LL\_DAC\_DELAY\_STARTUP\_VOLTAGE\_SETTLING\_US\ \ \ \ \ \ \ \ \ \ \ \ \ 15UL\ }}
\DoxyCodeLine{00365\ \textcolor{comment}{/*\ Delay\ for\ DAC\ channel\ voltage\ settling\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00366\ \textcolor{comment}{/*\ Note:\ DAC\ channel\ startup\ time\ depends\ on\ board\ application\ environment:\ \ \ */}}
\DoxyCodeLine{00367\ \textcolor{comment}{/*\ \ \ \ \ \ \ impedance\ connected\ to\ DAC\ channel\ output.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00368\ \textcolor{comment}{/*\ \ \ \ \ \ \ The\ delay\ below\ is\ specified\ under\ conditions:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00369\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ voltage\ maximum\ transition\ (lowest\ to\ highest\ value)\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00370\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ until\ voltage\ reaches\ final\ value\ +-\/1LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00371\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ DAC\ channel\ output\ buffer\ enabled\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00372\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ -\/\ load\ impedance\ of\ 5kOhm\ min,\ 50pF\ max\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00373\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00374\ \textcolor{comment}{/*\ parameter\ "{}tSETTLING"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00375\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ LL\_DAC\_DELAY\_VOLTAGE\_SETTLING\_US\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 12UL\ }}
\DoxyCodeLine{00386\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ LL\_DAC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00403\ }
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ LL\_DAC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ \_\_LL\_DAC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ DAC\_SWTR\_CHX\_MASK)}}
\DoxyCodeLine{00438\ }
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ \_\_LL\_DAC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ ==\ 1UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\ \ \ ?\ (LL\_DAC\_CHANNEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ \ \ (((\_\_DECIMAL\_NB\_\_)\ ==\ 2UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\ \ \ \ ?\ (LL\_DAC\_CHANNEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\ \ \ \ (0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ \_\_LL\_DAC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ ==\ 1UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\ \ \ ?\ (LL\_DAC\_CHANNEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\ \ \ (0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00474\ }
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ \_\_LL\_DAC\_DIGITAL\_SCALE(\_\_DAC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\ \ ((0x00000FFFUL)\ >>\ ((\_\_DAC\_RESOLUTION\_\_)\ <<\ 1UL))}}
\DoxyCodeLine{00488\ }
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ \_\_LL\_DAC\_CALC\_VOLTAGE\_TO\_DATA(\_\_VREFANALOG\_VOLTAGE\_\_,\ \_\_DAC\_VOLTAGE\_\_,\ \_\_DAC\_RESOLUTION\_\_)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ ((\_\_DAC\_VOLTAGE\_\_)\ *\ \_\_LL\_DAC\_DIGITAL\_SCALE(\_\_DAC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ \ \ /\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{00511\ }
\DoxyCodeLine{00521\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00554\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_SetTriggerSource(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{00555\ \{}
\DoxyCodeLine{00556\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00557\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\_CR\_TSEL1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK),}
\DoxyCodeLine{00558\ \ \ \ \ \ \ \ \ \ \ \ \ \ TriggerSource\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00559\ \}}
\DoxyCodeLine{00560\ }
\DoxyCodeLine{00586\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00587\ \{}
\DoxyCodeLine{00588\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\_CR\_TSEL1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{00589\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)}
\DoxyCodeLine{00590\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{00591\ \}}
\DoxyCodeLine{00592\ }
\DoxyCodeLine{00611\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_SetWaveAutoGeneration(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ WaveAutoGeneration)}
\DoxyCodeLine{00612\ \{}
\DoxyCodeLine{00613\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00614\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\_CR\_WAVE1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK),}
\DoxyCodeLine{00615\ \ \ \ \ \ \ \ \ \ \ \ \ \ WaveAutoGeneration\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00616\ \}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00635\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_GetWaveAutoGeneration(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00636\ \{}
\DoxyCodeLine{00637\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\_CR\_WAVE1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{00638\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)}
\DoxyCodeLine{00639\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{00640\ \}}
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00674\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_SetWaveNoiseLFSR(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ NoiseLFSRMask)}
\DoxyCodeLine{00675\ \{}
\DoxyCodeLine{00676\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00677\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\_CR\_MAMP1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK),}
\DoxyCodeLine{00678\ \ \ \ \ \ \ \ \ \ \ \ \ \ NoiseLFSRMask\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00679\ \}}
\DoxyCodeLine{00680\ }
\DoxyCodeLine{00707\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_GetWaveNoiseLFSR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00708\ \{}
\DoxyCodeLine{00709\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\_CR\_MAMP1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{00710\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)}
\DoxyCodeLine{00711\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{00712\ \}}
\DoxyCodeLine{00713\ }
\DoxyCodeLine{00746\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_SetWaveTriangleAmplitude(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,}
\DoxyCodeLine{00747\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TriangleAmplitude)}
\DoxyCodeLine{00748\ \{}
\DoxyCodeLine{00749\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00750\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\_CR\_MAMP1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK),}
\DoxyCodeLine{00751\ \ \ \ \ \ \ \ \ \ \ \ \ \ TriangleAmplitude\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00752\ \}}
\DoxyCodeLine{00753\ }
\DoxyCodeLine{00780\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_GetWaveTriangleAmplitude(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00781\ \{}
\DoxyCodeLine{00782\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\_CR\_MAMP1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{00783\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)}
\DoxyCodeLine{00784\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{00785\ \}}
\DoxyCodeLine{00786\ }
\DoxyCodeLine{00803\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_SetOutputBuffer(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ OutputBuffer)}
\DoxyCodeLine{00804\ \{}
\DoxyCodeLine{00805\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00806\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\_CR\_BOFF1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK),}
\DoxyCodeLine{00807\ \ \ \ \ \ \ \ \ \ \ \ \ \ OutputBuffer\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00808\ \}}
\DoxyCodeLine{00809\ }
\DoxyCodeLine{00825\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_GetOutputBuffer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00826\ \{}
\DoxyCodeLine{00827\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\_CR\_BOFF1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{00828\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)}
\DoxyCodeLine{00829\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{00830\ \}}
\DoxyCodeLine{00831\ }
\DoxyCodeLine{00855\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_EnableDMAReq(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00856\ \{}
\DoxyCodeLine{00857\ \ \ SET\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00858\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\_CR\_DMAEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00859\ \}}
\DoxyCodeLine{00860\ }
\DoxyCodeLine{00876\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_DisableDMAReq(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00877\ \{}
\DoxyCodeLine{00878\ \ \ CLEAR\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00879\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\_CR\_DMAEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00880\ \}}
\DoxyCodeLine{00881\ }
\DoxyCodeLine{00896\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsDMAReqEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00897\ \{}
\DoxyCodeLine{00898\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00899\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\_CR\_DMAEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{00900\ \ \ \ \ \ \ \ \ \ \ \ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\_CR\_DMAEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00901\ \}}
\DoxyCodeLine{00902\ }
\DoxyCodeLine{00938\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ Register)}
\DoxyCodeLine{00939\ \{}
\DoxyCodeLine{00940\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DHR12Rx,\ DHR12Lx\ or\ DHR8Rx\ depending\ on\ \ \ \ \ */}}
\DoxyCodeLine{00941\ \ \ \textcolor{comment}{/*\ DAC\ channel\ selected.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00942\ \ \ \textcolor{keywordflow}{return}\ ((uint32\_t)(\_\_DAC\_PTR\_REG\_OFFSET((DACx)-\/>DHR12R1,\ ((DAC\_Channel\ >>\ (Register\ \&\ 0x1FUL))}
\DoxyCodeLine{00943\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ DAC\_REG\_DHR\_REGOFFSET\_MASK\_POSBIT0))));}
\DoxyCodeLine{00944\ \}}
\DoxyCodeLine{00969\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_Enable(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00970\ \{}
\DoxyCodeLine{00971\ \ \ SET\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00972\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\_CR\_EN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00973\ \}}
\DoxyCodeLine{00974\ }
\DoxyCodeLine{00988\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_Disable(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{00989\ \{}
\DoxyCodeLine{00990\ \ \ CLEAR\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{00991\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\_CR\_EN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{00992\ \}}
\DoxyCodeLine{00993\ }
\DoxyCodeLine{01008\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{01009\ \{}
\DoxyCodeLine{01010\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{01011\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\_CR\_EN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{01012\ \ \ \ \ \ \ \ \ \ \ \ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\_CR\_EN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01013\ \}}
\DoxyCodeLine{01014\ }
\DoxyCodeLine{01036\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_EnableTrigger(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{01037\ \{}
\DoxyCodeLine{01038\ \ \ SET\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{01039\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\_CR\_TEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{01040\ \}}
\DoxyCodeLine{01041\ }
\DoxyCodeLine{01055\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_DisableTrigger(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{01056\ \{}
\DoxyCodeLine{01057\ \ \ CLEAR\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{01058\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\_CR\_TEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK));}
\DoxyCodeLine{01059\ \}}
\DoxyCodeLine{01060\ }
\DoxyCodeLine{01075\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsTriggerEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{01076\ \{}
\DoxyCodeLine{01077\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{01078\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\_CR\_TEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK))}
\DoxyCodeLine{01079\ \ \ \ \ \ \ \ \ \ \ \ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\_CR\_TEN1}}\ <<\ (DAC\_Channel\ \&\ DAC\_CR\_CHX\_BITOFFSET\_MASK)))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01080\ \}}
\DoxyCodeLine{01081\ }
\DoxyCodeLine{01106\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_TrigSWConversion(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{01107\ \{}
\DoxyCodeLine{01108\ \ \ SET\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}},}
\DoxyCodeLine{01109\ \ \ \ \ \ \ \ \ \ \ (DAC\_Channel\ \&\ DAC\_SWTR\_CHX\_MASK));}
\DoxyCodeLine{01110\ \}}
\DoxyCodeLine{01111\ }
\DoxyCodeLine{01128\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ConvertData12RightAligned(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ Data)}
\DoxyCodeLine{01129\ \{}
\DoxyCodeLine{01130\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_DAC\_PTR\_REG\_OFFSET(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}},\ (DAC\_Channel\ >>\ DAC\_REG\_DHR12RX\_REGOFFSET\_BITOFFSET\_POS)}
\DoxyCodeLine{01131\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ DAC\_REG\_DHR\_REGOFFSET\_MASK\_POSBIT0);}
\DoxyCodeLine{01132\ }
\DoxyCodeLine{01133\ \ \ MODIFY\_REG(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\_DHR12R1\_DACC1DHR}},\ Data);}
\DoxyCodeLine{01134\ \}}
\DoxyCodeLine{01135\ }
\DoxyCodeLine{01152\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ConvertData12LeftAligned(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ Data)}
\DoxyCodeLine{01153\ \{}
\DoxyCodeLine{01154\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_DAC\_PTR\_REG\_OFFSET(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}},\ (DAC\_Channel\ >>\ DAC\_REG\_DHR12LX\_REGOFFSET\_BITOFFSET\_POS)}
\DoxyCodeLine{01155\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ DAC\_REG\_DHR\_REGOFFSET\_MASK\_POSBIT0);}
\DoxyCodeLine{01156\ }
\DoxyCodeLine{01157\ \ \ MODIFY\_REG(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\_DHR12L1\_DACC1DHR}},\ Data);}
\DoxyCodeLine{01158\ \}}
\DoxyCodeLine{01159\ }
\DoxyCodeLine{01176\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ConvertData8RightAligned(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ uint32\_t\ Data)}
\DoxyCodeLine{01177\ \{}
\DoxyCodeLine{01178\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_DAC\_PTR\_REG\_OFFSET(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}},\ (DAC\_Channel\ >>\ DAC\_REG\_DHR8RX\_REGOFFSET\_BITOFFSET\_POS)}
\DoxyCodeLine{01179\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ DAC\_REG\_DHR\_REGOFFSET\_MASK\_POSBIT0);}
\DoxyCodeLine{01180\ }
\DoxyCodeLine{01181\ \ \ MODIFY\_REG(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\_DHR8R1\_DACC1DHR}},\ Data);}
\DoxyCodeLine{01182\ \}}
\DoxyCodeLine{01183\ }
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{01196\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ConvertDualData12RightAligned(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DataChannel1,}
\DoxyCodeLine{01197\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DataChannel2)}
\DoxyCodeLine{01198\ \{}
\DoxyCodeLine{01199\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}},}
\DoxyCodeLine{01200\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\_DHR12RD\_DACC2DHR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\_DHR12RD\_DACC1DHR}}),}
\DoxyCodeLine{01201\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DataChannel2\ <<\ DAC\_DHR12RD\_DACC2DHR\_BITOFFSET\_POS)\ |\ DataChannel1));}
\DoxyCodeLine{01202\ \}}
\DoxyCodeLine{01203\ }
\DoxyCodeLine{01215\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ConvertDualData12LeftAligned(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DataChannel1,}
\DoxyCodeLine{01216\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DataChannel2)}
\DoxyCodeLine{01217\ \{}
\DoxyCodeLine{01218\ \ \ \textcolor{comment}{/*\ Note:\ Data\ of\ DAC\ channel\ 2\ shift\ value\ subtracted\ of\ 4\ because\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01219\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ data\ on\ 16\ bits\ and\ DAC\ channel\ 2\ bits\ field\ is\ on\ the\ 12\ MSB,\ \ \ \ \ */}}
\DoxyCodeLine{01220\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ the\ 4\ LSB\ must\ be\ taken\ into\ account\ for\ the\ shift\ value.\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01221\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}},}
\DoxyCodeLine{01222\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\_DHR12LD\_DACC2DHR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\_DHR12LD\_DACC1DHR}}),}
\DoxyCodeLine{01223\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DataChannel2\ <<\ (DAC\_DHR12LD\_DACC2DHR\_BITOFFSET\_POS\ -\/\ 4U))\ |\ DataChannel1));}
\DoxyCodeLine{01224\ \}}
\DoxyCodeLine{01225\ }
\DoxyCodeLine{01237\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ConvertDualData8RightAligned(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DataChannel1,}
\DoxyCodeLine{01238\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DataChannel2)}
\DoxyCodeLine{01239\ \{}
\DoxyCodeLine{01240\ \ \ MODIFY\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}},}
\DoxyCodeLine{01241\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\_DHR8RD\_DACC2DHR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\_DHR8RD\_DACC1DHR}}),}
\DoxyCodeLine{01242\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DataChannel2\ <<\ DAC\_DHR8RD\_DACC2DHR\_BITOFFSET\_POS)\ |\ DataChannel1));}
\DoxyCodeLine{01243\ \}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01245\ }
\DoxyCodeLine{01263\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_RetrieveOutputData(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel)}
\DoxyCodeLine{01264\ \{}
\DoxyCodeLine{01265\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \textcolor{keyword}{const}\ *preg\ =\ \_\_DAC\_PTR\_REG\_OFFSET(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}},\ (DAC\_Channel\ >>\ DAC\_REG\_DORX\_REGOFFSET\_BITOFFSET\_POS)}
\DoxyCodeLine{01266\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ DAC\_REG\_DORX\_REGOFFSET\_MASK\_POSBIT0);}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01268\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\_DOR1\_DACC1DOR}});}
\DoxyCodeLine{01269\ \}}
\DoxyCodeLine{01270\ }
\DoxyCodeLine{01285\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsActiveFlag\_DMAUDR1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01286\ \{}
\DoxyCodeLine{01287\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_DAC\_FLAG\_DMAUDR1)\ ==\ (LL\_DAC\_FLAG\_DMAUDR1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01288\ \}}
\DoxyCodeLine{01289\ }
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{01297\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsActiveFlag\_DMAUDR2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01298\ \{}
\DoxyCodeLine{01299\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_DAC\_FLAG\_DMAUDR2)\ ==\ (LL\_DAC\_FLAG\_DMAUDR2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01300\ \}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ClearFlag\_DMAUDR1(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01310\ \{}
\DoxyCodeLine{01311\ \ \ WRITE\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_DAC\_FLAG\_DMAUDR1);}
\DoxyCodeLine{01312\ \}}
\DoxyCodeLine{01313\ }
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{01321\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_ClearFlag\_DMAUDR2(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01322\ \{}
\DoxyCodeLine{01323\ \ \ WRITE\_REG(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_DAC\_FLAG\_DMAUDR2);}
\DoxyCodeLine{01324\ \}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01326\ }
\DoxyCodeLine{01341\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_EnableIT\_DMAUDR1(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01342\ \{}
\DoxyCodeLine{01343\ \ \ SET\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LL\_DAC\_IT\_DMAUDRIE1);}
\DoxyCodeLine{01344\ \}}
\DoxyCodeLine{01345\ }
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{01353\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_EnableIT\_DMAUDR2(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01354\ \{}
\DoxyCodeLine{01355\ \ \ SET\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LL\_DAC\_IT\_DMAUDRIE2);}
\DoxyCodeLine{01356\ \}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01358\ }
\DoxyCodeLine{01365\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_DisableIT\_DMAUDR1(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01366\ \{}
\DoxyCodeLine{01367\ \ \ CLEAR\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LL\_DAC\_IT\_DMAUDRIE1);}
\DoxyCodeLine{01368\ \}}
\DoxyCodeLine{01369\ }
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{01377\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DAC\_DisableIT\_DMAUDR2(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01378\ \{}
\DoxyCodeLine{01379\ \ \ CLEAR\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LL\_DAC\_IT\_DMAUDRIE2);}
\DoxyCodeLine{01380\ \}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01382\ }
\DoxyCodeLine{01389\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsEnabledIT\_DMAUDR1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01390\ \{}
\DoxyCodeLine{01391\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LL\_DAC\_IT\_DMAUDRIE1)\ ==\ (LL\_DAC\_IT\_DMAUDRIE1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01392\ \}}
\DoxyCodeLine{01393\ }
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#if\ defined(DAC\_CHANNEL2\_SUPPORT)}}
\DoxyCodeLine{01401\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DAC\_IsEnabledIT\_DMAUDR2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx)}
\DoxyCodeLine{01402\ \{}
\DoxyCodeLine{01403\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DACx-\/>\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LL\_DAC\_IT\_DMAUDRIE2)\ ==\ (LL\_DAC\_IT\_DMAUDRIE2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01404\ \}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\_CHANNEL2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01406\ }
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01416\ ErrorStatus\ LL\_DAC\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx);}
\DoxyCodeLine{01417\ ErrorStatus\ LL\_DAC\_Init(\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}}\ *DACx,\ uint32\_t\ DAC\_Channel,\ \textcolor{keyword}{const}\ LL\_DAC\_InitTypeDef\ *DAC\_InitStruct);}
\DoxyCodeLine{01418\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_DAC\_StructInit(LL\_DAC\_InitTypeDef\ *DAC\_InitStruct);}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01424\ }
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01434\ }
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01440\ \}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01442\ }
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_DAC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
