==39120== Cachegrind, a cache and branch-prediction profiler
==39120== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39120== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39120== Command: ./sift .
==39120== 
--39120-- warning: L3 cache found, using its data for the LL simulation.
--39120-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39120-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39120== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39120== (see section Limitations in user manual)
==39120== NOTE: further instances of this message will not be shown
==39120== 
==39120== I   refs:      3,167,698,658
==39120== I1  misses:           13,471
==39120== LLi misses:            2,532
==39120== I1  miss rate:          0.00%
==39120== LLi miss rate:          0.00%
==39120== 
==39120== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39120== D1  misses:       99,054,126  ( 89,475,638 rd   +   9,578,488 wr)
==39120== LLd misses:        3,648,505  (  1,886,769 rd   +   1,761,736 wr)
==39120== D1  miss rate:          10.2% (       13.2%     +         3.2%  )
==39120== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39120== 
==39120== LL refs:          99,067,597  ( 89,489,109 rd   +   9,578,488 wr)
==39120== LL misses:         3,651,037  (  1,889,301 rd   +   1,761,736 wr)
==39120== LL miss rate:            0.1% (        0.0%     +         0.6%  )
