# Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
autoidx 68787
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1156.27-1156.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.28-1157.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1158.11-1158.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160.27-1160.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.27-1161.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1162.30-1162.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1164.27-1164.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1165.28-1165.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.11-1166.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1153.11-1153.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1154.11-1154.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1168.27-1168.33"
  wire width 11 input 12 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.27-1169.33"
  wire width 18 input 13 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.30-1170.34"
  wire width 4 input 14 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CFG_ENABLE_F 4
  parameter \CFG_ENABLE_H 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1103.27-1103.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1104.28-1104.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1105.11-1105.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1107.27-1107.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1108.27-1108.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1109.30-1109.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.27-1111.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.28-1112.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.11-1113.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1098.11-1098.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1099.11-1099.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.11-1100.15"
  wire input 12 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1101.11-1101.15"
  wire input 13 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.27-1115.33"
  wire width 11 input 14 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1116.27-1116.33"
  wire width 18 input 15 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.30-1117.34"
  wire width 4 input 16 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.27-1119.33"
  wire width 11 input 17 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.28-1120.34"
  wire width 18 output 18 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.11-1121.15"
  wire input 19 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.27-1123.33"
  wire width 11 input 20 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.27-1124.33"
  wire width 18 input 21 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.30-1125.34"
  wire width 4 input 22 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.27-1127.33"
  wire width 11 input 23 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.28-1128.34"
  wire width 18 output 24 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.11-1129.15"
  wire input 25 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.27-1131.33"
  wire width 11 input 26 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.27-1132.33"
  wire width 18 input 27 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.30-1133.34"
  wire width 4 input 28 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:195.14-195.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:196.14-196.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:193.14-193.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:194.14-194.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:199.14-199.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:216.14-216.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:197.14-197.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.14-198.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.14-215.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:188.15-188.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.15-205.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:192.39-192.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.39-209.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:190.15-190.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.15-207.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:184.15-184.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:201.15-201.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.14-200.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.14-217.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.15-186.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:191.39-191.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.39-208.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.15-189.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.15-206.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:247.14-247.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:248.14-248.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:245.14-245.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.14-246.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:251.14-251.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:249.14-249.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.14-250.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:240.15-240.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:244.38-244.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242.15-242.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:236.15-236.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.14-252.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:238.15-238.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.38-243.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:241.15-241.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:294.15-294.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:293.15-293.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:295.16-295.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:273.15-273.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:272.15-272.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:270.15-270.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:274.14-274.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:312.15-312.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:310.15-310.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:313.20-313.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.15-309.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:334.15-334.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:330.15-330.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:331.15-331.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:329.15-329.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:332.22-332.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:328.15-328.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:335.16-335.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:354.15-354.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:357.15-357.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358.16-358.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:352.15-352.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.16-360.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:362.16-362.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:355.15-355.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:364.15-364.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:363.15-363.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.28-359.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:353.15-353.21"
  wire input 2 \RX_RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.9-1004.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.9-1005.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.10-1006.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.9-1017.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.9-1018.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.10-1019.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.9-1060.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.9-1061.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.10-1062.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.9-1063.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.9-1075.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.9-1076.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.10-1077.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.9-1031.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.9-1032.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.10-1033.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.9-1034.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.9-1045.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.9-1046.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.10-1047.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.9-1048.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.16-380.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:395.21-395.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:396.16-396.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:411.21-411.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:412.16-412.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:427.21-427.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:428.16-428.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:443.21-443.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:444.16-444.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:459.21-459.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:460.16-460.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:552.15-552.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:554.16-554.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.15-528.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.16-531.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.15-529.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:503.15-503.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.16-508.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506.16-506.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:504.15-504.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480.15-480.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.16-484.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.16-482.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:571.15-571.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:567.21-567.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:569.15-569.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572.14-572.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.15-568.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:593.15-593.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589.15-589.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.15-590.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:588.15-588.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591.22-591.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:587.15-587.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.16-594.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.15-637.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.16-638.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:633.15-633.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:629.27-629.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:631.15-631.24"
  wire input 3 \LOAD_WORD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.15-634.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.16-635.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:640.15-640.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.15-639.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.16-636.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:630.15-630.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610.15-610.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.14-611.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:613.15-613.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.15-612.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10"
module \PLL
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_POST_DIV 2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:659.15-659.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:660.14-660.21"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:661.14-661.26"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:662.14-662.26"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:663.14-663.26"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.14-665.18"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:658.15-658.21"
  wire input 1 \PLL_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.14-664.29"
  wire output 7 \SERDES_FAST_CLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.22-679.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.21-680.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:689.15-689.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.21-681.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686.23-686.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.16-687.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.15-678.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.16-688.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:682.21-682.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:683.21-683.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.22-684.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:685.15-685.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.23-703.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.22-704.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.15-716.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.16-705.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:707.22-707.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708.22-708.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:706.15-706.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.16-702.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.15-709.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:710.16-710.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:711.22-711.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.22-712.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:713.22-713.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:714.23-714.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.16-715.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.15-764.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.22-729.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.21-730.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.21-731.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.16-765.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.21-732.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:733.21-733.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:734.15-734.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:735.21-735.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.16-736.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.21-737.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:738.15-738.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.22-739.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:740.21-740.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:741.21-741.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:742.21-742.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.21-743.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.15-744.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.21-745.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.16-746.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.21-747.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.15-748.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.22-749.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.15-750.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.22-751.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.16-752.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.23-753.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.22-754.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.16-755.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.15-756.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.22-757.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.16-758.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.22-759.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.15-760.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.16-761.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762.21-762.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.15-763.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.15-813.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.22-778.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.21-779.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.16-814.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.21-781.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.21-784.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.16-785.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.21-786.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.15-787.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.22-788.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.21-789.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.21-790.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.21-791.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.21-792.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.15-793.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.21-794.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.16-795.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.21-796.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.15-797.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.22-798.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.15-799.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.22-800.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.16-801.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.23-802.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.22-803.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.16-804.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.15-805.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.22-806.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.16-807.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.22-808.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.16-810.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.21-811.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.22-828.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.15-845.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.15-846.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.23-844.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.15-864.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.15-859.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.14-860.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.14-862.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.14-863.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:882.14-882.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.20-880.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.14-881.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:918.22-918.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.22-936.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:919.22-919.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.22-937.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.21-916.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.21-917.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.21-935.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:913.15-913.21"
  wire input 5 \CLK_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.15-932.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.15-915.21"
  wire input 6 \CLK_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.15-933.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:924.21-924.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.21-942.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.21-926.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.21-944.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910.15-910.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.15-930.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.15-911.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.15-931.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.20-925.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.20-943.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:927.20-927.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.20-945.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:920.22-920.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.22-938.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:922.22-922.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.22-940.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.15-908.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928.15-928.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.15-909.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.15-929.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:921.21-921.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:923.21-923.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.21-941.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.22-975.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.22-976.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.21-973.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.21-974.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.15-970.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.15-972.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.21-983.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.15-967.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.15-968.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.20-982.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.20-984.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:977.22-977.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.22-979.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.21-978.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.21-980.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_INIT_VALUE 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1217.27-1217.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1214.11-1214.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1212.11-1212.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1218.28-1218.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1219.11-1219.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1215.11-1215.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1221.27-1221.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1213.11-1213.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1222.27-1222.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1223.30-1223.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:8.1-47.10"
module \test_feedback
  attribute \init 3'000
  attribute \keep 1
  wire width 3 $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q
  wire $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0]
  wire $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1]
  wire $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2]
  wire $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3]
  wire $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
  wire $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217.20-217.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218.20-218.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219.20-219.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220.20-220.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y
  wire $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
  wire $abc$10228$auto$rtlil.cc:2506:Not$1425
  wire $abc$10228$auto$rtlil.cc:2506:Not$1430
  wire $abc$10228$auto$rtlil.cc:2510:ReduceOr$1428
  wire $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0]
  wire $abc$10228$li0_li0
  wire $abc$10228$li1_li1
  wire $abc$10228$li2_li2
  wire $abc$10228$li3_li3
  wire $abc$10228$li4_li4
  wire $abc$10228$li5_li5
  wire $abc$10228$li6_li6
  wire $abc$10228$li7_li7
  wire $abc$10228$li8_li8
  wire $abc$10391$li00_li00
  wire $abc$10391$li01_li01
  wire $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
  attribute \keep 1
  wire $abc$10576$lo00
  attribute \keep 1
  wire $abc$10576$lo01
  attribute \keep 1
  wire $abc$10576$lo02
  attribute \keep 1
  wire $abc$10576$lo03
  attribute \keep 1
  wire $abc$10576$lo04
  attribute \keep 1
  wire $abc$10576$lo05
  attribute \keep 1
  wire $abc$10576$lo06
  attribute \keep 1
  wire $abc$10576$lo07
  attribute \keep 1
  wire $abc$10576$lo08
  attribute \keep 1
  wire $abc$10576$lo09
  attribute \keep 1
  wire $abc$10576$lo10
  attribute \keep 1
  wire $abc$10576$lo11
  attribute \keep 1
  wire $abc$10576$lo12
  attribute \keep 1
  wire $abc$10576$lo13
  attribute \keep 1
  wire $abc$10576$lo14
  attribute \keep 1
  wire $abc$10576$lo15
  attribute \keep 1
  wire $abc$10576$lo16
  attribute \keep 1
  wire $abc$10576$lo17
  attribute \keep 1
  wire $abc$10576$lo18
  attribute \keep 1
  wire $abc$10576$lo19
  attribute \keep 1
  wire $abc$10576$lo20
  attribute \keep 1
  wire $abc$10576$lo21
  attribute \keep 1
  wire $abc$10576$lo22
  attribute \keep 1
  wire $abc$10576$lo23
  attribute \keep 1
  wire $abc$10576$lo24
  attribute \keep 1
  wire $abc$10576$lo25
  attribute \keep 1
  wire $abc$10576$lo26
  attribute \keep 1
  wire $abc$10576$lo27
  wire $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
  wire $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
  wire $abc$10728$new_n197_
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[0]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[1]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[2]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[3]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[4]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[5]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[6]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[7]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[8]
  wire $abc$10814$auto$rtlil.cc:2613:Mux$1423[9]
  wire $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
  wire $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0]
  wire $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1]
  wire $abc$10997$flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y[1]
  wire $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
  wire $abc$11168$auto$rtlil.cc:2613:Mux$1501
  wire $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
  wire $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
  wire $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
  wire $abc$11316$auto$rtlil.cc:2510:ReduceOr$1433
  wire $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
  attribute \keep 1
  attribute \unused_bits "0"
  wire $abc$11330$lo0
  wire $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
  wire $abc$11355$li0_li0
  wire $abc$11355$li1_li1
  wire $abc$11355$li2_li2
  wire $abc$11355$li3_li3
  wire $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
  wire $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
  wire $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
  wire $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
  wire $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
  wire $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2]
  wire $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3]
  wire $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
  wire $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
  wire $abc$11732$li000_li000
  wire $abc$11732$li001_li001
  wire $abc$11732$li002_li002
  wire $abc$11732$li003_li003
  wire $abc$11732$li004_li004
  wire $abc$11732$li005_li005
  wire $abc$11732$li006_li006
  wire $abc$11732$li007_li007
  wire $abc$11732$li008_li008
  wire $abc$11732$li009_li009
  wire $abc$11732$li010_li010
  wire $abc$11732$li011_li011
  wire $abc$11732$li012_li012
  wire $abc$11732$li013_li013
  wire $abc$11732$li014_li014
  wire $abc$11732$li015_li015
  wire $abc$11732$li016_li016
  wire $abc$11732$li017_li017
  wire $abc$11732$li018_li018
  wire $abc$11732$li019_li019
  wire $abc$11732$li020_li020
  wire $abc$11732$li021_li021
  wire $abc$11732$li022_li022
  wire $abc$11732$li023_li023
  wire $abc$11732$li024_li024
  wire $abc$11732$li025_li025
  wire $abc$11732$li026_li026
  wire $abc$11732$li027_li027
  wire $abc$11732$li028_li028
  wire $abc$11732$li029_li029
  wire $abc$11732$li030_li030
  wire $abc$11732$li031_li031
  wire $abc$11732$li032_li032
  wire $abc$11732$li033_li033
  wire $abc$11732$li034_li034
  wire $abc$11732$li035_li035
  wire $abc$11732$li036_li036
  wire $abc$11732$li037_li037
  wire $abc$11732$li038_li038
  wire $abc$11732$li039_li039
  wire $abc$11732$li040_li040
  wire $abc$11732$li041_li041
  wire $abc$11732$li042_li042
  wire $abc$11732$li043_li043
  wire $abc$11732$li044_li044
  wire $abc$11732$li045_li045
  wire $abc$11732$li046_li046
  wire $abc$11732$li047_li047
  wire $abc$11732$li048_li048
  wire $abc$11732$li049_li049
  wire $abc$11732$li050_li050
  wire $abc$11732$li051_li051
  wire $abc$11732$li052_li052
  wire $abc$11732$li053_li053
  wire $abc$11732$li054_li054
  wire $abc$11732$li055_li055
  wire $abc$11732$li056_li056
  wire $abc$11732$li057_li057
  wire $abc$11732$li058_li058
  wire $abc$11732$li059_li059
  wire $abc$11732$li060_li060
  wire $abc$11732$li061_li061
  wire $abc$11732$li062_li062
  wire $abc$11732$li063_li063
  wire $abc$11732$li064_li064
  wire $abc$11732$li065_li065
  wire $abc$11732$li066_li066
  wire $abc$11732$li067_li067
  wire $abc$11732$li068_li068
  wire $abc$11732$li069_li069
  wire $abc$11732$li070_li070
  wire $abc$11732$li071_li071
  wire $abc$11732$li072_li072
  wire $abc$11732$li073_li073
  wire $abc$11732$li074_li074
  wire $abc$11732$li075_li075
  wire $abc$11732$li076_li076
  wire $abc$11732$li077_li077
  wire $abc$11732$li078_li078
  wire $abc$11732$li079_li079
  wire $abc$11732$li080_li080
  wire $abc$11732$li081_li081
  wire $abc$11732$li082_li082
  wire $abc$11732$li083_li083
  wire $abc$11732$li084_li084
  wire $abc$11732$li085_li085
  wire $abc$11732$li086_li086
  wire $abc$11732$li087_li087
  wire $abc$11732$li088_li088
  wire $abc$11732$li089_li089
  wire $abc$11732$li090_li090
  wire $abc$11732$li091_li091
  wire $abc$11732$li092_li092
  wire $abc$11732$li093_li093
  wire $abc$11732$li094_li094
  wire $abc$11732$li095_li095
  wire $abc$11732$li096_li096
  wire $abc$11732$li097_li097
  wire $abc$11732$li098_li098
  wire $abc$11732$li099_li099
  wire $abc$11732$li100_li100
  wire $abc$11732$li101_li101
  wire $abc$11732$li102_li102
  wire $abc$11732$li103_li103
  wire $abc$11732$li104_li104
  wire $abc$11732$li105_li105
  wire $abc$11732$li106_li106
  wire $abc$11732$li107_li107
  wire $abc$11732$li108_li108
  wire $abc$11732$li109_li109
  wire $abc$11732$li110_li110
  wire $abc$11732$li111_li111
  wire $abc$11732$li112_li112
  wire $abc$11732$li113_li113
  wire $abc$11732$li114_li114
  wire $abc$11732$li115_li115
  wire $abc$11732$li116_li116
  wire $abc$11732$li117_li117
  wire $abc$11732$li118_li118
  wire $abc$11732$li119_li119
  wire $abc$11732$li120_li120
  wire $abc$11732$li121_li121
  wire $abc$11732$li122_li122
  wire $abc$11732$li123_li123
  wire $abc$11732$li124_li124
  wire $abc$11732$li125_li125
  wire $abc$11732$li126_li126
  wire $abc$11732$li127_li127
  wire $abc$11732$li128_li128
  wire $abc$11732$li129_li129
  wire $abc$11732$li130_li130
  wire $abc$11732$li131_li131
  wire $abc$11732$li132_li132
  wire $abc$11732$li133_li133
  wire $abc$11732$li134_li134
  wire $abc$11732$li135_li135
  wire $abc$11732$li136_li136
  wire $abc$11732$li137_li137
  wire $abc$11732$li138_li138
  wire $abc$11732$li139_li139
  wire $abc$11732$li140_li140
  wire $abc$11732$li141_li141
  wire $abc$11732$li142_li142
  wire $abc$11732$li143_li143
  wire $abc$11732$li144_li144
  wire $abc$11732$li145_li145
  wire $abc$11732$li146_li146
  wire $abc$11732$li147_li147
  wire $abc$11732$li148_li148
  wire $abc$11732$li149_li149
  wire $abc$11732$li150_li150
  wire $abc$11732$li151_li151
  wire $abc$11732$li152_li152
  wire $abc$11732$li153_li153
  wire $abc$11732$li154_li154
  wire $abc$11732$li155_li155
  wire $abc$11732$li156_li156
  wire $abc$11732$li157_li157
  wire $abc$11732$li158_li158
  wire $abc$11732$li159_li159
  wire $abc$11732$li160_li160
  wire $abc$11732$li161_li161
  wire $abc$11732$li162_li162
  wire $abc$11732$li163_li163
  wire $abc$11732$li164_li164
  wire $abc$11732$li165_li165
  wire $abc$11732$li166_li166
  wire $abc$11732$li167_li167
  wire $abc$11732$li168_li168
  wire $abc$11732$li169_li169
  wire $abc$11732$li170_li170
  wire $abc$11732$li171_li171
  wire $abc$11732$li172_li172
  wire $abc$11732$li173_li173
  wire $abc$11732$li174_li174
  wire $abc$11732$li175_li175
  wire $abc$11732$li176_li176
  wire $abc$11732$li177_li177
  wire $abc$11732$li178_li178
  wire $abc$11732$li179_li179
  wire $abc$11732$li180_li180
  wire $abc$11732$li181_li181
  wire $abc$11732$li182_li182
  wire $abc$11732$li183_li183
  wire $abc$11732$li184_li184
  wire $abc$11732$li185_li185
  wire $abc$11732$li186_li186
  wire $abc$11732$li187_li187
  wire $abc$11732$li188_li188
  wire $abc$11732$li189_li189
  wire $abc$11732$li190_li190
  wire $abc$11732$li191_li191
  wire $abc$11732$li192_li192
  wire $abc$11732$li193_li193
  wire $abc$11732$li194_li194
  wire $abc$11732$li195_li195
  wire $abc$12326$abc$8277$new_n1136_
  wire $abc$12326$abc$8277$new_n1310_
  wire $abc$12326$abc$8277$new_n1342_
  wire $abc$12326$abc$8277$new_n1374_
  wire $abc$12326$abc$8277$new_n1407_
  wire $abc$12326$abc$8277$new_n1439_
  wire $abc$12326$abc$8277$new_n1472_
  wire $abc$12326$abc$8277$new_n1505_
  wire $abc$12326$li00_li00
  wire $abc$12326$li01_li01
  wire $abc$12326$li02_li02
  wire $abc$12326$li03_li03
  wire $abc$12326$li04_li04
  wire $abc$12326$li05_li05
  wire $abc$12326$li06_li06
  wire $abc$12326$li07_li07
  wire $abc$12326$li08_li08
  wire $abc$12326$li09_li09
  wire $abc$12326$li10_li10
  wire $abc$12326$li11_li11
  wire $abc$12326$li12_li12
  wire $abc$12326$li13_li13
  wire $abc$12326$li14_li14
  wire $abc$12326$li15_li15
  wire $abc$12326$li16_li16
  wire $abc$12326$li17_li17
  wire $abc$12326$li18_li18
  wire $abc$12326$li19_li19
  wire $abc$12326$li20_li20
  wire $abc$12326$li21_li21
  wire $abc$12326$li22_li22
  wire $abc$12326$li23_li23
  wire $abc$12326$li24_li24
  wire $abc$12326$li25_li25
  wire $abc$12326$li26_li26
  wire $abc$12326$li27_li27
  wire $abc$12326$li28_li28
  wire $abc$12326$li29_li29
  wire $abc$12326$li30_li30
  wire $abc$12326$li31_li31
  wire $abc$12326$li32_li32
  wire $abc$12326$li33_li33
  wire $abc$12326$li34_li34
  wire $abc$12326$li35_li35
  wire $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[0]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[10]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[11]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[1]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[2]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[3]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[4]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[5]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[6]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[7]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[8]
  wire $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[9]
  wire $abc$12682$li00_li00
  wire $abc$12682$li01_li01
  wire $abc$12682$li02_li02
  wire $abc$12682$li03_li03
  wire $abc$12682$li04_li04
  wire $abc$12682$li05_li05
  wire $abc$12682$li06_li06
  wire $abc$12682$li07_li07
  wire $abc$12682$li08_li08
  wire $abc$12682$li09_li09
  wire $abc$12682$li10_li10
  wire $abc$12682$li11_li11
  wire $abc$12682$li12_li12
  wire $abc$12682$li13_li13
  wire $abc$12682$li14_li14
  wire $abc$12682$li15_li15
  wire $abc$12682$li16_li16
  wire $abc$12682$li17_li17
  wire $abc$12682$li18_li18
  wire $abc$12682$li19_li19
  wire $abc$12682$li20_li20
  wire $abc$12873$li01_li01
  wire $abc$12873$li04_li04
  wire $abc$12873$li05_li05
  wire $abc$12873$li06_li06
  wire $abc$12873$li07_li07
  wire $abc$12873$li08_li08
  wire $abc$12873$li09_li09
  wire $abc$12873$li10_li10
  wire $abc$12873$li11_li11
  wire $abc$12873$li12_li12
  wire $abc$12873$li13_li13
  wire $abc$12873$li14_li14
  wire $abc$12873$li15_li15
  wire $abc$12873$li16_li16
  wire $abc$12873$li17_li17
  wire $abc$12873$li18_li18
  wire $abc$13036$li00_li00
  wire $abc$13036$li01_li01
  wire $abc$13036$li02_li02
  wire $abc$13036$li03_li03
  wire $abc$13036$li04_li04
  wire $abc$13036$li05_li05
  wire $abc$13036$li06_li06
  wire $abc$13036$li07_li07
  wire $abc$13036$li08_li08
  wire $abc$13036$li09_li09
  wire $abc$13036$li10_li10
  wire $abc$13036$li11_li11
  wire $abc$13036$li12_li12
  wire $abc$13036$li13_li13
  wire $abc$13036$li14_li14
  wire $abc$13036$li15_li15
  wire $abc$13036$li16_li16
  wire $abc$13036$li17_li17
  wire $abc$13036$li18_li18
  wire $abc$13036$li19_li19
  wire $abc$13036$li20_li20
  wire $abc$13036$li21_li21
  wire $abc$13036$li22_li22
  wire $abc$13036$li23_li23
  wire $abc$13036$li24_li24
  wire $abc$13036$li25_li25
  wire $abc$13036$li26_li26
  wire $abc$13036$li27_li27
  wire $abc$13036$li28_li28
  wire $abc$13036$li29_li29
  wire $abc$13036$li30_li30
  wire $abc$13036$li31_li31
  wire $abc$13205$abc$8277$new_n1143_
  wire $abc$13205$abc$8277$new_n1151_
  wire $abc$13205$abc$8277$new_n1159_
  wire $abc$13205$abc$8277$new_n1167_
  wire $abc$13205$abc$8277$new_n1175_
  wire $abc$13205$abc$8277$new_n1183_
  wire $abc$13205$abc$8277$new_n1191_
  wire $abc$13205$abc$8277$new_n1199_
  wire $abc$13205$abc$8277$new_n1207_
  wire $abc$13205$abc$8277$new_n1215_
  wire $abc$13205$abc$8277$new_n1223_
  wire $abc$13205$abc$8277$new_n1231_
  wire $abc$13205$abc$8277$new_n1239_
  wire $abc$13205$abc$8277$new_n1247_
  wire $abc$13205$abc$8277$new_n1255_
  wire $abc$13205$abc$8277$new_n1263_
  wire $abc$13205$abc$8277$new_n1271_
  wire $abc$13205$abc$8277$new_n1279_
  wire $abc$13205$abc$8277$new_n1287_
  wire $abc$13205$abc$8277$new_n1295_
  wire $abc$13324$li0_li0
  wire $abc$13324$li1_li1
  wire $abc$13324$li2_li2
  wire $abc$13405$li0_li0
  wire $abc$13405$li1_li1
  wire $abc$13405$li2_li2
  wire $abc$13405$li3_li3
  wire $abc$13405$li4_li4
  wire $abc$13405$li5_li5
  wire $abc$13405$li6_li6
  wire $abc$13405$li7_li7
  wire $abc$13405$li8_li8
  wire $abc$13405$li9_li9
  wire $abc$13592$li0_li0
  wire $abc$13592$li1_li1
  wire $abc$13592$li2_li2
  wire $abc$13922$li00_li00
  wire $abc$13922$li02_li02
  wire $abc$13922$li03_li03
  wire $abc$13922$li04_li04
  wire $abc$13922$li05_li05
  wire $abc$13922$li06_li06
  wire $abc$13922$li07_li07
  wire $abc$13922$li08_li08
  wire $abc$13922$li09_li09
  wire $abc$13922$li10_li10
  wire $abc$13922$li11_li11
  wire $abc$13922$li12_li12
  wire $abc$13922$li13_li13
  wire $abc$13922$li14_li14
  wire $abc$13922$li15_li15
  wire $abc$13922$li16_li16
  wire $abc$13922$li17_li17
  wire $abc$13922$li18_li18
  wire $abc$13922$li19_li19
  wire $abc$13922$li20_li20
  wire $abc$13922$li21_li21
  wire $abc$13922$li22_li22
  wire $abc$13922$li23_li23
  wire $abc$13922$li24_li24
  wire $abc$13922$li25_li25
  wire $abc$14146$li0_li0
  wire $abc$14146$li1_li1
  wire $abc$14146$li2_li2
  wire $abc$14146$li3_li3
  wire $abc$14146$li4_li4
  wire $abc$14146$li5_li5
  wire $abc$14146$li6_li6
  wire $abc$14146$li7_li7
  wire $abc$14193$li0_li0
  wire $abc$14193$li1_li1
  wire $abc$14193$li2_li2
  wire $abc$14193$li3_li3
  wire $abc$14193$li4_li4
  wire $abc$14193$li5_li5
  wire $abc$14193$li6_li6
  wire $abc$14271$li0_li0
  wire $abc$14271$li1_li1
  wire $abc$14271$li2_li2
  wire $abc$14271$li3_li3
  wire $abc$14470$li0_li0
  wire $abc$14470$li1_li1
  wire $abc$14470$li2_li2
  wire $abc$14470$li3_li3
  wire $abc$14470$li4_li4
  wire $abc$14710$li0_li0
  wire $abc$14710$li1_li1
  wire $abc$14728$li0_li0
  wire $abc$14728$li1_li1
  wire $abc$14728$li2_li2
  wire $abc$14728$li3_li3
  wire $abc$14809$li0_li0
  wire $abc$14809$li1_li1
  wire $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
  wire $abc$14834$li0_li0
  wire $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
  wire $abc$14842$li0_li0
  wire $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
  wire $abc$14850$li0_li0
  wire $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
  wire $abc$14858$li0_li0
  wire $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
  wire $abc$14880$li0_li0
  wire $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
  wire $abc$14886$li0_li0
  wire $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
  wire $abc$14892$li0_li0
  wire $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
  wire $abc$14898$li0_li0
  wire $abc$14904$li0_li0
  wire $abc$67295$auto$rtlil.cc:2715:NotGate$41423
  wire $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4]
  wire $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  wire $abc$67295$new_new_n1179__
  wire $abc$67295$new_new_n1180__
  wire $abc$67295$new_new_n1182__
  wire $abc$67295$new_new_n1184__
  wire $abc$67295$new_new_n1186__
  wire $abc$67295$new_new_n1189__
  wire $abc$67295$new_new_n1190__
  wire $abc$67295$new_new_n1193__
  wire $abc$67295$new_new_n1194__
  wire $abc$67295$new_new_n1195__
  wire $abc$67295$new_new_n1214__
  wire $abc$67295$new_new_n1224__
  wire $abc$67295$new_new_n1225__
  wire $abc$67295$new_new_n1226__
  wire $abc$67295$new_new_n1227__
  wire $abc$67295$new_new_n1228__
  wire $abc$67295$new_new_n1229__
  wire $abc$67295$new_new_n1231__
  wire $abc$67295$new_new_n1232__
  wire $abc$67295$new_new_n1234__
  wire $abc$67295$new_new_n1239__
  wire $abc$67295$new_new_n1240__
  wire $abc$67295$new_new_n1241__
  wire $abc$67295$new_new_n1243__
  wire $abc$67295$new_new_n1244__
  wire $abc$67295$new_new_n1245__
  wire $abc$67295$new_new_n1246__
  wire $abc$67295$new_new_n1247__
  wire $abc$67295$new_new_n1248__
  wire $abc$67295$new_new_n1252__
  wire $abc$67295$new_new_n1253__
  wire $abc$67295$new_new_n1256__
  wire $abc$67295$new_new_n1260__
  wire $abc$67295$new_new_n1261__
  wire $abc$67295$new_new_n1262__
  wire $abc$67295$new_new_n1265__
  wire $abc$67295$new_new_n1266__
  wire $abc$67295$new_new_n1272__
  wire $abc$67295$new_new_n1274__
  wire $abc$67295$new_new_n1275__
  wire $abc$67295$new_new_n1276__
  wire $abc$67295$new_new_n1282__
  wire $abc$67295$new_new_n1283__
  wire $abc$67295$new_new_n1284__
  wire $abc$67295$new_new_n1285__
  wire $abc$67295$new_new_n1286__
  wire $abc$67295$new_new_n1287__
  wire $abc$67295$new_new_n1294__
  wire $abc$67295$new_new_n1296__
  wire $abc$67295$new_new_n1302__
  wire $abc$67295$new_new_n1304__
  wire $abc$67295$new_new_n1319__
  wire $abc$67295$new_new_n1321__
  wire $abc$67295$new_new_n1322__
  wire $abc$67295$new_new_n1323__
  wire $abc$67295$new_new_n1326__
  wire $abc$67295$new_new_n1334__
  wire $abc$67295$new_new_n1339__
  wire $abc$67295$new_new_n1364__
  wire $abc$67295$new_new_n1365__
  wire $abc$67295$new_new_n1371__
  wire $abc$67295$new_new_n1381__
  wire $abc$67295$new_new_n1382__
  wire $abc$67295$new_new_n1385__
  wire $abc$67295$new_new_n1386__
  wire $abc$67295$new_new_n1390__
  wire $abc$67295$new_new_n1415__
  wire $abc$67295$new_new_n1416__
  wire $abc$67295$new_new_n1425__
  wire $abc$67295$new_new_n1426__
  wire $abc$67295$new_new_n1427__
  wire $abc$67295$new_new_n1449__
  wire $abc$67295$new_new_n1450__
  wire $abc$67295$new_new_n1459__
  wire $abc$67295$new_new_n1468__
  wire $abc$67295$new_new_n1469__
  wire $abc$67295$new_new_n1470__
  wire $abc$67295$new_new_n1480__
  wire $abc$67295$new_new_n1481__
  wire $abc$67295$new_new_n1482__
  wire $abc$67295$new_new_n1486__
  wire $abc$67295$new_new_n1489__
  wire $abc$67295$new_new_n1490__
  wire $abc$67295$new_new_n1508__
  wire $abc$67295$new_new_n1509__
  wire $abc$67295$new_new_n1512__
  wire $abc$67295$new_new_n1513__
  wire $abc$67295$new_new_n1517__
  wire $abc$67295$new_new_n1518__
  wire $abc$67295$new_new_n1535__
  wire $abc$67295$new_new_n1536__
  wire $abc$67295$new_new_n1548__
  wire $abc$67295$new_new_n1549__
  wire $abc$67295$new_new_n1592__
  wire $abc$67295$new_new_n1593__
  wire $abc$67295$new_new_n1616__
  wire $abc$67295$new_new_n1617__
  wire $abc$67295$new_new_n1639__
  wire $abc$67295$new_new_n1640__
  wire $abc$67295$new_new_n1658__
  wire $abc$67295$new_new_n1659__
  wire $abc$67295$new_new_n1665__
  wire $abc$67295$new_new_n1666__
  wire $abc$67295$new_new_n1677__
  wire $abc$67295$new_new_n1678__
  wire $abc$67295$new_new_n1680__
  wire $abc$67295$new_new_n1681__
  wire $abc$67295$new_new_n1683__
  wire $abc$67295$new_new_n1684__
  wire $abc$67295$new_new_n1690__
  wire $abc$67295$new_new_n1691__
  wire $abc$67295$new_new_n1693__
  wire $abc$67295$new_new_n1694__
  wire $abc$67295$new_new_n1698__
  wire $abc$67295$new_new_n1703__
  wire $abc$67295$new_new_n1717__
  wire $abc$67295$new_new_n1734__
  wire $abc$67295$new_new_n1735__
  wire $abc$67295$new_new_n1740__
  wire $abc$67295$new_new_n1744__
  wire $abc$67295$new_new_n1745__
  wire $abc$67295$new_new_n1751__
  wire $abc$67295$new_new_n1752__
  wire $abc$67295$new_new_n1761__
  wire $abc$67295$new_new_n1762__
  wire $abc$67295$new_new_n1764__
  wire $abc$67295$new_new_n1765__
  wire $abc$67295$new_new_n1767__
  wire $abc$67295$new_new_n1768__
  wire $abc$67295$new_new_n1770__
  wire $abc$67295$new_new_n1771__
  wire $abc$67295$new_new_n1773__
  wire $abc$67295$new_new_n1774__
  wire $abc$67295$new_new_n1776__
  wire $abc$67295$new_new_n1777__
  wire $abc$67295$new_new_n1779__
  wire $abc$67295$new_new_n1780__
  wire $abc$67295$new_new_n1782__
  wire $abc$67295$new_new_n1783__
  wire $abc$67295$new_new_n1785__
  wire $abc$67295$new_new_n1786__
  wire $abc$67295$new_new_n1790__
  wire $abc$67295$new_new_n1791__
  wire $abc$67295$new_new_n1792__
  wire $abc$67295$new_new_n1793__
  wire $abc$67295$new_new_n1794__
  wire $abc$67295$new_new_n1795__
  wire $abc$67295$new_new_n1796__
  wire $abc$67295$new_new_n1797__
  wire $abc$67295$new_new_n1800__
  wire $abc$67295$new_new_n1806__
  wire $abc$67295$new_new_n1807__
  wire $abc$67295$new_new_n1809__
  wire $abc$67295$new_new_n1810__
  wire $abc$67295$new_new_n1812__
  wire $abc$67295$new_new_n1813__
  wire $abc$67295$new_new_n1832__
  wire $abc$67295$new_new_n1839__
  wire $abc$67295$new_new_n1840__
  wire $abc$67295$new_new_n1842__
  wire $abc$67295$new_new_n1843__
  wire $abc$67295$new_new_n1845__
  wire $abc$67295$new_new_n1846__
  wire $abc$67295$new_new_n1848__
  wire $abc$67295$new_new_n1849__
  wire $abc$67295$new_new_n1851__
  wire $abc$67295$new_new_n1852__
  wire $abc$67295$new_new_n1854__
  wire $abc$67295$new_new_n1855__
  wire $abc$67295$new_new_n1857__
  wire $abc$67295$new_new_n1858__
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56"
  wire $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56"
  wire $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14.20-14.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "1 2 3 4 5"
  wire width 7 $auto$alumacc.cc:485:replace_alu$1313.CO
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "1 2 3 4 5 6 7"
  wire width 10 $auto$alumacc.cc:485:replace_alu$1371.CO
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  attribute \unused_bits "3 4 5 8"
  wire width 10 $auto$alumacc.cc:485:replace_alu$1371.X
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 10 $auto$alumacc.cc:485:replace_alu$1371.Y
  wire $auto$clkbufmap.cc:266:execute$68022
  wire $auto$clkbufmap.cc:298:execute$68028
  wire $auto$clkbufmap.cc:298:execute$68031
  attribute \init 1'0
  wire $auto$ff.cc:740:flip_bits$41421
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.108-104.133|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:93.23-93.24"
  wire width 4 $flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y
  wire $iopadmap$clk_10K
  attribute \unused_bits "0"
  wire $iopadmap$clk_in
  wire $iopadmap$ff_clk
  wire $iopadmap$phy_rxclk
  wire width 4 $iopadmap$phy_rxd
  wire $iopadmap$phy_rxer
  wire $iopadmap$reset
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:65.22-65.23"
  wire width 4 $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24"
  wire width 9 $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18"
  attribute \unused_bits "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37"
  wire width 38 $techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA
  attribute \hdlname "EthernetModule_inst RxModule_inst bad_da"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:103.6-103.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire \EthernetModule_inst.RxModule_inst.bad_da
  attribute \hdlname "EthernetModule_inst RxModule_inst cycle"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:90.11-90.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 2 \EthernetModule_inst.RxModule_inst.cycle
  attribute \hdlname "EthernetModule_inst RxModule_inst delay_cnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 4 \EthernetModule_inst.RxModule_inst.delay_cnt
  attribute \hdlname "EthernetModule_inst RxModule_inst ffIDX"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.72-101.77|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 3 \EthernetModule_inst.RxModule_inst.ffIDX
  attribute \hdlname "EthernetModule_inst RxModule_inst ff_cnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 8 \EthernetModule_inst.RxModule_inst.ff_cnt
  attribute \hdlname "EthernetModule_inst RxModule_inst ff_d"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:82.11-82.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 3 \EthernetModule_inst.RxModule_inst.ff_d
  attribute \hdlname "EthernetModule_inst RxModule_inst ff_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:39.9-39.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire \EthernetModule_inst.RxModule_inst.ff_data
  attribute \hdlname "EthernetModule_inst RxModule_inst ff_idx"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 9 \EthernetModule_inst.RxModule_inst.ff_idx
  attribute \hdlname "EthernetModule_inst RxModule_inst ff_state"
  attribute \init 2'00
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 2 \EthernetModule_inst.RxModule_inst.ff_state
  attribute \hdlname "EthernetModule_inst RxModule_inst frameid"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[0]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[1]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[2]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[3]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[4]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[5]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[6]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.RxModule_inst.frameid_buf[7]
  attribute \hdlname "EthernetModule_inst RxModule_inst gap_cnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 4 \EthernetModule_inst.RxModule_inst.gap_cnt
  attribute \hdlname "EthernetModule_inst RxModule_inst gap_len_ctl"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 2 \EthernetModule_inst.RxModule_inst.gap_len_ctl
  attribute \hdlname "EthernetModule_inst RxModule_inst nibble_idx"
  attribute \init 9'000000000
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 9 \EthernetModule_inst.RxModule_inst.nibble_idx
  attribute \hdlname "EthernetModule_inst RxModule_inst queue_empty"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:104.6-104.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire \EthernetModule_inst.RxModule_inst.queue_empty
  attribute \hdlname "EthernetModule_inst RxModule_inst rxIDX"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.65-101.70|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 3 \EthernetModule_inst.RxModule_inst.rxIDX
  attribute \hdlname "EthernetModule_inst RxModule_inst rxState"
  attribute \init 3'000
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106.11-106.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 3 \EthernetModule_inst.RxModule_inst.rxState
  attribute \hdlname "EthernetModule_inst RxModule_inst rxdata_buf_reader_address"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 12 \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address
  attribute \hdlname "EthernetModule_inst RxModule_inst rxdata_buf_writer_address"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire width 12 \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address
  attribute \hdlname "EthernetModule_inst RxModule_inst start"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire \EthernetModule_inst.RxModule_inst.start
  attribute \hdlname "EthernetModule_inst RxModule_inst start_intra"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85.6-85.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire \EthernetModule_inst.RxModule_inst.start_intra
  attribute \hdlname "EthernetModule_inst RxModule_inst test1"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:47.9-47.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
  wire \EthernetModule_inst.RxModule_inst.test1
  attribute \hdlname "EthernetModule_inst TxModule_inst Enable_Crc"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:75.6-75.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.Enable_Crc
  attribute \hdlname "EthernetModule_inst TxModule_inst Initialize_Crc"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:75.18-75.32|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.Initialize_Crc
  attribute \hdlname "EthernetModule_inst TxModule_inst cycle"
  attribute \init 2'00
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:81.11-81.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 2 \EthernetModule_inst.TxModule_inst.cycle
  attribute \hdlname "EthernetModule_inst TxModule_inst ffIDX"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:82.6-82.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.ffIDX
  attribute \hdlname "EthernetModule_inst TxModule_inst ffIDX1"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:82.13-82.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.ffIDX1
  attribute \hdlname "EthernetModule_inst TxModule_inst ffIDX2"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:82.21-82.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.ffIDX2
  attribute \hdlname "EthernetModule_inst TxModule_inst ff_d"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:84.11-84.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 3 \EthernetModule_inst.TxModule_inst.ff_d
  attribute \hdlname "EthernetModule_inst TxModule_inst ff_idx"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 9 \EthernetModule_inst.TxModule_inst.ff_idx
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.TxModule_inst.frameid_buf[0]
  attribute \init 24'000000000000000000000000
  attribute \keep 1
  wire width 24 \EthernetModule_inst.TxModule_inst.frameid_buf[1]
  attribute \hdlname "EthernetModule_inst TxModule_inst nibble_idx"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 9 \EthernetModule_inst.TxModule_inst.nibble_idx
  attribute \hdlname "EthernetModule_inst TxModule_inst phy_txd"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 4 \EthernetModule_inst.TxModule_inst.phy_txd
  attribute \hdlname "EthernetModule_inst TxModule_inst phy_txen"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:59.9-59.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.phy_txen
  attribute \hdlname "EthernetModule_inst TxModule_inst preaddlt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 200 \EthernetModule_inst.TxModule_inst.preaddlt
  attribute \hdlname "EthernetModule_inst TxModule_inst reset"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.19-45.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.reset
  attribute \hdlname "EthernetModule_inst TxModule_inst txIDX"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:80.7-80.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire \EthernetModule_inst.TxModule_inst.txIDX
  attribute \keep 1
  attribute \onehot 1
  wire width 5 \EthernetModule_inst.TxModule_inst.txState
  attribute \hdlname "EthernetModule_inst TxModule_inst txcrc Crc"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \EthernetModule_inst.TxModule_inst.txcrc.Crc
  attribute \hdlname "EthernetModule_inst TxModule_inst txdata_buf_reader_address"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
  wire width 10 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address
  attribute \hdlname "EthernetModule_inst clk_10K"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22"
  wire \EthernetModule_inst.clk_10K
  attribute \hdlname "EthernetModule_inst initModule_inst init_cnt"
  attribute \init 7'0000000
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103"
  wire width 7 \EthernetModule_inst.initModule_inst.init_cnt
  attribute \hdlname "EthernetModule_inst initModule_inst phy_reset"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103"
  wire \EthernetModule_inst.initModule_inst.phy_reset
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15"
  wire input 19 \clk_10K
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21"
  wire input 2 \clk_in
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23"
  wire input 20 \ff_clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26"
  wire inout 12 \phy_col
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58"
  wire inout 14 \phy_crs
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49"
  wire inout 13 \phy_linksts
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18"
  wire output 11 \phy_reset
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17"
  wire input 5 \phy_rxclk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20"
  wire width 4 input 3 \phy_rxd
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36"
  wire inout 4 \phy_rxen
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27"
  wire input 6 \phy_rxer
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17"
  wire inout 9 \phy_txclk
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21"
  wire width 4 output 7 \phy_txd
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27"
  wire output 8 \phy_txen
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17"
  wire output 10 \phy_txer
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13"
  wire input 1 \reset
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25"
  wire output 15 \test1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32"
  wire output 16 \test2
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39"
  wire output 17 \test3
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46"
  wire output 18 \test4
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11733
    connect \C \phy_txclk
    connect \D $abc$11732$li000_li000
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11734
    connect \C \phy_txclk
    connect \D $abc$11732$li001_li001
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11735
    connect \C \phy_txclk
    connect \D $abc$11732$li002_li002
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11736
    connect \C \phy_txclk
    connect \D $abc$11732$li003_li003
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11737
    connect \C \phy_txclk
    connect \D $abc$11732$li004_li004
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11738
    connect \C \phy_txclk
    connect \D $abc$11732$li005_li005
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11739
    connect \C \phy_txclk
    connect \D $abc$11732$li006_li006
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11740
    connect \C \phy_txclk
    connect \D $abc$11732$li007_li007
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11741
    connect \C \phy_txclk
    connect \D $abc$11732$li008_li008
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11742
    connect \C \phy_txclk
    connect \D $abc$11732$li009_li009
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11743
    connect \C \phy_txclk
    connect \D $abc$11732$li010_li010
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11744
    connect \C \phy_txclk
    connect \D $abc$11732$li011_li011
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11745
    connect \C \phy_txclk
    connect \D $abc$11732$li012_li012
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11746
    connect \C \phy_txclk
    connect \D $abc$11732$li013_li013
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11747
    connect \C \phy_txclk
    connect \D $abc$11732$li014_li014
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11748
    connect \C \phy_txclk
    connect \D $abc$11732$li015_li015
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11749
    connect \C \phy_txclk
    connect \D $abc$11732$li016_li016
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11750
    connect \C \phy_txclk
    connect \D $abc$11732$li017_li017
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11751
    connect \C \phy_txclk
    connect \D $abc$11732$li018_li018
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11752
    connect \C \phy_txclk
    connect \D $abc$11732$li019_li019
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11753
    connect \C \phy_txclk
    connect \D $abc$11732$li020_li020
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11754
    connect \C \phy_txclk
    connect \D $abc$11732$li021_li021
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11755
    connect \C \phy_txclk
    connect \D $abc$11732$li022_li022
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11756
    connect \C \phy_txclk
    connect \D $abc$11732$li023_li023
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11757
    connect \C \phy_txclk
    connect \D $abc$11732$li024_li024
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11758
    connect \C \phy_txclk
    connect \D $abc$11732$li025_li025
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11759
    connect \C \phy_txclk
    connect \D $abc$11732$li026_li026
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11760
    connect \C \phy_txclk
    connect \D $abc$11732$li027_li027
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11761
    connect \C \phy_txclk
    connect \D $abc$11732$li028_li028
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11762
    connect \C \phy_txclk
    connect \D $abc$11732$li029_li029
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11763
    connect \C \phy_txclk
    connect \D $abc$11732$li030_li030
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11764
    connect \C \phy_txclk
    connect \D $abc$11732$li031_li031
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11765
    connect \C \phy_txclk
    connect \D $abc$11732$li032_li032
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [32]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11766
    connect \C \phy_txclk
    connect \D $abc$11732$li033_li033
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [33]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11767
    connect \C \phy_txclk
    connect \D $abc$11732$li034_li034
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [34]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11768
    connect \C \phy_txclk
    connect \D $abc$11732$li035_li035
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [35]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11769
    connect \C \phy_txclk
    connect \D $abc$11732$li036_li036
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [36]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11770
    connect \C \phy_txclk
    connect \D $abc$11732$li037_li037
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [37]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11771
    connect \C \phy_txclk
    connect \D $abc$11732$li038_li038
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [38]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11772
    connect \C \phy_txclk
    connect \D $abc$11732$li039_li039
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [39]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11773
    connect \C \phy_txclk
    connect \D $abc$11732$li040_li040
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [40]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11774
    connect \C \phy_txclk
    connect \D $abc$11732$li041_li041
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [41]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11775
    connect \C \phy_txclk
    connect \D $abc$11732$li042_li042
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [42]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11776
    connect \C \phy_txclk
    connect \D $abc$11732$li043_li043
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [43]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11777
    connect \C \phy_txclk
    connect \D $abc$11732$li044_li044
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [44]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11778
    connect \C \phy_txclk
    connect \D $abc$11732$li045_li045
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [45]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11779
    connect \C \phy_txclk
    connect \D $abc$11732$li046_li046
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [46]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11780
    connect \C \phy_txclk
    connect \D $abc$11732$li047_li047
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [47]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11781
    connect \C \phy_txclk
    connect \D $abc$11732$li048_li048
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [48]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11782
    connect \C \phy_txclk
    connect \D $abc$11732$li049_li049
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [49]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11783
    connect \C \phy_txclk
    connect \D $abc$11732$li050_li050
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [50]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11784
    connect \C \phy_txclk
    connect \D $abc$11732$li051_li051
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [51]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11785
    connect \C \phy_txclk
    connect \D $abc$11732$li052_li052
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [52]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11786
    connect \C \phy_txclk
    connect \D $abc$11732$li053_li053
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [53]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11787
    connect \C \phy_txclk
    connect \D $abc$11732$li054_li054
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [54]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11788
    connect \C \phy_txclk
    connect \D $abc$11732$li055_li055
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [55]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11789
    connect \C \phy_txclk
    connect \D $abc$11732$li056_li056
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [56]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11790
    connect \C \phy_txclk
    connect \D $abc$11732$li057_li057
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [57]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11791
    connect \C \phy_txclk
    connect \D $abc$11732$li058_li058
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [58]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11792
    connect \C \phy_txclk
    connect \D $abc$11732$li059_li059
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [59]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11793
    connect \C \phy_txclk
    connect \D $abc$11732$li060_li060
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [60]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11794
    connect \C \phy_txclk
    connect \D $abc$11732$li061_li061
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [61]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11795
    connect \C \phy_txclk
    connect \D $abc$11732$li062_li062
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [62]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11796
    connect \C \phy_txclk
    connect \D $abc$11732$li063_li063
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [63]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11797
    connect \C \phy_txclk
    connect \D $abc$11732$li064_li064
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [64]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11798
    connect \C \phy_txclk
    connect \D $abc$11732$li065_li065
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [65]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11799
    connect \C \phy_txclk
    connect \D $abc$11732$li066_li066
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [66]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11800
    connect \C \phy_txclk
    connect \D $abc$11732$li067_li067
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [67]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11801
    connect \C \phy_txclk
    connect \D $abc$11732$li068_li068
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [68]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11802
    connect \C \phy_txclk
    connect \D $abc$11732$li069_li069
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [69]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11803
    connect \C \phy_txclk
    connect \D $abc$11732$li070_li070
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [70]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11804
    connect \C \phy_txclk
    connect \D $abc$11732$li071_li071
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [71]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11805
    connect \C \phy_txclk
    connect \D $abc$11732$li072_li072
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [72]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11806
    connect \C \phy_txclk
    connect \D $abc$11732$li073_li073
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [73]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11807
    connect \C \phy_txclk
    connect \D $abc$11732$li074_li074
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [74]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11808
    connect \C \phy_txclk
    connect \D $abc$11732$li075_li075
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [75]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11809
    connect \C \phy_txclk
    connect \D $abc$11732$li076_li076
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [76]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11810
    connect \C \phy_txclk
    connect \D $abc$11732$li077_li077
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [77]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11811
    connect \C \phy_txclk
    connect \D $abc$11732$li078_li078
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [78]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11812
    connect \C \phy_txclk
    connect \D $abc$11732$li079_li079
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [79]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11813
    connect \C \phy_txclk
    connect \D $abc$11732$li080_li080
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [80]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11814
    connect \C \phy_txclk
    connect \D $abc$11732$li081_li081
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [81]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11815
    connect \C \phy_txclk
    connect \D $abc$11732$li082_li082
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [82]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11816
    connect \C \phy_txclk
    connect \D $abc$11732$li083_li083
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [83]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11817
    connect \C \phy_txclk
    connect \D $abc$11732$li084_li084
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [84]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11818
    connect \C \phy_txclk
    connect \D $abc$11732$li085_li085
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [85]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11819
    connect \C \phy_txclk
    connect \D $abc$11732$li086_li086
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [86]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11820
    connect \C \phy_txclk
    connect \D $abc$11732$li087_li087
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [87]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11821
    connect \C \phy_txclk
    connect \D $abc$11732$li088_li088
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [88]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11822
    connect \C \phy_txclk
    connect \D $abc$11732$li089_li089
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [89]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11823
    connect \C \phy_txclk
    connect \D $abc$11732$li090_li090
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [90]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11824
    connect \C \phy_txclk
    connect \D $abc$11732$li091_li091
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [91]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11825
    connect \C \phy_txclk
    connect \D $abc$11732$li092_li092
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [92]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11826
    connect \C \phy_txclk
    connect \D $abc$11732$li093_li093
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [93]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11827
    connect \C \phy_txclk
    connect \D $abc$11732$li094_li094
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [94]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11828
    connect \C \phy_txclk
    connect \D $abc$11732$li095_li095
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [95]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11829
    connect \C \phy_txclk
    connect \D $abc$11732$li096_li096
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [96]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11830
    connect \C \phy_txclk
    connect \D $abc$11732$li097_li097
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [97]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11831
    connect \C \phy_txclk
    connect \D $abc$11732$li098_li098
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [98]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11832
    connect \C \phy_txclk
    connect \D $abc$11732$li099_li099
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [99]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11833
    connect \C \phy_txclk
    connect \D $abc$11732$li100_li100
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [100]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11834
    connect \C \phy_txclk
    connect \D $abc$11732$li101_li101
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [101]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11835
    connect \C \phy_txclk
    connect \D $abc$11732$li102_li102
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [102]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11836
    connect \C \phy_txclk
    connect \D $abc$11732$li103_li103
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [103]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11837
    connect \C \phy_txclk
    connect \D $abc$11732$li104_li104
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [104]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11838
    connect \C \phy_txclk
    connect \D $abc$11732$li105_li105
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [105]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11839
    connect \C \phy_txclk
    connect \D $abc$11732$li106_li106
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [106]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11840
    connect \C \phy_txclk
    connect \D $abc$11732$li107_li107
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [107]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11841
    connect \C \phy_txclk
    connect \D $abc$11732$li108_li108
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [108]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11842
    connect \C \phy_txclk
    connect \D $abc$11732$li109_li109
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [109]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11843
    connect \C \phy_txclk
    connect \D $abc$11732$li110_li110
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [110]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11844
    connect \C \phy_txclk
    connect \D $abc$11732$li111_li111
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [111]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11845
    connect \C \phy_txclk
    connect \D $abc$11732$li112_li112
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [112]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11846
    connect \C \phy_txclk
    connect \D $abc$11732$li113_li113
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [113]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11847
    connect \C \phy_txclk
    connect \D $abc$11732$li114_li114
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [114]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11848
    connect \C \phy_txclk
    connect \D $abc$11732$li115_li115
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [115]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11849
    connect \C \phy_txclk
    connect \D $abc$11732$li116_li116
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [116]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11850
    connect \C \phy_txclk
    connect \D $abc$11732$li117_li117
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [117]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11851
    connect \C \phy_txclk
    connect \D $abc$11732$li118_li118
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [118]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11852
    connect \C \phy_txclk
    connect \D $abc$11732$li119_li119
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [119]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11853
    connect \C \phy_txclk
    connect \D $abc$11732$li120_li120
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [120]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11854
    connect \C \phy_txclk
    connect \D $abc$11732$li121_li121
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [121]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11855
    connect \C \phy_txclk
    connect \D $abc$11732$li122_li122
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [122]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11856
    connect \C \phy_txclk
    connect \D $abc$11732$li123_li123
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [123]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11857
    connect \C \phy_txclk
    connect \D $abc$11732$li124_li124
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [124]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11858
    connect \C \phy_txclk
    connect \D $abc$11732$li125_li125
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [125]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11859
    connect \C \phy_txclk
    connect \D $abc$11732$li126_li126
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [126]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11860
    connect \C \phy_txclk
    connect \D $abc$11732$li127_li127
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [127]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11861
    connect \C \phy_txclk
    connect \D $abc$11732$li128_li128
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [128]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11862
    connect \C \phy_txclk
    connect \D $abc$11732$li129_li129
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [129]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11863
    connect \C \phy_txclk
    connect \D $abc$11732$li130_li130
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [130]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11864
    connect \C \phy_txclk
    connect \D $abc$11732$li131_li131
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [131]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11865
    connect \C \phy_txclk
    connect \D $abc$11732$li132_li132
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [132]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11866
    connect \C \phy_txclk
    connect \D $abc$11732$li133_li133
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [133]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11867
    connect \C \phy_txclk
    connect \D $abc$11732$li134_li134
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [134]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11868
    connect \C \phy_txclk
    connect \D $abc$11732$li135_li135
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [135]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11869
    connect \C \phy_txclk
    connect \D $abc$11732$li136_li136
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [136]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11870
    connect \C \phy_txclk
    connect \D $abc$11732$li137_li137
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [137]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11871
    connect \C \phy_txclk
    connect \D $abc$11732$li138_li138
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [138]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11872
    connect \C \phy_txclk
    connect \D $abc$11732$li139_li139
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [139]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11873
    connect \C \phy_txclk
    connect \D $abc$11732$li140_li140
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [140]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11874
    connect \C \phy_txclk
    connect \D $abc$11732$li141_li141
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [141]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11875
    connect \C \phy_txclk
    connect \D $abc$11732$li142_li142
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [142]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11876
    connect \C \phy_txclk
    connect \D $abc$11732$li143_li143
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [143]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11877
    connect \C \phy_txclk
    connect \D $abc$11732$li144_li144
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [144]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11878
    connect \C \phy_txclk
    connect \D $abc$11732$li145_li145
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [145]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11879
    connect \C \phy_txclk
    connect \D $abc$11732$li146_li146
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [146]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11880
    connect \C \phy_txclk
    connect \D $abc$11732$li147_li147
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [147]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11881
    connect \C \phy_txclk
    connect \D $abc$11732$li148_li148
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [148]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11882
    connect \C \phy_txclk
    connect \D $abc$11732$li149_li149
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [149]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11883
    connect \C \phy_txclk
    connect \D $abc$11732$li150_li150
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [150]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11884
    connect \C \phy_txclk
    connect \D $abc$11732$li151_li151
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [151]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11885
    connect \C \phy_txclk
    connect \D $abc$11732$li152_li152
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [152]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11886
    connect \C \phy_txclk
    connect \D $abc$11732$li153_li153
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [153]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11887
    connect \C \phy_txclk
    connect \D $abc$11732$li154_li154
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [154]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11888
    connect \C \phy_txclk
    connect \D $abc$11732$li155_li155
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [155]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11889
    connect \C \phy_txclk
    connect \D $abc$11732$li156_li156
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [156]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11890
    connect \C \phy_txclk
    connect \D $abc$11732$li157_li157
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [157]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11891
    connect \C \phy_txclk
    connect \D $abc$11732$li158_li158
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [158]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11892
    connect \C \phy_txclk
    connect \D $abc$11732$li159_li159
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [159]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11893
    connect \C \phy_txclk
    connect \D $abc$11732$li160_li160
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [160]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11894
    connect \C \phy_txclk
    connect \D $abc$11732$li161_li161
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [161]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11895
    connect \C \phy_txclk
    connect \D $abc$11732$li162_li162
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [162]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11896
    connect \C \phy_txclk
    connect \D $abc$11732$li163_li163
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [163]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11897
    connect \C \phy_txclk
    connect \D $abc$11732$li164_li164
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [164]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11898
    connect \C \phy_txclk
    connect \D $abc$11732$li165_li165
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [165]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11899
    connect \C \phy_txclk
    connect \D $abc$11732$li166_li166
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [166]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11900
    connect \C \phy_txclk
    connect \D $abc$11732$li167_li167
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [167]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11901
    connect \C \phy_txclk
    connect \D $abc$11732$li168_li168
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [168]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11902
    connect \C \phy_txclk
    connect \D $abc$11732$li169_li169
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [169]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11903
    connect \C \phy_txclk
    connect \D $abc$11732$li170_li170
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [170]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11904
    connect \C \phy_txclk
    connect \D $abc$11732$li171_li171
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [171]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11905
    connect \C \phy_txclk
    connect \D $abc$11732$li172_li172
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [172]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11906
    connect \C \phy_txclk
    connect \D $abc$11732$li173_li173
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [173]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11907
    connect \C \phy_txclk
    connect \D $abc$11732$li174_li174
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [174]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11908
    connect \C \phy_txclk
    connect \D $abc$11732$li175_li175
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [175]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11909
    connect \C \phy_txclk
    connect \D $abc$11732$li176_li176
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [176]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11910
    connect \C \phy_txclk
    connect \D $abc$11732$li177_li177
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [177]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11911
    connect \C \phy_txclk
    connect \D $abc$11732$li178_li178
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [178]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11912
    connect \C \phy_txclk
    connect \D $abc$11732$li179_li179
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [179]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11913
    connect \C \phy_txclk
    connect \D $abc$11732$li180_li180
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [180]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11914
    connect \C \phy_txclk
    connect \D $abc$11732$li181_li181
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [181]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11915
    connect \C \phy_txclk
    connect \D $abc$11732$li182_li182
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [182]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11916
    connect \C \phy_txclk
    connect \D $abc$11732$li183_li183
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [183]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11917
    connect \C \phy_txclk
    connect \D $abc$11732$li184_li184
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [184]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11918
    connect \C \phy_txclk
    connect \D $abc$11732$li185_li185
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [185]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11919
    connect \C \phy_txclk
    connect \D $abc$11732$li186_li186
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [186]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11920
    connect \C \phy_txclk
    connect \D $abc$11732$li187_li187
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [187]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11921
    connect \C \phy_txclk
    connect \D $abc$11732$li188_li188
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [188]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11922
    connect \C \phy_txclk
    connect \D $abc$11732$li189_li189
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [189]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11923
    connect \C \phy_txclk
    connect \D $abc$11732$li190_li190
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [190]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11924
    connect \C \phy_txclk
    connect \D $abc$11732$li191_li191
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [191]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11925
    connect \C \phy_txclk
    connect \D $abc$11732$li192_li192
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [192]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11926
    connect \C \phy_txclk
    connect \D $abc$11732$li193_li193
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [193]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11927
    connect \C \phy_txclk
    connect \D $abc$11732$li194_li194
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [194]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$11732$auto$blifparse.cc:377:parse_blif$11928
    connect \C \phy_txclk
    connect \D $abc$11732$li195_li195
    connect \E $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [195]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12327
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li00_li00
    connect \E 1'1
    connect \Q $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12328
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li01_li01
    connect \E 1'1
    connect \Q $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12329
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li02_li02
    connect \E 1'1
    connect \Q $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12330
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li03_li03
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12331
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li04_li04
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12332
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li05_li05
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12333
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li06_li06
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12334
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li07_li07
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12335
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li08_li08
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12336
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li09_li09
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12337
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li10_li10
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12338
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li11_li11
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12339
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li12_li12
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12340
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li13_li13
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12341
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li14_li14
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12342
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li15_li15
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12343
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li16_li16
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12344
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li17_li17
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12345
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li18_li18
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12346
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li19_li19
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12347
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li20_li20
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12348
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li21_li21
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12349
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li22_li22
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12350
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li23_li23
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12351
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li24_li24
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12352
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li25_li25
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12353
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li26_li26
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12354
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li27_li27
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12355
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li28_li28
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12356
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li29_li29
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12357
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li30_li30
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12358
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li31_li31
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12359
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li32_li32
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12360
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li33_li33
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12361
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li34_li34
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$12326$auto$blifparse.cc:377:parse_blif$12362
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$12326$li35_li35
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.nibble_idx [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12683
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li00_li00
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12684
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li01_li01
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12685
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li02_li02
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12686
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li03_li03
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12687
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li04_li04
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12688
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li05_li05
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12689
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li06_li06
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12690
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li07_li07
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12691
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li08_li08
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.ff_idx [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12692
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li09_li09
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12693
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li10_li10
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12694
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li11_li11
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12695
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li12_li12
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12696
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li13_li13
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12697
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li14_li14
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12698
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li15_li15
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12699
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li16_li16
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12700
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li17_li17
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12701
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li18_li18
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12702
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li19_li19
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$12682$auto$blifparse.cc:377:parse_blif$12703
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$12682$li20_li20
    connect \E $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
    connect \Q \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12874
    connect \C \phy_txclk
    connect \D $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.Enable_Crc
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12875
    connect \C \phy_txclk
    connect \D $abc$12873$li01_li01
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.Initialize_Crc
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12876
    connect \C \phy_txclk
    connect \D \EthernetModule_inst.TxModule_inst.ffIDX
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.ffIDX1
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12877
    connect \C \phy_txclk
    connect \D \EthernetModule_inst.TxModule_inst.ffIDX1
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.ffIDX2
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12878
    connect \C \phy_txclk
    connect \D $abc$12873$li04_li04
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12879
    connect \C \phy_txclk
    connect \D $abc$12873$li05_li05
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12880
    connect \C \phy_txclk
    connect \D $abc$12873$li06_li06
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12881
    connect \C \phy_txclk
    connect \D $abc$12873$li07_li07
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12882
    connect \C \phy_txclk
    connect \D $abc$12873$li08_li08
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12883
    connect \C \phy_txclk
    connect \D $abc$12873$li09_li09
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12884
    connect \C \phy_txclk
    connect \D $abc$12873$li10_li10
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12885
    connect \C \phy_txclk
    connect \D $abc$12873$li11_li11
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12886
    connect \C \phy_txclk
    connect \D $abc$12873$li12_li12
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.nibble_idx [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12887
    connect \C \phy_txclk
    connect \D $abc$12873$li13_li13
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.phy_txen
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12888
    connect \C \phy_txclk
    connect \D $abc$12873$li14_li14
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.txState [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12889
    connect \C \phy_txclk
    connect \D $abc$12873$li15_li15
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.txState [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12890
    connect \C \phy_txclk
    connect \D $abc$12873$li16_li16
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.txState [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12891
    connect \C \phy_txclk
    connect \D $abc$12873$li17_li17
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.txState [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$12873$auto$blifparse.cc:377:parse_blif$12892
    connect \C \phy_txclk
    connect \D $abc$12873$li18_li18
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.txState [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13037
    connect \C \phy_txclk
    connect \D $abc$13036$li00_li00
    connect \E 1'1
    connect \Q $abc$10576$lo00
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13038
    connect \C \phy_txclk
    connect \D $abc$13036$li01_li01
    connect \E 1'1
    connect \Q $abc$10576$lo01
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13039
    connect \C \phy_txclk
    connect \D $abc$13036$li02_li02
    connect \E 1'1
    connect \Q $abc$10576$lo02
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13040
    connect \C \phy_txclk
    connect \D $abc$13036$li03_li03
    connect \E 1'1
    connect \Q $abc$10576$lo03
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13041
    connect \C \phy_txclk
    connect \D $abc$13036$li04_li04
    connect \E 1'1
    connect \Q $abc$10576$lo04
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13042
    connect \C \phy_txclk
    connect \D $abc$13036$li05_li05
    connect \E 1'1
    connect \Q $abc$10576$lo05
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13043
    connect \C \phy_txclk
    connect \D $abc$13036$li06_li06
    connect \E 1'1
    connect \Q $abc$10576$lo06
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13044
    connect \C \phy_txclk
    connect \D $abc$13036$li07_li07
    connect \E 1'1
    connect \Q $abc$10576$lo07
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13045
    connect \C \phy_txclk
    connect \D $abc$13036$li08_li08
    connect \E 1'1
    connect \Q $abc$10576$lo08
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13046
    connect \C \phy_txclk
    connect \D $abc$13036$li09_li09
    connect \E 1'1
    connect \Q $abc$10576$lo09
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13047
    connect \C \phy_txclk
    connect \D $abc$13036$li10_li10
    connect \E 1'1
    connect \Q $abc$10576$lo10
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13048
    connect \C \phy_txclk
    connect \D $abc$13036$li11_li11
    connect \E 1'1
    connect \Q $abc$10576$lo11
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13049
    connect \C \phy_txclk
    connect \D $abc$13036$li12_li12
    connect \E 1'1
    connect \Q $abc$10576$lo12
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13050
    connect \C \phy_txclk
    connect \D $abc$13036$li13_li13
    connect \E 1'1
    connect \Q $abc$10576$lo13
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13051
    connect \C \phy_txclk
    connect \D $abc$13036$li14_li14
    connect \E 1'1
    connect \Q $abc$10576$lo14
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13052
    connect \C \phy_txclk
    connect \D $abc$13036$li15_li15
    connect \E 1'1
    connect \Q $abc$10576$lo15
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13053
    connect \C \phy_txclk
    connect \D $abc$13036$li16_li16
    connect \E 1'1
    connect \Q $abc$10576$lo16
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13054
    connect \C \phy_txclk
    connect \D $abc$13036$li17_li17
    connect \E 1'1
    connect \Q $abc$10576$lo17
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13055
    connect \C \phy_txclk
    connect \D $abc$13036$li18_li18
    connect \E 1'1
    connect \Q $abc$10576$lo18
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13056
    connect \C \phy_txclk
    connect \D $abc$13036$li19_li19
    connect \E 1'1
    connect \Q $abc$10576$lo19
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13057
    connect \C \phy_txclk
    connect \D $abc$13036$li20_li20
    connect \E 1'1
    connect \Q $abc$10576$lo20
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13058
    connect \C \phy_txclk
    connect \D $abc$13036$li21_li21
    connect \E 1'1
    connect \Q $abc$10576$lo21
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13059
    connect \C \phy_txclk
    connect \D $abc$13036$li22_li22
    connect \E 1'1
    connect \Q $abc$10576$lo22
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13060
    connect \C \phy_txclk
    connect \D $abc$13036$li23_li23
    connect \E 1'1
    connect \Q $abc$10576$lo23
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13061
    connect \C \phy_txclk
    connect \D $abc$13036$li24_li24
    connect \E 1'1
    connect \Q $abc$10576$lo24
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13062
    connect \C \phy_txclk
    connect \D $abc$13036$li25_li25
    connect \E 1'1
    connect \Q $abc$10576$lo25
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13063
    connect \C \phy_txclk
    connect \D $abc$13036$li26_li26
    connect \E 1'1
    connect \Q $abc$10576$lo26
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13064
    connect \C \phy_txclk
    connect \D $abc$13036$li27_li27
    connect \E 1'1
    connect \Q $abc$10576$lo27
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13065
    connect \C \phy_txclk
    connect \D $abc$13036$li28_li28
    connect \E 1'1
    connect \Q $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13066
    connect \C \phy_txclk
    connect \D $abc$13036$li29_li29
    connect \E 1'1
    connect \Q $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13067
    connect \C \phy_txclk
    connect \D $abc$13036$li30_li30
    connect \E 1'1
    connect \Q $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$13036$auto$blifparse.cc:377:parse_blif$13068
    connect \C \phy_txclk
    connect \D $abc$13036$li31_li31
    connect \E 1'1
    connect \Q $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y
    connect \R $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13206
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13207
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13208
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13209
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13210
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13211
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13212
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13213
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13214
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13215
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13216
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13217
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13218
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13219
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13220
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13221
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13222
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13223
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13224
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13205$auto$blifparse.cc:377:parse_blif$13225
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1505_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13324$auto$blifparse.cc:377:parse_blif$13325
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13324$li0_li0
    connect \E $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
    connect \Q \EthernetModule_inst.RxModule_inst.ffIDX [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13324$auto$blifparse.cc:377:parse_blif$13326
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13324$li1_li1
    connect \E $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
    connect \Q \EthernetModule_inst.RxModule_inst.ffIDX [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13324$auto$blifparse.cc:377:parse_blif$13327
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13324$li2_li2
    connect \E $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
    connect \Q \EthernetModule_inst.RxModule_inst.ffIDX [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13406
    connect \C \phy_txclk
    connect \D $abc$13405$li0_li0
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13407
    connect \C \phy_txclk
    connect \D $abc$13405$li1_li1
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13408
    connect \C \phy_txclk
    connect \D $abc$13405$li2_li2
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13409
    connect \C \phy_txclk
    connect \D $abc$13405$li3_li3
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13410
    connect \C \phy_txclk
    connect \D $abc$13405$li4_li4
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13411
    connect \C \phy_txclk
    connect \D $abc$13405$li5_li5
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13412
    connect \C \phy_txclk
    connect \D $abc$13405$li6_li6
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13413
    connect \C \phy_txclk
    connect \D $abc$13405$li7_li7
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13414
    connect \C \phy_txclk
    connect \D $abc$13405$li8_li8
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$13405$auto$blifparse.cc:377:parse_blif$13415
    connect \C \phy_txclk
    connect \D $abc$13405$li9_li9
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
    connect \Q \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13494
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13495
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13496
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13497
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13498
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13499
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13500
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13501
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13502
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13503
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13504
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13505
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13506
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13507
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13508
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13509
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13510
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13511
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13512
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13493$auto$blifparse.cc:377:parse_blif$13513
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1439_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$13592$auto$blifparse.cc:377:parse_blif$13593
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13592$li0_li0
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.rxState [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$13592$auto$blifparse.cc:377:parse_blif$13594
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13592$li1_li1
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.rxState [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$13592$auto$blifparse.cc:377:parse_blif$13595
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13592$li2_li2
    connect \E 1'1
    connect \Q \EthernetModule_inst.RxModule_inst.rxState [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13651
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13652
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13653
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13654
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13655
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13656
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13657
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13658
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13659
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13660
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13661
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13662
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13663
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13664
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13665
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13666
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13667
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13668
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13669
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13650$auto$blifparse.cc:377:parse_blif$13670
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1374_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13749
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13750
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13751
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13752
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13753
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13754
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13755
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13756
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13757
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13758
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13759
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13760
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13761
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13762
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13763
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13764
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13765
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13766
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13767
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13748$auto$blifparse.cc:377:parse_blif$13768
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1310_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13847
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li0_li0
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13848
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li1_li1
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13849
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li2_li2
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13850
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li3_li3
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13851
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li4_li4
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13852
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li5_li5
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13853
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li6_li6
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13854
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li7_li7
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$13846$auto$blifparse.cc:377:parse_blif$13855
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10228$li8_li8
    connect \E $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
    connect \Q \EthernetModule_inst.TxModule_inst.ff_idx [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13923
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li00_li00
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.ff_d [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13924
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10997$flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y[1]
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.ff_d [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13925
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li02_li02
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13926
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li03_li03
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13927
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li04_li04
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13928
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li05_li05
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13929
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li06_li06
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13930
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li07_li07
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13931
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li08_li08
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13932
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li09_li09
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13933
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li10_li10
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13934
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li11_li11
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13935
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li12_li12
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13936
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li13_li13
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13937
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li14_li14
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13938
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li15_li15
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13939
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li16_li16
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13940
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li17_li17
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13941
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li18_li18
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13942
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li19_li19
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13943
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li20_li20
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13944
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li21_li21
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13945
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li22_li22
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13946
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li23_li23
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13947
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li24_li24
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67"
  cell \DFFNRE $abc$13922$auto$blifparse.cc:377:parse_blif$13948
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$13922$li25_li25
    connect \E $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \Q \EthernetModule_inst.RxModule_inst.frameid [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14003
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [0]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14004
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [1]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14005
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [2]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14006
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [3]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14007
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [4]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14008
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [5]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14009
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [6]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14010
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [7]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14011
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [8]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14012
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [9]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14013
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [10]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14014
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [11]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14015
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [12]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14016
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [13]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14017
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [14]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14018
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [15]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14019
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [16]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14020
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [17]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14021
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [18]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14022
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [19]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14023
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [20]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14024
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [21]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14025
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [22]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14002$auto$blifparse.cc:377:parse_blif$14026
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [23]
    connect \E $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14100$auto$blifparse.cc:377:parse_blif$14101
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0]
    connect \E $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
    connect \Q \EthernetModule_inst.RxModule_inst.bad_da
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14147
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li0_li0
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14148
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li1_li1
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14149
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li2_li2
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14150
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li3_li3
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14151
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li4_li4
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14152
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li5_li5
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14153
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li6_li6
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14146$auto$blifparse.cc:377:parse_blif$14154
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14146$li7_li7
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_cnt [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14194
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li0_li0
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [0]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14195
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li1_li1
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [1]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14196
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li2_li2
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [2]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14197
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li3_li3
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [3]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14198
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li4_li4
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [4]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14199
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li5_li5
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [5]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14193$auto$blifparse.cc:377:parse_blif$14200
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$14193$li6_li6
    connect \E $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.initModule_inst.init_cnt [6]
    connect \R $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14234$auto$blifparse.cc:377:parse_blif$14235
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $iopadmap$phy_rxd [0]
    connect \E $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4]
    connect \Q \EthernetModule_inst.RxModule_inst.rxIDX [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14234$auto$blifparse.cc:377:parse_blif$14236
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $iopadmap$phy_rxd [1]
    connect \E $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4]
    connect \Q \EthernetModule_inst.RxModule_inst.rxIDX [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14234$auto$blifparse.cc:377:parse_blif$14237
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $iopadmap$phy_rxd [2]
    connect \E $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4]
    connect \Q \EthernetModule_inst.RxModule_inst.rxIDX [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14271$auto$blifparse.cc:377:parse_blif$14272
    connect \C \phy_txclk
    connect \D $abc$14271$li0_li0
    connect \E $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
    connect \Q \EthernetModule_inst.TxModule_inst.phy_txd [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14271$auto$blifparse.cc:377:parse_blif$14273
    connect \C \phy_txclk
    connect \D $abc$14271$li1_li1
    connect \E $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
    connect \Q \EthernetModule_inst.TxModule_inst.phy_txd [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14271$auto$blifparse.cc:377:parse_blif$14274
    connect \C \phy_txclk
    connect \D $abc$14271$li2_li2
    connect \E $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
    connect \Q \EthernetModule_inst.TxModule_inst.phy_txd [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14271$auto$blifparse.cc:377:parse_blif$14275
    connect \C \phy_txclk
    connect \D $abc$14271$li3_li3
    connect \E $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
    connect \Q \EthernetModule_inst.TxModule_inst.phy_txd [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14302$auto$blifparse.cc:377:parse_blif$14303
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$11168$auto$rtlil.cc:2613:Mux$1501
    connect \E $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
    connect \Q \EthernetModule_inst.RxModule_inst.start
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14332
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [0]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14333
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [1]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14334
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [2]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14335
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [3]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14336
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [4]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14337
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [5]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14338
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [6]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14339
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [7]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14340
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [8]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14341
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [9]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14342
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [10]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14343
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [11]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14344
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [12]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14345
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [13]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14346
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [14]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14347
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [15]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14348
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [16]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14349
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [17]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14350
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [18]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14351
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [19]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14352
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [20]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14353
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [21]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14354
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [22]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66"
  cell \DFFRE $abc$14331$auto$blifparse.cc:377:parse_blif$14355
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.frameid [23]
    connect \E $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
    connect \Q \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14406
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14407
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14408
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14409
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14410
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14411
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14412
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14413
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14414
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14415
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14416
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14417
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14418
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14419
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14420
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14421
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14422
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14423
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14424
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14405$auto$blifparse.cc:377:parse_blif$14425
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1136_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14470$auto$blifparse.cc:377:parse_blif$14471
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14470$li0_li0
    connect \E $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
    connect \Q \EthernetModule_inst.RxModule_inst.ff_data
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14470$auto$blifparse.cc:377:parse_blif$14472
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14470$li1_li1
    connect \E $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
    connect \Q \EthernetModule_inst.RxModule_inst.gap_cnt [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14470$auto$blifparse.cc:377:parse_blif$14473
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14470$li2_li2
    connect \E $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
    connect \Q \EthernetModule_inst.RxModule_inst.gap_cnt [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14470$auto$blifparse.cc:377:parse_blif$14474
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14470$li3_li3
    connect \E $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
    connect \Q \EthernetModule_inst.RxModule_inst.gap_cnt [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14470$auto$blifparse.cc:377:parse_blif$14475
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14470$li4_li4
    connect \E $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
    connect \Q \EthernetModule_inst.RxModule_inst.gap_cnt [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14499
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14500
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14501
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14502
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14503
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14504
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14505
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14506
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14507
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14508
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14509
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14510
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14511
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14512
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14513
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14514
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14515
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14516
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14517
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14498$auto$blifparse.cc:377:parse_blif$14518
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1342_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14562
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14563
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14564
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14565
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14566
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14567
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14568
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14569
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14570
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14571
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14572
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14573
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14574
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14575
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14576
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14577
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14578
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14579
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14580
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14561$auto$blifparse.cc:377:parse_blif$14581
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1472_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14625
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1143_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14626
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1151_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14627
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1159_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14628
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1167_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14629
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1175_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14630
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1183_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14631
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1191_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14632
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1199_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14633
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1207_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14634
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1215_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14635
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1223_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14636
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1231_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14637
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1239_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14638
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1247_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14639
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1255_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14640
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1263_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14641
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1271_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14642
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1279_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14643
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1287_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14624$auto$blifparse.cc:377:parse_blif$14644
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$13205$abc$8277$new_n1295_
    connect \E $abc$12326$abc$8277$new_n1407_
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14687$auto$blifparse.cc:377:parse_blif$14688
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.TxModule_inst.txIDX
    connect \E $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
    connect \Q \EthernetModule_inst.TxModule_inst.ffIDX
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14710$auto$blifparse.cc:377:parse_blif$14711
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14710$li0_li0
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_state [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14710$auto$blifparse.cc:377:parse_blif$14712
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14710$li1_li1
    connect \E $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
    connect \Q \EthernetModule_inst.RxModule_inst.ff_state [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14728$auto$blifparse.cc:377:parse_blif$14729
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14728$li0_li0
    connect \E $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
    connect \Q \EthernetModule_inst.RxModule_inst.cycle [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14728$auto$blifparse.cc:377:parse_blif$14730
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14728$li1_li1
    connect \E $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
    connect \Q \EthernetModule_inst.RxModule_inst.cycle [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14728$auto$blifparse.cc:377:parse_blif$14731
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14728$li2_li2
    connect \E $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
    connect \Q \EthernetModule_inst.RxModule_inst.delay_cnt [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14728$auto$blifparse.cc:377:parse_blif$14732
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14728$li3_li3
    connect \E $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
    connect \Q \EthernetModule_inst.RxModule_inst.delay_cnt [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14749$auto$blifparse.cc:377:parse_blif$14750
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D 1'1
    connect \E $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
    connect \Q \EthernetModule_inst.RxModule_inst.start_intra
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$14765$auto$blifparse.cc:377:parse_blif$14766
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10391$li00_li00
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.cycle [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$14765$auto$blifparse.cc:377:parse_blif$14767
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10391$li01_li01
    connect \E 1'1
    connect \Q \EthernetModule_inst.TxModule_inst.cycle [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14782$auto$blifparse.cc:377:parse_blif$14783
    connect \C \EthernetModule_inst.clk_10K
    connect \D $abc$67295$auto$rtlil.cc:2715:NotGate$41423
    connect \E $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
    connect \Q $auto$ff.cc:740:flip_bits$41421
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14795$auto$blifparse.cc:377:parse_blif$14796
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$10728$new_n197_
    connect \E $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
    connect \Q \EthernetModule_inst.RxModule_inst.queue_empty
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14809$auto$blifparse.cc:377:parse_blif$14810
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14809$li0_li0
    connect \E $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
    connect \Q \EthernetModule_inst.RxModule_inst.gap_len_ctl [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14809$auto$blifparse.cc:377:parse_blif$14811
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$14809$li1_li1
    connect \E $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
    connect \Q \EthernetModule_inst.RxModule_inst.gap_len_ctl [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14820$auto$blifparse.cc:377:parse_blif$14821
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.RxModule_inst.ff_data
    connect \E $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
    connect \Q \EthernetModule_inst.TxModule_inst.ff_d [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14820$auto$blifparse.cc:377:parse_blif$14822
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.TxModule_inst.ff_d [2]
    connect \E $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
    connect \Q \EthernetModule_inst.TxModule_inst.ff_d [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14820$auto$blifparse.cc:377:parse_blif$14823
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D \EthernetModule_inst.TxModule_inst.ff_d [1]
    connect \E $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
    connect \Q \EthernetModule_inst.TxModule_inst.ff_d [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14834$auto$blifparse.cc:377:parse_blif$14835
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14834$li0_li0
    connect \E $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14842$auto$blifparse.cc:377:parse_blif$14843
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14842$li0_li0
    connect \E $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14850$auto$blifparse.cc:377:parse_blif$14851
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14850$li0_li0
    connect \E $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14858$auto$blifparse.cc:377:parse_blif$14859
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14858$li0_li0
    connect \E $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14866$auto$blifparse.cc:377:parse_blif$14867
    connect \C \phy_txclk
    connect \D $abc$11355$li0_li0
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [196]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14866$auto$blifparse.cc:377:parse_blif$14868
    connect \C \phy_txclk
    connect \D $abc$11355$li1_li1
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [197]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14866$auto$blifparse.cc:377:parse_blif$14869
    connect \C \phy_txclk
    connect \D $abc$11355$li2_li2
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [198]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14866$auto$blifparse.cc:377:parse_blif$14870
    connect \C \phy_txclk
    connect \D $abc$11355$li3_li3
    connect \E $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
    connect \Q \EthernetModule_inst.TxModule_inst.preaddlt [199]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14880$auto$blifparse.cc:377:parse_blif$14881
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14880$li0_li0
    connect \E $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14886$auto$blifparse.cc:377:parse_blif$14887
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14886$li0_li0
    connect \E $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14892$auto$blifparse.cc:377:parse_blif$14893
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14892$li0_li0
    connect \E $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14898$auto$blifparse.cc:377:parse_blif$14899
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14898$li0_li0
    connect \E $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
    connect \Q \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE $abc$14904$auto$blifparse.cc:377:parse_blif$14905
    connect \C $auto$clkbufmap.cc:298:execute$68031
    connect \D $abc$14904$li0_li0
    connect \E $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
    connect \Q \EthernetModule_inst.RxModule_inst.test1
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66"
  cell \DFFNRE $abc$14909$auto$blifparse.cc:377:parse_blif$14910
    connect \C $auto$clkbufmap.cc:298:execute$68028
    connect \D $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3]
    connect \E $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
    connect \Q \EthernetModule_inst.RxModule_inst.ff_d [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67296
    parameter \INIT_VALUE 64'1111111011110000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [6:5] \EthernetModule_inst.initModule_inst.init_cnt [2] \EthernetModule_inst.initModule_inst.init_cnt [3] \EthernetModule_inst.initModule_inst.init_cnt [1:0] }
    connect \Y $abc$67295$new_new_n1179__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67297
    parameter \INIT_VALUE 8'00000001
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [3] \EthernetModule_inst.initModule_inst.init_cnt [4] }
    connect \Y $abc$67295$new_new_n1180__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67298
    parameter \INIT_VALUE 4'0111
    connect \A { $abc$67295$new_new_n1180__ $abc$67295$new_new_n1179__ }
    connect \Y $abc$67295$auto$rtlil.cc:2715:NotGate$41423
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67299
    parameter \INIT_VALUE 8'00000001
    connect \A \EthernetModule_inst.TxModule_inst.ff_idx [5:3]
    connect \Y $abc$67295$new_new_n1182__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67300
    parameter \INIT_VALUE 4'0100
    connect \A { \EthernetModule_inst.RxModule_inst.start \EthernetModule_inst.TxModule_inst.cycle [0] }
    connect \Y $abc$10391$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67301
    parameter \INIT_VALUE 1
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [1:0] \EthernetModule_inst.TxModule_inst.ff_idx [2] \EthernetModule_inst.TxModule_inst.ff_idx [6] \EthernetModule_inst.TxModule_inst.ff_idx [7] }
    connect \Y $abc$67295$new_new_n1184__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67302
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1184__ $abc$10391$li00_li00 $abc$67295$new_new_n1182__ \EthernetModule_inst.TxModule_inst.cycle [1] \EthernetModule_inst.TxModule_inst.ff_idx [8] \EthernetModule_inst.TxModule_inst.ffIDX }
    connect \Y $abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67303
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [5] \EthernetModule_inst.initModule_inst.init_cnt [1] \EthernetModule_inst.initModule_inst.init_cnt [3:2] \EthernetModule_inst.initModule_inst.init_cnt [4] }
    connect \Y $abc$67295$new_new_n1186__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67304
    parameter \INIT_VALUE 4'0111
    connect \A { $abc$67295$new_new_n1186__ \EthernetModule_inst.initModule_inst.init_cnt [6] }
    connect \Y $abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67305
    parameter \INIT_VALUE 4'0100
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$11168$auto$rtlil.cc:2613:Mux$1501
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67306
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [8] \EthernetModule_inst.RxModule_inst.ff_idx [5] \EthernetModule_inst.RxModule_inst.ff_idx [7:6] \EthernetModule_inst.RxModule_inst.ff_idx [4:3] }
    connect \Y $abc$67295$new_new_n1189__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67307
    parameter \INIT_VALUE 1073741824
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [2:0] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$67295$new_new_n1190__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67308
    parameter \INIT_VALUE 16'0001110000000000
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 $abc$67295$new_new_n1190__ \EthernetModule_inst.RxModule_inst.ff_idx [3] $abc$67295$new_new_n1189__ }
    connect \Y $abc$12682$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67309
    parameter \INIT_VALUE 8'10101100
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21] }
    connect \Y $abc$11355$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67310
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxState [1] \EthernetModule_inst.RxModule_inst.nibble_idx [5] \EthernetModule_inst.RxModule_inst.nibble_idx [8:6] \EthernetModule_inst.RxModule_inst.nibble_idx [1] }
    connect \Y $abc$67295$new_new_n1193__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67311
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [2] \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [0] \EthernetModule_inst.RxModule_inst.nibble_idx [4] }
    connect \Y $abc$67295$new_new_n1194__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67312
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \phy_rxen \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.rxState [1] $iopadmap$phy_rxer }
    connect \Y $abc$67295$new_new_n1195__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67313
    parameter \INIT_VALUE 64'0000011100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [1:0] \EthernetModule_inst.RxModule_inst.rxIDX [2] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1374_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67314
    parameter \INIT_VALUE 4'0100
    connect \A { \phy_rxen $iopadmap$phy_rxer }
    connect \Y $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67315
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1194__ $abc$67295$new_new_n1193__ \EthernetModule_inst.RxModule_inst.rxState [0] }
    connect \Y $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67316
    parameter \INIT_VALUE 32'11111111111111110100000000000000
    connect \A { $abc$12326$abc$8277$new_n1374_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67317
    parameter \INIT_VALUE 64'1111111111111111010000000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1374_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1:0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14850$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67318
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \phy_rxen \EthernetModule_inst.RxModule_inst.nibble_idx [1:0] $iopadmap$phy_rxer }
    connect \Y $abc$12326$li28_li28
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67319
    parameter \INIT_VALUE 8'10110100
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [0] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$12682$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67320
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [146] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li142_li142
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67321
    parameter \INIT_VALUE 8'00010000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.cycle [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$14728$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67322
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [29] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li025_li025
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67323
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [148] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li144_li144
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67324
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [28] \EthernetModule_inst.TxModule_inst.txState [3:2] }
    connect \Y $abc$11732$li024_li024
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67325
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [27] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li023_li023
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67326
    parameter \INIT_VALUE 2139095040
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [3] \EthernetModule_inst.RxModule_inst.ff_cnt [1:0] \EthernetModule_inst.RxModule_inst.ff_cnt [2] }
    connect \Y $abc$14146$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67327
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [151] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li147_li147
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67328
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [26] \EthernetModule_inst.TxModule_inst.txState [3:2] }
    connect \Y $abc$11732$li022_li022
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67329
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.cycle \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$14728$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67330
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [25] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li021_li021
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67331
    parameter \INIT_VALUE 64'0000111100001111000011110000111100001111000011110000111101111111
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [3] \EthernetModule_inst.TxModule_inst.ff_idx [5:4] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.ff_idx [2:1] }
    connect \Y $abc$67295$new_new_n1214__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67332
    parameter \INIT_VALUE 1090502400
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [8] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.ff_idx [6] \EthernetModule_inst.TxModule_inst.ff_idx [7] $abc$67295$new_new_n1214__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67333
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [194] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14] }
    connect \Y $abc$11732$li190_li190
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67334
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [24] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li020_li020
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67335
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [116] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li112_li112
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67336
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [21] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li017_li017
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67337
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [163] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li159_li159
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67338
    parameter \INIT_VALUE 64'1111111111111000111111111111111100000000000001110000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [5] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.ff_idx [4:3] \EthernetModule_inst.TxModule_inst.ff_idx [1] \EthernetModule_inst.TxModule_inst.ff_idx [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67339
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [22] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li018_li018
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67340
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [195] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15] }
    connect \Y $abc$11732$li191_li191
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67341
    parameter \INIT_VALUE 64'0111111011101111111110111011111111111101111111111111011111011111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [8] \EthernetModule_inst.RxModule_inst.ff_idx [6] \EthernetModule_inst.RxModule_inst.ff_idx [7] \EthernetModule_inst.RxModule_inst.ffIDX }
    connect \Y $abc$67295$new_new_n1224__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67342
    parameter \INIT_VALUE 64'0011011101111111000000110011001100000001000100110011111111111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ff_idx [4] \EthernetModule_inst.RxModule_inst.ff_idx [5] \EthernetModule_inst.RxModule_inst.ff_idx [3] }
    connect \Y $abc$67295$new_new_n1225__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67343
    parameter \INIT_VALUE 8'01110000
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.ffIDX [2] }
    connect \Y $abc$67295$new_new_n1226__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67344
    parameter \INIT_VALUE 64'1111111110111110101111101111111111111111110101111101011111111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ff_idx [4] \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ff_idx [5] \EthernetModule_inst.RxModule_inst.ff_idx [3] }
    connect \Y $abc$67295$new_new_n1227__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67345
    parameter \INIT_VALUE 64'1111111111001100111111001100000000000001001111110011001111111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.ff_idx [7] \EthernetModule_inst.RxModule_inst.ff_idx [8] \EthernetModule_inst.RxModule_inst.ff_idx [6] }
    connect \Y $abc$67295$new_new_n1228__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67346
    parameter \INIT_VALUE 64'1010111111111010111011101011101100000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1228__ $abc$67295$new_new_n1227__ $abc$67295$new_new_n1226__ $abc$67295$new_new_n1225__ $abc$67295$new_new_n1190__ $abc$67295$new_new_n1224__ }
    connect \Y $abc$67295$new_new_n1229__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67347
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [0] }
    connect \Y $abc$10728$new_n197_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67348
    parameter \INIT_VALUE 8'01010011
    connect \A { $abc$10728$new_n197_ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [6] $abc$67295$new_new_n1226__ }
    connect \Y $abc$67295$new_new_n1231__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67349
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$67295$new_new_n1190__ $abc$67295$new_new_n1189__ }
    connect \Y $abc$67295$new_new_n1232__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67350
    parameter \INIT_VALUE 8'01010011
    connect \A { $abc$67295$new_new_n1232__ $abc$67295$new_new_n1229__ $abc$67295$new_new_n1231__ }
    connect \Y $abc$12682$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67351
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] }
    connect \Y $abc$67295$new_new_n1234__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67352
    parameter \INIT_VALUE 64'0000011100001000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [4] $abc$67295$new_new_n1179__ \EthernetModule_inst.TxModule_inst.nibble_idx [5] \EthernetModule_inst.TxModule_inst.txState [0] $abc$67295$new_new_n1234__ \EthernetModule_inst.TxModule_inst.nibble_idx [4] }
    connect \Y $abc$12873$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67353
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [20] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li016_li016
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67354
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [19] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li015_li015
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67355
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [180] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0] }
    connect \Y $abc$11732$li176_li176
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67356
    parameter \INIT_VALUE 64'1111111111111111111111111111111000011111111111111111111111111111
    connect \A { \EthernetModule_inst.RxModule_inst.gap_cnt \EthernetModule_inst.RxModule_inst.gap_len_ctl }
    connect \Y $abc$67295$new_new_n1239__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67357
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_cnt [1:0] \EthernetModule_inst.RxModule_inst.ff_cnt [6] \EthernetModule_inst.RxModule_inst.ff_cnt [3:2] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$67295$new_new_n1240__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67358
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$67295$new_new_n1240__ \EthernetModule_inst.RxModule_inst.ff_cnt [7] \EthernetModule_inst.RxModule_inst.ff_cnt [4] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [5] }
    connect \Y $abc$67295$new_new_n1241__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67359
    parameter \INIT_VALUE 16'1111111101000000
    connect \A { $abc$67295$new_new_n1241__ \EthernetModule_inst.RxModule_inst.ff_state [1] $abc$67295$new_new_n1239__ \EthernetModule_inst.RxModule_inst.ff_state [0] }
    connect \Y $abc$14710$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67360
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$67295$new_new_n1190__ $abc$67295$new_new_n1226__ $abc$67295$new_new_n1227__ $abc$67295$new_new_n1224__ }
    connect \Y $abc$67295$new_new_n1243__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67361
    parameter \INIT_VALUE 4'1000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [8] \EthernetModule_inst.RxModule_inst.ffIDX [1] }
    connect \Y $abc$67295$new_new_n1244__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67362
    parameter \INIT_VALUE 4'1000
    connect \A \EthernetModule_inst.RxModule_inst.ffIDX [1:0]
    connect \Y $abc$67295$new_new_n1245__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67363
    parameter \INIT_VALUE 16'0111100010000111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [6] \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ffIDX [0] }
    connect \Y $abc$67295$new_new_n1246__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67364
    parameter \INIT_VALUE 64'1111111111110000111111111011000000000100010011110000111111111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ff_idx [7] $abc$67295$new_new_n1245__ $abc$67295$new_new_n1244__ $abc$67295$new_new_n1225__ $abc$67295$new_new_n1246__ }
    connect \Y $abc$67295$new_new_n1247__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67365
    parameter \INIT_VALUE 64'1100101011111111111111111111111100001010000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1190__ $abc$67295$new_new_n1189__ $abc$10728$new_n197_ $abc$67295$new_new_n1245__ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [8] }
    connect \Y $abc$67295$new_new_n1248__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67366
    parameter \INIT_VALUE 16'1111111000000000
    connect \A { $abc$67295$new_new_n1248__ $abc$67295$new_new_n1232__ $abc$67295$new_new_n1247__ $abc$67295$new_new_n1243__ }
    connect \Y $abc$12682$li20_li20
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67367
    parameter \INIT_VALUE 16'0000000000011111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state \EthernetModule_inst.RxModule_inst.cycle }
    connect \Y $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67368
    parameter \INIT_VALUE 1090453504
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 \EthernetModule_inst.RxModule_inst.ff_state [0] $abc$67295$new_new_n1189__ $abc$67295$new_new_n1190__ $abc$10728$new_n197_ }
    connect \Y $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67369
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14] }
    connect \Y $abc$67295$new_new_n1252__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67370
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14] }
    connect \Y $abc$67295$new_new_n1253__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67371
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1253__ $abc$67295$new_new_n1252__ }
    connect \Y $abc$13205$abc$8277$new_n1223_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67372
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [196] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16] }
    connect \Y $abc$11732$li192_li192
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67373
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_cnt [1:0] \EthernetModule_inst.RxModule_inst.ff_cnt [3:2] }
    connect \Y $abc$67295$new_new_n1256__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67374
    parameter \INIT_VALUE 2139095040
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [6] $abc$67295$new_new_n1256__ \EthernetModule_inst.RxModule_inst.ff_cnt [4] \EthernetModule_inst.RxModule_inst.ff_cnt [5] }
    connect \Y $abc$14146$li6_li6
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67375
    parameter \INIT_VALUE 8'01100000
    connect \A { \EthernetModule_inst.RxModule_inst.start \EthernetModule_inst.TxModule_inst.ff_idx [1:0] }
    connect \Y $abc$10228$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67376
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [184] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4] }
    connect \Y $abc$11732$li180_li180
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67377
    parameter \INIT_VALUE 32'11101110111010000001011101110111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [0] $abc$67295$new_new_n1190__ \EthernetModule_inst.RxModule_inst.ff_idx [3] \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ff_idx [4] }
    connect \Y $abc$67295$new_new_n1260__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67378
    parameter \INIT_VALUE 32'10111111000000000100000011111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ff_idx [5] $abc$67295$new_new_n1190__ $abc$67295$new_new_n1189__ $abc$67295$new_new_n1245__ }
    connect \Y $abc$67295$new_new_n1261__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67379
    parameter \INIT_VALUE 8'01000000
    connect \A { $abc$67295$new_new_n1189__ $abc$67295$new_new_n1190__ $abc$10728$new_n197_ }
    connect \Y $abc$67295$new_new_n1262__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67380
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $abc$67295$new_new_n1262__ $abc$67295$new_new_n1261__ $abc$67295$new_new_n1260__ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [2] }
    connect \Y $abc$12682$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67381
    parameter \INIT_VALUE 64'1010101010101010000011111111000011001100110011001100110011001100
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1262__ $abc$67295$new_new_n1261__ $abc$67295$new_new_n1260__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [2] }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67382
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [20] }
    connect \Y $abc$67295$new_new_n1265__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67383
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [20] }
    connect \Y $abc$67295$new_new_n1266__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67384
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1266__ $abc$67295$new_new_n1265__ }
    connect \Y $abc$13922$li22_li22
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67385
    parameter \INIT_VALUE 64'1111111111111110000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [4] $abc$67295$new_new_n1179__ \EthernetModule_inst.TxModule_inst.txState [3] \EthernetModule_inst.TxModule_inst.txState [1] \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.txState [2] }
    connect \Y $abc$12873$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67386
    parameter \INIT_VALUE 64'1111000011110000101010101100110000000000000000000000000000000000
    connect \A { $abc$12873$li13_li13 \EthernetModule_inst.TxModule_inst.txState [1] \EthernetModule_inst.TxModule_inst.txState [4] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.preaddlt [0] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0] }
    connect \Y $abc$14271$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67387
    parameter \INIT_VALUE 16'1011111101000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [1:0] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$12682$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67388
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [1] $abc$12682$li10_li10 }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67389
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [8] \EthernetModule_inst.RxModule_inst.nibble_idx [5] \EthernetModule_inst.RxModule_inst.nibble_idx [6] \EthernetModule_inst.RxModule_inst.nibble_idx [7] \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [4] }
    connect \Y $abc$67295$new_new_n1272__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67390
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1272__ \EthernetModule_inst.RxModule_inst.nibble_idx [1] $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.bad_da \EthernetModule_inst.RxModule_inst.nibble_idx [0] \EthernetModule_inst.RxModule_inst.nibble_idx [2] }
    connect \Y $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67391
    parameter \INIT_VALUE 64'1111111111111111000010111111111111111111111111111111010000000000
    connect \A { $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [3] \EthernetModule_inst.RxModule_inst.nibble_idx [3:0] }
    connect \Y $abc$67295$new_new_n1274__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67392
    parameter \INIT_VALUE 64'0000000000000000000000000111111100000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.rxState [2:1] \EthernetModule_inst.RxModule_inst.nibble_idx [4] \EthernetModule_inst.RxModule_inst.nibble_idx [2] \EthernetModule_inst.RxModule_inst.nibble_idx [3] }
    connect \Y $abc$67295$new_new_n1275__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67393
    parameter \INIT_VALUE 64'1111111111111110111111111111111100000000000000000000000000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1275__ \EthernetModule_inst.RxModule_inst.nibble_idx [5] \EthernetModule_inst.RxModule_inst.nibble_idx [8:6] }
    connect \Y $abc$67295$new_new_n1276__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67394
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111111011111111
    connect \A { $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244 $abc$67295$new_new_n1276__ $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $iopadmap$phy_rxd [1] $abc$67295$new_new_n1274__ $iopadmap$phy_rxd [2] }
    connect \Y $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67395
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [139] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li135_li135
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67396
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [23] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li019_li019
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67397
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [172] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li168_li168
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67398
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [193] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13] }
    connect \Y $abc$11732$li189_li189
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67399
    parameter \INIT_VALUE 64'1100110001111111000000011111111100011111000000001111111100000111
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [7] \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.nibble_idx [6] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.nibble_idx [5] }
    connect \Y $abc$67295$new_new_n1282__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67400
    parameter \INIT_VALUE 4'1001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.nibble_idx [5] }
    connect \Y $abc$67295$new_new_n1283__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67401
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111010100010011
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [2:1] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [4] }
    connect \Y $abc$67295$new_new_n1284__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67402
    parameter \INIT_VALUE 32'11100111011100110011111010101101
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [6:5] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.nibble_idx [7] }
    connect \Y $abc$67295$new_new_n1285__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67403
    parameter \INIT_VALUE 64'0000000101111111011111110000000111111111000000110000001111111111
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.nibble_idx [5] \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.nibble_idx [4:3] }
    connect \Y $abc$67295$new_new_n1286__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67404
    parameter \INIT_VALUE 64'0000000011111111000000001111111100000000111111111000111111111111
    connect \A { $abc$67295$new_new_n1286__ $abc$67295$new_new_n1285__ $abc$67295$new_new_n1282__ $abc$67295$new_new_n1284__ \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1283__ }
    connect \Y $abc$67295$new_new_n1287__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67405
    parameter \INIT_VALUE 32'11100001000111101001111001100001
    connect \A { $abc$67295$new_new_n1287__ \EthernetModule_inst.RxModule_inst.nibble_idx [8] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.nibble_idx [7] \EthernetModule_inst.RxModule_inst.rxIDX [2] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67406
    parameter \INIT_VALUE 64'1111111000000000100000001111111100000001000000000111111111111111
    connect \A { \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] }
    connect \Y $abc$13405$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67407
    parameter \INIT_VALUE 1429467376
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1232__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [9] $abc$67295$new_new_n1229__ $abc$67295$new_new_n1231__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67408
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [197] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17] }
    connect \Y $abc$11732$li193_li193
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67409
    parameter \INIT_VALUE 32'11111000111111110000011100000000
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [4] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.ff_idx [3] \EthernetModule_inst.TxModule_inst.ff_idx [1] \EthernetModule_inst.TxModule_inst.ff_idx [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67410
    parameter \INIT_VALUE 64'0111111111111111111111111111111110000000000000000000000000000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [5] \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [1] \EthernetModule_inst.initModule_inst.init_cnt [3:2] \EthernetModule_inst.initModule_inst.init_cnt [4] }
    connect \Y $abc$14193$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67411
    parameter \INIT_VALUE 64'1000000000000000011111111111111100000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [5] \EthernetModule_inst.RxModule_inst.nibble_idx [1:0] \EthernetModule_inst.RxModule_inst.nibble_idx [2] \EthernetModule_inst.RxModule_inst.nibble_idx [4] }
    connect \Y $abc$67295$new_new_n1294__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67412
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.nibble_idx [8] $abc$67295$new_new_n1294__ \EthernetModule_inst.RxModule_inst.nibble_idx [7:5] }
    connect \Y $abc$12326$li35_li35
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67413
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \EthernetModule_inst.TxModule_inst.phy_txd [2] \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y }
    connect \Y $abc$67295$new_new_n1296__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67414
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo04 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1296__ \EthernetModule_inst.TxModule_inst.phy_txd [0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67415
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [179] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li175_li175
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67416
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [48] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li044_li044
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67417
    parameter \INIT_VALUE 8'01100000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [1:0] }
    connect \Y $abc$14146$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67418
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$1313.CO [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67419
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] \EthernetModule_inst.TxModule_inst.nibble_idx [5:4] }
    connect \Y $abc$67295$new_new_n1302__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67420
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$1313.CO [6] \EthernetModule_inst.TxModule_inst.nibble_idx [8] \EthernetModule_inst.TxModule_inst.txState [0] $abc$67295$new_new_n1302__ \EthernetModule_inst.TxModule_inst.nibble_idx [7:6] }
    connect \Y $abc$12873$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67421
    parameter \INIT_VALUE 64'1111111111111110111010101010101000000000000000000000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.nibble_idx [4] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] \EthernetModule_inst.TxModule_inst.nibble_idx [3] }
    connect \Y $abc$67295$new_new_n1304__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67422
    parameter \INIT_VALUE 16'0011110001010101
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] $abc$67295$new_new_n1304__ \EthernetModule_inst.TxModule_inst.nibble_idx [5] \EthernetModule_inst.TxModule_inst.ffIDX }
    connect \Y $abc$13405$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67423
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [114] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li110_li110
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67424
    parameter \INIT_VALUE 32'11111111010000000100000001000000
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.ff_idx [8] \EthernetModule_inst.TxModule_inst.ff_idx [6] \EthernetModule_inst.TxModule_inst.ff_idx [7] $abc$67295$new_new_n1214__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.CO [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67425
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [32] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li028_li028
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67426
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [31] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li027_li027
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67427
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [30] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li026_li026
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67428
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [160] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li156_li156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67429
    parameter \INIT_VALUE 32'10000111011110000000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [6] \EthernetModule_inst.TxModule_inst.ffIDX $abc$67295$new_new_n1304__ \EthernetModule_inst.TxModule_inst.nibble_idx [5] }
    connect \Y $abc$13405$li6_li6
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67430
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [4] }
    connect \Y $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67431
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [6] $abc$13405$li6_li6 }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67432
    parameter \INIT_VALUE 4'0110
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [1] }
    connect \Y $abc$14193$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67433
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67434
    parameter \INIT_VALUE 64'0000011100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1472_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67435
    parameter \INIT_VALUE 64'1111111111111111111111110100000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1472_ \EthernetModule_inst.RxModule_inst.frameid_buf[6] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [2] $iopadmap$phy_rxd [0] }
    connect \Y $abc$12326$li22_li22
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67436
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \EthernetModule_inst.TxModule_inst.phy_txd [1:0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y }
    connect \Y $abc$67295$new_new_n1319__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67437
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo00 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1319__ \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67438
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.nibble_idx [0] \EthernetModule_inst.TxModule_inst.nibble_idx [5] \EthernetModule_inst.TxModule_inst.nibble_idx [7] \EthernetModule_inst.TxModule_inst.nibble_idx [2] }
    connect \Y $abc$67295$new_new_n1321__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67439
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$67295$new_new_n1321__ \EthernetModule_inst.TxModule_inst.nibble_idx [8] \EthernetModule_inst.TxModule_inst.nibble_idx [6] \EthernetModule_inst.TxModule_inst.nibble_idx [1] }
    connect \Y $abc$67295$new_new_n1322__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67440
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1321__ \EthernetModule_inst.TxModule_inst.nibble_idx [4] \EthernetModule_inst.TxModule_inst.nibble_idx [8] \EthernetModule_inst.TxModule_inst.nibble_idx [6] \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.nibble_idx [1] }
    connect \Y $abc$67295$new_new_n1323__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67441
    parameter \INIT_VALUE 64'1011111110111111101111110000000000000000000000000000000000000000
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 $abc$67295$new_new_n1323__ \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [3] $abc$67295$new_new_n1322__ \EthernetModule_inst.TxModule_inst.nibble_idx [4] }
    connect \Y $abc$12873$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67442
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [14] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li010_li010
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67443
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.start $abc$67295$new_new_n1184__ \EthernetModule_inst.TxModule_inst.ff_idx [8] \EthernetModule_inst.TxModule_inst.ff_idx [5:3] }
    connect \Y $abc$67295$new_new_n1326__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67444
    parameter \INIT_VALUE 8'01000000
    connect \A { \EthernetModule_inst.RxModule_inst.start \EthernetModule_inst.TxModule_inst.cycle [0] $abc$67295$new_new_n1326__ }
    connect \Y $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67445
    parameter \INIT_VALUE 64'0111000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1505_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67446
    parameter \INIT_VALUE 32'11111111111111111000000000000000
    connect \A { $abc$12326$abc$8277$new_n1505_ $iopadmap$phy_rxd [0] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67447
    parameter \INIT_VALUE 64'1111111111111111100000000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1505_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] $iopadmap$phy_rxd [0] }
    connect \Y $abc$14858$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67448
    parameter \INIT_VALUE 4'0100
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [0] }
    connect \Y $abc$13405$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67449
    parameter \INIT_VALUE 16'1000001001111101
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.nibble_idx [1:0] \EthernetModule_inst.TxModule_inst.txState [4] }
    connect \Y $abc$13405$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67450
    parameter \INIT_VALUE 64'1111000111100000111111110000000011111111000000001111111100000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [1] $abc$13405$li1_li1 \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.txState [2] }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67451
    parameter \INIT_VALUE 64'0000000100111111010101001100000011111110110000001010101100111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ff_idx [4] $abc$67295$new_new_n1190__ \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.ff_idx [3] $abc$67295$new_new_n1189__ }
    connect \Y $abc$67295$new_new_n1334__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67452
    parameter \INIT_VALUE 8'11000101
    connect \A { $abc$67295$new_new_n1262__ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [1] $abc$67295$new_new_n1334__ }
    connect \Y $abc$12682$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67453
    parameter \INIT_VALUE 32'11001100010101011111000011110000
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1262__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [1] $abc$67295$new_new_n1334__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67454
    parameter \INIT_VALUE 117964800
    connect \A { \phy_rxen \EthernetModule_inst.RxModule_inst.nibble_idx [2] $iopadmap$phy_rxer \EthernetModule_inst.RxModule_inst.nibble_idx [1:0] }
    connect \Y $abc$12326$li29_li29
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67455
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [192] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12] }
    connect \Y $abc$11732$li188_li188
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67456
    parameter \INIT_VALUE 64'0100010011110000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1189__ $abc$67295$new_new_n1190__ $abc$10728$new_n197_ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [7] \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1245__ }
    connect \Y $abc$67295$new_new_n1339__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67457
    parameter \INIT_VALUE 64'1111111111001100110011001101110111110000111100001111000011110000
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1243__ $abc$67295$new_new_n1247__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [10] $abc$67295$new_new_n1339__ $abc$67295$new_new_n1232__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67458
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo07 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1296__ \EthernetModule_inst.TxModule_inst.phy_txd [0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67459
    parameter \INIT_VALUE 64'0000100000110001000011110000110011110111110011101111000011110011
    connect \A { $abc$67295$new_new_n1283__ \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1284__ \EthernetModule_inst.RxModule_inst.nibble_idx [4:3] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67460
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000001000000001111111111111111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state \EthernetModule_inst.RxModule_inst.delay_cnt [3:2] \EthernetModule_inst.RxModule_inst.cycle }
    connect \Y $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67461
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000000111111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1472_ \EthernetModule_inst.RxModule_inst.frameid_buf[6] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li21_li21
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67462
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \EthernetModule_inst.RxModule_inst.start \EthernetModule_inst.TxModule_inst.ff_idx [2:0] }
    connect \Y $abc$10228$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67463
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [40] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li036_li036
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67464
    parameter \INIT_VALUE 64'1111111000000000111111100000000011111111111111110000000000000000
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [11] $abc$67295$new_new_n1248__ $abc$67295$new_new_n1232__ $abc$67295$new_new_n1247__ $abc$67295$new_new_n1243__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67465
    parameter \INIT_VALUE 64'1111001111111111001000000000000000000000000000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$1313.CO [6] \EthernetModule_inst.TxModule_inst.txState [1] $abc$67295$new_new_n1322__ \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.nibble_idx [4] \EthernetModule_inst.TxModule_inst.txState [4] }
    connect \Y $abc$12873$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67466
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.gap_cnt [3] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.gap_cnt [1:0] \EthernetModule_inst.RxModule_inst.gap_cnt [2] }
    connect \Y $abc$14470$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67467
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$67295$new_new_n1326__ \EthernetModule_inst.TxModule_inst.ff_idx [0] }
    connect \Y $abc$10228$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67468
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [18] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li014_li014
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67469
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \phy_rxen \EthernetModule_inst.RxModule_inst.nibble_idx [3] $iopadmap$phy_rxer \EthernetModule_inst.RxModule_inst.nibble_idx [1:0] \EthernetModule_inst.RxModule_inst.nibble_idx [2] }
    connect \Y $abc$12326$li30_li30
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67470
    parameter \INIT_VALUE 16'1011010000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.nibble_idx [4:3] $abc$12326$li30_li30 }
    connect \Y $abc$12326$li31_li31
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67471
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [153] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li149_li149
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67472
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [17] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li013_li013
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67473
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [16] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li012_li012
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67474
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [118] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li114_li114
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67475
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [15] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li011_li011
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67476
    parameter \INIT_VALUE 64'1111111011110000010101000000111100001111000011110100000011110000
    connect \A { $abc$67295$new_new_n1190__ \EthernetModule_inst.RxModule_inst.ffIDX [0] $abc$67295$new_new_n1189__ \EthernetModule_inst.RxModule_inst.ff_idx [3] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [0] $abc$10728$new_n197_ }
    connect \Y $abc$12682$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67477
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3] $abc$12682$li12_li12 }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67478
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.cycle \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67479
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.delay_cnt [3] \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.delay_cnt [2] \EthernetModule_inst.RxModule_inst.cycle }
    connect \Y $abc$14728$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67480
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [173] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li169_li169
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67481
    parameter \INIT_VALUE 4'1001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] }
    connect \Y $abc$67295$new_new_n1364__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67482
    parameter \INIT_VALUE 4'1001
    connect \A \EthernetModule_inst.RxModule_inst.nibble_idx [6:5]
    connect \Y $abc$67295$new_new_n1365__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67483
    parameter \INIT_VALUE 64'0011000011101101110011111001101011001111000100100011000001100101
    connect \A { $abc$67295$new_new_n1365__ \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1286__ $abc$67295$new_new_n1364__ $abc$67295$new_new_n1283__ $abc$67295$new_new_n1284__ }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67484
    parameter \INIT_VALUE 64'1000111000011000011100011100111101110001111001111000111000110000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [7] \EthernetModule_inst.RxModule_inst.rxIDX [2:1] \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [6] \EthernetModule_inst.RxModule_inst.nibble_idx [6] \EthernetModule_inst.RxModule_inst.rxIDX [0] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67485
    parameter \INIT_VALUE 16'1101000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.cycle [0] \EthernetModule_inst.RxModule_inst.start \EthernetModule_inst.TxModule_inst.cycle [1] $abc$67295$new_new_n1326__ }
    connect \Y $abc$11316$auto$rtlil.cc:2510:ReduceOr$1433
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67486
    parameter \INIT_VALUE 64'0000011100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1439_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67487
    parameter \INIT_VALUE 64'1111111111111111111111110100000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1439_ \EthernetModule_inst.RxModule_inst.frameid_buf[5] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li20_li20
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67488
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1234__ \EthernetModule_inst.TxModule_inst.nibble_idx [8:4] }
    connect \Y $abc$67295$new_new_n1371__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67489
    parameter \INIT_VALUE 32'10001111100010000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$1313.CO [6] \EthernetModule_inst.TxModule_inst.txState [2] $abc$67295$new_new_n1323__ $abc$67295$new_new_n1371__ \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$12873$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67490
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [33] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li029_li029
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67491
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [34] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li030_li030
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67492
    parameter \INIT_VALUE 32'10111111111111110100000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [2:0] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$12682$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67493
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [185] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5] }
    connect \Y $abc$11732$li181_li181
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67494
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [35] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li031_li031
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67495
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [36] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li032_li032
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67496
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [37] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li033_li033
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67497
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [140] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li136_li136
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67498
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11] }
    connect \Y $abc$67295$new_new_n1381__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67499
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11] }
    connect \Y $abc$67295$new_new_n1382__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67500
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1382__ $abc$67295$new_new_n1381__ }
    connect \Y $abc$13205$abc$8277$new_n1199_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67501
    parameter \INIT_VALUE 117964800
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.gap_cnt [2] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.gap_cnt [1:0] }
    connect \Y $abc$14470$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67502
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [21] }
    connect \Y $abc$67295$new_new_n1385__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67503
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [21] }
    connect \Y $abc$67295$new_new_n1386__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67504
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1386__ $abc$67295$new_new_n1385__ }
    connect \Y $abc$13922$li23_li23
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67505
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [39] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li035_li035
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67506
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [165] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li161_li161
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67507
    parameter \INIT_VALUE 4'1001
    connect \A { \EthernetModule_inst.TxModule_inst.phy_txd [2] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y }
    connect \Y $abc$67295$new_new_n1390__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67508
    parameter \INIT_VALUE 64'0000000000000000110101110111110100000000000000000010100010000010
    connect \A { $abc$10576$lo05 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1390__ \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67509
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [38] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li034_li034
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67510
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [175] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li171_li171
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67511
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.nibble_idx [0] \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$12873$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67512
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [41] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li037_li037
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67513
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [42] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li038_li038
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67514
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [43] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li039_li039
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67515
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [44] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li040_li040
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67516
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { \EthernetModule_inst.TxModule_inst.cycle \EthernetModule_inst.TxModule_inst.ff_d [2] \EthernetModule_inst.RxModule_inst.ff_data }
    connect \Y $flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67517
    parameter \INIT_VALUE 117964800
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.delay_cnt [2] \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.cycle }
    connect \Y $abc$14728$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67518
    parameter \INIT_VALUE 32'10110100110100100000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] \EthernetModule_inst.TxModule_inst.ffIDX }
    connect \Y $abc$13405$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67519
    parameter \INIT_VALUE 64'1111000111100000111111110000000011111111000000001111111100000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [2] $abc$13405$li2_li2 \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.txState [2] }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67520
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [45] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li041_li041
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67521
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [46] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li042_li042
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67522
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [149] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li145_li145
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67523
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [47] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li043_li043
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67524
    parameter \INIT_VALUE 16'1000111101110000
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [3] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.ff_idx [1] \EthernetModule_inst.TxModule_inst.ff_idx [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67525
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [166] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li162_li162
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67526
    parameter \INIT_VALUE 335544320
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [4] $abc$67295$new_new_n1179__ $abc$67295$new_new_n1302__ \EthernetModule_inst.TxModule_inst.nibble_idx [6] \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$12873$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67527
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [5] $abc$67295$new_new_n1256__ \EthernetModule_inst.RxModule_inst.ff_cnt [4] }
    connect \Y $abc$14146$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67528
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [123] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li119_li119
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67529
    parameter \INIT_VALUE 64'1111111100000000111011110000000111111111000000001111000011110000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [0] \EthernetModule_inst.RxModule_inst.ff_idx [0] \EthernetModule_inst.RxModule_inst.cycle }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67530
    parameter \INIT_VALUE 16'0001111011100001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [1] \EthernetModule_inst.RxModule_inst.nibble_idx [2] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67531
    parameter \INIT_VALUE 8'11001010
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23] }
    connect \Y $abc$11355$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67532
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17] }
    connect \Y $abc$67295$new_new_n1415__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67533
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17] }
    connect \Y $abc$67295$new_new_n1416__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67534
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1416__ $abc$67295$new_new_n1415__ }
    connect \Y $abc$13205$abc$8277$new_n1247_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67535
    parameter \INIT_VALUE 117964800
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_idx [2] \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.ff_idx [1:0] }
    connect \Y $abc$12682$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67536
    parameter \INIT_VALUE 8'11001010
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20] }
    connect \Y $abc$11355$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67537
    parameter \INIT_VALUE 8'00010000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_idx [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$12682$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67538
    parameter \INIT_VALUE 8'10000000
    connect \A { \EthernetModule_inst.TxModule_inst.cycle [1] \EthernetModule_inst.RxModule_inst.ff_data \EthernetModule_inst.TxModule_inst.cycle [0] }
    connect \Y $flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67539
    parameter \INIT_VALUE 32'11001100101010101111000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.cycle \EthernetModule_inst.RxModule_inst.ff_data \EthernetModule_inst.TxModule_inst.ff_d [1] \EthernetModule_inst.TxModule_inst.ff_d [2] }
    connect \Y $flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67540
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [101] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li097_li097
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67541
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [50] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li046_li046
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67542
    parameter \INIT_VALUE 8'10110000
    connect \A { $abc$67295$new_new_n1225__ $abc$67295$new_new_n1190__ $abc$67295$new_new_n1227__ }
    connect \Y $abc$67295$new_new_n1425__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67543
    parameter \INIT_VALUE 16'0010111111010000
    connect \A { $abc$67295$new_new_n1246__ $abc$67295$new_new_n1225__ $abc$67295$new_new_n1227__ $abc$67295$new_new_n1190__ }
    connect \Y $abc$67295$new_new_n1426__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67544
    parameter \INIT_VALUE 32'11000000001111110101010101010101
    connect \A { $abc$10728$new_n197_ \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [3] }
    connect \Y $abc$67295$new_new_n1427__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67545
    parameter \INIT_VALUE 8'00111010
    connect \A { $abc$67295$new_new_n1232__ $abc$67295$new_new_n1427__ $abc$67295$new_new_n1426__ }
    connect \Y $abc$12682$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67546
    parameter \INIT_VALUE 866840816
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1232__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [6] $abc$67295$new_new_n1427__ $abc$67295$new_new_n1426__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67547
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [142] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li138_li138
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67548
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [49] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li045_li045
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67549
    parameter \INIT_VALUE 8'00010000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.gap_cnt [0] \EthernetModule_inst.RxModule_inst.ff_state [0] }
    connect \Y $abc$14470$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67550
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$1313.CO [6] \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.txState [0] \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] }
    connect \Y $abc$12873$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67551
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [51] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li047_li047
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67552
    parameter \INIT_VALUE 8'00001101
    connect \A { $abc$10391$li00_li00 \EthernetModule_inst.TxModule_inst.cycle [1] $abc$67295$new_new_n1326__ }
    connect \Y $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67553
    parameter \INIT_VALUE 64'1011111111111111111111111111111110000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1194__ $abc$67295$new_new_n1193__ \EthernetModule_inst.RxModule_inst.rxState [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67554
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [174] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li170_li170
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67555
    parameter \INIT_VALUE 64'1011111111111111111111111111111110000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [2] $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1194__ $abc$67295$new_new_n1193__ \EthernetModule_inst.RxModule_inst.rxState [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67556
    parameter \INIT_VALUE 64'0000000000000000000000000000011100000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1136_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67557
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.gap_len_ctl \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$14809$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67558
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$67295$new_new_n1326__ \EthernetModule_inst.TxModule_inst.ff_idx [3] \EthernetModule_inst.TxModule_inst.ff_idx [1:0] \EthernetModule_inst.TxModule_inst.ff_idx [2] }
    connect \Y $abc$10228$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67559
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [162] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li158_li158
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67560
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [5] $abc$13405$li5_li5 }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67561
    parameter \INIT_VALUE 32'11111111111111110100000000000000
    connect \A { $abc$12326$abc$8277$new_n1472_ $iopadmap$phy_rxd [2] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1:0] }
    connect \Y $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67562
    parameter \INIT_VALUE 64'1111111111111111010000000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1472_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] $iopadmap$phy_rxd [0] }
    connect \Y $abc$14880$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67563
    parameter \INIT_VALUE 32'11111111111111110100000000000000
    connect \A { $abc$12326$abc$8277$new_n1439_ $iopadmap$phy_rxd [0] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [2:1] }
    connect \Y $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67564
    parameter \INIT_VALUE 64'1111111111111111010000000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1439_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2:1] }
    connect \Y $abc$14834$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67565
    parameter \INIT_VALUE 4'0110
    connect \A \EthernetModule_inst.RxModule_inst.ff_state
    connect \Y $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67566
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23] }
    connect \Y $abc$67295$new_new_n1449__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67567
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23] }
    connect \Y $abc$67295$new_new_n1450__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67568
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1450__ $abc$67295$new_new_n1449__ }
    connect \Y $abc$13922$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67569
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_idx [1:0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$12682$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67570
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [189] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9] }
    connect \Y $abc$11732$li185_li185
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67571
    parameter \INIT_VALUE 32'11111110000000000000000000000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67572
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [164] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li160_li160
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67573
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [78] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li074_li074
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67574
    parameter \INIT_VALUE 8'11001010
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22] }
    connect \Y $abc$11355$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67575
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [191] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11] }
    connect \Y $abc$11732$li187_li187
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67576
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [2:1] \EthernetModule_inst.RxModule_inst.ff_idx [4] \EthernetModule_inst.RxModule_inst.ff_idx [5] \EthernetModule_inst.RxModule_inst.ff_idx [0] \EthernetModule_inst.RxModule_inst.ff_idx [3] }
    connect \Y $abc$67295$new_new_n1459__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67577
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 $abc$67295$new_new_n1459__ \EthernetModule_inst.RxModule_inst.ff_idx [6] }
    connect \Y $abc$12682$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67578
    parameter \INIT_VALUE 64'0101010101111111000000001000000000000000000000000000000000000000
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 \EthernetModule_inst.RxModule_inst.ff_idx [5] $abc$67295$new_new_n1189__ \EthernetModule_inst.RxModule_inst.ff_idx [4:3] $abc$67295$new_new_n1190__ }
    connect \Y $abc$12682$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67579
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [2] $abc$12682$li11_li11 }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67580
    parameter \INIT_VALUE 4'0111
    connect \A \EthernetModule_inst.RxModule_inst.ff_state
    connect \Y $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67581
    parameter \INIT_VALUE 4'0110
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [1] \EthernetModule_inst.TxModule_inst.ffIDX }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.X [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67582
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [145] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li141_li141
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67583
    parameter \INIT_VALUE 4'0100
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [0] }
    connect \Y $abc$14146$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67584
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [137] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li133_li133
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67585
    parameter \INIT_VALUE 16'0111000010001111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [7] \EthernetModule_inst.RxModule_inst.ffIDX }
    connect \Y $abc$67295$new_new_n1468__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67586
    parameter \INIT_VALUE 64'0101010101010101111100000011001110101010101010100000111111001100
    connect \A { $abc$67295$new_new_n1468__ $abc$67295$new_new_n1246__ $abc$67295$new_new_n1227__ $abc$67295$new_new_n1225__ $abc$67295$new_new_n1190__ \EthernetModule_inst.RxModule_inst.ff_idx [6] }
    connect \Y $abc$67295$new_new_n1469__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67587
    parameter \INIT_VALUE 16'1011101100001111
    connect \A { $abc$10728$new_n197_ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [4] \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1245__ }
    connect \Y $abc$67295$new_new_n1470__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67588
    parameter \INIT_VALUE 8'00110101
    connect \A { $abc$67295$new_new_n1232__ $abc$67295$new_new_n1470__ $abc$67295$new_new_n1469__ }
    connect \Y $abc$12682$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67589
    parameter \INIT_VALUE 861270256
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1232__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [7] $abc$67295$new_new_n1470__ $abc$67295$new_new_n1469__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67590
    parameter \INIT_VALUE 64'1011111111111111111111111111111110000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [0] $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1194__ $abc$67295$new_new_n1193__ \EthernetModule_inst.RxModule_inst.rxState [0] $iopadmap$phy_rxd [0] }
    connect \Y $abc$12326$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67591
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [198] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18] }
    connect \Y $abc$11732$li194_li194
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67592
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo06 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1319__ \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67593
    parameter \INIT_VALUE 2147450880
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [1] \EthernetModule_inst.initModule_inst.init_cnt [3:2] }
    connect \Y $abc$14193$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67594
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [4] \EthernetModule_inst.RxModule_inst.ff_cnt [1:0] \EthernetModule_inst.RxModule_inst.ff_cnt [3:2] }
    connect \Y $abc$14146$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67595
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [2:0] }
    connect \Y $abc$14146$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67596
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [136] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li132_li132
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67597
    parameter \INIT_VALUE 64'1000000101111111111111101110000011111111111000000000011101111111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_idx [8] \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ff_idx [7:6] \EthernetModule_inst.RxModule_inst.ffIDX [1] }
    connect \Y $abc$67295$new_new_n1480__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67598
    parameter \INIT_VALUE 64'0101001111110011111111110000000011111111000000001111111100000000
    connect \A { $abc$67295$new_new_n1190__ $abc$67295$new_new_n1189__ $abc$67295$new_new_n1480__ $abc$10728$new_n197_ $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [5] \EthernetModule_inst.RxModule_inst.ffIDX [0] }
    connect \Y $abc$67295$new_new_n1481__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67599
    parameter \INIT_VALUE 2129523519
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] \EthernetModule_inst.RxModule_inst.ff_idx [6] \EthernetModule_inst.RxModule_inst.ffIDX [1] \EthernetModule_inst.RxModule_inst.ff_idx [7] \EthernetModule_inst.RxModule_inst.ffIDX [0] }
    connect \Y $abc$67295$new_new_n1482__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67600
    parameter \INIT_VALUE 16'0101011101110101
    connect \A { $abc$67295$new_new_n1425__ $abc$67295$new_new_n1224__ $abc$67295$new_new_n1482__ $abc$67295$new_new_n1481__ }
    connect \Y $abc$12682$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67601
    parameter \INIT_VALUE 64'0101010101011111010111110101010111001100110011001100110011001100
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1425__ $abc$67295$new_new_n1224__ $abc$67295$new_new_n1482__ \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [8] $abc$67295$new_new_n1481__ }
    connect \Y $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67602
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$12873$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67603
    parameter \INIT_VALUE 2097152000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.ffIDX2 \EthernetModule_inst.TxModule_inst.ffIDX1 \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$67295$new_new_n1486__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67604
    parameter \INIT_VALUE 16'1111010001000100
    connect \A { $abc$67295$new_new_n1486__ \EthernetModule_inst.TxModule_inst.txState [0] $abc$12873$li01_li01 $abc$67295$new_new_n1371__ }
    connect \Y $abc$12873$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67605
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 $abc$67295$new_new_n1190__ $abc$67295$new_new_n1189__ }
    connect \Y $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67606
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17] }
    connect \Y $abc$67295$new_new_n1489__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67607
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17] }
    connect \Y $abc$67295$new_new_n1490__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67608
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1490__ $abc$67295$new_new_n1489__ }
    connect \Y $abc$13922$li19_li19
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67609
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [152] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li148_li148
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67610
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [52] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li048_li048
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67611
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [53] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li049_li049
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67612
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [54] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li050_li050
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67613
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [55] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li051_li051
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67614
    parameter \INIT_VALUE 64'1111000011110000110011001010101000000000000000000000000000000000
    connect \A { $abc$12873$li13_li13 \EthernetModule_inst.TxModule_inst.txState [1] \EthernetModule_inst.TxModule_inst.txState [4] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1] \EthernetModule_inst.TxModule_inst.preaddlt [1] }
    connect \Y $abc$14271$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67615
    parameter \INIT_VALUE 8'00010000
    connect \A { \phy_rxen $iopadmap$phy_rxer \EthernetModule_inst.RxModule_inst.nibble_idx [0] }
    connect \Y $abc$12326$li27_li27
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67616
    parameter \INIT_VALUE 64'1111111111111111111111111000000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1505_ \EthernetModule_inst.RxModule_inst.frameid_buf[7] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li26_li26
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67617
    parameter \INIT_VALUE 8'11000101
    connect \A { \EthernetModule_inst.RxModule_inst.queue_empty \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.ffIDX [0] }
    connect \Y $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67618
    parameter \INIT_VALUE 64'0100000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1180__ \EthernetModule_inst.initModule_inst.init_cnt [1] \EthernetModule_inst.initModule_inst.init_cnt [5] \EthernetModule_inst.initModule_inst.init_cnt [2] \EthernetModule_inst.initModule_inst.init_cnt [6] $iopadmap$reset }
    connect \Y $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67619
    parameter \INIT_VALUE 64'1111000011110000110011001010101000000000000000000000000000000000
    connect \A { $abc$12873$li13_li13 \EthernetModule_inst.TxModule_inst.txState [1] \EthernetModule_inst.TxModule_inst.txState [4] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3] \EthernetModule_inst.TxModule_inst.preaddlt [3] }
    connect \Y $abc$14271$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67620
    parameter \INIT_VALUE 64'1111111111111111111111111000000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1505_ \EthernetModule_inst.RxModule_inst.frameid_buf[7] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67621
    parameter \INIT_VALUE 64'1111000011110000110011001010101000000000000000000000000000000000
    connect \A { $abc$12873$li13_li13 \EthernetModule_inst.TxModule_inst.txState [1] \EthernetModule_inst.TxModule_inst.txState [4] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2] \EthernetModule_inst.TxModule_inst.preaddlt [2] }
    connect \Y $abc$14271$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67622
    parameter \INIT_VALUE 64'1111111111111111111111111000000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1505_ \EthernetModule_inst.RxModule_inst.frameid_buf[7] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67623
    parameter \INIT_VALUE 64'1111111111111111111111110100000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1472_ \EthernetModule_inst.RxModule_inst.frameid_buf[6] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1:0] }
    connect \Y $abc$12326$li23_li23
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67624
    parameter \INIT_VALUE 16'1111110011001101
    connect \A { $abc$67295$new_new_n1243__ $abc$67295$new_new_n1247__ $abc$67295$new_new_n1339__ $abc$67295$new_new_n1232__ }
    connect \Y $abc$12682$li19_li19
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67625
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [20] }
    connect \Y $abc$67295$new_new_n1508__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67626
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [20] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [20] }
    connect \Y $abc$67295$new_new_n1509__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67627
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1509__ $abc$67295$new_new_n1508__ }
    connect \Y $abc$13205$abc$8277$new_n1271_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67628
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_cnt [7] $abc$67295$new_new_n1256__ \EthernetModule_inst.RxModule_inst.ff_cnt [6] \EthernetModule_inst.RxModule_inst.ff_cnt [4] \EthernetModule_inst.RxModule_inst.ff_cnt [5] }
    connect \Y $abc$14146$li7_li7
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67629
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23] }
    connect \Y $abc$67295$new_new_n1512__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67630
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23] }
    connect \Y $abc$67295$new_new_n1513__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67631
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1513__ $abc$67295$new_new_n1512__ }
    connect \Y $abc$13205$abc$8277$new_n1295_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67632
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo03 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1319__ \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67633
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 \EthernetModule_inst.RxModule_inst.ff_idx [4] $abc$67295$new_new_n1190__ \EthernetModule_inst.RxModule_inst.ff_idx [3] }
    connect \Y $abc$12682$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67634
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19] }
    connect \Y $abc$67295$new_new_n1517__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67635
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19] }
    connect \Y $abc$67295$new_new_n1518__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67636
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1518__ $abc$67295$new_new_n1517__ }
    connect \Y $abc$13922$li21_li21
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67637
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [199] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19] }
    connect \Y $abc$11732$li195_li195
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67638
    parameter \INIT_VALUE 64'0000000000000000110101110111110100000000000000000010100010000010
    connect \A { $abc$10576$lo02 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1390__ \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67639
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [187] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7] }
    connect \Y $abc$11732$li183_li183
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67640
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [141] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li137_li137
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67641
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [177] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li173_li173
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67642
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [4] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li000_li000
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67643
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1184__ $abc$10391$li00_li00 $abc$67295$new_new_n1182__ \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.cycle [1] \EthernetModule_inst.TxModule_inst.ff_idx [8] }
    connect \Y $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67644
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 \EthernetModule_inst.RxModule_inst.ff_idx [8] $abc$67295$new_new_n1232__ $abc$67295$new_new_n1459__ \EthernetModule_inst.RxModule_inst.ff_idx [7:6] }
    connect \Y $abc$12682$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67645
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 \EthernetModule_inst.RxModule_inst.ff_idx [7] $abc$67295$new_new_n1459__ \EthernetModule_inst.RxModule_inst.ff_idx [6] }
    connect \Y $abc$12682$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67646
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [11] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li007_li007
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67647
    parameter \INIT_VALUE 64'0000000000000111000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1407_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67648
    parameter \INIT_VALUE 32'11111111111111110001000000000000
    connect \A { $abc$12326$abc$8277$new_n1407_ $iopadmap$phy_rxd [2] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67649
    parameter \INIT_VALUE 64'1111111111111111000100000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1407_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [2:0] }
    connect \Y $abc$14886$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67650
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [190] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10] }
    connect \Y $abc$11732$li186_li186
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67651
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [143] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li139_li139
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67652
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15] }
    connect \Y $abc$67295$new_new_n1535__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67653
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15] }
    connect \Y $abc$67295$new_new_n1536__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67654
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1536__ $abc$67295$new_new_n1535__ }
    connect \Y $abc$13205$abc$8277$new_n1231_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67655
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [167] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li163_li163
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67656
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [5] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li001_li001
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67657
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [6] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li002_li002
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67658
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [7] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li003_li003
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67659
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [8] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li004_li004
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67660
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [9] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li005_li005
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67661
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [10] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li006_li006
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67662
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [176] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li172_li172
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67663
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [12] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li008_li008
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67664
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000000111111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1439_ \EthernetModule_inst.RxModule_inst.frameid_buf[5] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li19_li19
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67665
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16] }
    connect \Y $abc$67295$new_new_n1548__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67666
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16] }
    connect \Y $abc$67295$new_new_n1549__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67667
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1549__ $abc$67295$new_new_n1548__ }
    connect \Y $abc$13205$abc$8277$new_n1239_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67668
    parameter \INIT_VALUE 335544320
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.nibble_idx [1:0] \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$12873$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67669
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [138] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li134_li134
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67670
    parameter \INIT_VALUE 8'11000010
    connect \A { \EthernetModule_inst.TxModule_inst.cycle [1] $abc$10391$li00_li00 $abc$67295$new_new_n1326__ }
    connect \Y $abc$10391$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67671
    parameter \INIT_VALUE 64'1111111111111111111111110100000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1439_ \EthernetModule_inst.RxModule_inst.frameid_buf[5] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [2:1] }
    connect \Y $abc$12326$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67672
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [150] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li146_li146
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67673
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [91] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li087_li087
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67674
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [117] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li113_li113
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67675
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [168] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li164_li164
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67676
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [56] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li052_li052
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67677
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [144] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li140_li140
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67678
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [115] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li111_li111
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67679
    parameter \INIT_VALUE 4'1001
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [1] \EthernetModule_inst.RxModule_inst.nibble_idx [2] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67680
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [119] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li115_li115
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67681
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [120] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li116_li116
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67682
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [186] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6] }
    connect \Y $abc$11732$li182_li182
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67683
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [121] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li117_li117
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67684
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [169] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li165_li165
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67685
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [122] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li118_li118
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67686
    parameter \INIT_VALUE 32'11111111111111110000000100000000
    connect \A { $abc$12326$abc$8277$new_n1136_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67687
    parameter \INIT_VALUE 64'1111111111111111000000010000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1136_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] $iopadmap$phy_rxd [0] }
    connect \Y $abc$14892$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67688
    parameter \INIT_VALUE 64'0000000000000111000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1342_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67689
    parameter \INIT_VALUE 32'11111111111111110001000000000000
    connect \A { $abc$12326$abc$8277$new_n1342_ $iopadmap$phy_rxd [1] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67690
    parameter \INIT_VALUE 64'1111111111111111000100000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1342_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] $iopadmap$phy_rxd [0] }
    connect \Y $abc$14898$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67691
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1294__ \EthernetModule_inst.RxModule_inst.nibble_idx [5] \EthernetModule_inst.RxModule_inst.nibble_idx [3] }
    connect \Y $abc$12326$li32_li32
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67692
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.nibble_idx [6] $abc$67295$new_new_n1294__ \EthernetModule_inst.RxModule_inst.nibble_idx [5] }
    connect \Y $abc$12326$li33_li33
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67693
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$67295$new_new_n1186__ \EthernetModule_inst.initModule_inst.init_cnt [6] }
    connect \Y $abc$14193$li6_li6
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67694
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.nibble_idx [7] $abc$67295$new_new_n1294__ \EthernetModule_inst.RxModule_inst.nibble_idx [6:5] }
    connect \Y $abc$12326$li34_li34
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67695
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [81] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li077_li077
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67696
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [127] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li123_li123
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67697
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [80] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li076_li076
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67698
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [128] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li124_li124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67699
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [129] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li125_li125
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67700
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [130] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li126_li126
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67701
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [131] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li127_li127
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67702
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [132] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li128_li128
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67703
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [133] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li129_li129
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67704
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [134] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li130_li130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67705
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [79] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li075_li075
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67706
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [135] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li131_li131
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67707
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [77] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li073_li073
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67708
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [76] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li072_li072
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67709
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13] }
    connect \Y $abc$67295$new_new_n1592__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67710
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13] }
    connect \Y $abc$67295$new_new_n1593__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67711
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1593__ $abc$67295$new_new_n1592__ }
    connect \Y $abc$13922$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67712
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [75] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li071_li071
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67713
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [74] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li070_li070
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67714
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [73] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li069_li069
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67715
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [72] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li068_li068
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67716
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [178] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li174_li174
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67717
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [71] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li067_li067
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67718
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [70] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li066_li066
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67719
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [69] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li065_li065
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67720
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [68] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li064_li064
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67721
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [67] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li063_li063
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67722
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [66] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li062_li062
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67723
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [65] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li061_li061
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67724
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [64] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li060_li060
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67725
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [63] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li059_li059
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67726
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [62] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li058_li058
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67727
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [61] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li057_li057
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67728
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [60] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li056_li056
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67729
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [59] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li055_li055
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67730
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [58] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li054_li054
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67731
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [57] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li053_li053
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67732
    parameter \INIT_VALUE 50684
    connect \A { $abc$67295$new_new_n1241__ \EthernetModule_inst.RxModule_inst.ff_state \EthernetModule_inst.RxModule_inst.start_intra $abc$67295$new_new_n1239__ }
    connect \Y $abc$14710$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67733
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [22] }
    connect \Y $abc$67295$new_new_n1616__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67734
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [22] }
    connect \Y $abc$67295$new_new_n1617__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67735
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1617__ $abc$67295$new_new_n1616__ }
    connect \Y $abc$13922$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67736
    parameter \INIT_VALUE 64'0000011100001000000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.txState [0] \EthernetModule_inst.TxModule_inst.nibble_idx [1:0] }
    connect \Y $abc$12873$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67737
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [103] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li099_li099
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67738
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [102] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li098_li098
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67739
    parameter \INIT_VALUE 8'01111000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [2] \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [1] }
    connect \Y $abc$14193$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67740
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [100] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li096_li096
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67741
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [99] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li095_li095
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67742
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [88] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li084_li084
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67743
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [124] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li120_li120
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67744
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [113] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li109_li109
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67745
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [125] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li121_li121
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67746
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [83] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li079_li079
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67747
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [112] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li108_li108
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67748
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [126] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li122_li122
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67749
    parameter \INIT_VALUE 64'1111000011110000101010101010101011111111000000001100110011001100
    connect \A { \EthernetModule_inst.TxModule_inst.cycle \EthernetModule_inst.TxModule_inst.ff_d [2] \EthernetModule_inst.TxModule_inst.ff_d [0] \EthernetModule_inst.RxModule_inst.ff_data \EthernetModule_inst.TxModule_inst.ff_d [1] }
    connect \Y $flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67750
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [111] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li107_li107
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67751
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [84] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li080_li080
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67752
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [85] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li081_li081
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67753
    parameter \INIT_VALUE 16'1100110011001010
    connect \A { \EthernetModule_inst.RxModule_inst.cycle \EthernetModule_inst.RxModule_inst.ff_d [2] $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2] }
    connect \Y $abc$10997$flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67754
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [161] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li157_li157
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67755
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [110] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li106_li106
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67756
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10] }
    connect \Y $abc$67295$new_new_n1639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67757
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10] }
    connect \Y $abc$67295$new_new_n1640__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67758
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1640__ $abc$67295$new_new_n1639__ }
    connect \Y $abc$13205$abc$8277$new_n1191_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67759
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [109] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li105_li105
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67760
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [108] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li104_li104
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67761
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [107] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li103_li103
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67762
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [106] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li102_li102
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67763
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [105] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li101_li101
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67764
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [104] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li100_li100
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67765
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [188] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8] }
    connect \Y $abc$11732$li184_li184
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67766
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [98] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li094_li094
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67767
    parameter \INIT_VALUE 16777216
    connect \A { \EthernetModule_inst.RxModule_inst.rxState [2] \phy_rxen $iopadmap$phy_rxer \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.rxState [1] }
    connect \Y $abc$10228$auto$rtlil.cc:2510:ReduceOr$1428
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67768
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [97] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li093_li093
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67769
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [159] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li155_li155
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67770
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [96] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li092_li092
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67771
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [95] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li091_li091
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67772
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [82] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li078_li078
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67773
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [94] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li090_li090
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67774
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [93] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li089_li089
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67775
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13] }
    connect \Y $abc$67295$new_new_n1658__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67776
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13] }
    connect \Y $abc$67295$new_new_n1659__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67777
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1659__ $abc$67295$new_new_n1658__ }
    connect \Y $abc$13205$abc$8277$new_n1215_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67778
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [92] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li088_li088
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67779
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [86] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li082_li082
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67780
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [13] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li009_li009
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67781
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [87] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li083_li083
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67782
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [22] }
    connect \Y $abc$67295$new_new_n1665__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67783
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [22] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [22] }
    connect \Y $abc$67295$new_new_n1666__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67784
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1666__ $abc$67295$new_new_n1665__ }
    connect \Y $abc$13205$abc$8277$new_n1287_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67785
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.gap_cnt [1:0] \EthernetModule_inst.RxModule_inst.ff_state [0] }
    connect \Y $abc$14470$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67786
    parameter \INIT_VALUE 64'1111111111111111111111110001000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1407_ \EthernetModule_inst.RxModule_inst.frameid_buf[4] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67787
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [89] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li085_li085
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67788
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [170] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li166_li166
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67789
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [3] \EthernetModule_inst.initModule_inst.init_cnt [0] \EthernetModule_inst.initModule_inst.init_cnt [1] \EthernetModule_inst.initModule_inst.init_cnt [2] }
    connect \Y $abc$14193$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67790
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [90] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li086_li086
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67791
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [183] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3] }
    connect \Y $abc$11732$li179_li179
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67792
    parameter \INIT_VALUE 64'1111111100000000000000000000000010000000100000001000000010000000
    connect \A { \EthernetModule_inst.RxModule_inst.queue_empty \EthernetModule_inst.RxModule_inst.rxIDX [2:1] \EthernetModule_inst.RxModule_inst.ffIDX [0] \EthernetModule_inst.RxModule_inst.ffIDX [2:1] }
    connect \Y $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67793
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001011111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1407_ \EthernetModule_inst.RxModule_inst.frameid_buf[4] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [2] $iopadmap$phy_rxd [0] }
    connect \Y $abc$12326$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67794
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [21] }
    connect \Y $abc$67295$new_new_n1677__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67795
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [21] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [21] }
    connect \Y $abc$67295$new_new_n1678__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67796
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1678__ $abc$67295$new_new_n1677__ }
    connect \Y $abc$13205$abc$8277$new_n1279_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67797
    parameter \INIT_VALUE 64'0011001100110011010101010101010100001111000011110000000011111111
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12] }
    connect \Y $abc$67295$new_new_n1680__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67798
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12] }
    connect \Y $abc$67295$new_new_n1681__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67799
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1681__ $abc$67295$new_new_n1680__ }
    connect \Y $abc$13205$abc$8277$new_n1207_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67800
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19] }
    connect \Y $abc$67295$new_new_n1683__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67801
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19] }
    connect \Y $abc$67295$new_new_n1684__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67802
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1684__ $abc$67295$new_new_n1683__ }
    connect \Y $abc$13205$abc$8277$new_n1263_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67803
    parameter \INIT_VALUE 64'0000011100001000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [4] $abc$67295$new_new_n1179__ \EthernetModule_inst.TxModule_inst.nibble_idx [7] \EthernetModule_inst.TxModule_inst.txState [0] $abc$67295$new_new_n1302__ \EthernetModule_inst.TxModule_inst.nibble_idx [6] }
    connect \Y $abc$12873$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67804
    parameter \INIT_VALUE 64'0000000000000111000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1195__ \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [2:1] $abc$67295$new_new_n1193__ $abc$67295$new_new_n1194__ }
    connect \Y $abc$12326$abc$8277$new_n1310_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67805
    parameter \INIT_VALUE 32'11111111111111110001000000000000
    connect \A { $abc$12326$abc$8277$new_n1310_ $iopadmap$phy_rxd [0] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67806
    parameter \INIT_VALUE 64'1111111111111111000100000000000000000000000000000000000000000000
    connect \A { $iopadmap$phy_rxd [3] $abc$12326$abc$8277$new_n1310_ $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$14842$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67807
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18] }
    connect \Y $abc$67295$new_new_n1690__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67808
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18] }
    connect \Y $abc$67295$new_new_n1691__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67809
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1691__ $abc$67295$new_new_n1690__ }
    connect \Y $abc$13205$abc$8277$new_n1255_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67810
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18] }
    connect \Y $abc$67295$new_new_n1693__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67811
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18] }
    connect \Y $abc$67295$new_new_n1694__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67812
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1694__ $abc$67295$new_new_n1693__ }
    connect \Y $abc$13922$li20_li20
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67813
    parameter \INIT_VALUE 64'0001111111111110111000000000000111100000000000010001111111111110
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.nibble_idx [4] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [1] \EthernetModule_inst.RxModule_inst.nibble_idx [2] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67814
    parameter \INIT_VALUE 64'1111000111100000111111110000000011111111000000001111111100000000
    connect \A { $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [3] $abc$13405$li3_li3 \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.txState [2] }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67815
    parameter \INIT_VALUE 64'0000000000000001000000000111111111111111111111101111111110000000
    connect \A { \EthernetModule_inst.TxModule_inst.nibble_idx [4] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.nibble_idx [3] \EthernetModule_inst.TxModule_inst.nibble_idx [1] \EthernetModule_inst.TxModule_inst.nibble_idx [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] }
    connect \Y $abc$67295$new_new_n1698__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67816
    parameter \INIT_VALUE 8'10100011
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.ffIDX $abc$67295$new_new_n1698__ }
    connect \Y $abc$13405$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67817
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [4] $abc$13405$li4_li4 }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67818
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo01 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1296__ \EthernetModule_inst.TxModule_inst.phy_txd [0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67819
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001011111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1407_ \EthernetModule_inst.RxModule_inst.frameid_buf[4] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [2:1] }
    connect \Y $abc$12326$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67820
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [1:0] \EthernetModule_inst.TxModule_inst.ff_idx [5:2] }
    connect \Y $abc$67295$new_new_n1703__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67821
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$67295$new_new_n1326__ \EthernetModule_inst.TxModule_inst.ff_idx [8] $abc$67295$new_new_n1703__ \EthernetModule_inst.TxModule_inst.ff_idx [6] \EthernetModule_inst.TxModule_inst.ff_idx [7] }
    connect \Y $abc$10228$li8_li8
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67822
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000000111111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1374_ \EthernetModule_inst.RxModule_inst.frameid_buf[3] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67823
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { \EthernetModule_inst.RxModule_inst.start \EthernetModule_inst.TxModule_inst.ff_idx [7] $abc$67295$new_new_n1703__ \EthernetModule_inst.TxModule_inst.ff_idx [6] }
    connect \Y $abc$10228$li7_li7
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67824
    parameter \INIT_VALUE 64'1111111111111111111111110100000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1374_ \EthernetModule_inst.RxModule_inst.frameid_buf[3] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67825
    parameter \INIT_VALUE 64'1111111111111111111111110100000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1374_ \EthernetModule_inst.RxModule_inst.frameid_buf[3] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67826
    parameter \INIT_VALUE 8'01100000
    connect \A { \EthernetModule_inst.RxModule_inst.start $abc$67295$new_new_n1703__ \EthernetModule_inst.TxModule_inst.ff_idx [6] }
    connect \Y $abc$10228$li6_li6
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67827
    parameter \INIT_VALUE 64'0100000000000000010000000000000001000000000000001111111111111111
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state $abc$67295$new_new_n1240__ \EthernetModule_inst.RxModule_inst.ff_cnt [7] \EthernetModule_inst.RxModule_inst.ff_cnt [4] \EthernetModule_inst.RxModule_inst.ff_cnt [5] }
    connect \Y $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67828
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001011111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1342_ \EthernetModule_inst.RxModule_inst.frameid_buf[2] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1:0] }
    connect \Y $abc$12326$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67829
    parameter \INIT_VALUE 64'1111111111111111111111110001000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1342_ \EthernetModule_inst.RxModule_inst.frameid_buf[2] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67830
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001011111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1342_ \EthernetModule_inst.RxModule_inst.frameid_buf[2] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67831
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001011111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1310_ \EthernetModule_inst.RxModule_inst.frameid_buf[1] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67832
    parameter \INIT_VALUE 64'0000000000000000000000000000000011010111011111010111110111010111
    connect \A { \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [2] \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67833
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001011111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1310_ \EthernetModule_inst.RxModule_inst.frameid_buf[1] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67834
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [5] \EthernetModule_inst.TxModule_inst.ff_idx [1:0] \EthernetModule_inst.TxModule_inst.ff_idx [4:2] }
    connect \Y $abc$67295$new_new_n1717__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67835
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.start $abc$67295$new_new_n1717__ \EthernetModule_inst.TxModule_inst.ff_idx [3] $abc$67295$new_new_n1184__ \EthernetModule_inst.TxModule_inst.ff_idx [8] \EthernetModule_inst.TxModule_inst.ff_idx [4] }
    connect \Y $abc$10228$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67836
    parameter \INIT_VALUE 64'1111111111111111111111110001000000000000000000001111111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1310_ \EthernetModule_inst.RxModule_inst.frameid_buf[1] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67837
    parameter \INIT_VALUE 8'00010000
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.gap_len_ctl [0] \EthernetModule_inst.RxModule_inst.ff_state [1] }
    connect \Y $abc$14809$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67838
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001110111100000000
    connect \A { $iopadmap$phy_rxd [2] $abc$12326$abc$8277$new_n1136_ \EthernetModule_inst.RxModule_inst.frameid_buf[0] [22] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [1] }
    connect \Y $abc$12326$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67839
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1326__ \EthernetModule_inst.TxModule_inst.ff_idx [4] \EthernetModule_inst.TxModule_inst.ff_idx [1:0] \EthernetModule_inst.TxModule_inst.ff_idx [3:2] }
    connect \Y $abc$10228$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67840
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001110111100000000
    connect \A { $iopadmap$phy_rxd [1] $abc$12326$abc$8277$new_n1136_ \EthernetModule_inst.RxModule_inst.frameid_buf[0] [21] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [0] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67841
    parameter \INIT_VALUE 64'1111111111111111111111110000000000000000000000001110111100000000
    connect \A { $iopadmap$phy_rxd [0] $abc$12326$abc$8277$new_n1136_ \EthernetModule_inst.RxModule_inst.frameid_buf[0] [20] $abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] $iopadmap$phy_rxd [1] $iopadmap$phy_rxd [2] }
    connect \Y $abc$12326$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67842
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [171] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li167_li167
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67843
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [182] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2] }
    connect \Y $abc$11732$li178_li178
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67844
    parameter \INIT_VALUE 64'1111111000000000110000000000000000000000000000000000000100000001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [2] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1287__ \EthernetModule_inst.RxModule_inst.nibble_idx [8:7] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67845
    parameter \INIT_VALUE 335544320
    connect \A { \EthernetModule_inst.initModule_inst.init_cnt [4] $abc$67295$new_new_n1179__ $abc$67295$new_new_n1234__ \EthernetModule_inst.TxModule_inst.nibble_idx [4] \EthernetModule_inst.TxModule_inst.txState [0] }
    connect \Y $abc$12873$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67846
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [147] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li143_li143
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67847
    parameter \INIT_VALUE 64'0000001100110111111111111111111111101000100000000000000000000001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [2:1] $abc$67295$new_new_n1287__ \EthernetModule_inst.RxModule_inst.nibble_idx [8] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.nibble_idx [7] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67848
    parameter \INIT_VALUE 64'1111000011110000111100001111000011110000111100001100110010101010
    connect \A { \EthernetModule_inst.TxModule_inst.txState [3:2] \EthernetModule_inst.TxModule_inst.ffIDX \EthernetModule_inst.TxModule_inst.preaddlt [181] \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1] \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1] }
    connect \Y $abc$11732$li177_li177
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67849
    parameter \INIT_VALUE 64'0000000100110111001100110111111011111110110010001100100010000001
    connect \A { \EthernetModule_inst.RxModule_inst.rxIDX [1] $abc$67295$new_new_n1287__ \EthernetModule_inst.RxModule_inst.nibble_idx [8:7] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.rxIDX [2] }
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67850
    parameter \INIT_VALUE 64'1111001100000000111100110000000011110011000000001010001010100010
    connect \A { \EthernetModule_inst.RxModule_inst.cycle \EthernetModule_inst.RxModule_inst.ff_d [0] \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0] }
    connect \Y $abc$14470$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67851
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16] }
    connect \Y $abc$67295$new_new_n1734__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67852
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16] }
    connect \Y $abc$67295$new_new_n1735__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67853
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1735__ $abc$67295$new_new_n1734__ }
    connect \Y $abc$13922$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67854
    parameter \INIT_VALUE 64'1111011100001000100011110111000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [6] \EthernetModule_inst.TxModule_inst.nibble_idx [7] \EthernetModule_inst.TxModule_inst.ffIDX $abc$67295$new_new_n1304__ \EthernetModule_inst.TxModule_inst.nibble_idx [5] }
    connect \Y $abc$13405$li7_li7
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67855
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [7] $abc$13405$li7_li7 }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67856
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [154] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li150_li150
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67857
    parameter \INIT_VALUE 16'0100001000000000
    connect \A { \EthernetModule_inst.TxModule_inst.txState [4] \EthernetModule_inst.TxModule_inst.nibble_idx [7:6] \EthernetModule_inst.TxModule_inst.ffIDX }
    connect \Y $abc$67295$new_new_n1740__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67858
    parameter \INIT_VALUE 64'1100000011000000001111110011111110101010010101010000000011111111
    connect \A { $abc$67295$new_new_n1740__ \EthernetModule_inst.TxModule_inst.nibble_idx [8] \EthernetModule_inst.TxModule_inst.ffIDX $abc$67295$new_new_n1304__ \EthernetModule_inst.TxModule_inst.nibble_idx [5] \EthernetModule_inst.TxModule_inst.txState [4] }
    connect \Y $abc$13405$li8_li8
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67859
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [8] $abc$13405$li8_li8 }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67860
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [155] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li151_li151
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67861
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15] }
    connect \Y $abc$67295$new_new_n1744__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67862
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15] }
    connect \Y $abc$67295$new_new_n1745__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67863
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1745__ $abc$67295$new_new_n1744__ }
    connect \Y $abc$13922$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67864
    parameter \INIT_VALUE 64'0000000000111111000000000000000011111111110000001010101000000000
    connect \A { \EthernetModule_inst.TxModule_inst.ffIDX $abc$67295$new_new_n1740__ \EthernetModule_inst.TxModule_inst.nibble_idx [8] $abc$67295$new_new_n1304__ \EthernetModule_inst.TxModule_inst.nibble_idx [5] \EthernetModule_inst.TxModule_inst.txState [4] }
    connect \Y $abc$13405$li9_li9
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67865
    parameter \INIT_VALUE 8'10101100
    connect \A { $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [9] $abc$13405$li9_li9 }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67866
    parameter \INIT_VALUE 8'11110001
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [156] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li152_li152
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67867
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [157] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li153_li153
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67868
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14] }
    connect \Y $abc$67295$new_new_n1751__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67869
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14] }
    connect \Y $abc$67295$new_new_n1752__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67870
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1752__ $abc$67295$new_new_n1751__ }
    connect \Y $abc$13922$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67871
    parameter \INIT_VALUE 8'11100000
    connect \A { \EthernetModule_inst.TxModule_inst.preaddlt [158] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.txState [3] }
    connect \Y $abc$11732$li154_li154
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67872
    parameter \INIT_VALUE 64'0110011001100110011001100110011000001111111111111111000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.queue_empty \EthernetModule_inst.RxModule_inst.ffIDX \EthernetModule_inst.RxModule_inst.rxIDX [1] \EthernetModule_inst.RxModule_inst.rxIDX [2] }
    connect \Y $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67873
    parameter \INIT_VALUE 32'11110000111100000101010111001100
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 \EthernetModule_inst.RxModule_inst.rxIDX [1] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A [2] \EthernetModule_inst.RxModule_inst.rxIDX [2] $abc$67295$new_new_n1364__ }
    connect \Y $abc$13324$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67874
    parameter \INIT_VALUE 16'0101010100111100
    connect \A { \EthernetModule_inst.RxModule_inst.queue_empty \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.rxIDX [1] }
    connect \Y $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67875
    parameter \INIT_VALUE 16'1010101000111100
    connect \A { $abc$11168$auto$rtlil.cc:2613:Mux$1501 \EthernetModule_inst.RxModule_inst.rxIDX [1:0] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A [1] }
    connect \Y $abc$13324$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67876
    parameter \INIT_VALUE 1073807359
    connect \A { $abc$67295$new_new_n1486__ \EthernetModule_inst.TxModule_inst.nibble_idx [4] $abc$67295$new_new_n1322__ \EthernetModule_inst.TxModule_inst.txState [1] \EthernetModule_inst.TxModule_inst.nibble_idx [3] }
    connect \Y $abc$12873$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67877
    parameter \INIT_VALUE 265359119
    connect \A { \EthernetModule_inst.RxModule_inst.ff_state [0] \EthernetModule_inst.RxModule_inst.ff_state [1] \EthernetModule_inst.RxModule_inst.rxIDX [0] \EthernetModule_inst.RxModule_inst.queue_empty \EthernetModule_inst.RxModule_inst.ffIDX [0] }
    connect \Y $abc$13324$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67878
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4] }
    connect \Y $abc$67295$new_new_n1761__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67879
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4] }
    connect \Y $abc$67295$new_new_n1762__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67880
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1762__ $abc$67295$new_new_n1761__ }
    connect \Y $abc$13922$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67881
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5] }
    connect \Y $abc$67295$new_new_n1764__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67882
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5] }
    connect \Y $abc$67295$new_new_n1765__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67883
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1765__ $abc$67295$new_new_n1764__ }
    connect \Y $abc$13922$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67884
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6] }
    connect \Y $abc$67295$new_new_n1767__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67885
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6] }
    connect \Y $abc$67295$new_new_n1768__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67886
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1768__ $abc$67295$new_new_n1767__ }
    connect \Y $abc$13922$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67887
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7] }
    connect \Y $abc$67295$new_new_n1770__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67888
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7] }
    connect \Y $abc$67295$new_new_n1771__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67889
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1771__ $abc$67295$new_new_n1770__ }
    connect \Y $abc$13922$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67890
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8] }
    connect \Y $abc$67295$new_new_n1773__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67891
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8] }
    connect \Y $abc$67295$new_new_n1774__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67892
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1774__ $abc$67295$new_new_n1773__ }
    connect \Y $abc$13922$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67893
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9] }
    connect \Y $abc$67295$new_new_n1776__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67894
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9] }
    connect \Y $abc$67295$new_new_n1777__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67895
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1777__ $abc$67295$new_new_n1776__ }
    connect \Y $abc$13922$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67896
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10] }
    connect \Y $abc$67295$new_new_n1779__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67897
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10] }
    connect \Y $abc$67295$new_new_n1780__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67898
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1780__ $abc$67295$new_new_n1779__ }
    connect \Y $abc$13922$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67899
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11] }
    connect \Y $abc$67295$new_new_n1782__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67900
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11] }
    connect \Y $abc$67295$new_new_n1783__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67901
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1783__ $abc$67295$new_new_n1782__ }
    connect \Y $abc$13922$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67902
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12] }
    connect \Y $abc$67295$new_new_n1785__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67903
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12] }
    connect \Y $abc$67295$new_new_n1786__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67904
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1786__ $abc$67295$new_new_n1785__ }
    connect \Y $abc$13922$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67905
    parameter \INIT_VALUE 64'0101111111111111001111111111111101010000000000000000000000000000
    connect \A { \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [0] \EthernetModule_inst.TxModule_inst.txState [4] $abc$67295$new_new_n1179__ \EthernetModule_inst.initModule_inst.init_cnt [4] \EthernetModule_inst.TxModule_inst.txState [2] \EthernetModule_inst.TxModule_inst.nibble_idx [0] }
    connect \Y $abc$10814$auto$rtlil.cc:2613:Mux$1423[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67906
    parameter \INIT_VALUE 65536
    connect \A { \phy_rxen \EthernetModule_inst.RxModule_inst.rxState [2] $iopadmap$phy_rxer \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.rxState [1] }
    connect \Y $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67907
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [8] \EthernetModule_inst.RxModule_inst.nibble_idx [4] \EthernetModule_inst.RxModule_inst.nibble_idx [6] \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [7] \EthernetModule_inst.RxModule_inst.nibble_idx [5] }
    connect \Y $abc$67295$new_new_n1790__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67908
    parameter \INIT_VALUE 64'1111111111110011111111111111111100000000000010100000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.nibble_idx [0] \EthernetModule_inst.RxModule_inst.nibble_idx [1] \EthernetModule_inst.RxModule_inst.nibble_idx [2] $abc$67295$new_new_n1272__ $abc$67295$new_new_n1790__ }
    connect \Y $abc$67295$new_new_n1791__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67909
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [3] \EthernetModule_inst.RxModule_inst.nibble_idx [8:4] }
    connect \Y $abc$67295$new_new_n1792__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67910
    parameter \INIT_VALUE 2147418112
    connect \A { $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247 $abc$67295$new_new_n1792__ \EthernetModule_inst.RxModule_inst.nibble_idx [2] \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [2] \EthernetModule_inst.RxModule_inst.nibble_idx [0] }
    connect \Y $abc$67295$new_new_n1793__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67911
    parameter \INIT_VALUE 32'11111111111111100000000000000010
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [2] \EthernetModule_inst.RxModule_inst.nibble_idx [8:6] \EthernetModule_inst.RxModule_inst.nibble_idx [3] }
    connect \Y $abc$67295$new_new_n1794__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67912
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.nibble_idx [1:0] \EthernetModule_inst.RxModule_inst.nibble_idx [5:4] }
    connect \Y $abc$67295$new_new_n1795__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67913
    parameter \INIT_VALUE 64'1111111111111111111011111111111100001100000000001111111111111111
    connect \A { \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.rxState [1] $abc$67295$new_new_n1795__ \EthernetModule_inst.RxModule_inst.nibble_idx [2] $abc$67295$new_new_n1794__ \EthernetModule_inst.RxModule_inst.rxState [2] }
    connect \Y $abc$67295$new_new_n1796__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67914
    parameter \INIT_VALUE 64'1110111111111111111111111111111100000000000000000000000000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.nibble_idx [4] $abc$67295$new_new_n1193__ \EthernetModule_inst.RxModule_inst.nibble_idx [0] \EthernetModule_inst.RxModule_inst.nibble_idx [3:2] }
    connect \Y $abc$67295$new_new_n1797__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67915
    parameter \INIT_VALUE 64'0000000011111011000000000000000000000000000000000000000000000000
    connect \A { $abc$67295$new_new_n1797__ $abc$67295$new_new_n1796__ $abc$67295$new_new_n1793__ \EthernetModule_inst.RxModule_inst.rxState [1] \EthernetModule_inst.RxModule_inst.rxState [2] $abc$67295$new_new_n1791__ }
    connect \Y $abc$13592$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67916
    parameter \INIT_VALUE 16'1111010001000100
    connect \A { $abc$67295$new_new_n1797__ \EthernetModule_inst.RxModule_inst.rxState [1] $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] $abc$67295$new_new_n1796__ }
    connect \Y $abc$13592$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67917
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \EthernetModule_inst.RxModule_inst.rxState [0] \EthernetModule_inst.RxModule_inst.nibble_idx [0] \EthernetModule_inst.RxModule_inst.nibble_idx [1] \EthernetModule_inst.RxModule_inst.nibble_idx [2] }
    connect \Y $abc$67295$new_new_n1800__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67918
    parameter \INIT_VALUE 64'0011000001111111001100000011000000000000000000000000000000000000
    connect \A { $abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] \EthernetModule_inst.RxModule_inst.rxState [2:1] $abc$67295$new_new_n1800__ $abc$67295$new_new_n1797__ $abc$67295$new_new_n1272__ }
    connect \Y $abc$13592$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67919
    parameter \INIT_VALUE 8'10110100
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [7:6] $abc$67295$new_new_n1214__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67920
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$67295$new_new_n1214__ \EthernetModule_inst.TxModule_inst.ff_idx [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67921
    parameter \INIT_VALUE 8'01111000
    connect \A { \EthernetModule_inst.TxModule_inst.ff_idx [2:1] \EthernetModule_inst.TxModule_inst.ffIDX }
    connect \Y $auto$alumacc.cc:485:replace_alu$1371.Y [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67922
    parameter \INIT_VALUE 16'1100110011001010
    connect \A { \EthernetModule_inst.RxModule_inst.cycle \EthernetModule_inst.RxModule_inst.ff_d [1] $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1] }
    connect \Y $abc$13922$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67923
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0] }
    connect \Y $abc$67295$new_new_n1806__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67924
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0] }
    connect \Y $abc$67295$new_new_n1807__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67925
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1807__ $abc$67295$new_new_n1806__ }
    connect \Y $abc$13922$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67926
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1] }
    connect \Y $abc$67295$new_new_n1809__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67927
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1] }
    connect \Y $abc$67295$new_new_n1810__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67928
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1810__ $abc$67295$new_new_n1809__ }
    connect \Y $abc$13922$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67929
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2] }
    connect \Y $abc$67295$new_new_n1812__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67930
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2] }
    connect \Y $abc$67295$new_new_n1813__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67931
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1813__ $abc$67295$new_new_n1812__ }
    connect \Y $abc$13922$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67932
    parameter \INIT_VALUE 32215
    connect \A { \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1296__ \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67933
    parameter \INIT_VALUE 64'0000000000000000011111011101011100000000000000001000001000101000
    connect \A { $abc$10576$lo08 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1296__ \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67934
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1390__ $abc$67295$new_new_n1319__ \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67935
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo09 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1390__ $abc$67295$new_new_n1319__ \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67936
    parameter \INIT_VALUE 16'0000101100000100
    connect \A { $abc$10576$lo10 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.Enable_Crc $abc$67295$new_new_n1319__ }
    connect \Y $abc$13036$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67937
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo11 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67938
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li00_li00
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67939
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo12 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67940
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo13 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [2] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67941
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo14 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67942
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo15 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li19_li19
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67943
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$10576$lo16 \EthernetModule_inst.TxModule_inst.Initialize_Crc }
    connect \Y $abc$13036$li20_li20
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67944
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$10576$lo17 \EthernetModule_inst.TxModule_inst.Initialize_Crc }
    connect \Y $abc$13036$li21_li21
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67945
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo18 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li22_li22
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67946
    parameter \INIT_VALUE 16'0000101100000100
    connect \A { $abc$10576$lo19 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.Enable_Crc $abc$67295$new_new_n1296__ }
    connect \Y $abc$13036$li23_li23
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67947
    parameter \INIT_VALUE 64'0000000000000000110101110111110100000000000000000010100010000010
    connect \A { $abc$10576$lo20 \EthernetModule_inst.TxModule_inst.Initialize_Crc $abc$67295$new_new_n1390__ \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$67295$auto$blifparse.cc:535:parse_blif$67948
    parameter \INIT_VALUE 16'0000101100000100
    connect \A { $abc$10576$lo21 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.Enable_Crc $abc$67295$new_new_n1319__ }
    connect \Y $abc$13036$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67949
    parameter \INIT_VALUE 32'10010110011010011111111111111111
    connect \A { \EthernetModule_inst.TxModule_inst.Enable_Crc \EthernetModule_inst.TxModule_inst.phy_txd [0] \EthernetModule_inst.TxModule_inst.phy_txd [3] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y }
    connect \Y $abc$67295$new_new_n1832__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67950
    parameter \INIT_VALUE 8'01000001
    connect \A { $abc$67295$new_new_n1832__ $abc$10576$lo22 \EthernetModule_inst.TxModule_inst.Initialize_Crc }
    connect \Y $abc$13036$li26_li26
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67951
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo23 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [2] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li27_li27
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67952
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo24 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [1] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li28_li28
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$67295$auto$blifparse.cc:535:parse_blif$67953
    parameter \INIT_VALUE 8192130
    connect \A { $abc$10576$lo25 \EthernetModule_inst.TxModule_inst.Initialize_Crc \EthernetModule_inst.TxModule_inst.phy_txd [0] $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y \EthernetModule_inst.TxModule_inst.Enable_Crc }
    connect \Y $abc$13036$li29_li29
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67954
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$10576$lo26 \EthernetModule_inst.TxModule_inst.Initialize_Crc }
    connect \Y $abc$13036$li30_li30
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$67295$auto$blifparse.cc:535:parse_blif$67955
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$10576$lo27 \EthernetModule_inst.TxModule_inst.Initialize_Crc }
    connect \Y $abc$13036$li31_li31
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67956
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4] }
    connect \Y $abc$67295$new_new_n1839__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67957
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4] }
    connect \Y $abc$67295$new_new_n1840__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67958
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1840__ $abc$67295$new_new_n1839__ }
    connect \Y $abc$13205$abc$8277$new_n1143_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67959
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5] }
    connect \Y $abc$67295$new_new_n1842__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67960
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5] }
    connect \Y $abc$67295$new_new_n1843__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67961
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1843__ $abc$67295$new_new_n1842__ }
    connect \Y $abc$13205$abc$8277$new_n1151_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67962
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6] }
    connect \Y $abc$67295$new_new_n1845__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67963
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6] }
    connect \Y $abc$67295$new_new_n1846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67964
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1846__ $abc$67295$new_new_n1845__ }
    connect \Y $abc$13205$abc$8277$new_n1159_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67965
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7] }
    connect \Y $abc$67295$new_new_n1848__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67966
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7] }
    connect \Y $abc$67295$new_new_n1849__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67967
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1849__ $abc$67295$new_new_n1848__ }
    connect \Y $abc$13205$abc$8277$new_n1167_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67968
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8] }
    connect \Y $abc$67295$new_new_n1851__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67969
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8] }
    connect \Y $abc$67295$new_new_n1852__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67970
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1852__ $abc$67295$new_new_n1851__ }
    connect \Y $abc$13205$abc$8277$new_n1175_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67971
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9] }
    connect \Y $abc$67295$new_new_n1854__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67972
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9] }
    connect \Y $abc$67295$new_new_n1855__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67973
    parameter \INIT_VALUE 8'00110101
    connect \A { $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q [2] $abc$67295$new_new_n1855__ $abc$67295$new_new_n1854__ }
    connect \Y $abc$13205$abc$8277$new_n1183_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67974
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3] \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3] \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3] \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3] }
    connect \Y $abc$67295$new_new_n1857__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$67295$auto$blifparse.cc:535:parse_blif$67975
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [1:0] \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3] \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3] \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3] \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3] }
    connect \Y $abc$67295$new_new_n1858__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$67976
    parameter \INIT_VALUE 8'00110101
    connect \A { \EthernetModule_inst.RxModule_inst.ffIDX [2] $abc$67295$new_new_n1858__ $abc$67295$new_new_n1857__ }
    connect \Y $abc$13922$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67977
    parameter \INIT_VALUE 2'01
    connect \A $auto$ff.cc:740:flip_bits$41421
    connect \Y \EthernetModule_inst.initModule_inst.phy_reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67978
    parameter \INIT_VALUE 2'01
    connect \A $iopadmap$reset
    connect \Y $abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67979
    parameter \INIT_VALUE 2'01
    connect \A \EthernetModule_inst.RxModule_inst.ff_state [1]
    connect \Y $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67980
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo22
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67981
    parameter \INIT_VALUE 2'01
    connect \A \EthernetModule_inst.RxModule_inst.nibble_idx [1]
    connect \Y \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67982
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo11
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67983
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo10
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67984
    parameter \INIT_VALUE 2'01
    connect \A \EthernetModule_inst.initModule_inst.init_cnt [0]
    connect \Y $abc$14193$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67985
    parameter \INIT_VALUE 2'01
    connect \A \EthernetModule_inst.TxModule_inst.ffIDX
    connect \Y \EthernetModule_inst.TxModule_inst.txIDX
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67986
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo19
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67987
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo09
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67988
    parameter \INIT_VALUE 2'01
    connect \A $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67989
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo15
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67990
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo05
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67991
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo20
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67992
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo08
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67993
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo04
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67994
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo27
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67995
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo24
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67996
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo25
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67997
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo12
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67998
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo18
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$67999
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo07
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68000
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo14
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68001
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo00
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68002
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo16
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$67295$auto$blifparse.cc:535:parse_blif$68003
    parameter \INIT_VALUE 8'11110100
    connect \A { $abc$10391$li00_li00 $abc$67295$new_new_n1326__ \EthernetModule_inst.TxModule_inst.cycle [1] }
    connect \Y $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68004
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo02
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68005
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo03
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68006
    parameter \INIT_VALUE 2'01
    connect \A $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
    connect \Y $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68007
    parameter \INIT_VALUE 2'01
    connect \A $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68008
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo01
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68009
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo13
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68010
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo17
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68011
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo21
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68012
    parameter \INIT_VALUE 2'01
    connect \A $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68013
    parameter \INIT_VALUE 2'01
    connect \A $auto$clkbufmap.cc:298:execute$68028
    connect \Y $abc$10228$auto$rtlil.cc:2506:Not$1425
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68014
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo06
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68015
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo23
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68016
    parameter \INIT_VALUE 2'01
    connect \A $abc$10576$lo26
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68017
    parameter \INIT_VALUE 2'01
    connect \A $abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y
    connect \Y \EthernetModule_inst.TxModule_inst.txcrc.Crc [31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68018
    parameter \INIT_VALUE 2'01
    connect \A $auto$alumacc.cc:485:replace_alu$1313.CO [6]
    connect \Y \EthernetModule_inst.TxModule_inst.reset
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68019
    parameter \INIT_VALUE 2'01
    connect \A \phy_txclk
    connect \Y $auto$clkbufmap.cc:266:execute$68022
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$67295$auto$blifparse.cc:535:parse_blif$68020
    parameter \INIT_VALUE 2'01
    connect \A \EthernetModule_inst.RxModule_inst.test1
    connect \Y $abc$14904$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$68021
    connect \I $auto$clkbufmap.cc:266:execute$68022
    connect \O $abc$10228$auto$rtlil.cc:2506:Not$1430
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$68023
    connect \I $iopadmap$clk_10K
    connect \O \EthernetModule_inst.clk_10K
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$68026
    connect \I $iopadmap$ff_clk
    connect \O $auto$clkbufmap.cc:298:execute$68028
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$68029
    connect \I $iopadmap$phy_rxclk
    connect \O $auto$clkbufmap.cc:298:execute$68031
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  attribute \valid_map 1
  cell \DSP19X2 $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'0000100101
    connect \A2 10'0000000000
    connect \B1 { 5'00000 $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A }
    connect \B2 9'000000000
    connect \DLY_B1 $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b [8:0]
    connect \DLY_B2 $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z1 { $techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [18:9] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y }
    connect \Z2 $techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z [37:19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.clk_10K
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk_10K
    connect \O $iopadmap$clk_10K
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.clk_in
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk_in
    connect \O $iopadmap$clk_in
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.ff_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ff_clk
    connect \O $iopadmap$ff_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76"
  cell \O_BUFT $iopadmap$test_feedback.phy_col[0]
    parameter \WEAK_KEEPER "NONE"
    connect \I 1'0
    connect \O \phy_col
    connect \T \EthernetModule_inst.TxModule_inst.reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76"
  cell \O_BUFT $iopadmap$test_feedback.phy_crs[0]
    parameter \WEAK_KEEPER "NONE"
    connect \I 1'1
    connect \O \phy_crs
    connect \T \EthernetModule_inst.TxModule_inst.reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76"
  cell \O_BUFT $iopadmap$test_feedback.phy_linksts[0]
    parameter \WEAK_KEEPER "NONE"
    connect \I 1'0
    connect \O \phy_linksts
    connect \T \EthernetModule_inst.TxModule_inst.reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_reset
    connect \I \EthernetModule_inst.initModule_inst.phy_reset
    connect \O \phy_reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.phy_rxclk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \phy_rxclk
    connect \O $iopadmap$phy_rxclk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.phy_rxd
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \phy_rxd [0]
    connect \O $iopadmap$phy_rxd [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.phy_rxd_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \phy_rxd [1]
    connect \O $iopadmap$phy_rxd [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.phy_rxd_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \phy_rxd [2]
    connect \O $iopadmap$phy_rxd [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.phy_rxd_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \phy_rxd [3]
    connect \O $iopadmap$phy_rxd [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76"
  cell \O_BUFT $iopadmap$test_feedback.phy_rxen[0]
    parameter \WEAK_KEEPER "NONE"
    connect \I 1'0
    connect \O \phy_rxen
    connect \T \EthernetModule_inst.TxModule_inst.reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.phy_rxer
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \phy_rxer
    connect \O $iopadmap$phy_rxer
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76"
  cell \O_BUFT $iopadmap$test_feedback.phy_txclk[0]
    parameter \WEAK_KEEPER "NONE"
    connect \I 1'0
    connect \O \phy_txclk
    connect \T \EthernetModule_inst.TxModule_inst.reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_txd
    connect \I \EthernetModule_inst.TxModule_inst.phy_txd [0]
    connect \O \phy_txd [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_txd_1
    connect \I \EthernetModule_inst.TxModule_inst.phy_txd [1]
    connect \O \phy_txd [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_txd_2
    connect \I \EthernetModule_inst.TxModule_inst.phy_txd [2]
    connect \O \phy_txd [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_txd_3
    connect \I \EthernetModule_inst.TxModule_inst.phy_txd [3]
    connect \O \phy_txd [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_txen
    connect \I \EthernetModule_inst.TxModule_inst.phy_txen
    connect \O \phy_txen
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.phy_txer
    connect \I 1'0
    connect \O \phy_txer
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$test_feedback.reset
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \reset
    connect \O $iopadmap$reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.test1
    connect \I \EthernetModule_inst.RxModule_inst.test1
    connect \O \test1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.test2
    connect \I 1'x
    connect \O \test2
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.test3
    connect \I \EthernetModule_inst.RxModule_inst.start
    connect \O \test3
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$test_feedback.test4
    connect \I \EthernetModule_inst.RxModule_inst.start_intra
    connect \O \test4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2"
  cell \TDP_RAM18KX2 \bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0
    parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A1 4
    parameter \READ_WIDTH_A2 4
    parameter \READ_WIDTH_B1 4
    parameter \READ_WIDTH_B2 4
    parameter \WRITE_WIDTH_A1 4
    parameter \WRITE_WIDTH_A2 4
    parameter \WRITE_WIDTH_B1 4
    parameter \WRITE_WIDTH_B2 4
    connect \ADDR_A1 { 2'00 $abc$10814$auto$rtlil.cc:2613:Mux$1423[9] $abc$10814$auto$rtlil.cc:2613:Mux$1423[8] $abc$10814$auto$rtlil.cc:2613:Mux$1423[7] $abc$10814$auto$rtlil.cc:2613:Mux$1423[6] $abc$10814$auto$rtlil.cc:2613:Mux$1423[5] $abc$10814$auto$rtlil.cc:2613:Mux$1423[4] $abc$10814$auto$rtlil.cc:2613:Mux$1423[3] $abc$10814$auto$rtlil.cc:2613:Mux$1423[2] $abc$10814$auto$rtlil.cc:2613:Mux$1423[1] $abc$10814$auto$rtlil.cc:2613:Mux$1423[0] 2'00 }
    connect \ADDR_A2 { $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[11] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[10] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[9] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[8] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[7] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[6] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[5] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[4] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[3] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[2] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[1] $abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[0] 2'00 }
    connect \ADDR_B1 { 2'00 $auto$alumacc.cc:485:replace_alu$1371.CO [8] $auto$alumacc.cc:485:replace_alu$1371.Y [8:2] $auto$alumacc.cc:485:replace_alu$1371.X [1] \EthernetModule_inst.TxModule_inst.ff_idx [0] 2'00 }
    connect \ADDR_B2 { \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [11:1] \EthernetModule_inst.RxModule_inst.nibble_idx [0] 2'00 }
    connect \BE_A1 2'00
    connect \BE_A2 2'00
    connect \BE_B1 { 1'0 $abc$11316$auto$rtlil.cc:2510:ReduceOr$1433 }
    connect \BE_B2 { 1'0 $abc$10228$auto$rtlil.cc:2510:ReduceOr$1428 }
    connect \CLK_A1 $abc$10228$auto$rtlil.cc:2506:Not$1430
    connect \CLK_A2 $abc$10228$auto$rtlil.cc:2506:Not$1425
    connect \CLK_B1 $auto$clkbufmap.cc:298:execute$68028
    connect \CLK_B2 $auto$clkbufmap.cc:298:execute$68031
    connect \RDATA_A1 { $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA [15:4] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0] }
    connect \RDATA_A2 { $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA [15:4] $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3] $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2] $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1] $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0] }
    connect \RDATA_B1 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA [15:0]
    connect \RDATA_B2 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA [15:0]
    connect \REN_A1 1'1
    connect \REN_A2 1'1
    connect \REN_B1 1'0
    connect \REN_B2 1'0
    connect \RPARITY_A1 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA [17:16]
    connect \RPARITY_A2 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA [17:16]
    connect \RPARITY_B1 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA [17:16]
    connect \RPARITY_B2 $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA [17:16]
    connect \WDATA_A1 16'x
    connect \WDATA_A2 16'x
    connect \WDATA_B1 { 12'x $flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y }
    connect \WDATA_B2 { 12'x $iopadmap$phy_rxd }
    connect \WEN_A1 1'0
    connect \WEN_A2 1'0
    connect \WEN_B1 $abc$11316$auto$rtlil.cc:2510:ReduceOr$1433
    connect \WEN_B2 $abc$10228$auto$rtlil.cc:2510:ReduceOr$1428
    connect \WPARITY_A1 2'x
    connect \WPARITY_A2 2'x
    connect \WPARITY_B1 2'x
    connect \WPARITY_B2 2'x
  end
  connect $auto$alumacc.cc:485:replace_alu$1313.CO [0] \EthernetModule_inst.initModule_inst.init_cnt [0]
  connect { $auto$alumacc.cc:485:replace_alu$1371.CO [9] $auto$alumacc.cc:485:replace_alu$1371.CO [0] } 2'00
  connect { $auto$alumacc.cc:485:replace_alu$1371.X [9] $auto$alumacc.cc:485:replace_alu$1371.X [7:6] $auto$alumacc.cc:485:replace_alu$1371.X [2] $auto$alumacc.cc:485:replace_alu$1371.X [0] } { 1'0 \EthernetModule_inst.TxModule_inst.ff_idx [7:6] \EthernetModule_inst.TxModule_inst.ff_idx [2] \EthernetModule_inst.TxModule_inst.ff_idx [0] }
  connect { $auto$alumacc.cc:485:replace_alu$1371.Y [9] $auto$alumacc.cc:485:replace_alu$1371.Y [1:0] } { $auto$alumacc.cc:485:replace_alu$1371.CO [8] $auto$alumacc.cc:485:replace_alu$1371.X [1] \EthernetModule_inst.TxModule_inst.ff_idx [0] }
  connect $techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z [18:0] { $techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y [18:9] $techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y }
  connect $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA [3:0] { $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1] $abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0] }
  connect $techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA [3:0] { $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3] $abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2] $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1] $abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0] }
  connect \EthernetModule_inst.RxModule_inst.delay_cnt [1:0] \EthernetModule_inst.RxModule_inst.cycle
  connect \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address [0] \EthernetModule_inst.RxModule_inst.nibble_idx [0]
end
