// Seed: 560123457
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8
    , id_10
);
  assign id_3 = -1 ? id_10 : 1;
  wire [-1 'b0 : 1] \id_11 ;
  wire [-1 : 1] id_12;
  logic id_13;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    inout logic id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output tri1 id_16,
    output supply1 id_17,
    input supply0 id_18,
    output supply1 id_19
);
  initial begin : LABEL_0
    id_2 <= id_12;
    $unsigned(1);
    ;
    id_0 <= id_5;
  end
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_16,
      id_6,
      id_6,
      id_6,
      id_9,
      id_15
  );
endmodule
