// Seed: 961023559
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    input wand id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
program module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10,
    input wand id_11,
    output tri0 id_12,
    output wor id_13,
    output wire id_14,
    input supply0 id_15,
    output tri1 id_16,
    output uwire id_17,
    output tri0 id_18,
    input uwire id_19,
    input tri1 id_20,
    output tri1 id_21,
    input supply1 id_22,
    output wor id_23,
    input uwire id_24,
    output tri1 id_25,
    input tri id_26,
    output wor id_27,
    input tri1 id_28,
    input uwire id_29,
    output tri id_30,
    input tri id_31
    , id_83,
    output wor id_32,
    input tri0 id_33,
    output tri id_34,
    output tri1 id_35,
    output tri1 id_36,
    input wire id_37,
    output wor id_38,
    input wor id_39,
    input tri1 id_40
    , id_84,
    input wire id_41,
    output tri0 id_42,
    output uwire id_43,
    input tri id_44,
    input supply1 id_45,
    input supply1 id_46,
    input wand module_1,
    inout uwire id_48,
    input uwire id_49
    , id_85,
    input wire id_50,
    input wand id_51,
    input tri id_52,
    output uwire id_53,
    input uwire id_54,
    input tri1 id_55,
    input wor id_56,
    output tri0 id_57,
    output uwire id_58,
    input uwire id_59,
    input wire id_60,
    input wand id_61,
    output supply1 id_62,
    input supply1 id_63,
    input supply1 id_64,
    input wand id_65,
    input tri0 id_66,
    output tri1 id_67,
    input wire id_68,
    input tri1 id_69,
    output tri0 id_70,
    input supply0 id_71,
    output tri1 id_72,
    input tri0 id_73,
    input tri id_74,
    input tri0 id_75,
    output wand id_76,
    input wor id_77,
    input tri id_78,
    output wand id_79,
    input supply1 id_80,
    input uwire id_81
);
  id_86 :
  assert property (@(posedge id_15) id_78)
  else id_12 = id_5;
  wire id_87;
  wire id_88;
  module_0 modCall_1 (
      id_40,
      id_43,
      id_57,
      id_52,
      id_33,
      id_11,
      id_11,
      id_61
  );
  assign modCall_1.type_2 = 0;
endprogram
