$date
	Sun Oct 23 02:41:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#957402
b10000 &
b10000 %
1$
b10000 !
1"
#957403
0"
#957406
b1000 &
b1000 %
#957410
b100 &
b100 %
#957414
b10 &
b10 %
#957418
b1 &
b1 %
1#
#957422
b0 &
0#
b0 %
0$
#1942955
b1100 !
1"
#1942958
b1100 &
b1100 %
1$
#1942959
0"
#1942962
b110 &
b110 %
#1942966
b11 &
b11 %
#1942970
b1010 &
b1010 %
#1942974
b101 &
b101 %
#1942978
b10000 &
b10000 %
#1942982
b1000 &
b1000 %
#1942986
b100 &
b100 %
#1942990
b10 &
b10 %
#1942994
b1 &
b1 %
1#
#1942998
b0 &
0#
b0 %
0$
#2986615
b1011 !
1"
#2986618
b1011 &
b1011 %
1$
#2986619
0"
#2986622
b100010 &
b100010 %
#2986626
b10001 &
b10001 %
#2986630
b110100 &
b110100 %
#2986634
b11010 &
b11010 %
#2986638
b1101 &
b1101 %
#2986642
b101000 &
b101000 %
#2986646
b10100 &
b10100 %
#2986650
b1010 &
b1010 %
#2986654
b101 &
b101 %
#2986658
b10000 &
b10000 %
#2986662
b1000 &
b1000 %
#2986666
b100 &
b100 %
#2986670
b10 &
b10 %
#2986674
b1 &
b1 %
1#
#2986678
b0 &
0#
b0 %
0$
#4500012
