arch = "AArch64"
name = "MP.RT.EL2+dsb-tlbiipa-dsb-tlbiis-dsb+dsb-isb"
symbolic = ["x", "y"]

page_table_setup = """
physical pa1 pa2;
intermediate ipa1 ipa2;

x |-> ipa1;
ipa1 |-> pa1;
ipa1 ?-> invalid;

y |-> ipa2;
ipa2 |-> pa2;

identity 0x2000 with code;

*pa1 = 0;
*pa2 = 0;
"""

[thread.0]
code = """
    STR X0,[X1]
    DSB SY
    TLBI IPAS2E1,X4
    DSB SY
    TLBI VMALLE1IS
    DSB SY
    STR X2,[X3]
"""

[thread.0.reset]
R0 = "extz(0b0, 64)"
R1 = "pte3(ipa1, s2_page_table_base)"
R2 = "extz(0b1, 64)"
R3 = "y"
R4 = "bvlshr(ipa1, extz(0xC, 64))"
"PSTATE.EL" = "0b10"

[thread.1]
code = """
    LDR X0,[X1]
    DSB SY
    ISB
    LDR X2,[X3]
"""

[thread.1.reset]
R1 = "y"
R3 = "x"

"PSTATE.EL" = "0b00"
"PSTATE.SP" = "0b0"

VBAR_EL2 = "extz(0x2000, 64)"

[section.thread1_el1_handler]
address = "0x2400"
code = """
    MOV X2,#1

    MRS X13,ELR_EL2
    ADD X13,X13,#4
    MSR ELR_EL2,X13
    ERET
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 1:X2 = 0"
