<stg><name>fft</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="27">
<condition id="93">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="117">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="9" to="10">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="10" to="11">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="13" to="14">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="14" to="15">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="15" to="16">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="16" to="17">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="17" to="18">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="18" to="19">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="19" to="20">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="20" to="21">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="21" to="22">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="22" to="23">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="23" to="24">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="24" to="25">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="25" to="26">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="26" to="3">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="27" to="2">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %real_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %img) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([512 x double]* %real_twid) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([512 x double]* %img_twid) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fft_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([512 x double]* %img_twid, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([512 x double]* %real_twid, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([1024 x double]* %img, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([1024 x double]* %real_r, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
:0  %odd = phi i30 [ 512, %0 ], [ %tmp_16, %6 ]

]]></Node>
<StgValue><ssdm name="odd"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %log = phi i4 [ 0, %0 ], [ %log_1, %6 ]

]]></Node>
<StgValue><ssdm name="log"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond = icmp eq i4 %log, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %log_1 = add i4 %log, 1

]]></Node>
<StgValue><ssdm name="log_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %7, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="30">
<![CDATA[
:0  %odd_cast = sext i30 %odd to i32

]]></Node>
<StgValue><ssdm name="odd_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="4">
<![CDATA[
:1  %log_cast2_cast = zext i4 %log to i10

]]></Node>
<StgValue><ssdm name="log_cast2_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="30">
<![CDATA[
:5  %tmp = trunc i30 %odd to i10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_12 = xor i10 %tmp, -1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %odd1 = phi i32 [ %odd_cast, %2 ], [ %odd_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="odd1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_14 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %odd1, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %icmp = icmp slt i22 %tmp_14, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp, label %4, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32">
<![CDATA[
:4  %tmp_15 = trunc i32 %odd1 to i10

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %odd_1 = or i32 %odd1, %odd_cast

]]></Node>
<StgValue><ssdm name="odd_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %even = xor i32 %odd_1, %odd_cast

]]></Node>
<StgValue><ssdm name="even"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %even_cast = and i10 %tmp_15, %tmp_12

]]></Node>
<StgValue><ssdm name="even_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_2 = sext i32 %even to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %real_addr = getelementptr [1024 x double]* %real_r, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="real_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
:10  %real_load = load double* %real_addr, align 8

]]></Node>
<StgValue><ssdm name="real_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_addr = getelementptr [1024 x double]* %img, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="img_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
:19  %img_load = load double* %img_addr, align 8

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %rootindex = shl i10 %even_cast, %log_cast2_cast

]]></Node>
<StgValue><ssdm name="rootindex"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
:10  %real_load = load double* %real_addr, align 8

]]></Node>
<StgValue><ssdm name="real_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_3 = sext i32 %odd_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %real_addr_1 = getelementptr [1024 x double]* %real_r, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="real_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
:13  %real_load_1 = load double* %real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="real_load_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
:19  %img_load = load double* %img_addr, align 8

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %img_addr_1 = getelementptr [1024 x double]* %img, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="img_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
:21  %img_load_1 = load double* %img_addr_1, align 8

]]></Node>
<StgValue><ssdm name="img_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
:13  %real_load_1 = load double* %real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="real_load_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
:21  %img_load_1 = load double* %img_addr_1, align 8

]]></Node>
<StgValue><ssdm name="img_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_5 = fsub double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_7 = fsub double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %temp = fadd double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_5 = fsub double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %temp_1 = fadd double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_7 = fsub double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %temp = fadd double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_5 = fsub double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %temp_1 = fadd double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_7 = fsub double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %temp = fadd double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_5 = fsub double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %temp_1 = fadd double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_7 = fsub double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %temp = fadd double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_5 = fsub double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %temp_1 = fadd double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_7 = fsub double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="93" st_id="11" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %temp = fadd double %real_load, %real_load_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:16  store double %tmp_5, double* %real_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %temp_1 = fadd double %img_load, %img_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:24  store double %tmp_7, double* %img_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:17  store double %temp, double* %real_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:25  store double %temp_1, double* %img_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 1024, i32 768, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:27  %tmp_9 = icmp eq i10 %rootindex, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %tmp_9, label %._crit_edge, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_s = zext i10 %rootindex to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %real_twid_addr = getelementptr [512 x double]* %real_twid, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="real_twid_addr"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
:2  %real_twid_load = load double* %real_twid_addr, align 8

]]></Node>
<StgValue><ssdm name="real_twid_load"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
:3  %real_load_2 = load double* %real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="real_load_2"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_twid_addr = getelementptr [512 x double]* %img_twid, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="img_twid_addr"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
:6  %img_twid_load = load double* %img_twid_addr, align 8

]]></Node>
<StgValue><ssdm name="img_twid_load"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
:7  %img_load_2 = load double* %img_addr_1, align 8

]]></Node>
<StgValue><ssdm name="img_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
:2  %real_twid_load = load double* %real_twid_addr, align 8

]]></Node>
<StgValue><ssdm name="real_twid_load"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
:3  %real_load_2 = load double* %real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="real_load_2"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
:6  %img_twid_load = load double* %img_twid_addr, align 8

]]></Node>
<StgValue><ssdm name="img_twid_load"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
:7  %img_load_2 = load double* %img_addr_1, align 8

]]></Node>
<StgValue><ssdm name="img_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %real_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_4 = fmul double %img_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_6 = fmul double %real_twid_load, %img_load_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_10 = fmul double %img_twid_load, %real_load_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %temp_2 = fsub double %tmp_1, %tmp_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_11 = fadd double %tmp_6, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="142" st_id="22" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %temp_2 = fsub double %tmp_1, %tmp_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_11 = fadd double %tmp_6, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %temp_2 = fsub double %tmp_1, %tmp_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_11 = fadd double %tmp_6, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="146" st_id="24" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %temp_2 = fsub double %tmp_1, %tmp_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_11 = fadd double %tmp_6, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %temp_2 = fsub double %tmp_1, %tmp_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_11 = fadd double %tmp_6, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="150" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:13  store double %tmp_11, double* %img_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:14  store double %temp_2, double* %real_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %odd_2 = add nsw i32 %odd_1, 1

]]></Node>
<StgValue><ssdm name="odd_2"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %odd, i32 1, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="29">
<![CDATA[
:2  %tmp_16 = sext i29 %tmp_17 to i30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
