# 👋 Hi there, I’m Talla Narayana Swami

I’m a passionate electronics and VLSI enthusiast, currently focusing on **Digital Design and Verification** using industry tools like **Cadence** and **Vivado**.

---

## 👀 Interests

- VLSI Design – mainly Digital Front-End
- RTL Design using Verilog/SystemVerilog
- Functional Verification
- FPGA Implementation and Simulation with Vivado

---

## 🌱 Current Learning

I'm actively learning:
- Front-End Digital Design flows
- Verification methodologies
- Cadence simulation environments
- Moto to Upload every day, except 1 or 2 days per month if unavoidable.
- Real-world problem solving through platforms like **VDL Bits**

---



- ✅ Verilog source code  
- 🧪 Testbench for simulation  
- 📈 Simulation outputs  
- 🖼 Screenshot of the original question (if available)  

> 📍 Target: Upload every day, except 1 or 2 days per month if unavoidable.

---

## 📫 Contact Me

- 📧 Email: [swami.8talla@gmail.com](mailto:swami.8talla@gmail.com)    
- 😄 Pronouns: Swami  
- 🕉️ Fun fact: *Life is little. Enjoy every moment — but always be in your limits.*  
  **#RadheKrishna #Rahe-Radhe**

---

## 🧠 Pro Tip

Use `Ctrl + F` to search through any of the files or questions in the repository quickly.

---

<!---
t-swami/t-swami is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
--->
