GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\dds_time_control.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\pulse2width.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\width2pulse.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_decode.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_rx.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_tx.v'
Analyzing Verilog file 'E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'data_done' remains unconnected for this instance("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":107)
Compiling module 'system'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":3)
Compiling module 'Gowin_PLL'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\gowin_pll\gowin_pll.v":10)
Compiling module 'dds_time_control(PULSE=2000)'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\dds_time_control.v":23)
Compiling module 'pulse2width'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\pulse2width.v":24)
Compiling module 'width2pulse'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\ad9910\width2pulse.v":23)
Compiling module 'uart_decode'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_decode.v":23)
Compiling module 'uart_rx(BPS=115200)'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_rx.v":1)
Compiling module 'uart_tx(BPS=115200)'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\uart\uart_tx.v":1)
Compiling module 'gw_gao'("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Extracting RAM for identifier '**'("E:\Development\Gowin\Gowin_V1.9.9.02_x64_win\Gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "system"
WARN  (EX0211) : The output port "master_reset" of module "system" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":15)
WARN  (EX0211) : The output port "spi_clk" of module "system" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":18)
WARN  (EX0211) : The output port "spi_mosi" of module "system" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":19)
WARN  (EX0211) : The output port "spi_cs" of module "system" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":21)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input spi_miso is unused("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":20)
WARN  (CV0017) : Inout io_spi_clk is unused("D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\src\system.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\impl\gwsynthesis\riscv_project.vg" completed
[100%] Generate report file "D:\Program_Station\Embedded_Program\GOWIN_FPGA\dds_fpga_control\impl\gwsynthesis\riscv_project_syn.rpt.html" completed
GowinSynthesis finish
