m255
K3
13
cModel Technology
dD:\modeltech_6.5\examples
vadder_32bits
IJAWldIEj9zIPE9nzbNGE<2
VH3MfAaUBUHMniOHlZdcI;0
Z0 dE:\Verilog\lab28\PipelineCPU\32bits_MIPS_CPU\SIM\ID
Z1 w1482134626
Z2 8E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/adder_32bits.v
Z3 FE:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/adder_32bits.v
L0 21
Z4 OE;L;6.5;42
r1
31
Z5 !s102 -nocovercells
Z6 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUPF
!s100 EaEkm`6>oiL>Nk3Wb=^L63
!s85 0
vadder_4bits
IODF5TAO1ezQYg4S:RQD>g3
VRIOd4YzBVIKIHabCV7aQM3
Z7 dE:\Verilog\lab28\PipelineCPU\32bits_MIPS_CPU\SIM\ID
R1
R2
R3
L0 45
R4
r1
31
R5
R6
!s100 E9Y[1`_4_`F4ED31?DKCQ0
!s85 0
vadder_select
IaTnBhK`FXdGiLk><7Q2OV0
Vf:YNL3Rf8J:e[nPzhR_1?2
R7
R1
R2
R3
L0 61
R4
r1
31
R5
R6
!s100 fn=Jdk9[AWoP3TWgES6^X3
!s85 0
vDecode
IOLmmRif8<SEacUz`I^m^c1
VZljK8RR7o2iTDaBIhX7e03
R7
w1482148193
8E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Decode.v
FE:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Decode.v
L0 13
R4
r1
31
R5
R6
n@decode
!s100 DT=U9^BhGKC=E;LIFIReY0
!s85 0
vDecode_tb_v
ISo]e=mJ0nz>6]NzhMhLIn3
VNBQjZaeFV?6o2QInj[zFQ2
R7
w1473489780
8E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/Decode/Decode_tb.v
FE:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/Decode/Decode_tb.v
L0 25
R4
r1
31
R5
R6
n@decode_tb_v
!s100 XPCdoH;APA_6S=K:XG_872
!s85 0
vID
I@L:?@C?X[8INUWfN>kL]D3
V9XZOY637e@EL?E`dGcfTD2
R7
w1482217489
8E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ID.v
FE:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/ID.v
L0 21
R4
r1
31
R5
R6
n@i@d
!s100 ]UF<C6KF4Ef5Q4?Q3_GYY1
!s85 0
vID_tb_v
!s100 `d34RCXCVAb:V5=2jZbim3
I5Xi;S`U6CE@U?`_RB74`C1
V6eF?<MfZ[0Vf0Kz[60@<A2
R7
w1482215414
8E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/ID/ID_tb.v
FE:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SIM/ID/ID_tb.v
L0 2
R4
r1
!s85 0
31
R5
R6
n@i@d_tb_v
vmux_2to1
I[NKP@e@T=CAU`8BU_zRM[3
VElZbmR28f1_lf?iYd8HGS0
R7
R1
R2
R3
L0 38
R4
r1
31
R5
R6
!s100 d0L=l@d?`3X4IdCf4<5`Q2
!s85 0
vRegisters
IgkA2Mc8QKG@dLP8[;F]=h1
VX_4h:Z>7mIP7EB7dHNCAj2
R7
R1
8E:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Registers.v
FE:/Verilog/lab28/PipelineCPU/32bits_MIPS_CPU/SRC/Registers.v
L0 4
R4
r1
31
R5
R6
n@registers
!s100 S@7fgdIgU56@_]K:H8?Eh3
!s85 0
