Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: fpga_master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga_master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga_master"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fpga_master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6\example_design\clk_wiz_v3_6_exdes.v" into library work
Parsing module <clk_wiz_v3_6_exdes>.
Analyzing Verilog file "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" into library work
Parsing module <fpga_master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 88: Port CLK_OUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 97: Port CE is not connected to this instance

Elaborating module <fpga_master>.

Elaborating module <clk_wiz_v3_6>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=37,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=10,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=180.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=37.037,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6.v" Line 120: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6.v" Line 121: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6.v" Line 122: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6.v" Line 123: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 92: Assignment to lock ignored, since the identifier is never used

Elaborating module <ODDR2>.
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 106: Assignment to slrd_5i ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 187: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 198: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 218: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 256: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 270: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 288: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" Line 119: Assignment to first_time ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_master>.
    Related source file is "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v".
        Partial = 4'b0000
        ZLP = 4'b0001
        Stream_in = 4'b0010
        Stream_out = 4'b0011
        A = 4'b0000
        B = 4'b0001
        C = 4'b0010
        D = 4'b0011
        E = 4'b0100
        F = 4'b0101
        G = 4'b0110
        H = 4'b0111
WARNING:Xst:647 - Input <mode_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tri_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PMODE_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" line 88: Output port <CLK_OUT2> of the instance <clk_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\test.v" line 88: Output port <LOCKED> of the instance <clk_gen> is unconnected or connected to loadless signal.
    Found 256x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <slrd_3i>.
    Found 1-bit register for signal <slrd_4i>.
    Found 1-bit register for signal <sloe>.
    Found 1-bit register for signal <slcs>.
    Found 1-bit register for signal <slwr>.
    Found 5-bit register for signal <latcount>.
    Found 16-bit register for signal <index>.
    Found 4-bit register for signal <MasterState>.
    Found 2-bit register for signal <faddr>.
    Found 1-bit register for signal <slrd>.
    Found 16-bit register for signal <DataCount_i>.
    Found 32-bit register for signal <fdata_i[31]_dff_89_OUT>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_70>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_71>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_72>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_73>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_74>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_75>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_76>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_77>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_78>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_79>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_80>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_81>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_82>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_83>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_84>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_85>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_86>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_87>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_88>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_89>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_90>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_91>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_92>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_93>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_94>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_95>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_96>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_97>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_98>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_99>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_100>.
    Found 1-bit register for signal <MasterState[3]_clk_100_DFF_101>.
    Found 3-bit register for signal <cnt>.
    Found 4-bit register for signal <late_count>.
    Found 1-bit register for signal <slrd_2i>.
    Found finite state machine <FSM_0> for signal <MasterState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_100 (rising_edge)                          |
    | Power Up State     | 0110                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <DataCount_i[15]_GND_1_o_add_28_OUT> created at line 218.
    Found 16-bit adder for signal <index[15]_GND_1_o_add_46_OUT> created at line 288.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_11_OUT<4:0>> created at line 187.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_12_OUT<2:0>> created at line 198.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_38_OUT<3:0>> created at line 270.
    Found 1-bit tristate buffer for signal <fdata_i<31>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<30>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<29>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<28>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<27>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<26>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<25>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<24>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<23>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<22>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<21>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<20>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<19>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<18>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<17>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<16>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<15>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<14>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<13>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<12>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<11>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<10>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<9>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<8>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<7>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<6>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<5>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<4>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<3>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<2>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<1>> created at line 119
    Found 1-bit tristate buffer for signal <fdata_i<0>> created at line 119
    Found 5-bit comparator greater for signal <GND_1_o_latcount[4]_LessThan_10_o> created at line 185
    Found 16-bit comparator greater for signal <DataCount_i[15]_GND_1_o_LessThan_28_o> created at line 216
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <fpga_master> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "C:\Users\shya\Desktop\Cyproject\final final final final final code\from web\AN65974_ExampleProjectfiles\Loopback\fpga_write\ipcore_dir\clk_wiz_v3_6.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
# Registers                                            : 46
 1-bit register                                        : 39
 16-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 12
 16-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fpga_master>.
The following registers are absorbed into counter <late_count>: 1 register on signal <late_count>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <fdata_i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_100>       | rise     |
    |     weA            | connected to signal <slrd_4i_0_0>   | high     |
    |     addrA          | connected to signal <DataCount_i<7:0>> |          |
    |     diA            | connected to signal <fdata>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_100>       | rise     |
    |     weB            | connected to signal <MasterState[3]_GND_1_o_equal_55_o_0> | high     |
    |     addrB          | connected to signal <index<7:0>>    |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fpga_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 5-bit subtractor                                      : 1
# Counters                                             : 2
 3-bit down counter                                    : 1
 4-bit down counter                                    : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 11
 16-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <MasterState[3]_clk_100_DFF_72> in Unit <fpga_master> is equivalent to the following 31 FFs/Latches, which will be removed : <MasterState[3]_clk_100_DFF_70> <MasterState[3]_clk_100_DFF_71> <MasterState[3]_clk_100_DFF_73> <MasterState[3]_clk_100_DFF_74> <MasterState[3]_clk_100_DFF_75> <MasterState[3]_clk_100_DFF_76> <MasterState[3]_clk_100_DFF_79> <MasterState[3]_clk_100_DFF_77> <MasterState[3]_clk_100_DFF_78> <MasterState[3]_clk_100_DFF_82> <MasterState[3]_clk_100_DFF_80> <MasterState[3]_clk_100_DFF_81> <MasterState[3]_clk_100_DFF_85> <MasterState[3]_clk_100_DFF_83> <MasterState[3]_clk_100_DFF_84> <MasterState[3]_clk_100_DFF_86> <MasterState[3]_clk_100_DFF_87> <MasterState[3]_clk_100_DFF_88> <MasterState[3]_clk_100_DFF_89> <MasterState[3]_clk_100_DFF_92> <MasterState[3]_clk_100_DFF_90> <MasterState[3]_clk_100_DFF_91> <MasterState[3]_clk_100_DFF_95> <MasterState[3]_clk_100_DFF_93> <MasterState[3]_clk_100_DFF_94> <MasterState[3]_clk_100_DFF_98> <MasterState[3]_clk_100_DFF_96>
   <MasterState[3]_clk_100_DFF_97> <MasterState[3]_clk_100_DFF_99> <MasterState[3]_clk_100_DFF_100> <MasterState[3]_clk_100_DFF_101> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <MasterState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0110  | 000
 0001  | 001
 0101  | 011
 0010  | 010
 0111  | 110
 0000  | 111
-------------------
INFO:Xst:1901 - Instance clk_gen/pll_base_inst in unit clk_gen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <faddr_i_0> in Unit <fpga_master> is equivalent to the following FF/Latch, which will be removed : <faddr_i_1> 

Optimizing unit <fpga_master> ...
WARNING:Xst:1710 - FF/Latch <latcount_2> (without init value) has a constant value of 0 in block <fpga_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <latcount_3> (without init value) has a constant value of 0 in block <fpga_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <latcount_4> (without init value) has a constant value of 0 in block <fpga_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <late_count_1> has a constant value of 0 in block <fpga_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <late_count_2> has a constant value of 0 in block <fpga_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <late_count_3> has a constant value of 0 in block <fpga_master>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_master, actual ratio is 1.
FlipFlop MasterState_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <fpga_master> :
	Found 3-bit shift register for signal <slrd_4i>.
Unit <fpga_master> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpga_master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 174
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 21
#      LUT5                        : 21
#      LUT6                        : 21
#      MUXCY                       : 30
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 50
#      FD                          : 21
#      FDE                         : 27
#      FDRE                        : 1
#      ODDR2                       : 1
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 49
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 11
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  18224     0%  
 Number of Slice LUTs:                  110  out of   9112     1%  
    Number used as Logic:               109  out of   9112     1%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    112
   Number with an unused Flip Flop:      62  out of    112    55%  
   Number with an unused LUT:             2  out of    112     1%  
   Number of fully used LUT-FF pairs:    48  out of    112    42%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  49  out of    232    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_gen/pll_base_inst/CLKOUT0      | BUFG                   | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.686ns (Maximum Frequency: 213.393MHz)
   Minimum input arrival time before clock: 4.761ns
   Maximum output required time after clock: 5.094ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/pll_base_inst/CLKOUT0'
  Clock period: 4.686ns (frequency: 213.393MHz)
  Total number of paths / destination ports: 1636 / 98
-------------------------------------------------------------------------
Delay:               4.686ns (Levels of Logic = 4)
  Source:            DataCount_i_8 (FF)
  Destination:       DataCount_i_0 (FF)
  Source Clock:      clk_gen/pll_base_inst/CLKOUT0 rising
  Destination Clock: clk_gen/pll_base_inst/CLKOUT0 rising

  Data Path: DataCount_i_8 to DataCount_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  DataCount_i_8 (DataCount_i_8)
     LUT6:I0->O            2   0.203   0.721  DataCount_i[15]_GND_1_o_LessThan_28_o22 (DataCount_i[15]_GND_1_o_LessThan_28_o21)
     LUT6:I4->O            1   0.203   0.580  DataCount_i[15]_GND_1_o_LessThan_28_o23 (DataCount_i[15]_GND_1_o_LessThan_28_o)
     LUT6:I5->O           16   0.205   1.005  _n0547_inv3 (_n0547_inv)
     LUT4:I3->O            1   0.205   0.000  DataCount_i_0_rstpot (DataCount_i_0_rstpot)
     FD:D                      0.102          DataCount_i_0
    ----------------------------------------
    Total                      4.686ns (1.365ns logic, 3.321ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 152 / 94
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 4)
  Source:            flagd (PAD)
  Destination:       DataCount_i_0 (FF)
  Destination Clock: clk_gen/pll_base_inst/CLKOUT0 rising

  Data Path: flagd to DataCount_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.138  flagd_IBUF (flagd_IBUF)
     LUT6:I0->O            1   0.203   0.684  _n0547_inv3_SW0 (N69)
     LUT6:I4->O           16   0.203   1.005  _n0547_inv3 (_n0547_inv)
     LUT4:I3->O            1   0.205   0.000  DataCount_i_0_rstpot (DataCount_i_0_rstpot)
     FD:D                      0.102          DataCount_i_0
    ----------------------------------------
    Total                      4.761ns (1.935ns logic, 2.826ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 70 / 38
-------------------------------------------------------------------------
Offset:              5.094ns (Levels of Logic = 2)
  Source:            MasterState[3]_clk_100_DFF_72 (FF)
  Destination:       fdata<31> (PAD)
  Source Clock:      clk_gen/pll_base_inst/CLKOUT0 rising

  Data Path: MasterState[3]_clk_100_DFF_72 to fdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  MasterState[3]_clk_100_DFF_72 (MasterState[3]_clk_100_DFF_72)
     INV:I->O             32   0.206   1.291  MasterState[3]_clk_100_DFF_100_inv1_INV_0 (MasterState[3]_clk_100_DFF_100_inv)
     IOBUF:T->IO               2.571          fdata_31_IOBUF (fdata<31>)
    ----------------------------------------
    Total                      5.094ns (3.224ns logic, 1.870ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_gen/pll_base_inst/CLKOUT0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk_gen/pll_base_inst/CLKOUT0|    4.686|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.31 secs
 
--> 

Total memory usage is 256688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    6 (   0 filtered)

