v++ -c -k  xilZstdDecompressStream -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilZstdDecompressStream.cpp -o xilZstdDecompressStream.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DFREE_RUNNING_KERNEL -DINZSTD=1 -DINPUT_BYTES=4 -DOUTPUT_BYTES=8 -DZSTD_BLOCK_SIZE_KB=32
v++ -c -k  xilMM2S -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilMM2S.cpp -o xilMM2S.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DINZSTD=1 -DINPUT_BYTES=4 -DOUTPUT_BYTES=8 -DZSTD_BLOCK_SIZE_KB=32
v++ -c -k  xilS2MM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilS2MM.cpp -o xilS2MM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DINZSTD=1 -DINPUT_BYTES=4 -DOUTPUT_BYTES=8 -DZSTD_BLOCK_SIZE_KB=32
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilMM2S
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/log/xilMM2S
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilZstdDecompressStream
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/log/xilZstdDecompressStream

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilS2MM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/log/xilS2MM
Running Dispatch Server on port:33809
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilMM2S.xo.compile_summary, at Sun Jan  8 00:57:21 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:57:21 2023
Running Dispatch Server on port:46845
Running Dispatch Server on port:37705
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilZstdDecompressStream.xo.compile_summary, at Sun Jan  8 00:57:23 2023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilS2MM.xo.compile_summary, at Sun Jan  8 00:57:23 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:57:23 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:57:23 2023
Running Rule Check Server on port:43263
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilMM2S/v++_compile_xilMM2S_guidance.html', at Sun Jan  8 00:57:25 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilMM2S'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:44347
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilZstdDecompressStream/v++_compile_xilZstdDecompressStream_guidance.html', at Sun Jan  8 00:57:26 2023
Running Rule Check Server on port:42083
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilS2MM/v++_compile_xilS2MM_guidance.html', at Sun Jan  8 00:57:26 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilZstdDecompressStream'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilS2MM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilMM2S Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/xilMM2S/xilMM2S/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'streamDataDm2kSync'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'streamDataDm2kSync'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilMM2S/system_estimate_xilMM2S.xtxt
INFO: [v++ 60-586] Created xilMM2S.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilMM2S.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 30s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilS2MM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/xilS2MM/xilS2MM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'streamDataK2dm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'streamDataK2dm'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilS2MM/system_estimate_xilS2MM.xtxt
INFO: [v++ 60-586] Created xilS2MM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilS2MM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 44s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilZstdDecompressStream Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/xilZstdDecompressStream/xilZstdDecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1115_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1115_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_828_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_828_1'
INFO: [v++ 204-61] Pipelining loop 'parser_write_block_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'parser_write_block_data'
INFO: [v++ 204-61] Pipelining loop 'skip_frame_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'skip_frame_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_182_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_182_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_180_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_220_4'
INFO: [v++ 204-61] Pipelining loop 'fse_gen_next_symbol_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'fse_gen_next_symbol_table'
INFO: [v++ 204-61] Pipelining loop 'fse_gen_symbol_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'fse_gen_symbol_table'
INFO: [v++ 204-61] Pipelining loop 'gen_fse_final_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'gen_fse_final_table'
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2'
INFO: [v++ 204-61] Pipelining loop 'block_write_rawblocklit_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'block_write_rawblocklit_data'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_478_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_478_1'
INFO: [v++ 204-61] Pipelining loop 'cmplit_write_block'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'cmplit_write_block'
INFO: [v++ 204-61] Pipelining loop 'parseBlock_main_loop.4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'parseBlock_main_loop.4'
INFO: [v++ 204-61] Pipelining loop 'cmpseq_write_block'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'cmpseq_write_block'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_946_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_946_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_983_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_983_3'
INFO: [v++ 204-61] Pipelining loop 'fse_decode_huff_weights'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'fse_decode_huff_weights'
INFO: [v++ 204-61] Pipelining loop 'hfdl_dataStreamer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'hfdl_dataStreamer'
INFO: [v++ 204-61] Pipelining loop 'hflkpt_init_blen_hist'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'hflkpt_init_blen_hist'
INFO: [v++ 204-61] Pipelining loop 'hflkpt_fill_blen_hist'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'hflkpt_fill_blen_hist'
INFO: [v++ 204-61] Pipelining loop 'hflkpt_initial_codegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'hflkpt_initial_codegen'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'huf_dec_bitstream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'huf_dec_bitstream'
INFO: [v++ 204-61] Pipelining loop 'huffLitUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'huffLitUpsizer'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_304_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_304_2'
INFO: [v++ 204-61] Pipelining loop 'decodelit_write_rlelit_data'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'decodelit_write_rlelit_data'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_333_3'
INFO: [v++ 204-61] Pipelining loop 'lit_read_fse_table'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lit_read_fse_table'
INFO: [v++ 204-61] Pipelining loop 'huffman_decode_weights'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'huffman_decode_weights'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_257_1'
INFO: [v++ 204-61] Pipelining loop 'fsedseq_fill_acc'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'fsedseq_fill_acc'
INFO: [v++ 204-61] Pipelining loop 'decode_sequence_bitStream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'decode_sequence_bitStream'
INFO: [v++ 204-61] Pipelining loop 'decode_sequence_codes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'decode_sequence_codes'
INFO: [v++ 204-61] Pipelining loop 'seqd_read_fse_tables'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'seqd_read_fse_tables'
INFO: [v++ 204-61] Pipelining loop 'fsedseq_fill_bitstream'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'fsedseq_fill_bitstream'
INFO: [v++ 204-61] Pipelining loop 'align_literals'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'align_literals'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1139_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1139_1'
INFO: [v++ 200-789] **** Estimated Fmax: 176.83 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/report/xilZstdDecompressStream/system_estimate_xilZstdDecompressStream.xtxt
INFO: [v++ 60-586] Created xilZstdDecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilZstdDecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 48s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilZstdDecompressStream.xo xilMM2S.xo xilS2MM.xo -o zstd_decompress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

ERROR: [v++ 60-633] Failed to collect compute units: The number specified and the list of compute units do not match: xilMM2S:2:xilMM2S_1, xilMM2S_2
INFO: [v++ 60-1662] Stopping dispatch session having empty uuid.
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilZstdDecompressStream.xo xilMM2S.xo xilS2MM.xo -o zstd_decompress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link
Running Dispatch Server on port:36115
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin.link_summary, at Sun Jan  8 01:09:54 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:09:54 2023
Running Rule Check Server on port:46253
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/v++_link_zstd_decompress_guidance.html', at Sun Jan  8 01:09:58 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:10:02] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilZstdDecompressStream.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilMM2S.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilS2MM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:10:06 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilZstdDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilMM2S.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/xilS2MM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:10:07] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilZstdDecompressStream_1_0,xilZstdDecompressStream -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilMM2S_1_0,xilMM2S -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilS2MM_1_0,xilS2MM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:10:16] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 73694 ; free virtual = 180051
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:10:16] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilMM2S:2:xilMM2S_1.xilMM2S_2 -nk xilS2MM:2:xilS2MM_1.xilS2MM_2 -nk xilZstdDecompressStream:2:xilZstdDecompressStream_1.xilZstdDecompressStream_2 -sc xilMM2S_1.outStream:xilZstdDecompressStream_1.inaxistreamd -sc xilZstdDecompressStream_1.outaxistreamd:xilS2MM_1.inStream -sc xilMM2S_2.outStream:xilZstdDecompressStream_2.inaxistreamd -sc xilZstdDecompressStream_2.outaxistreamd:xilS2MM_2.inStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilMM2S, num: 2  {xilMM2S_1 xilMM2S_2}
INFO: [CFGEN 83-0]   kernel: xilS2MM, num: 2  {xilS2MM_1 xilS2MM_2}
INFO: [CFGEN 83-0]   kernel: xilZstdDecompressStream, num: 2  {xilZstdDecompressStream_1 xilZstdDecompressStream_2}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilMM2S_1.outStream => xilZstdDecompressStream_1.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_1.outaxistreamd => xilS2MM_1.inStream
INFO: [CFGEN 83-0]   xilMM2S_2.outStream => xilZstdDecompressStream_2.inaxistreamd
INFO: [CFGEN 83-0]   xilZstdDecompressStream_2.outaxistreamd => xilS2MM_2.inStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_2.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_2.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_2.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_2.status_flag to HP0
INFO: [SYSTEM_LINK 82-37] [01:10:27] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 73383 ; free virtual = 179746
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:10:27] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:10:39] cf2bd finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 76370 ; free virtual = 182818
INFO: [v++ 60-1441] [01:10:39] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 76410 ; free virtual = 182854
INFO: [v++ 60-1443] [01:10:39] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [01:10:52] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 76469 ; free virtual = 182912
INFO: [v++ 60-1443] [01:10:52] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [01:10:53] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 75466 ; free virtual = 181907
INFO: [v++ 60-1443] [01:10:53] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilS2MM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilZstdDecompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilMM2S_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:11:22] Run vpl: Step create_project: Started
Creating Vivado project.
[01:11:45] Run vpl: Step create_project: Completed
[01:11:45] Run vpl: Step create_bd: Started
[01:12:20] Run vpl: Step create_bd: Completed
[01:12:20] Run vpl: Step update_bd: Started
[01:12:21] Run vpl: Step update_bd: Completed
[01:12:21] Run vpl: Step generate_target: Started
[01:13:36] Run vpl: Step generate_target: RUNNING...
[01:14:51] Run vpl: Step generate_target: RUNNING...
[01:15:26] Run vpl: Step generate_target: Completed
[01:15:26] Run vpl: Step config_hw_runs: Started
[01:15:38] Run vpl: Step config_hw_runs: Completed
[01:15:38] Run vpl: Step synth: Started
[01:16:10] Block-level synthesis in progress, 0 of 28 jobs complete, 1 job running.
[01:16:40] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[01:17:11] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[01:17:41] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[01:18:12] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[01:18:42] Block-level synthesis in progress, 0 of 28 jobs complete, 8 jobs running.
[01:19:12] Block-level synthesis in progress, 1 of 28 jobs complete, 7 jobs running.
[01:19:42] Block-level synthesis in progress, 2 of 28 jobs complete, 7 jobs running.
[01:20:12] Block-level synthesis in progress, 3 of 28 jobs complete, 7 jobs running.
[01:20:43] Block-level synthesis in progress, 4 of 28 jobs complete, 6 jobs running.
[01:21:13] Block-level synthesis in progress, 7 of 28 jobs complete, 6 jobs running.
[01:21:43] Block-level synthesis in progress, 8 of 28 jobs complete, 7 jobs running.
[01:22:13] Block-level synthesis in progress, 9 of 28 jobs complete, 7 jobs running.
[01:22:44] Block-level synthesis in progress, 9 of 28 jobs complete, 8 jobs running.
[01:23:14] Block-level synthesis in progress, 12 of 28 jobs complete, 6 jobs running.
[01:23:44] Block-level synthesis in progress, 13 of 28 jobs complete, 7 jobs running.
[01:24:14] Block-level synthesis in progress, 15 of 28 jobs complete, 7 jobs running.
[01:24:45] Block-level synthesis in progress, 19 of 28 jobs complete, 4 jobs running.
[01:25:15] Block-level synthesis in progress, 21 of 28 jobs complete, 5 jobs running.
[01:25:45] Block-level synthesis in progress, 24 of 28 jobs complete, 2 jobs running.
[01:26:16] Block-level synthesis in progress, 24 of 28 jobs complete, 3 jobs running.
[01:26:46] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:27:16] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:27:46] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:28:17] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:28:47] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:29:17] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:29:47] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:30:17] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:30:48] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:31:18] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:31:48] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:32:18] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:32:48] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:33:19] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:33:49] Block-level synthesis in progress, 26 of 28 jobs complete, 1 job running.
[01:34:19] Block-level synthesis in progress, 27 of 28 jobs complete, 0 jobs running.
[01:34:49] Block-level synthesis in progress, 27 of 28 jobs complete, 1 job running.
[01:35:19] Top-level synthesis in progress.
[01:35:50] Top-level synthesis in progress.
[01:36:20] Top-level synthesis in progress.
[01:36:50] Top-level synthesis in progress.
[01:37:21] Top-level synthesis in progress.
[01:37:37] Run vpl: Step synth: Completed
[01:37:37] Run vpl: Step impl: Started
[01:41:41] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 30m 42s 

[01:41:41] Starting logic optimization..
[01:41:41] Phase 1 Retarget
[01:41:41] Phase 2 Constant propagation
[01:42:11] Phase 3 Sweep
[01:42:11] Phase 4 BUFG optimization
[01:42:11] Phase 5 Shift Register Optimization
[01:42:11] Phase 6 Post Processing Netlist
[01:44:43] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 02s 

[01:44:43] Starting logic placement..
[01:44:43] Phase 1 Placer Initialization
[01:44:43] Phase 1.1 Placer Initialization Netlist Sorting
[01:44:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:44:43] Phase 1.3 Build Placer Netlist Model
[01:45:44] Phase 1.4 Constrain Clocks/Macros
[01:45:44] Phase 2 Global Placement
[01:45:44] Phase 2.1 Floorplanning
[01:45:44] Phase 2.1.1 Partition Driven Placement
[01:45:44] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:46:45] Phase 2.1.1.2 PBP: Clock Region Placement
[01:46:45] Phase 2.1.1.3 PBP: Discrete Incremental
[01:46:45] Phase 2.1.1.4 PBP: Compute Congestion
[01:46:45] Phase 2.1.1.5 PBP: Macro Placement
[01:46:45] Phase 2.1.1.6 PBP: UpdateTiming
[01:46:45] Phase 2.1.1.7 PBP: Add part constraints
[01:46:45] Phase 2.2 Update Timing before SLR Path Opt
[01:46:45] Phase 2.3 Global Placement Core
[01:48:46] Phase 2.3.1 Physical Synthesis In Placer
[01:49:16] Phase 3 Detail Placement
[01:49:16] Phase 3.1 Commit Multi Column Macros
[01:49:16] Phase 3.2 Commit Most Macros & LUTRAMs
[01:49:16] Phase 3.3 Small Shape DP
[01:49:16] Phase 3.3.1 Small Shape Clustering
[01:49:47] Phase 3.3.2 Flow Legalize Slice Clusters
[01:49:47] Phase 3.3.3 Slice Area Swap
[01:50:17] Phase 3.4 Re-assign LUT pins
[01:50:17] Phase 3.5 Pipeline Register Optimization
[01:50:17] Phase 4 Post Placement Optimization and Clean-Up
[01:50:17] Phase 4.1 Post Commit Optimization
[01:50:48] Phase 4.1.1 Post Placement Optimization
[01:50:48] Phase 4.1.1.1 BUFG Insertion
[01:50:48] Phase 1 Physical Synthesis Initialization
[01:51:18] Phase 4.2 Post Placement Cleanup
[01:51:18] Phase 4.3 Placer Reporting
[01:51:18] Phase 4.3.1 Print Estimated Congestion
[01:51:18] Phase 4.4 Final Placement Cleanup
[01:51:49] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 07m 05s 

[01:51:49] Starting logic routing..
[01:51:49] Phase 1 Build RT Design
[01:52:19] Phase 2 Router Initialization
[01:52:19] Phase 2.1 Fix Topology Constraints
[01:52:19] Phase 2.2 Pre Route Cleanup
[01:52:50] Phase 2.3 Global Clock Net Routing
[01:52:50] Phase 2.4 Update Timing
[01:53:51] Phase 3 Initial Routing
[01:53:51] Phase 3.1 Global Routing
[01:54:21] Phase 4 Rip-up And Reroute
[01:54:21] Phase 4.1 Global Iteration 0
[01:57:24] Phase 4.2 Global Iteration 1
[01:57:24] Phase 4.3 Global Iteration 2
[01:57:54] Phase 5 Delay and Skew Optimization
[01:57:54] Phase 5.1 Delay CleanUp
[01:57:54] Phase 5.2 Clock Skew Optimization
[01:57:54] Phase 6 Post Hold Fix
[01:57:54] Phase 6.1 Hold Fix Iter
[01:57:54] Phase 6.1.1 Update Timing
[01:58:25] Phase 7 Route finalize
[01:58:25] Phase 8 Verifying routed nets
[01:58:25] Phase 9 Depositing Routes
[01:58:25] Phase 10 Post Router Timing
[01:58:25] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 06m 36s 

[01:58:25] Starting bitstream generation..
[02:00:57] Creating bitmap...
[02:01:51] Writing bitstream ./zcu106_base_wrapper.bit...
[02:01:51] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 03m 26s 
[02:01:50] Run vpl: Step impl: Completed
[02:01:51] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:01:51] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:50:58 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 81739 ; free virtual = 189942
INFO: [v++ 60-1443] [02:01:51] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:02:03] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 82482 ; free virtual = 190723
INFO: [v++ 60-1443] [02:02:03] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4882 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 44849 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/zstd_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18499 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19394967 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:02:03] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 82468 ; free virtual = 190726
INFO: [v++ 60-1443] [02:02:03] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [02:02:04] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 82481 ; free virtual = 190744
INFO: [v++ 60-1443] [02:02:04] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/link/run_link
INFO: [v++ 60-1441] [02:02:04] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 82482 ; free virtual = 190745
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/system_estimate_zstd_decompress.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created zstd_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/v++_link_zstd_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/zstd_decompress/zstd_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 52m 20s
INFO: [v++ 60-1653] Closing dispatch client.
