Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Nov 27 21:03:20 2018
| Host         : 008 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Display_control_sets_placed.rpt
| Design       : Display
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    42 |
| Minimum Number of register sites lost to control set restrictions |    29 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             269 |          128 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           44 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------+--------------------------------+------------------+----------------+
|         Clock Signal         |            Enable Signal            |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------+--------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG               |                                     |                                |                2 |              2 |
|  clk_div/CLK                 | co4/FSM_sequential_count[2]_i_1_n_0 | scpu/pc/CurPC_reg_rep[6]_0     |                1 |              3 |
|  co4/E[0]                    |                                     |                                |                1 |              4 |
|  scpu/pc/E[0]                |                                     |                                |                3 |              7 |
|  scpu/pc/CurPC_reg[7]_87[0]  |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_89[0]  |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_91[0]  |                                     |                                |                6 |              8 |
|  scpu/pc/CurPC_reg[7]_93[0]  |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_95[0]  |                                     |                                |                2 |              8 |
|  scpu/pc/CurPC_reg[7]_97[0]  |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_99[0]  |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_143[0] |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_141[0] |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_139[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_137[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_135[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_133[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_131[0] |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_129[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_127[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_121[0] |                                     |                                |                5 |              8 |
|  scpu/pc/CurPC_reg[7]_123[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_144[0] |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_125[0] |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_119[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_117[0] |                                     |                                |                5 |              8 |
|  scpu/pc/CurPC_reg[7]_101[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_103[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_105[0] |                                     |                                |                6 |              8 |
|  scpu/pc/CurPC_reg[7]_111[0] |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_107[0] |                                     |                                |                5 |              8 |
|  scpu/pc/CurPC_reg[7]_113[0] |                                     |                                |                3 |              8 |
|  scpu/pc/CurPC_reg[7]_115[0] |                                     |                                |                5 |              8 |
|  scpu/pc/CurPC_reg[7]_84[0]  |                                     |                                |                5 |              8 |
|  scpu/pc/CurPC_reg[7]_85[0]  |                                     |                                |                4 |              8 |
|  scpu/pc/CurPC_reg[7]_109[0] |                                     |                                |                4 |              8 |
| ~key_out_reg_BUFG            | scpu/pc/PCWre                       | scpu/pc/CurPC_reg_rep[6]_0     |                4 |             13 |
|  CLK_IBUF_BUFG               |                                     | xiaodou/clear                  |                6 |             22 |
|  CLK_IBUF_BUFG               |                                     | btn_IBUF                       |                6 |             22 |
|  CLK_IBUF_BUFG               |                                     | clk_div/div_counter[0]_i_1_n_0 |                7 |             26 |
|                              |                                     | scpu/pc/CurPC_reg[7]_77        |               25 |             32 |
|  key_out_reg_BUFG            | scpu/pc/CurPC_reg[7]_68             |                                |               12 |             96 |
+------------------------------+-------------------------------------+--------------------------------+------------------+----------------+


