;redcode
;assert 1
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
	MOV -7, <-20
	JMN -64, #20
	SUB @-10, 9
	MOV -7, <-20
	SUB -6, @-122
	ADD @-146, 100
	DJN 0, 9
	SUB -6, @-122
	ADD 110, 9
	SPL 0, 3
	SUB @14, 300
	MOV -7, <-20
	CMP <16, 520
	ADD @-146, 500
	MOV -7, <-20
	SPL 0, 3
	SUB @-6, @72
	SUB @121, 193
	JMN 0, 90
	ADD <16, 520
	SUB @127, 106
	SUB @-10, 9
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	ADD 110, 9
	SUB @127, 106
	SUB @121, 106
	JMN <-6, #72
	SPL 90, #120
	SPL 0, #-202
	CMP -6, @-122
	SPL 0, #-202
	SUB @127, <106
	SUB -6, @-122
	ADD @-146, 100
	ADD 110, 9
	ADD 110, 9
	ADD 110, 9
	JMN -64, #20
	MOV -7, <-20
	SPL 0, #-202
	SPL 0, #-202
	MOV -207, <-100
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, #-202
	MOV -7, <-20
	JMN -64, #20
	ADD 10, 20
	ADD 110, 9
	DJN 0, 9
	ADD @-146, 100
