<stg><name>Crypto</name>


<trans_list>

<trans id="621" from="1" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="1" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="1" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="1" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="!5"/>
<literal name="OP_read" val="!6"/>
<literal name="OP_read" val="!7"/>
<literal name="OP_read" val="!8"/>
<literal name="OP_read" val="!0"/>
<literal name="OP_read" val="!1"/>
<literal name="OP_read" val="!2"/>
<literal name="OP_read" val="!3"/>
<literal name="OP_read" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="1" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="5" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="24" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="27" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="46" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="48" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="49" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="68" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="70" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="71" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="75" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="94" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="96" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="97" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="116" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="118" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="119" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="138" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="140" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="141" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="143" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="146" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln15"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, void @empty_27, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataInStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %DataInStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %DataInStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %DataInStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutStream, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_9, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutStream, void @empty, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataOutStream, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %RAMSel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_0, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_1, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %RAMSel1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel1, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_2, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel1, void @empty_1, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_3, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %NTTTwiddleIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_4, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_5, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_1, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_21, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %OP_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %OP

]]></Node>
<StgValue><ssdm name="OP_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %RAMSel1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %RAMSel1

]]></Node>
<StgValue><ssdm name="RAMSel1_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %RAMSel_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %RAMSel

]]></Node>
<StgValue><ssdm name="RAMSel_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32">
<![CDATA[
entry:31 %empty = trunc i32 %RAMSel_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32">
<![CDATA[
entry:32 %empty_139 = trunc i32 %RAMSel1_read

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %DataRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %DataRAM_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %DataRAM_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %DataRAM_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %DataRAM_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %DataRAM_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_5"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %DataRAM_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_6"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %DataRAM_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %DataRAM_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_8"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %DataRAM_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_9"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %DataRAM_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_10"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %DataRAM_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataRAM_11"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %BitReverseData = alloca i64 1

]]></Node>
<StgValue><ssdm name="BitReverseData"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %BitReverseData_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="BitReverseData_1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %BitReverseData_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="BitReverseData_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %NTTTWiddleRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %NTTTWiddleRAM_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %NTTTWiddleRAM_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %INTTTWiddleRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %INTTTWiddleRAM_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %INTTTWiddleRAM_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:54 %specaxissidechannel_ln65 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln65"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0">
<![CDATA[
entry:55 %switch_ln65 = switch i32 %OP_read, void %sw.epilog, i32 5, void %for.inc.preheader, i32 6, void %for.inc86.preheader, i32 7, void %for.inc119.preheader, i32 8, void %for.inc148.preheader, i32 0, void %for.inc183.preheader, i32 1, void %for.inc218.preheader, i32 2, void %for.inc286.preheader, i32 3, void %VITIS_LOOP_167_4, i32 4, void %VITIS_LOOP_212_7

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_212_7:0 %switch_ln214 = switch i2 %empty, void %.case.319, i2 0, void %.case.016, i2 1, void %.case.117, i2 2, void %.case.218

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.218:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_6, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.218:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_7, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.218:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_8, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.117:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_3, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.117:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_4, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.117:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_5, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.016:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.016:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_1, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.016:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_2, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.319:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_9, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.319:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_10, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.319:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_11, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_167_4:0 %switch_ln169 = switch i2 %empty, void %.case.338, i2 0, void %.case.035, i2 1, void %.case.136, i2 2, void %.case.237

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.237:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_6, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.237:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_7, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.237:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_8, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.136:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_3, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.136:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_4, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.136:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_5, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.035:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.035:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_1, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.035:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_2, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.338:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_9, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.338:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_10, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.338:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_11, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc286.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_MUL_LOOP, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc286.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_MUL_LOOP23, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc286.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_MUL_LOOP24, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc218.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_SUB_LOOP, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc218.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_SUB_LOOP17, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc218.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_SUB_LOOP18, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc183.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_ADD_LOOP, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc183.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_ADD_LOOP15, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc183.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_ADD_LOOP16, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc148.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc148.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc148.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc119.preheader:0 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_93_3, i32 %INTTTWiddleRAM, i32 %NTTTWiddleRAM, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
for.inc86.preheader:0 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_82_2, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="252" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.218:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_6, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.218:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_7, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.218:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_8, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.case.218:3 %br_ln214 = br void %.exit15

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.117:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_3, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.117:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_4, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.117:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_5, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.case.117:3 %br_ln214 = br void %.exit15

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.016:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.016:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_1, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.016:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_2, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.case.016:3 %br_ln214 = br void %.exit15

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.319:0 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_9, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.319:1 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_10, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.319:2 %call_ln214 = call void @apply_bit_reverse, i32 %DataRAM_11, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.case.319:3 %br_ln214 = br void %.exit15

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
.exit15:0 %h_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit15:4 %store_ln229 = store i32 2, i32 %h_1

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="270" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit15:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_220_8, i32 %DataRAM_9, i32 %DataRAM_6, i32 %DataRAM_3, i32 %DataRAM, i32 %BitReverseData, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit15:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_220_83, i32 %DataRAM_10, i32 %DataRAM_7, i32 %DataRAM_4, i32 %DataRAM_1, i32 %BitReverseData_1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit15:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_220_84, i32 %DataRAM_11, i32 %DataRAM_8, i32 %DataRAM_5, i32 %DataRAM_2, i32 %BitReverseData_2, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="273" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit15:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_220_8, i32 %DataRAM_9, i32 %DataRAM_6, i32 %DataRAM_3, i32 %DataRAM, i32 %BitReverseData, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit15:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_220_83, i32 %DataRAM_10, i32 %DataRAM_7, i32 %DataRAM_4, i32 %DataRAM_1, i32 %BitReverseData_1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit15:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_220_84, i32 %DataRAM_11, i32 %DataRAM_8, i32 %DataRAM_5, i32 %DataRAM_2, i32 %BitReverseData_2, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.exit15:5 %br_ln229 = br void %for.cond446

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond446:0 %h_5 = load i32 %h_1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond446:1 %icmp_ln229 = icmp_slt  i32 %h_5, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond446:2 %br_ln229 = br i1 %icmp_ln229, void %for.cond446.1.preheader, void %INTT_GROUP_LOOP

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.cond446.1.preheader:0 %h_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond446.1.preheader:1 %store_ln229 = store i32 2, i32 %h_3

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
for.cond446.1.preheader:2 %br_ln229 = br void %for.cond446.1

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="284" st_id="6" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="285" st_id="7" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="286" st_id="8" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="287" st_id="9" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="288" st_id="10" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="289" st_id="11" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="290" st_id="12" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="291" st_id="13" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="292" st_id="14" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="293" st_id="15" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="294" st_id="16" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="295" st_id="17" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="296" st_id="18" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="297" st_id="19" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="298" st_id="20" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="299" st_id="21" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="300" st_id="22" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="301" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_GROUP_LOOP:0 %speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln230"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_GROUP_LOOP:1 %specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln229"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP:2 %hf_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="hf_1"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %ut_1 = sdiv i32 4096, i32 %h_5

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP:4 %trunc_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %h_5, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11">
<![CDATA[
INTT_GROUP_LOOP:5 %trunc_ln233 = trunc i11 %ut_1

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
INTT_GROUP_LOOP:6 %sext_ln233 = sext i32 %h_5

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
INTT_GROUP_LOOP:7 %br_ln233 = br void %for.cond455

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond455:0 %j_21 = phi i64 0, void %INTT_GROUP_LOOP, i64 %add_ln233, void %INTT_PE_LOOP

]]></Node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond455:1 %tmp_18 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %j_21, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond455:2 %icmp_ln233 = icmp_slt  i52 %tmp_18, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond455:3 %br_ln233 = br i1 %icmp_ln233, void %for.inc510, void %INTT_PE_LOOP

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="64">
<![CDATA[
INTT_PE_LOOP:0 %trunc_ln233_1 = trunc i64 %j_21

]]></Node>
<StgValue><ssdm name="trunc_ln233_1"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
INTT_PE_LOOP:4 %add_ln233 = add i64 %sext_ln233, i64 %j_21

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc510:0 %h_10 = shl i32 %h_5, i32 1

]]></Node>
<StgValue><ssdm name="h_10"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc510:1 %store_ln229 = store i32 %h_10, i32 %h_1

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc510:2 %br_ln229 = br void %for.cond446

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="318" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP:3 %call_ln230 = call void @Crypto_Pipeline_INTT_PE_LOOP, i31 %hf_1, i12 %trunc_ln233_1, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i12 %trunc_ln1, i11 %trunc_ln233, i32 %INTTTWiddleRAM

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="319" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_PE_LOOP:1 %speclooptripcount_ln234 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 20, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln234"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_PE_LOOP:2 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP:3 %call_ln230 = call void @Crypto_Pipeline_INTT_PE_LOOP, i31 %hf_1, i12 %trunc_ln233_1, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i12 %trunc_ln1, i11 %trunc_ln233, i32 %INTTTWiddleRAM

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
INTT_PE_LOOP:5 %br_ln233 = br void %for.cond455

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond446.1:0 %h_11 = load i32 %h_3

]]></Node>
<StgValue><ssdm name="h_11"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond446.1:1 %icmp_ln229_1 = icmp_slt  i32 %h_11, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln229_1"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond446.1:2 %br_ln229 = br i1 %icmp_ln229_1, void %for.cond446.2.preheader, void %INTT_GROUP_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
for.cond446.2.preheader:0 %h_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond446.2.preheader:1 %store_ln229 = store i32 2, i32 %h_7

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="329" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
for.cond446.2.preheader:2 %br_ln229 = br void %for.cond446.2

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="330" st_id="28" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="331" st_id="29" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="332" st_id="30" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="333" st_id="31" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="334" st_id="32" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="335" st_id="33" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="336" st_id="34" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="337" st_id="35" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="338" st_id="36" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="339" st_id="37" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="340" st_id="38" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="341" st_id="39" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="342" st_id="40" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="343" st_id="41" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="344" st_id="42" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="345" st_id="43" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="346" st_id="44" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_GROUP_LOOP.1:0 %speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln230"/></StgValue>
</operation>

<operation id="348" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_GROUP_LOOP.1:1 %specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln229"/></StgValue>
</operation>

<operation id="349" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:2 %hf_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_11, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="hf_3"/></StgValue>
</operation>

<operation id="350" st_id="45" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:3 %ut_3 = sdiv i32 4096, i32 %h_11

]]></Node>
<StgValue><ssdm name="ut_3"/></StgValue>
</operation>

<operation id="351" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:4 %trunc_ln233_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %h_11, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln233_4"/></StgValue>
</operation>

<operation id="352" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11">
<![CDATA[
INTT_GROUP_LOOP.1:5 %trunc_ln233_2 = trunc i11 %ut_3

]]></Node>
<StgValue><ssdm name="trunc_ln233_2"/></StgValue>
</operation>

<operation id="353" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
INTT_GROUP_LOOP.1:6 %sext_ln233_1 = sext i32 %h_11

]]></Node>
<StgValue><ssdm name="sext_ln233_1"/></StgValue>
</operation>

<operation id="354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
INTT_GROUP_LOOP.1:7 %br_ln233 = br void %for.cond455.1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="355" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond455.1:0 %j_23 = phi i64 0, void %INTT_GROUP_LOOP.1, i64 %add_ln233_1, void %INTT_PE_LOOP.1

]]></Node>
<StgValue><ssdm name="j_23"/></StgValue>
</operation>

<operation id="356" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond455.1:1 %tmp_20 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %j_23, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="357" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond455.1:2 %icmp_ln233_1 = icmp_slt  i52 %tmp_20, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln233_1"/></StgValue>
</operation>

<operation id="358" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond455.1:3 %br_ln233 = br i1 %icmp_ln233_1, void %for.inc510.1, void %INTT_PE_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="64">
<![CDATA[
INTT_PE_LOOP.1:0 %trunc_ln233_3 = trunc i64 %j_23

]]></Node>
<StgValue><ssdm name="trunc_ln233_3"/></StgValue>
</operation>

<operation id="360" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
INTT_PE_LOOP.1:4 %add_ln233_1 = add i64 %sext_ln233_1, i64 %j_23

]]></Node>
<StgValue><ssdm name="add_ln233_1"/></StgValue>
</operation>

<operation id="361" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc510.1:0 %h_14 = shl i32 %h_11, i32 1

]]></Node>
<StgValue><ssdm name="h_14"/></StgValue>
</operation>

<operation id="362" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc510.1:1 %store_ln229 = store i32 %h_14, i32 %h_3

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="363" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.inc510.1:2 %br_ln229 = br void %for.cond446.1

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="364" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP.1:3 %call_ln230 = call void @Crypto_Pipeline_INTT_PE_LOOP5, i31 %hf_3, i12 %trunc_ln233_3, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i12 %trunc_ln233_4, i11 %trunc_ln233_2, i32 %INTTTWiddleRAM_1

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="365" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_PE_LOOP.1:1 %speclooptripcount_ln234 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 20, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln234"/></StgValue>
</operation>

<operation id="366" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_PE_LOOP.1:2 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="367" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP.1:3 %call_ln230 = call void @Crypto_Pipeline_INTT_PE_LOOP5, i31 %hf_3, i12 %trunc_ln233_3, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i12 %trunc_ln233_4, i11 %trunc_ln233_2, i32 %INTTTWiddleRAM_1

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="368" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
INTT_PE_LOOP.1:5 %br_ln233 = br void %for.cond455.1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="369" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond446.2:0 %h_15 = load i32 %h_7

]]></Node>
<StgValue><ssdm name="h_15"/></StgValue>
</operation>

<operation id="370" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond446.2:1 %icmp_ln229_2 = icmp_slt  i32 %h_15, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln229_2"/></StgValue>
</operation>

<operation id="371" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond446.2:2 %br_ln229 = br i1 %icmp_ln229_2, void %for.inc540.preheader, void %INTT_GROUP_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="372" st_id="49" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>

<operation id="373" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc540.preheader:0 %call_ln0 = call void @Crypto_Pipeline_MUL_INV_LOOP, i32 %DataRAM_9, i32 %DataRAM_6, i32 %DataRAM_3, i32 %DataRAM, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="374" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc540.preheader:1 %call_ln0 = call void @Crypto_Pipeline_MUL_INV_LOOP21, i32 %DataRAM_10, i32 %DataRAM_7, i32 %DataRAM_4, i32 %DataRAM_1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="375" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc540.preheader:2 %call_ln0 = call void @Crypto_Pipeline_MUL_INV_LOOP22, i32 %DataRAM_11, i32 %DataRAM_8, i32 %DataRAM_5, i32 %DataRAM_2, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="376" st_id="50" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="377" st_id="51" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="378" st_id="52" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="379" st_id="53" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="380" st_id="54" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="381" st_id="55" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="382" st_id="56" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="383" st_id="57" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="384" st_id="58" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="385" st_id="59" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="386" st_id="60" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="387" st_id="61" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="388" st_id="62" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="389" st_id="63" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="390" st_id="64" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="391" st_id="65" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="392" st_id="66" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="393" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_GROUP_LOOP.2:0 %speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln230"/></StgValue>
</operation>

<operation id="394" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_GROUP_LOOP.2:1 %specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln229"/></StgValue>
</operation>

<operation id="395" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:2 %hf_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_15, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="hf_5"/></StgValue>
</operation>

<operation id="396" st_id="67" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:3 %ut_5 = sdiv i32 4096, i32 %h_15

]]></Node>
<StgValue><ssdm name="ut_5"/></StgValue>
</operation>

<operation id="397" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:4 %trunc_ln233_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %h_15, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln233_8"/></StgValue>
</operation>

<operation id="398" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11">
<![CDATA[
INTT_GROUP_LOOP.2:5 %trunc_ln233_5 = trunc i11 %ut_5

]]></Node>
<StgValue><ssdm name="trunc_ln233_5"/></StgValue>
</operation>

<operation id="399" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
INTT_GROUP_LOOP.2:6 %sext_ln233_2 = sext i32 %h_15

]]></Node>
<StgValue><ssdm name="sext_ln233_2"/></StgValue>
</operation>

<operation id="400" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
INTT_GROUP_LOOP.2:7 %br_ln233 = br void %for.cond455.2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="401" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond455.2:0 %j_25 = phi i64 0, void %INTT_GROUP_LOOP.2, i64 %add_ln233_2, void %INTT_PE_LOOP.2

]]></Node>
<StgValue><ssdm name="j_25"/></StgValue>
</operation>

<operation id="402" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond455.2:1 %tmp_22 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %j_25, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="403" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond455.2:2 %icmp_ln233_2 = icmp_slt  i52 %tmp_22, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln233_2"/></StgValue>
</operation>

<operation id="404" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond455.2:3 %br_ln233 = br i1 %icmp_ln233_2, void %for.inc510.2, void %INTT_PE_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="405" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="64">
<![CDATA[
INTT_PE_LOOP.2:0 %trunc_ln233_6 = trunc i64 %j_25

]]></Node>
<StgValue><ssdm name="trunc_ln233_6"/></StgValue>
</operation>

<operation id="406" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
INTT_PE_LOOP.2:4 %add_ln233_2 = add i64 %sext_ln233_2, i64 %j_25

]]></Node>
<StgValue><ssdm name="add_ln233_2"/></StgValue>
</operation>

<operation id="407" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc510.2:0 %h_17 = shl i32 %h_15, i32 1

]]></Node>
<StgValue><ssdm name="h_17"/></StgValue>
</operation>

<operation id="408" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc510.2:1 %store_ln229 = store i32 %h_17, i32 %h_7

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="409" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
for.inc510.2:2 %br_ln229 = br void %for.cond446.2

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="410" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP.2:3 %call_ln230 = call void @Crypto_Pipeline_INTT_PE_LOOP6, i31 %hf_5, i12 %trunc_ln233_6, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i12 %trunc_ln233_8, i11 %trunc_ln233_5, i32 %INTTTWiddleRAM_2

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="411" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_PE_LOOP.2:1 %speclooptripcount_ln234 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 20, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln234"/></StgValue>
</operation>

<operation id="412" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_PE_LOOP.2:2 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="413" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP.2:3 %call_ln230 = call void @Crypto_Pipeline_INTT_PE_LOOP6, i31 %hf_5, i12 %trunc_ln233_6, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i12 %trunc_ln233_8, i11 %trunc_ln233_5, i32 %INTTTWiddleRAM_2

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>

<operation id="414" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
INTT_PE_LOOP.2:5 %br_ln233 = br void %for.cond455.2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="415" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc540.preheader:0 %call_ln0 = call void @Crypto_Pipeline_MUL_INV_LOOP, i32 %DataRAM_9, i32 %DataRAM_6, i32 %DataRAM_3, i32 %DataRAM, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="416" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc540.preheader:1 %call_ln0 = call void @Crypto_Pipeline_MUL_INV_LOOP21, i32 %DataRAM_10, i32 %DataRAM_7, i32 %DataRAM_4, i32 %DataRAM_1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="417" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc540.preheader:2 %call_ln0 = call void @Crypto_Pipeline_MUL_INV_LOOP22, i32 %DataRAM_11, i32 %DataRAM_8, i32 %DataRAM_5, i32 %DataRAM_2, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="418" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
for.inc540.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="419" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.237:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_6, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="420" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.237:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_7, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="421" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.237:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_8, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="422" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.case.237:3 %br_ln169 = br void %.exit34

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="423" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.136:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_3, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.136:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_4, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="425" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.136:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_5, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="426" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.case.136:3 %br_ln169 = br void %.exit34

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="427" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.035:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="428" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.035:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_1, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="429" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.035:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_2, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="430" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
.case.035:3 %br_ln169 = br void %.exit34

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="431" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.338:0 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_9, i32 %BitReverseData

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="432" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.338:1 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_10, i32 %BitReverseData_1

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="433" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.338:2 %call_ln169 = call void @apply_bit_reverse, i32 %DataRAM_11, i32 %BitReverseData_2

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="434" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.case.338:3 %br_ln169 = br void %.exit34

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="435" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
.exit34:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="436" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit34:4 %store_ln184 = store i32 2, i32 %h

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="437" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit34:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_175_5, i32 %DataRAM_9, i32 %DataRAM_6, i32 %DataRAM_3, i32 %DataRAM, i32 %BitReverseData, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="438" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit34:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_175_51, i32 %DataRAM_10, i32 %DataRAM_7, i32 %DataRAM_4, i32 %DataRAM_1, i32 %BitReverseData_1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="439" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit34:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_175_52, i32 %DataRAM_11, i32 %DataRAM_8, i32 %DataRAM_5, i32 %DataRAM_2, i32 %BitReverseData_2, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="440" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit34:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_175_5, i32 %DataRAM_9, i32 %DataRAM_6, i32 %DataRAM_3, i32 %DataRAM, i32 %BitReverseData, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="441" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit34:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_175_51, i32 %DataRAM_10, i32 %DataRAM_7, i32 %DataRAM_4, i32 %DataRAM_1, i32 %BitReverseData_1, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="442" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="2" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.exit34:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_175_52, i32 %DataRAM_11, i32 %DataRAM_8, i32 %DataRAM_5, i32 %DataRAM_2, i32 %BitReverseData_2, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="443" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.exit34:5 %br_ln184 = br void %for.cond339

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="444" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond339:0 %h_4 = load i32 %h

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="445" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond339:1 %icmp_ln184 = icmp_slt  i32 %h_4, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="446" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond339:2 %br_ln184 = br i1 %icmp_ln184, void %for.cond339.1.preheader, void %NTT_GROUP_LOOP

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="447" st_id="75" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>

<operation id="448" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
for.cond339.1.preheader:0 %h_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="449" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond339.1.preheader:1 %store_ln184 = store i32 2, i32 %h_2

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="450" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
for.cond339.1.preheader:2 %br_ln184 = br void %for.cond339.1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="451" st_id="76" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="452" st_id="77" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="453" st_id="78" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="454" st_id="79" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="455" st_id="80" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="456" st_id="81" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="457" st_id="82" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="458" st_id="83" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="459" st_id="84" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="460" st_id="85" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="461" st_id="86" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="462" st_id="87" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="463" st_id="88" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="464" st_id="89" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="465" st_id="90" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="466" st_id="91" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="467" st_id="92" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="468" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_GROUP_LOOP:0 %speclooptripcount_ln185 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln185"/></StgValue>
</operation>

<operation id="469" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_GROUP_LOOP:1 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="470" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP:2 %hf = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="hf"/></StgValue>
</operation>

<operation id="471" st_id="93" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %ut = sdiv i32 4096, i32 %h_4

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>

<operation id="472" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP:4 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %h_4, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="473" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11">
<![CDATA[
NTT_GROUP_LOOP:5 %trunc_ln188 = trunc i11 %ut

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="474" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
NTT_GROUP_LOOP:6 %sext_ln188 = sext i32 %h_4

]]></Node>
<StgValue><ssdm name="sext_ln188"/></StgValue>
</operation>

<operation id="475" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
NTT_GROUP_LOOP:7 %br_ln188 = br void %for.cond344

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="476" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond344:0 %j = phi i64 0, void %NTT_GROUP_LOOP, i64 %add_ln188, void %NTT_PE_LOOP

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="477" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond344:1 %tmp = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %j, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="478" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond344:2 %icmp_ln188 = icmp_slt  i52 %tmp, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="479" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond344:3 %br_ln188 = br i1 %icmp_ln188, void %for.inc391, void %NTT_PE_LOOP

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="480" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64">
<![CDATA[
NTT_PE_LOOP:0 %trunc_ln188_1 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln188_1"/></StgValue>
</operation>

<operation id="481" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
NTT_PE_LOOP:4 %add_ln188 = add i64 %sext_ln188, i64 %j

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="482" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc391:0 %h_8 = shl i32 %h_4, i32 1

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="483" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc391:1 %store_ln184 = store i32 %h_8, i32 %h

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="484" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
for.inc391:2 %br_ln184 = br void %for.cond339

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="485" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP:3 %call_ln185 = call void @Crypto_Pipeline_NTT_PE_LOOP, i31 %hf, i12 %trunc_ln188_1, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i12 %trunc_ln, i11 %trunc_ln188, i32 %NTTTWiddleRAM

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="486" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_PE_LOOP:1 %speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 20, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln190"/></StgValue>
</operation>

<operation id="487" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_PE_LOOP:2 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="488" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP:3 %call_ln185 = call void @Crypto_Pipeline_NTT_PE_LOOP, i31 %hf, i12 %trunc_ln188_1, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i12 %trunc_ln, i11 %trunc_ln188, i32 %NTTTWiddleRAM

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="489" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
NTT_PE_LOOP:5 %br_ln188 = br void %for.cond344

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="490" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond339.1:0 %h_9 = load i32 %h_2

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="491" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond339.1:1 %icmp_ln184_1 = icmp_slt  i32 %h_9, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln184_1"/></StgValue>
</operation>

<operation id="492" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond339.1:2 %br_ln184 = br i1 %icmp_ln184_1, void %for.cond339.2.preheader, void %NTT_GROUP_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="493" st_id="97" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>

<operation id="494" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
for.cond339.2.preheader:0 %h_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="495" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond339.2.preheader:1 %store_ln184 = store i32 2, i32 %h_6

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="496" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
for.cond339.2.preheader:2 %br_ln184 = br void %for.cond339.2

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="497" st_id="98" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="498" st_id="99" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="499" st_id="100" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="500" st_id="101" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="501" st_id="102" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="502" st_id="103" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="503" st_id="104" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="504" st_id="105" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="505" st_id="106" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="506" st_id="107" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="507" st_id="108" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="508" st_id="109" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="509" st_id="110" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="510" st_id="111" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="511" st_id="112" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="512" st_id="113" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="513" st_id="114" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="514" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_GROUP_LOOP.1:0 %speclooptripcount_ln185 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln185"/></StgValue>
</operation>

<operation id="515" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_GROUP_LOOP.1:1 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="516" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:2 %hf_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_9, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="hf_2"/></StgValue>
</operation>

<operation id="517" st_id="115" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:3 %ut_2 = sdiv i32 4096, i32 %h_9

]]></Node>
<StgValue><ssdm name="ut_2"/></StgValue>
</operation>

<operation id="518" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:4 %trunc_ln188_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %h_9, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln188_4"/></StgValue>
</operation>

<operation id="519" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11">
<![CDATA[
NTT_GROUP_LOOP.1:5 %trunc_ln188_2 = trunc i11 %ut_2

]]></Node>
<StgValue><ssdm name="trunc_ln188_2"/></StgValue>
</operation>

<operation id="520" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="32">
<![CDATA[
NTT_GROUP_LOOP.1:6 %sext_ln188_1 = sext i32 %h_9

]]></Node>
<StgValue><ssdm name="sext_ln188_1"/></StgValue>
</operation>

<operation id="521" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
NTT_GROUP_LOOP.1:7 %br_ln188 = br void %for.cond344.1

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="522" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond344.1:0 %j_22 = phi i64 0, void %NTT_GROUP_LOOP.1, i64 %add_ln188_1, void %NTT_PE_LOOP.1

]]></Node>
<StgValue><ssdm name="j_22"/></StgValue>
</operation>

<operation id="523" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond344.1:1 %tmp_19 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %j_22, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="524" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond344.1:2 %icmp_ln188_1 = icmp_slt  i52 %tmp_19, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="525" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond344.1:3 %br_ln188 = br i1 %icmp_ln188_1, void %for.inc391.1, void %NTT_PE_LOOP.1

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="526" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="64">
<![CDATA[
NTT_PE_LOOP.1:0 %trunc_ln188_3 = trunc i64 %j_22

]]></Node>
<StgValue><ssdm name="trunc_ln188_3"/></StgValue>
</operation>

<operation id="527" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
NTT_PE_LOOP.1:4 %add_ln188_1 = add i64 %sext_ln188_1, i64 %j_22

]]></Node>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</operation>

<operation id="528" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc391.1:0 %h_12 = shl i32 %h_9, i32 1

]]></Node>
<StgValue><ssdm name="h_12"/></StgValue>
</operation>

<operation id="529" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc391.1:1 %store_ln184 = store i32 %h_12, i32 %h_2

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="530" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
for.inc391.1:2 %br_ln184 = br void %for.cond339.1

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="531" st_id="117" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP.1:3 %call_ln185 = call void @Crypto_Pipeline_NTT_PE_LOOP19, i31 %hf_2, i12 %trunc_ln188_3, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i12 %trunc_ln188_4, i11 %trunc_ln188_2, i32 %NTTTWiddleRAM_1

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="532" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_PE_LOOP.1:1 %speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 20, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln190"/></StgValue>
</operation>

<operation id="533" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_PE_LOOP.1:2 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="534" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP.1:3 %call_ln185 = call void @Crypto_Pipeline_NTT_PE_LOOP19, i31 %hf_2, i12 %trunc_ln188_3, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i12 %trunc_ln188_4, i11 %trunc_ln188_2, i32 %NTTTWiddleRAM_1

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="535" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
NTT_PE_LOOP.1:5 %br_ln188 = br void %for.cond344.1

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="536" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond339.2:0 %h_13 = load i32 %h_6

]]></Node>
<StgValue><ssdm name="h_13"/></StgValue>
</operation>

<operation id="537" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond339.2:1 %icmp_ln184_2 = icmp_slt  i32 %h_13, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln184_2"/></StgValue>
</operation>

<operation id="538" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond339.2:2 %br_ln184 = br i1 %icmp_ln184_2, void %sw.epilog.loopexit, void %NTT_GROUP_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="539" st_id="119" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>

<operation id="540" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="541" st_id="120" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="542" st_id="121" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="543" st_id="122" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="544" st_id="123" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="545" st_id="124" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="546" st_id="125" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="547" st_id="126" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="548" st_id="127" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="549" st_id="128" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="550" st_id="129" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="551" st_id="130" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="552" st_id="131" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="553" st_id="132" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="554" st_id="133" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="555" st_id="134" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="556" st_id="135" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="557" st_id="136" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="558" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_GROUP_LOOP.2:0 %speclooptripcount_ln185 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln185"/></StgValue>
</operation>

<operation id="559" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_GROUP_LOOP.2:1 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="560" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:2 %hf_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_13, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="hf_4"/></StgValue>
</operation>

<operation id="561" st_id="137" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:3 %ut_4 = sdiv i32 4096, i32 %h_13

]]></Node>
<StgValue><ssdm name="ut_4"/></StgValue>
</operation>

<operation id="562" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:4 %trunc_ln188_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %h_13, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln188_8"/></StgValue>
</operation>

<operation id="563" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11">
<![CDATA[
NTT_GROUP_LOOP.2:5 %trunc_ln188_5 = trunc i11 %ut_4

]]></Node>
<StgValue><ssdm name="trunc_ln188_5"/></StgValue>
</operation>

<operation id="564" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="32">
<![CDATA[
NTT_GROUP_LOOP.2:6 %sext_ln188_2 = sext i32 %h_13

]]></Node>
<StgValue><ssdm name="sext_ln188_2"/></StgValue>
</operation>

<operation id="565" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
NTT_GROUP_LOOP.2:7 %br_ln188 = br void %for.cond344.2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="566" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond344.2:0 %j_24 = phi i64 0, void %NTT_GROUP_LOOP.2, i64 %add_ln188_2, void %NTT_PE_LOOP.2

]]></Node>
<StgValue><ssdm name="j_24"/></StgValue>
</operation>

<operation id="567" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond344.2:1 %tmp_21 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %j_24, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="568" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond344.2:2 %icmp_ln188_2 = icmp_slt  i52 %tmp_21, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="569" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond344.2:3 %br_ln188 = br i1 %icmp_ln188_2, void %for.inc391.2, void %NTT_PE_LOOP.2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="570" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="64">
<![CDATA[
NTT_PE_LOOP.2:0 %trunc_ln188_6 = trunc i64 %j_24

]]></Node>
<StgValue><ssdm name="trunc_ln188_6"/></StgValue>
</operation>

<operation id="571" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
NTT_PE_LOOP.2:4 %add_ln188_2 = add i64 %sext_ln188_2, i64 %j_24

]]></Node>
<StgValue><ssdm name="add_ln188_2"/></StgValue>
</operation>

<operation id="572" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc391.2:0 %h_16 = shl i32 %h_13, i32 1

]]></Node>
<StgValue><ssdm name="h_16"/></StgValue>
</operation>

<operation id="573" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc391.2:1 %store_ln184 = store i32 %h_16, i32 %h_6

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="574" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
for.inc391.2:2 %br_ln184 = br void %for.cond339.2

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="575" st_id="139" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP.2:3 %call_ln185 = call void @Crypto_Pipeline_NTT_PE_LOOP20, i31 %hf_4, i12 %trunc_ln188_6, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i12 %trunc_ln188_8, i11 %trunc_ln188_5, i32 %NTTTWiddleRAM_2

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="576" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_PE_LOOP.2:1 %speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 20, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln190"/></StgValue>
</operation>

<operation id="577" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_PE_LOOP.2:2 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="578" st_id="140" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="12" op_9_bw="11" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP.2:3 %call_ln185 = call void @Crypto_Pipeline_NTT_PE_LOOP20, i31 %hf_4, i12 %trunc_ln188_6, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i12 %trunc_ln188_8, i11 %trunc_ln188_5, i32 %NTTTWiddleRAM_2

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="579" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
NTT_PE_LOOP.2:5 %br_ln188 = br void %for.cond344.2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="580" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc286.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_MUL_LOOP, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="581" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc286.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_MUL_LOOP23, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="582" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc286.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_MUL_LOOP24, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="583" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
for.inc286.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="584" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc218.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_SUB_LOOP, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="585" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc218.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_SUB_LOOP17, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="586" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc218.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_SUB_LOOP18, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="587" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
for.inc218.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="588" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc183.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_ADD_LOOP, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="589" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc183.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_ADD_LOOP15, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="590" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="2">
<![CDATA[
for.inc183.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_ADD_LOOP16, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i2 %empty_139

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="591" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
for.inc183.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="592" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc148.preheader:0 %call_ln0 = call void @Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="593" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc148.preheader:1 %call_ln0 = call void @Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="594" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc148.preheader:2 %call_ln0 = call void @Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="595" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
for.inc148.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="596" st_id="142" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc119.preheader:0 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_93_3, i32 %INTTTWiddleRAM, i32 %NTTTWiddleRAM, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="597" st_id="142" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32">
<![CDATA[
for.inc86.preheader:0 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_82_2, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="598" st_id="143" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc119.preheader:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_93_311, i32 %INTTTWiddleRAM_1, i32 %NTTTWiddleRAM_1, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="599" st_id="143" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc86.preheader:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_82_29, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="600" st_id="144" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc119.preheader:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_93_311, i32 %INTTTWiddleRAM_1, i32 %NTTTWiddleRAM_1, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="601" st_id="144" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc86.preheader:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_82_29, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="602" st_id="145" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc119.preheader:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_93_312, i32 %INTTTWiddleRAM_2, i32 %NTTTWiddleRAM_2, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="603" st_id="145" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc86.preheader:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_82_210, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="604" st_id="146" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc119.preheader:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_93_312, i32 %INTTTWiddleRAM_2, i32 %NTTTWiddleRAM_2, i32 %NTTTwiddleIn, i32 %INTTTwiddleIn

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="605" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
for.inc119.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="606" st_id="146" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc86.preheader:2 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_82_210, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty, i32 %DataOutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="607" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
for.inc86.preheader:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="608" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
for.inc.preheader:0 %empty_140 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="609" st_id="147" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0">
<![CDATA[
for.inc.preheader:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_71_1, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="610" st_id="148" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0">
<![CDATA[
for.inc.preheader:1 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_71_1, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, i32 %DataRAM, i32 %DataRAM_3, i32 %DataRAM_6, i32 %DataRAM_9, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="611" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.preheader:2 %empty_141 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="612" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.preheader:3 %empty_142 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="613" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.preheader:4 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_71_17, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="614" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.preheader:4 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_71_17, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, i32 %DataRAM_1, i32 %DataRAM_4, i32 %DataRAM_7, i32 %DataRAM_10, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="615" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.preheader:5 %empty_143 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="616" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.preheader:6 %empty_144 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="617" st_id="153" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.preheader:7 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_71_18, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="618" st_id="154" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.preheader:7 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_71_18, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V, i32 %DataRAM_2, i32 %DataRAM_5, i32 %DataRAM_8, i32 %DataRAM_11, i2 %empty

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="619" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:8 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="620" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0">
<![CDATA[
sw.epilog:0 %ret_ln269 = ret

]]></Node>
<StgValue><ssdm name="ret_ln269"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
