/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  reg [18:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  reg [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [38:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  reg [9:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [30:0] celloutsig_0_61z;
  wire [10:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  reg [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = celloutsig_0_0z[1] ? celloutsig_0_2z[12] : celloutsig_0_27z;
  assign celloutsig_0_30z = celloutsig_0_4z[2] ? celloutsig_0_28z : celloutsig_0_15z[2];
  assign celloutsig_0_33z = celloutsig_0_11z ? celloutsig_0_8z : celloutsig_0_30z;
  assign celloutsig_0_34z = celloutsig_0_25z[0] ? celloutsig_0_8z : celloutsig_0_10z;
  assign celloutsig_0_35z = celloutsig_0_4z[7] ? celloutsig_0_13z[4] : celloutsig_0_0z[5];
  assign celloutsig_0_42z = celloutsig_0_40z[6] ? celloutsig_0_35z : celloutsig_0_23z;
  assign celloutsig_0_43z = celloutsig_0_17z[2] ? celloutsig_0_28z : celloutsig_0_31z[8];
  assign celloutsig_0_44z = celloutsig_0_33z ? celloutsig_0_37z[12] : celloutsig_0_43z;
  assign celloutsig_0_5z = celloutsig_0_2z[10] ? celloutsig_0_0z[2] : celloutsig_0_2z[14];
  assign celloutsig_0_48z = celloutsig_0_13z[1] ? in_data[90] : celloutsig_0_0z[4];
  assign celloutsig_0_52z = celloutsig_0_31z[4] ? celloutsig_0_3z[6] : celloutsig_0_13z[2];
  assign celloutsig_0_60z = celloutsig_0_1z[0] ? celloutsig_0_47z[1] : celloutsig_0_7z;
  assign celloutsig_0_7z = celloutsig_0_2z[12] ? celloutsig_0_5z : celloutsig_0_4z[1];
  assign celloutsig_0_73z = celloutsig_0_70z[2] ? celloutsig_0_52z : celloutsig_0_60z;
  assign celloutsig_0_8z = celloutsig_0_3z[7] ? celloutsig_0_4z[5] : celloutsig_0_0z[1];
  assign celloutsig_0_82z = celloutsig_0_41z[1] ? celloutsig_0_44z : celloutsig_0_0z[0];
  assign celloutsig_0_83z = celloutsig_0_10z ? celloutsig_0_43z : celloutsig_0_73z;
  assign celloutsig_1_1z = in_data[173] ? in_data[167] : celloutsig_1_0z[0];
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_2z[0] : celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_2z[17] ? celloutsig_0_0z[3] : celloutsig_0_2z[4];
  assign celloutsig_1_7z = celloutsig_1_4z[0] ? celloutsig_1_1z : in_data[106];
  assign celloutsig_1_8z = celloutsig_1_7z ? celloutsig_1_0z[6] : celloutsig_1_5z[1];
  assign celloutsig_1_18z = celloutsig_1_7z ? in_data[101] : celloutsig_1_14z[5];
  assign celloutsig_0_10z = celloutsig_0_4z[5] ? celloutsig_0_2z[11] : celloutsig_0_7z;
  assign celloutsig_0_11z = celloutsig_0_1z[2] ? in_data[25] : celloutsig_0_7z;
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_13z[0] : celloutsig_0_5z;
  assign celloutsig_0_16z = celloutsig_0_13z[2] ? celloutsig_0_12z[15] : celloutsig_0_6z[0];
  assign celloutsig_0_19z = celloutsig_0_7z ? in_data[24] : celloutsig_0_12z[12];
  assign celloutsig_0_20z = celloutsig_0_17z[1] ? celloutsig_0_10z : celloutsig_0_7z;
  assign celloutsig_0_23z = celloutsig_0_11z ? celloutsig_0_6z[2] : in_data[33];
  assign celloutsig_0_24z = celloutsig_0_7z ? celloutsig_0_1z[5] : in_data[63];
  assign celloutsig_0_27z = celloutsig_0_23z ? celloutsig_0_8z : celloutsig_0_24z;
  assign celloutsig_0_0z = in_data[91:86] - in_data[67:62];
  assign celloutsig_0_29z = { celloutsig_0_3z[7:4], celloutsig_0_27z, celloutsig_0_14z } - { celloutsig_0_2z[14:12], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_3z = in_data[81:72] - { celloutsig_0_2z[9:6], celloutsig_0_0z };
  assign celloutsig_0_31z = { celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_20z } - celloutsig_0_26z[9:1];
  assign celloutsig_0_37z = in_data[93:55] - { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_32z };
  assign celloutsig_0_38z = { celloutsig_0_17z[2], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_17z } - { celloutsig_0_29z[5:4], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_2z[12:5] - celloutsig_0_3z[9:2];
  assign celloutsig_0_41z = { celloutsig_0_1z[7:3], celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_5z } - celloutsig_0_31z[8:1];
  assign celloutsig_0_47z = { celloutsig_0_38z[3:2], celloutsig_0_17z, celloutsig_0_5z } - { celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_0_6z = { celloutsig_0_4z[6:4], celloutsig_0_4z } - { celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_59z = { celloutsig_0_21z[4:2], celloutsig_0_5z } - celloutsig_0_32z[6:3];
  assign celloutsig_0_61z = { celloutsig_0_41z[4:1], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_48z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_27z } - { celloutsig_0_4z[7:4], celloutsig_0_42z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_70z = { celloutsig_0_28z, celloutsig_0_59z } - celloutsig_0_61z[24:20];
  assign celloutsig_1_0z = in_data[143:128] - in_data[184:169];
  assign celloutsig_1_2z = { in_data[161:156], celloutsig_1_1z } - celloutsig_1_0z[7:1];
  assign celloutsig_1_4z = in_data[152:145] - { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[179:173], celloutsig_1_3z, celloutsig_1_1z } - { celloutsig_1_4z[7:6], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z } - { celloutsig_1_6z[4:2], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z[7:2], celloutsig_1_7z } - { celloutsig_1_5z[6:1], celloutsig_1_8z };
  assign celloutsig_1_11z = celloutsig_1_0z[11:0] - { celloutsig_1_10z[6:2], celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_11z[7:1], celloutsig_1_1z } - { celloutsig_1_6z[16:10], celloutsig_1_7z };
  assign celloutsig_1_16z = { celloutsig_1_11z[7:6], celloutsig_1_8z } - celloutsig_1_6z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_9z[3], celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_16z } - celloutsig_1_5z[5:0];
  assign celloutsig_0_1z = { celloutsig_0_0z[1:0], celloutsig_0_0z } - in_data[62:55];
  assign celloutsig_0_12z = { celloutsig_0_6z[9:0], celloutsig_0_10z, celloutsig_0_6z } - { celloutsig_0_4z[7:6], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_13z = in_data[54:50] - in_data[5:1];
  assign celloutsig_0_15z = celloutsig_0_2z[3:1] - in_data[52:50];
  assign celloutsig_0_17z = { celloutsig_0_13z[3:1], celloutsig_0_11z } - { celloutsig_0_13z[4:2], celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_6z[7:3] - celloutsig_0_4z[6:2];
  assign celloutsig_0_25z = { celloutsig_0_17z[2:1], celloutsig_0_15z } - celloutsig_0_0z[5:1];
  assign celloutsig_0_26z = in_data[41:26] - { celloutsig_0_4z[3:1], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_32z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_32z = in_data[77:71];
  always_latch
    if (clkin_data[64]) celloutsig_0_40z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_40z = { celloutsig_0_38z[7], celloutsig_0_17z, celloutsig_0_25z };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 19'h00000;
    else if (celloutsig_1_18z) celloutsig_0_2z = { in_data[86:82], celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
