#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f887a405e90 .scope module, "FPC_TEST" "FPC_TEST" 2 26;
 .timescale -9 -9;
v0x7f887a504f50_0 .var "CLK", 0 0;
v0x7f887a505010_0 .net "Phases", 4 0, L_0x7f887a7005a0;  1 drivers
v0x7f887a5050a0_0 .var "RST", 0 0;
S_0x7f887a40ee60 .scope module, "dut" "FivePhaseClk" 2 30, 2 2 0, S_0x7f887a405e90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 5 "Phases"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "CLK"
L_0x7f887a5052f0 .functor AND 1, L_0x7f887a505130, L_0x7f887a5051f0, C4<1>, C4<1>;
L_0x7f887a505400 .functor NOT 1, L_0x7f887a5052f0, C4<0>, C4<0>, C4<0>;
L_0x7f887a5058c0 .functor AND 1, L_0x7f887a5056d0, L_0x7f887a505820, C4<1>, C4<1>;
v0x7f887a40e470_0 .net "CLK", 0 0, v0x7f887a504f50_0;  1 drivers
v0x7f887a503ec0_0 .net "Phases", 4 0, L_0x7f887a7005a0;  alias, 1 drivers
v0x7f887a503f80_0 .net "RST", 0 0, v0x7f887a5050a0_0;  1 drivers
v0x7f887a504030_0 .net *"_s13", 0 0, L_0x7f887a5054b0;  1 drivers
v0x7f887a5040e0_0 .net *"_s18", 0 0, L_0x7f887a5056d0;  1 drivers
v0x7f887a5041d0_0 .net *"_s20", 0 0, L_0x7f887a505820;  1 drivers
v0x7f887a504280_0 .net *"_s21", 0 0, L_0x7f887a5058c0;  1 drivers
L_0x106d34008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f887a504330_0 .net/2u *"_s25", 2 0, L_0x106d34008;  1 drivers
v0x7f887a5043e0_0 .net *"_s27", 0 0, L_0x7f887a700030;  1 drivers
v0x7f887a5044f0_0 .net *"_s3", 0 0, L_0x7f887a505130;  1 drivers
L_0x106d34050 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f887a504590_0 .net/2u *"_s31", 2 0, L_0x106d34050;  1 drivers
v0x7f887a504640_0 .net *"_s33", 0 0, L_0x7f887a700180;  1 drivers
L_0x106d34098 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f887a5046e0_0 .net/2u *"_s37", 2 0, L_0x106d34098;  1 drivers
v0x7f887a504790_0 .net *"_s39", 0 0, L_0x7f887a7002a0;  1 drivers
L_0x106d340e0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7f887a504830_0 .net/2u *"_s43", 2 0, L_0x106d340e0;  1 drivers
v0x7f887a5048e0_0 .net *"_s45", 0 0, L_0x7f887a7004a0;  1 drivers
v0x7f887a504980_0 .net *"_s5", 0 0, L_0x7f887a5051f0;  1 drivers
L_0x106d34128 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f887a504b10_0 .net/2u *"_s50", 2 0, L_0x106d34128;  1 drivers
v0x7f887a504ba0_0 .net *"_s52", 0 0, L_0x7f887a700850;  1 drivers
v0x7f887a504c40_0 .net *"_s6", 0 0, L_0x7f887a5052f0;  1 drivers
v0x7f887a504cf0_0 .net *"_s8", 0 0, L_0x7f887a505400;  1 drivers
v0x7f887a504da0_0 .net "ns", 2 0, L_0x7f887a505550;  1 drivers
v0x7f887a504e50_0 .var "ps", 2 0;
E_0x7f887a40e020 .event posedge, v0x7f887a40e470_0;
L_0x7f887a505130 .part v0x7f887a504e50_0, 1, 1;
L_0x7f887a5051f0 .part v0x7f887a504e50_0, 0, 1;
L_0x7f887a5054b0 .part v0x7f887a504e50_0, 2, 1;
L_0x7f887a505550 .concat8 [ 1 1 1 0], L_0x7f887a5058c0, L_0x7f887a5054b0, L_0x7f887a505400;
L_0x7f887a5056d0 .part v0x7f887a504e50_0, 2, 1;
L_0x7f887a505820 .part v0x7f887a504e50_0, 1, 1;
L_0x7f887a700030 .cmp/eq 3, v0x7f887a504e50_0, L_0x106d34008;
L_0x7f887a700180 .cmp/eq 3, v0x7f887a504e50_0, L_0x106d34050;
L_0x7f887a7002a0 .cmp/eq 3, v0x7f887a504e50_0, L_0x106d34098;
L_0x7f887a7004a0 .cmp/eq 3, v0x7f887a504e50_0, L_0x106d340e0;
LS_0x7f887a7005a0_0_0 .concat8 [ 1 1 1 1], L_0x7f887a700030, L_0x7f887a700180, L_0x7f887a7002a0, L_0x7f887a7004a0;
LS_0x7f887a7005a0_0_4 .concat8 [ 1 0 0 0], L_0x7f887a700850;
L_0x7f887a7005a0 .concat8 [ 4 1 0 0], LS_0x7f887a7005a0_0_0, LS_0x7f887a7005a0_0_4;
L_0x7f887a700850 .cmp/eq 3, v0x7f887a504e50_0, L_0x106d34128;
    .scope S_0x7f887a40ee60;
T_0 ;
    %wait E_0x7f887a40e020;
    %load/vec4 v0x7f887a503f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f887a504e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f887a504da0_0;
    %assign/vec4 v0x7f887a504e50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f887a405e90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f887a504f50_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f887a504f50_0;
    %inv;
    %assign/vec4 v0x7f887a504f50_0, 0;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7f887a405e90;
T_2 ;
    %vpi_call 2 38 "$dumpfile", "FPC_TEST.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f887a405e90;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f887a5050a0_0, 0;
    %wait E_0x7f887a40e020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f887a5050a0_0, 0;
    %wait E_0x7f887a40e020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f887a5050a0_0, 0;
    %wait E_0x7f887a40e020;
    %pushi/vec4 25, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f887a40e020;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 46 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "FivePhaseClock.v";
