{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518813859670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518813859674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 21:44:19 2018 " "Processing started: Fri Feb 16 21:44:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518813859674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813859674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V2_v1 -c V2_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off V2_v1 -c V2_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813859674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518813860258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518813860258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regi.v 1 1 " "Found 1 design units, including 1 entities, in source file regi.v" { { "Info" "ISGN_ENTITY_NAME" "1 regi " "Found entity 1: regi" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518813881956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813881956 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "regi_tb.v(18) " "Verilog HDL Module Instantiation warning at regi_tb.v(18): ignored dangling comma in List of Port Connections" {  } { { "regi_tb.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi_tb.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1518813881958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regi_tb " "Found entity 1: regi_tb" {  } { { "regi_tb.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518813881959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813881959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regi " "Elaborating entity \"regi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518813882010 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[7\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[7\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882013 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "regi.v(8) " "Constant driver at regi.v(8)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 8 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882013 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[6\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[6\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[5\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[5\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[4\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[4\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[3\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[3\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[2\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[2\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[1\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[1\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[0\] regi.v(13) " "Can't resolve multiple constant drivers for net \"q\[0\]\" at regi.v(13)" {  } { { "regi.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V2_v1/regi.v" 13 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882014 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518813882015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518813882094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 16 21:44:42 2018 " "Processing ended: Fri Feb 16 21:44:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518813882094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518813882094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518813882094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518813882094 ""}
