[{"DBLP title": "Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions.", "DBLP authors": ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"], "year": 2014, "MAG papers": [{"PaperId": 2168415383, "PaperTitle": "validation of soc firmware hardware flows challenges and solution directions", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"rice university": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective.", "DBLP authors": ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2108361819, "PaperTitle": "on enhancing power benefits in 3d ics block folding and bonding styles perspective", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs.", "DBLP authors": ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"], "year": 2014, "MAG papers": [{"PaperId": 2137955810, "PaperTitle": "floorplanning and signal assignment for silicon interposer based 3d ics", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "On Timing Closure: Buffer Insertion for Hold-Violation Removal.", "DBLP authors": ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "year": 2014, "MAG papers": [{"PaperId": 2100015970, "PaperTitle": "on timing closure buffer insertion for hold violation removal", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"mentor graphics": 3.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Post-Routing Latch Optimization for Timing Closure.", "DBLP authors": ["Stephan Held", "Ulrike Schorr"], "year": 2014, "MAG papers": [{"PaperId": 2119088584, "PaperTitle": "post routing latch optimization for timing closure", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Contactless Stacked-die Testing for Pre-bond Interposers.", "DBLP authors": ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "year": 2014, "MAG papers": [{"PaperId": 2158494172, "PaperTitle": "contactless stacked die testing for pre bond interposers", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0, "industrial technology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits.", "DBLP authors": ["Parijat Mukherjee", "Peng Li"], "year": 2014, "MAG papers": [{"PaperId": 2006738984, "PaperTitle": "leveraging pre silicon data to diagnose out of specification failures in mixed signal circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "On Using Implied Values in EDT-based Test Compression.", "DBLP authors": ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "year": 2014, "MAG papers": [{"PaperId": 2125317684, "PaperTitle": "on using implied values in edt based test compression", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"poznan university of technology": 2.0, "mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era.", "DBLP authors": ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2098495359, "PaperTitle": "aser adaptive soft error resilience for reliability heterogeneous processors in the dark silicon era", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors.", "DBLP authors": ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "year": 2014, "MAG papers": [{"PaperId": 2152757758, "PaperTitle": "quantitative analysis of control flow checking mechanisms for soft errors", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 72, "Affiliations": {"arizona state university": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor.", "DBLP authors": ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2133590912, "PaperTitle": "an efficient real time fault detection and tolerance framework validated on the intel scc processor", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-Objective Local-Search Optimization using Reliability Importance Measuring.", "DBLP authors": ["Faramarz Khosravi", "Felix Reimann", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2014, "MAG papers": [{"PaperId": 2040754088, "PaperTitle": "multi objective local search optimization using reliability importance measuring", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "eButton: A Wearable Computer for Health Monitoring and Personal Assistance.", "DBLP authors": ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "year": 2014, "MAG papers": [{"PaperId": 2116790911, "PaperTitle": "ebutton a wearable computer for health monitoring and personal assistance", "Year": 2014, "CitationCount": 96, "EstimatedCitation": 125, "Affiliations": {"university of pittsburgh": 8.0}}], "source": "ES"}, {"DBLP title": "Ultra-Low Power Design of Wearable Cardiac Monitoring Systems.", "DBLP authors": ["Rub\u00e9n Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rinc\u00f3n", "Srinivasan Murali"], "year": 2014, "MAG papers": [{"PaperId": 2102995594, "PaperTitle": "ultra low power design of wearable cardiac monitoring systems", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0}}], "source": "ES"}, {"DBLP title": "Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks.", "DBLP authors": ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "year": 2014, "MAG papers": [{"PaperId": 2105835814, "PaperTitle": "exploiting shaper context to improve performance bounds of ethernet avb networks", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems.", "DBLP authors": ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph D'Ambrosio", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "MAG papers": [{"PaperId": 2099655409, "PaperTitle": "an efficient wire routing and wire sizing algorithm for weight minimization of automotive systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california berkeley": 2.0, "general motors": 3.0}}], "source": "ES"}, {"DBLP title": "Schedule Integration Framework for Time-Triggered Automotive Architectures.", "DBLP authors": ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke St\u00e4hle", "Samarjit Chakraborty", "Alois C. Knoll"], "year": 2014, "MAG papers": [{"PaperId": 2117189409, "PaperTitle": "schedule integration framework for time triggered automotive architectures", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems.", "DBLP authors": ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"], "year": 2014, "MAG papers": [{"PaperId": 2042529046, "PaperTitle": "aspect oriented modeling of attacks in automotive cyber physical systems", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 94, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware.", "DBLP authors": ["Leonidas Kosmidis", "Eduardo Qui\u00f1ones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "year": 2014, "MAG papers": [{"PaperId": 2135716575, "PaperTitle": "containing timing related certification cost in automotive systems deploying complex hardware", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"airbus": 1.0, "polytechnic university of catalonia": 1.0, "spanish national research council": 1.0, "infineon technologies": 1.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Translation Validation for Stateflow to C.", "DBLP authors": ["Prahladavaradan Sampath", "A. C. Rajeev", "S. Ramesh"], "year": 2014, "MAG papers": [{"PaperId": 2112107645, "PaperTitle": "translation validation for stateflow to c", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"general motors": 3.0}}], "source": "ES"}, {"DBLP title": "Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects.", "DBLP authors": ["Ryan H.-M. Huang", "Charles H.-P. Wen"], "year": 2014, "MAG papers": [{"PaperId": 2132676960, "PaperTitle": "advanced soft error rate ser estimation with striking time and multi cycle effects", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems.", "DBLP authors": ["Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2014, "MAG papers": [{"PaperId": 2136568261, "PaperTitle": "live timely error detection in light lockstep safety critical systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "BEOL Scaling Limits and Next Generation Technology Prospects.", "DBLP authors": ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "year": 2014, "MAG papers": [{"PaperId": 2164374443, "PaperTitle": "beol scaling limits and next generation technology prospects", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 5.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking.", "DBLP authors": ["Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 2123790183, "PaperTitle": "on the design of reliable 3d ics considering charged device model esd events during die stacking", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling.", "DBLP authors": ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2098596098, "PaperTitle": "fast and accurate full chip extraction and optimization of tsv to wire coupling", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"mentor graphics": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits.", "DBLP authors": ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "year": 2014, "MAG papers": [{"PaperId": 2103489832, "PaperTitle": "bmf bd bayesian model fusion on bernoulli distribution for efficient yield estimation of integrated circuits", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"fudan university": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements.", "DBLP authors": ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "year": 2014, "MAG papers": [{"PaperId": 2140735333, "PaperTitle": "remembrance of transistors past compact model parameter extraction using bayesian inference and incomplete new measurements", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"massachusetts institute of technology": 3.0, "pdf solutions": 2.0, "masdar institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs.", "DBLP authors": ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2105447827, "PaperTitle": "static mapping of mixed critical applications for fault tolerant mpsocs", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"chonbuk national university": 1.0, "seoul national university": 2.0, "eth zurich": 2.0, "ajou university": 1.0}}], "source": "ES"}, {"DBLP title": "GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems.", "DBLP authors": ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2138228917, "PaperTitle": "guard guaranteed reliability in dynamically reconfigurable systems", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of stuttgart": 3.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs.", "DBLP authors": ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "year": 2014, "MAG papers": [{"PaperId": 2010221448, "PaperTitle": "falcon a framework for hierarchical computation of metrics for component based parameterized socs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of new south wales": 4.0}}], "source": "ES"}, {"DBLP title": "Ontology-guided Conceptual Analysis of Design Specifications.", "DBLP authors": ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "year": 2014, "MAG papers": [{"PaperId": 2119575536, "PaperTitle": "ontology guided conceptual analysis of design specifications", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"case western reserve university": 4.0}}], "source": "ES"}, {"DBLP title": "State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System.", "DBLP authors": ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "year": 2014, "MAG papers": [{"PaperId": 2140443663, "PaperTitle": "state restrict mlc stt ram designs for high reliable high performance memory system", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "SLC-enabled Wear Leveling for MLC PCM Considering Process Variation.", "DBLP authors": ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "year": 2014, "MAG papers": [{"PaperId": 2150245818, "PaperTitle": "slc enabled wear leveling for mlc pcm considering process variation", "Year": 2014, "CitationCount": 44, "EstimatedCitation": 55, "Affiliations": {"city university of hong kong": 2.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2106754364, "PaperTitle": "reducing latency in an sram dram cache hierarchy via a novel tag cache architecture", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination.", "DBLP authors": ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "year": 2014, "MAG papers": [{"PaperId": 2150631020, "PaperTitle": "leveraging data lifetime for energy aware last level non volatile sram caches using redundant store elimination", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national chiao tung university": 4.0, "national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Computation Offloading by Using Timing Unreliable Components in Real-Time Systems.", "DBLP authors": ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "year": 2014, "MAG papers": [{"PaperId": 2162201097, "PaperTitle": "computation offloading by using timing unreliable components in real time systems", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"karlsruhe institute of technology": 2.0, "northeastern university": 1.0, "technical university of dortmund": 1.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated CPU-GPU Power Management for 3D Mobile Games.", "DBLP authors": ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "year": 2014, "MAG papers": [{"PaperId": 2082581695, "PaperTitle": "integrated cpu gpu power management for 3d mobile games", "Year": 2014, "CitationCount": 104, "EstimatedCitation": 149, "Affiliations": {"national university of singapore": 4.0}}], "source": "ES"}, {"DBLP title": "Content-centric Display Energy Management for Mobile Devices.", "DBLP authors": ["Dongwon Kim", "Nohyun Jung", "Hojung Cha"], "year": 2014, "MAG papers": [{"PaperId": 2169684012, "PaperTitle": "content centric display energy management for mobile devices", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays.", "DBLP authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "year": 2014, "MAG papers": [{"PaperId": 2168513178, "PaperTitle": "catch your attention quality retaining power saving on mobile oled displays", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"center for information technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Secure but still Safe and Low Cost Automotive Communication Technique.", "DBLP authors": ["Rafael Zalman", "Albrecht Mayer"], "year": 2014, "MAG papers": [{"PaperId": 2126783795, "PaperTitle": "a secure but still safe and low cost automotive communication technique", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design.", "DBLP authors": ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "year": 2014, "MAG papers": [{"PaperId": 2136343147, "PaperTitle": "typical worst case response time analysis and its use in automotive network design", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"daimler ag": 2.0, "braunschweig university of technology": 3.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard.", "DBLP authors": ["Christoph Stoermer", "Ghizlane Tibba"], "year": 2014, "MAG papers": [{"PaperId": 2119027221, "PaperTitle": "powertrain co simulation using autosar and the functional mockup interface standard", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"etas group": 2.0}}], "source": "ES"}, {"DBLP title": "Monitoring Reliability in Embedded Processors - A Multi-layer View.", "DBLP authors": ["Vikas Chandra"], "year": 2014, "MAG papers": [{"PaperId": 2021389045, "PaperTitle": "monitoring reliability in embedded processors a multi layer view", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-Layer Dependability: From Microarchitecture to Application Level.", "DBLP authors": ["J\u00f6rg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "year": 2014, "MAG papers": [{"PaperId": 2165027640, "PaperTitle": "multi layer dependability from microarchitecture to application level", "Year": 2014, "CitationCount": 46, "EstimatedCitation": 65, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Multi-Layer Memory Resiliency.", "DBLP authors": ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "year": 2014, "MAG papers": [{"PaperId": 2121012321, "PaperTitle": "multi layer memory resiliency", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 2.0, "university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience.", "DBLP authors": ["Veit Kleeberger", "Petra R. Maier", "Ulf Schlichtmann"], "year": 2014, "MAG papers": [{"PaperId": 2075787867, "PaperTitle": "workload and instruction aware timing analysis the missing link between technology and system level resilience", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process.", "DBLP authors": ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"], "year": 2014, "MAG papers": [{"PaperId": 2122848041, "PaperTitle": "overlay aware detailed routing for self aligned double patterning lithography using the cut process", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national taiwan university": 2.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout.", "DBLP authors": ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"], "year": 2014, "MAG papers": [{"PaperId": 2118752641, "PaperTitle": "throughput optimization for sadp and e beam based manufacturing of 1d layout", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"iowa state university": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction.", "DBLP authors": ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "year": 2014, "MAG papers": [{"PaperId": 2149602086, "PaperTitle": "mosaic mask optimizing solution with process window aware inverse correction", "Year": 2014, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Layout Decomposition for Quadruple Patterning Lithography and Beyond.", "DBLP authors": ["Bei Yu", "David Z. Pan"], "year": 2014, "MAG papers": [{"PaperId": 2949805432, "PaperTitle": "layout decomposition for quadruple patterning lithography and beyond", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0}}, {"PaperId": 2116621052, "PaperTitle": "layout decomposition for quadruple patterning lithography and beyond", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification.", "DBLP authors": ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "year": 2014, "MAG papers": [{"PaperId": 2164314737, "PaperTitle": "simultaneous euv flare variation minimization and cmp control with coupling aware dummification", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Directed Self-Assembly (DSA) Template Pattern Verification.", "DBLP authors": ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "year": 2014, "MAG papers": [{"PaperId": 1976143853, "PaperTitle": "directed self assembly dsa template pattern verification", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of illinois at urbana champaign": 4.0, "synopsys": 1.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Post-Silicon Validation of the IBM POWER8 Processor.", "DBLP authors": ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "year": 2014, "MAG papers": [{"PaperId": 1976197109, "PaperTitle": "post silicon validation of the ibm power8 processor", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ibm": 8.0}}], "source": "ES"}, {"DBLP title": "Coverage Learned Targeted Validation for Incremental HW Changes.", "DBLP authors": ["Monica Farkash", "Bryan G. Hickerson", "Michael L. Behm"], "year": 2014, "MAG papers": [{"PaperId": 2055109626, "PaperTitle": "coverage learned targeted validation for incremental hw changes", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 1.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Verification of Transactional Memory in POWER8.", "DBLP authors": ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "year": 2014, "MAG papers": [{"PaperId": 2075626884, "PaperTitle": "verification of transactional memory in power8", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ibm": 17.0}}], "source": "ES"}, {"DBLP title": "A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification.", "DBLP authors": ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning M\u00fcller", "Ralf Wunderlich", "Stefan Heinen"], "year": 2014, "MAG papers": [{"PaperId": 2119751241, "PaperTitle": "a systemc virtual prototyping based methodology for multi standard soc functional verification", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Balancing Scalability and Uniformity in SAT Witness Generator.", "DBLP authors": ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"], "year": 2014, "MAG papers": [{"PaperId": 2149902097, "PaperTitle": "balancing scalability and uniformity in sat witness generator", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 62, "Affiliations": {"rice university": 2.0, "indian institute of technology bombay": 1.0}}, {"PaperId": 3102239619, "PaperTitle": "balancing scalability and uniformity in sat witness generator", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology bombay": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Code Coverage of Assertions Using RTL Source Code Analysis.", "DBLP authors": ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "year": 2014, "MAG papers": [{"PaperId": 2153174871, "PaperTitle": "code coverage of assertions using rtl source code analysis", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations.", "DBLP authors": ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2157629140, "PaperTitle": "power performance study of block level monolithic 3d ics considering inter tier performance variations", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 80, "Affiliations": {"georgia institute of technology": 1.0, "qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability.", "DBLP authors": ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "year": 2014, "MAG papers": [{"PaperId": 2130236523, "PaperTitle": "a new field assisted access scheme of stt ram with self reference capability", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of pittsburgh": 5.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "OD3P: On-Demand Page Paired PCM.", "DBLP authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2014, "MAG papers": [{"PaperId": 2145508446, "PaperTitle": "od3p on demand page paired pcm", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory.", "DBLP authors": ["Anirudh Iyengar", "Swaroop Ghosh"], "year": 2014, "MAG papers": [{"PaperId": 2138137717, "PaperTitle": "modeling and analysis of domain wall dynamics for robust and low power embedded memory", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation.", "DBLP authors": ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "year": 2014, "MAG papers": [{"PaperId": 2171806366, "PaperTitle": "computer aided design of machine learning algorithm training fixed point classifier for on chip low power implementation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective.", "DBLP authors": ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil D. Dutt"], "year": 2014, "MAG papers": [{"PaperId": 2059485511, "PaperTitle": "sense making from distributed and mobile sensing data a middleware perspective", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Resource Efficient Mobile Communications for Crowd-Sensing.", "DBLP authors": ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"], "year": 2014, "MAG papers": [{"PaperId": 2037712072, "PaperTitle": "resource efficient mobile communications for crowd sensing", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technical university of dortmund": 3.0}}], "source": "ES"}, {"DBLP title": "Demystifying Energy Usage in Smartphones.", "DBLP authors": ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong (Charlie) Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2110432303, "PaperTitle": "demystifying energy usage in smartphones", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of pittsburgh": 2.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "Metasynthesis for Designing Automotive SoCs.", "DBLP authors": ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "year": 2014, "MAG papers": [{"PaperId": 2115277511, "PaperTitle": "metasynthesis for designing automotive socs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"infineon technologies": 4.0}}], "source": "ES"}, {"DBLP title": "Design Methods for Augmented Reality In-Vehicle Infotainment Systems.", "DBLP authors": ["Qing Rao", "Christian Gr\u00fcnler", "Markus Hammori", "Samarjit Chakraborty"], "year": 2014, "MAG papers": [{"PaperId": 2103294799, "PaperTitle": "design methods for augmented reality in vehicle infotainment systems", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"daimler ag": 3.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Computing with Hybrid CMOS/STO Circuits.", "DBLP authors": ["Mehdi Kabir", "Mircea R. Stan"], "year": 2014, "MAG papers": [{"PaperId": 2112903230, "PaperTitle": "computing with hybrid cmos sto circuits", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "Neuro Inspired Computing with Coupled Relaxation Oscillators.", "DBLP authors": ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "year": 2014, "MAG papers": [{"PaperId": 2112909495, "PaperTitle": "neuro inspired computing with coupled relaxation oscillators", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"georgia institute of technology": 2.0, "pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability-aware Register Binding for Control-Flow Intensive Designs.", "DBLP authors": ["Liang Chen", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2119119936, "PaperTitle": "reliability aware register binding for control flow intensive designs", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Flushing-Enabled Loop Pipelining for High-Level Synthesis.", "DBLP authors": ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2122078405, "PaperTitle": "flushing enabled loop pipelining for high level synthesis", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"cornell university": 3.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers.", "DBLP authors": ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2105042925, "PaperTitle": "an optimal microarchitecture for stencil computation acceleration based on non uniform partitioning of data reuse buffers", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "CGPA: Coarse-Grained Pipelined Accelerators.", "DBLP authors": ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "year": 2014, "MAG papers": [{"PaperId": 2152944133, "PaperTitle": "cgpa coarse grained pipelined accelerators", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"princeton university": 4.0}}], "source": "ES"}, {"DBLP title": "Early-Stage Power Grid Design: Extraction, Modeling and Optimization.", "DBLP authors": ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"], "year": 2014, "MAG papers": [{"PaperId": 2124429966, "PaperTitle": "early stage power grid design extraction modeling and optimization", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Physics-based Electromigration Assessment for Power Grid Networks.", "DBLP authors": ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "year": 2014, "MAG papers": [{"PaperId": 2150608324, "PaperTitle": "physics based electromigration assessment for power grid networks", "Year": 2014, "CitationCount": 92, "EstimatedCitation": 116, "Affiliations": {"university of california riverside": 3.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks.", "DBLP authors": ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2150848828, "PaperTitle": "matex a distributed framework for transient simulation of power distribution networks", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california san diego": 3.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage.", "DBLP authors": ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "year": 2014, "MAG papers": [{"PaperId": 2153628901, "PaperTitle": "rescope high dimensional statistical circuit simulation towards full failure region coverage", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university at buffalo": 1.0, "university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "On Trading Wear-leveling with Heal-leveling.", "DBLP authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "year": 2014, "MAG papers": [{"PaperId": 2106474655, "PaperTitle": "on trading wear leveling with heal leveling", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national taiwan university": 1.0, "academia sinica": 1.0, "center for information technology": 1.0, "technical university of dortmund": 1.0}}], "source": "ES"}, {"DBLP title": "dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects.", "DBLP authors": ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2036656837, "PaperTitle": "dtune leveraging reliable code generation for adaptive dependability tuning under process variation and aging induced effects", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices.", "DBLP authors": ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "year": 2014, "MAG papers": [{"PaperId": 2103490867, "PaperTitle": "user centric energy efficient scheduling on multi core mobile devices", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"national taiwan university": 2.0, "center for information technology": 2.0}}], "source": "ES"}, {"DBLP title": "Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor.", "DBLP authors": ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "year": 2014, "MAG papers": [{"PaperId": 2124566326, "PaperTitle": "sufficient temporal independence and improved interrupt latencies in a real time hypervisor", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"braunschweig university of technology": 3.0, "polytechnic institute of porto": 1.0}}], "source": "ES"}, {"DBLP title": "Low-cost On-Chip Structures for Combating Die and IC Recycling.", "DBLP authors": ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2158902938, "PaperTitle": "low cost on chip structures for combating die and ic recycling", "Year": 2014, "CitationCount": 46, "EstimatedCitation": 67, "Affiliations": {"university of connecticut": 4.0}}], "source": "ES"}, {"DBLP title": "CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification.", "DBLP authors": ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"], "year": 2014, "MAG papers": [{"PaperId": 2112787602, "PaperTitle": "caci dynamic current analysis towards robust recycled chip identification", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"case western reserve university": 3.0}}], "source": "ES"}, {"DBLP title": "A Highly Flexible Ring Oscillator PUF.", "DBLP authors": ["Mingze Gao", "Khai Lai", "Gang Qu"], "year": 2014, "MAG papers": [{"PaperId": 2128735154, "PaperTitle": "a highly flexible ring oscillator puf", "Year": 2014, "CitationCount": 66, "EstimatedCitation": 96, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels.", "DBLP authors": ["Sheng Wei", "James B. Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 2126602129, "PaperTitle": "reverse engineering and prevention techniques for physical unclonable functions using side channels", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "An Automobile Detection Algorithm Development for Automated Emergency Braking System.", "DBLP authors": ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"], "year": 2014, "MAG papers": [{"PaperId": 2040677184, "PaperTitle": "an automobile detection algorithm development for automated emergency braking system", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"universiti teknologi petronas": 2.0}}], "source": "ES"}, {"DBLP title": "A Cost Efficient Online Algorithm for Automotive Idling Reduction.", "DBLP authors": ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"], "year": 2014, "MAG papers": [{"PaperId": 2166825200, "PaperTitle": "a cost efficient online algorithm for automotive idling reduction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 1.0, "mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Co-Simulation of Functional Models With Accurate Event Exchange.", "DBLP authors": ["Asim Munawar", "Shuichi Shimizu"], "year": 2014, "MAG papers": [{"PaperId": 2154361799, "PaperTitle": "scalable co simulation of functional models with accurate event exchange", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems.", "DBLP authors": ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"], "year": 2014, "MAG papers": [{"PaperId": 2094757424, "PaperTitle": "design and implementation of a dynamic component model for federated autosar systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach.", "DBLP authors": ["Guillermo Rodr\u00edguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik L\u00f6nn"], "year": 2014, "MAG papers": [{"PaperId": 2074746165, "PaperTitle": "automated specification and verification of functional safety in heavy vehicles the verispec approach", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"malardalen university college": 3.0, "scania ab": 1.0, "volvo": 2.0}}], "source": "ES"}, {"DBLP title": "Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures.", "DBLP authors": ["Felix Reimann", "Michael Gla\u00df", "J\u00fcrgen Teich", "Alejandro Cook", "Laura Rodr\u00edguez G\u00f3mez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "year": 2014, "MAG papers": [{"PaperId": 2010119725, "PaperTitle": "advanced diagnosis sbst and bist integration in automotive e e architectures", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of erlangen nuremberg": 3.0, "university of stuttgart": 4.0, "infineon technologies": 1.0, "audi": 1.0}}], "source": "ES"}, {"DBLP title": "ApproxIt: An Approximate Computing Framework for Iterative Methods.", "DBLP authors": ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "year": 2014, "MAG papers": [{"PaperId": 2169505706, "PaperTitle": "approxit an approximate computing framework for iterative methods", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 92, "Affiliations": {"the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs.", "DBLP authors": ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "year": 2014, "MAG papers": [{"PaperId": 1963902051, "PaperTitle": "critical path monitor enabled dynamic voltage scaling for graceful degradation in sub threshold designs", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national tsing hua university": 4.0, "missouri university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Low Power GPGPU Computation with Imprecise Hardware.", "DBLP authors": ["Hang Zhang", "Mateja Putic", "John C. Lach"], "year": 2014, "MAG papers": [{"PaperId": 2131028454, "PaperTitle": "low power gpgpu computation with imprecise hardware", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches.", "DBLP authors": ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2134119442, "PaperTitle": "power capacity scaling energy savings with simple fault tolerant caches", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california los angeles": 2.0, "university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "DBLP authors": ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "year": 2014, "MAG papers": [{"PaperId": 2146040860, "PaperTitle": "shifa system level hierarchy in run time fault aware management of many core systems", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of turku": 4.0, "kore university of enna": 1.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "DBLP authors": ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "year": 2014, "MAG papers": [{"PaperId": 2160952650, "PaperTitle": "fault tolerant routing for on chip network without using virtual channels", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"xi an jiaotong university": 4.0}}], "source": "ES"}, {"DBLP title": "VIX: Virtual Input Crossbar for Efficient Switch Allocation.", "DBLP authors": ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2014, "MAG papers": [{"PaperId": 2129978977, "PaperTitle": "vix virtual input crossbar for efficient switch allocation", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.", "DBLP authors": ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "year": 2014, "MAG papers": [{"PaperId": 2149315251, "PaperTitle": "disease diagnosis on a chip large scale networks on chip based multicore platform for protein folding analysis", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"hong kong university of science and technology": 2.0, "fudan university": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "CAP: Communication Aware Programming.", "DBLP authors": ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "J\u00fcrgen Teich", "J\u00f6rg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "J\u00fcrgen Becker"], "year": 2014, "MAG papers": [{"PaperId": 2104917160, "PaperTitle": "cap communication aware programming", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of erlangen nuremberg": 2.0, "karlsruhe institute of technology": 6.0, "technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM.", "DBLP authors": ["Keni Qiu", "Qing'an Li", "Chun Jason Xue"], "year": 2014, "MAG papers": [{"PaperId": 2148322274, "PaperTitle": "write mode aware loop tiling for high performance low power volatile pcm", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Branch-Aware Loop Mapping on CGRAs.", "DBLP authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "year": 2014, "MAG papers": [{"PaperId": 2107834734, "PaperTitle": "branch aware loop mapping on cgras", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Reduction Operator for Wide-SIMDs Reconsidered.", "DBLP authors": ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "year": 2014, "MAG papers": [{"PaperId": 2155115403, "PaperTitle": "reduction operator for wide simds reconsidered", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs.", "DBLP authors": ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "year": 2014, "MAG papers": [{"PaperId": 2157549033, "PaperTitle": "pufatt embedded platform attestation based on novel processor based pufs", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 81, "Affiliations": {"rice university": 2.0, "indian institutes of technology": 1.0, "technische universitat darmstadt": 2.0}}], "source": "ES"}, {"DBLP title": "Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices.", "DBLP authors": ["Tobias Oder", "Thomas P\u00f6ppelmann", "Tim G\u00fcneysu"], "year": 2014, "MAG papers": [{"PaperId": 2123316699, "PaperTitle": "beyond ecdsa and rsa lattice based digital signatures on constrained devices", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 78, "Affiliations": {"ruhr university bochum": 3.0}}], "source": "ES"}, {"DBLP title": "Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M.", "DBLP authors": ["Anthony Van Herrewege", "Ingrid Verbauwhede"], "year": 2014, "MAG papers": [{"PaperId": 2105505256, "PaperTitle": "software only extremely compact keccak based secure prng on arm cortex m", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Ultra Low-Power implementation of ECC on the ARM Cortex-M0+.", "DBLP authors": ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "year": 2014, "MAG papers": [{"PaperId": 2101820660, "PaperTitle": "ultra low power implementation of ecc on the arm cortex m0", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges.", "DBLP authors": ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gr\u00fcttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang M\u00fcller", "Daniel M\u00fcller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "year": 2014, "MAG papers": [{"PaperId": 2098280085, "PaperTitle": "safety evaluation of automotive electronics using virtual prototypes state of the art and research challenges", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 68, "Affiliations": {"technische universitat munchen": 3.0, "university of paderborn": 3.0, "bosch": 5.0, "university of bremen": 2.0, "infineon technologies": 4.0, "siemens": 1.0, "forschungszentrum informatik": 5.0, "offis": 2.0}}], "source": "ES"}, {"DBLP title": "Steep Slope Devices: Enabling New Architectural Paradigms.", "DBLP authors": ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2014, "MAG papers": [{"PaperId": 2135522842, "PaperTitle": "steep slope devices enabling new architectural paradigms", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ibm": 1.0, "pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Approximate property checking of mixed-signal circuits.", "DBLP authors": ["Parijat Mukherjee", "Chirayu S. Amin", "Peng Li"], "year": 2014, "MAG papers": [{"PaperId": 2112323457, "PaperTitle": "approximate property checking of mixed signal circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Rigorous Graphical Technique for Predicting Sub-harmonic Injection Locking in LC Oscillators.", "DBLP authors": ["Palak Bhushan"], "year": 2014, "MAG papers": [{"PaperId": 1965976530, "PaperTitle": "a rigorous graphical technique for predicting sub harmonic injection locking in lc oscillators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Two-level DC Operating Points Finder for Transistor Circuits.", "DBLP authors": ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "year": 2014, "MAG papers": [{"PaperId": 1995834577, "PaperTitle": "an efficient two level dc operating points finder for transistor circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems.", "DBLP authors": ["Frank Liu", "Peter Feldmann"], "year": 2014, "MAG papers": [{"PaperId": 2115894581, "PaperTitle": "a time unrolling method to compute sensitivity of dynamic systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"d e shaw research": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation.", "DBLP authors": ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "year": 2014, "MAG papers": [{"PaperId": 2103718122, "PaperTitle": "selective inversion of inductance matrix for large scale sparse rlc simulation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of thessaly": 4.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data.", "DBLP authors": ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"], "year": 2014, "MAG papers": [{"PaperId": 2109010406, "PaperTitle": "probabilistic bug localization via statistical inference based on partially observed data", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ePlace: Electrostatics Based Placement Using Nesterov's Method.", "DBLP authors": ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2108873814, "PaperTitle": "eplace electrostatics based placement using nesterov s method", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"cadence design systems": 4.0, "university of california san diego": 2.0, "national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "Density-aware Detailed Placement with Instant Legalization.", "DBLP authors": ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "year": 2014, "MAG papers": [{"PaperId": 2075321943, "PaperTitle": "density aware detailed placement with instant legalization", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national tsing hua university": 2.0, "national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "POLAR 2.0: An Effective Routability-Driven Placer.", "DBLP authors": ["Tao Lin", "Chris Chu"], "year": 2014, "MAG papers": [{"PaperId": 2119354760, "PaperTitle": "polar 2 0 an effective routability driven placer", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Routability-Driven Blockage-Aware Macro Placement.", "DBLP authors": ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "year": 2014, "MAG papers": [{"PaperId": 2055907840, "PaperTitle": "routability driven blockage aware macro placement", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Row Based Dual-VDD Island Generation and Placement.", "DBLP authors": ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "year": 2014, "MAG papers": [{"PaperId": 2115591289, "PaperTitle": "row based dual vdd island generation and placement", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization.", "DBLP authors": ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "year": 2014, "MAG papers": [{"PaperId": 2101229326, "PaperTitle": "walking pads managing c4 placement for transient voltage noise minimization", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of virginia": 4.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources.", "DBLP authors": ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"], "year": 2014, "MAG papers": [{"PaperId": 2169709975, "PaperTitle": "symbolic analysis of dataflow applications mapped onto shared heterogeneous resources", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs.", "DBLP authors": ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"], "year": 2014, "MAG papers": [{"PaperId": 2145600257, "PaperTitle": "a design methodology for compositional high level synthesis of communication centric socs", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation.", "DBLP authors": ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "year": 2014, "MAG papers": [{"PaperId": 2131394601, "PaperTitle": "daps dynamic adjustment and partial sampling for multithreaded multicore simulation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 5.0, "fudan university": 2.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems.", "DBLP authors": ["Jong Chul Lee", "Roman Lysecky"], "year": 2014, "MAG papers": [{"PaperId": 2147778809, "PaperTitle": "area efficient event stream ordering for runtime observability of embedded systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "On the Scheduling of Fault-Tolerant Mixed-Criticality Systems.", "DBLP authors": ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2125873236, "PaperTitle": "on the scheduling of fault tolerant mixed criticality systems", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing.", "DBLP authors": ["Michael Schaffner", "Frank K. G\u00fcrkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2080871864, "PaperTitle": "an approximate computing technique for reducing the complexity of a direct solver for sparse linear systems in real time video processing", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"disney research": 2.0, "eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation.", "DBLP authors": ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"], "year": 2014, "MAG papers": [{"PaperId": 2128171167, "PaperTitle": "hardware assisted fine grained control flow integrity towards efficient protection of embedded systems against software exploitation", "Year": 2014, "CitationCount": 87, "EstimatedCitation": 147, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "Using a High-Level Test Generation Expert System for Testing In-Car Networks.", "DBLP authors": ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "year": 2014, "MAG papers": [{"PaperId": 2107162270, "PaperTitle": "using a high level test generation expert system for testing in car networks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Statistical Battery Models and Variation-Aware Battery Management.", "DBLP authors": ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"], "year": 2014, "MAG papers": [{"PaperId": 2115912744, "PaperTitle": "statistical battery models and variation aware battery management", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of turin": 2.0, "yeungnam university": 1.0}}], "source": "ES"}, {"DBLP title": "Battery Management and Application for Energy-Efficient Buildings.", "DBLP authors": ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "year": 2014, "MAG papers": [{"PaperId": 2108044018, "PaperTitle": "battery management and application for energy efficient buildings", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"seoul national university": 2.0, "university of california riverside": 5.0}}], "source": "ES"}, {"DBLP title": "System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs.", "DBLP authors": ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "year": 2014, "MAG papers": [{"PaperId": 1991246129, "PaperTitle": "system level floorplan aware analysis of integrated cpu gpus", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms.", "DBLP authors": ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "year": 2014, "MAG papers": [{"PaperId": 2015218403, "PaperTitle": "hardware in the loop simulation for cpu gpu heterogeneous platforms", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2014, "MAG papers": [{"PaperId": 2119108200, "PaperTitle": "dynamic power management of off chip links for hybrid memory cubes", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"pohang university of science and technology": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations.", "DBLP authors": ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "year": 2014, "MAG papers": [{"PaperId": 2118444844, "PaperTitle": "a swap based cache set index scheme to leverage both superpage and page coloring optimizations", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips.", "DBLP authors": ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "year": 2014, "MAG papers": [{"PaperId": 2168482356, "PaperTitle": "an efficient bi criteria flow channel routing algorithm for flow based microfluidic biochips", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"center for information technology": 4.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Exact One-pass Synthesis of Digital Microfluidic Biochips.", "DBLP authors": ["Oliver Kesz\u00f6cze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "year": 2014, "MAG papers": [{"PaperId": 2116725029, "PaperTitle": "exact one pass synthesis of digital microfluidic biochips", "Year": 2014, "CitationCount": 59, "EstimatedCitation": 72, "Affiliations": {"national cheng kung university": 1.0, "university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips.", "DBLP authors": ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "year": 2014, "MAG papers": [{"PaperId": 2155143747, "PaperTitle": "practical functional and washing droplet routing for cross contamination avoidance in digital microfluidic biochips", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"tsinghua university": 3.0, "national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips.", "DBLP authors": ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 2133026100, "PaperTitle": "demand driven mixture preparation and droplet streaming using digital microfluidic biochips", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian statistical institute": 1.0, "indian institute of technology kharagpur": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs.", "DBLP authors": ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "year": 2014, "MAG papers": [{"PaperId": 2100047076, "PaperTitle": "ec cache exploiting error locality to optimize ldpc in nand flash based ssds", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national tsing hua university": 2.0, "national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Retention Trimming for Wear Reduction of Flash Memory Storage Systems.", "DBLP authors": ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "year": 2014, "MAG papers": [{"PaperId": 2124453774, "PaperTitle": "retention trimming for wear reduction of flash memory storage systems", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"chongqing university": 3.0, "city university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems.", "DBLP authors": ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "year": 2014, "MAG papers": [{"PaperId": 2141471975, "PaperTitle": "space efficient multiversion index scheme for pcm based embedded database systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"city university of hong kong": 1.0, "academia sinica": 2.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Deterministic Crash Recovery for NAND Flash Based Storage Systems.", "DBLP authors": ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "year": 2014, "MAG papers": [{"PaperId": 2150834303, "PaperTitle": "deterministic crash recovery for nand flash based storage systems", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"hong kong polytechnic university": 4.0, "chongqing university": 1.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Certification Framework for Behavioral Synthesis Front-End.", "DBLP authors": ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "year": 2014, "MAG papers": [{"PaperId": 2133210559, "PaperTitle": "scalable certification framework for behavioral synthesis front end", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"portland state university": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Hierarchical Reachability Analysis for Analog Verification.", "DBLP authors": ["Honghuang Lin", "Peng Li"], "year": 2014, "MAG papers": [{"PaperId": 2110628643, "PaperTitle": "parallel hierarchical reachability analysis for analog verification", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Verification of Floating Point Units.", "DBLP authors": ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "year": 2014, "MAG papers": [{"PaperId": 2104342284, "PaperTitle": "automatic verification of floating point units", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases.", "DBLP authors": ["Tim Pruss", "Priyank Kalla", "Florian Enescu"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Circuit Camouflage Integration for Hardware IP Protection.", "DBLP authors": ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "year": 2014, "MAG papers": [{"PaperId": 2112965713, "PaperTitle": "circuit camouflage integration for hardware ip protection", "Year": 2014, "CitationCount": 89, "EstimatedCitation": 132, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FPGA Security: From Features to Capabilities to Trusted Systems.", "DBLP authors": ["Steve Trimberger", "Jason Moore"], "year": 2014, "MAG papers": [{"PaperId": 2044139457, "PaperTitle": "fpga security from features to capabilities to trusted systems", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"xilinx": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting.", "DBLP authors": ["Yu Liu", "Ke Huang", "Yiorgos Makris"], "year": 2014, "MAG papers": [{"PaperId": 2101246871, "PaperTitle": "hardware trojan detection through golden chip free statistical side channel fingerprinting", "Year": 2014, "CitationCount": 78, "EstimatedCitation": 108, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack.", "DBLP authors": ["Kaushik Vaidyanathan", "Bishnu P. Das", "Larry T. Pileggi"], "year": 2014, "MAG papers": [{"PaperId": 2142135738, "PaperTitle": "detecting reliability attacks during split fabrication using test only beol stack", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery.", "DBLP authors": ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "year": 2014, "MAG papers": [{"PaperId": 2115668016, "PaperTitle": "high level synthesis for run time hardware trojan detection and recovery", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 76, "Affiliations": {"university of illinois at chicago": 1.0, "chongqing university": 3.0}}], "source": "ES"}, {"DBLP title": "Fort-NoCs: Mitigating the Threat of a Compromised NoC.", "DBLP authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2014, "MAG papers": [{"PaperId": 2085447084, "PaperTitle": "fort nocs mitigating the threat of a compromised noc", "Year": 2014, "CitationCount": 75, "EstimatedCitation": 107, "Affiliations": {"utah state university": 3.0}}], "source": "ES"}, {"DBLP title": "Data Mining In EDA - Basic Principles, Promises, and Constraints.", "DBLP authors": ["Li-C. Wang", "Magdy S. Abadir"], "year": 2014, "MAG papers": [{"PaperId": 2105331066, "PaperTitle": "data mining in eda basic principles promises and constraints", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"freescale semiconductor": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.", "DBLP authors": ["Jia Zhan", "Yuan Xie", "Guangyu Sun"], "year": 2014, "MAG papers": [{"PaperId": 2118482522, "PaperTitle": "noc sprinting interconnect for fine grained sprinting in the dark silicon era", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"peking university": 1.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.", "DBLP authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2014, "MAG papers": [{"PaperId": 2145765936, "PaperTitle": "darknoc designing energy efficient network on chip with multi vt cells for dark silicon", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 75, "Affiliations": {"university of new south wales": 3.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "DBLP authors": ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"], "year": 2014, "MAG papers": [{"PaperId": 2128204867, "PaperTitle": "power aware nocs through routing and topology reconfiguration", "Year": 2014, "CitationCount": 60, "EstimatedCitation": 101, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Quality-of-Service for a High-Radix Switch.", "DBLP authors": ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "year": 2014, "MAG papers": [{"PaperId": 2120196617, "PaperTitle": "quality of service for a high radix switch", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization.", "DBLP authors": ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"], "year": 2014, "MAG papers": [{"PaperId": 2155811837, "PaperTitle": "enabling efficient analog synthesis by coupling sparse regression and polynomial optimization", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC.", "DBLP authors": ["Mark Po-Hung Lin", "Vincent Wei-Hao Hsiao", "Chun-Yu Lin"], "year": 2014, "MAG papers": [{"PaperId": 2112958118, "PaperTitle": "parasitic aware sizing and detailed routing for binary weighted capacitors in charge scaling dac", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national chung cheng university": 3.0}}], "source": "ES"}, {"DBLP title": "Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case.", "DBLP authors": ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "year": 2014, "MAG papers": [{"PaperId": 2147938021, "PaperTitle": "design methodologies for 3d mixed signal integrated circuits a practical 12 bit sar adc design case", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 4.0, "advanced micro devices": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "An HDL-Based System Design Methodology for Multistandard RF SoC's.", "DBLP authors": ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "year": 2014, "MAG papers": [{"PaperId": 2154551744, "PaperTitle": "an hdl based system design methodology for multistandard rf soc s", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rwth aachen university": 8.0}}], "source": "ES"}, {"DBLP title": "Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "year": 2014, "MAG papers": [{"PaperId": 2099019585, "PaperTitle": "run time technique for simultaneous aging and power optimization in gpgpus", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"peking university": 1.0, "pennsylvania state university": 1.0, "tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations.", "DBLP authors": ["Ting Wang", "Qiang Xu"], "year": 2014, "MAG papers": [{"PaperId": 2148282552, "PaperTitle": "on the simulation of nbti induced performance degradation considering arbitrary temperature and voltage variations", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems.", "DBLP authors": ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2014, "MAG papers": [{"PaperId": 2096875061, "PaperTitle": "reinforcement learning based inter and intra application thermal optimization for lifetime improvement of multicore systems", "Year": 2014, "CitationCount": 64, "EstimatedCitation": 108, "Affiliations": {"national university of singapore": 3.0, "university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques.", "DBLP authors": ["Xinfei Guo", "Wayne P. Burleson", "Mircea R. Stan"], "year": 2014, "MAG papers": [{"PaperId": 2137656581, "PaperTitle": "modeling and experimental demonstration of accelerated self healing techniques", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of virginia": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study.", "DBLP authors": ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "year": 2014, "MAG papers": [{"PaperId": 2112390919, "PaperTitle": "designing stealthy trojans with sequential logic a stream cipher case study", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of texas at tyler": 4.0}}], "source": "ES"}, {"DBLP title": "FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness.", "DBLP authors": ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "year": 2014, "MAG papers": [{"PaperId": 2108185518, "PaperTitle": "fight metric functional identification of gate level hardware trustworthiness", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of central florida": 4.0}}], "source": "ES"}, {"DBLP title": "Advanced Techniques for Designing Stealthy Hardware Trojans.", "DBLP authors": ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"], "year": 2014, "MAG papers": [{"PaperId": 2101992994, "PaperTitle": "advanced techniques for designing stealthy hardware trojans", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"new york university": 2.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification.", "DBLP authors": ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "year": 2014, "MAG papers": [{"PaperId": 2142830433, "PaperTitle": "a red team blue team assessment of functional analysis methods for malicious circuit identification", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"new york university": 1.0, "columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms.", "DBLP authors": ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "year": 2014, "MAG papers": [{"PaperId": 2157645463, "PaperTitle": "a side channel analysis resistant reconfigurable cryptographic coprocessor supporting multiple block cipher algorithms", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"southeast university": 7.0}}], "source": "ES"}, {"DBLP title": "Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves.", "DBLP authors": ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "year": 2014, "MAG papers": [{"PaperId": 2114725648, "PaperTitle": "tile before multiplication an efficient strategy to optimize dsp multiplier for accelerating prime field ecc for nist curves", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Secure Memristor-based Main Memory.", "DBLP authors": ["Sachhidh Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"], "year": 2014, "MAG papers": [{"PaperId": 2167677691, "PaperTitle": "secure memristor based main memory", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"new york university abu dhabi": 1.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "TI-TRNG: Technology Independent True Random Number Generator.", "DBLP authors": ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Zhijie Jerry Shi", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2154347069, "PaperTitle": "ti trng technology independent true random number generator", "Year": 2014, "CitationCount": 47, "EstimatedCitation": 60, "Affiliations": {"university of connecticut": 6.0}}], "source": "ES"}, {"DBLP title": "Accelerator-Rich Architectures: Opportunities and Progresses.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "year": 2014, "MAG papers": [{"PaperId": 2085125624, "PaperTitle": "accelerator rich architectures opportunities and progresses", "Year": 2014, "CitationCount": 56, "EstimatedCitation": 84, "Affiliations": {"university of california los angeles": 6.0}}], "source": "ES"}, {"DBLP title": "Exploring the Heterogeneous Design Space for both Performance and Reliability.", "DBLP authors": ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "year": 2014, "MAG papers": [{"PaperId": 2108501774, "PaperTitle": "exploring the heterogeneous design space for both performance and reliability", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"northeastern university": 8.0}}], "source": "ES"}, {"DBLP title": "Enabling Dynamic Heterogeneity Through Core-on-Core Stacking.", "DBLP authors": ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "year": 2014, "MAG papers": [{"PaperId": 2162123103, "PaperTitle": "enabling dynamic heterogeneity through core on core stacking", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 2.0, "george mason university": 3.0}}], "source": "ES"}, {"DBLP title": "Power management through DVFS and dynamic body biasing in FD-SOI circuits.", "DBLP authors": ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beign\u00e9", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "year": 2014, "MAG papers": [{"PaperId": 2127425146, "PaperTitle": "power management through dvfs and dynamic body biasing in fd soi circuits", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of grenoble": 5.0, "university of montpellier": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions.", "DBLP authors": ["Sel\u00e7uk K\u00f6se"], "year": 2014, "MAG papers": [{"PaperId": 2116550794, "PaperTitle": "thermal implications of on chip voltage regulation upcoming challenges and possible solutions", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of south florida": 1.0}}], "source": "ES"}, {"DBLP title": "The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives.", "DBLP authors": ["Muhammad Shafique", "Siddharth Garg", "J\u00f6rg Henkel", "Diana Marculescu"], "year": 2014, "MAG papers": [{"PaperId": 2013978035, "PaperTitle": "the eda challenges in the dark silicon era temperature reliability and variability perspectives", "Year": 2014, "CitationCount": 145, "EstimatedCitation": 207, "Affiliations": {"karlsruhe institute of technology": 2.0, "carnegie mellon university": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 1998965876, "PaperTitle": "power aware deployment and control of forced convection and thermoelectric coolers", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-Sustainable Power Budgeting for Dynamic Threading.", "DBLP authors": ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2102551164, "PaperTitle": "thermal sustainable power budgeting for dynamic threading", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pennsylvania state university": 1.0, "chinese academy of sciences": 3.0, "advanced micro devices": 1.0, "macau university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "ClusRed: Clustering and Network Reduction Based Probabilistic Optimal Power Flow Analysis for Large-Scale Smart Grids.", "DBLP authors": ["Yi Liang", "Deming Chen"], "year": 2014, "MAG papers": [{"PaperId": 2054887454, "PaperTitle": "clusred clustering and network reduction based probabilistic optimal power flow analysis for large scale smart grids", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis.", "DBLP authors": ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "year": 2014, "MAG papers": [{"PaperId": 2123191020, "PaperTitle": "tacue a timing aware cuts enumeration algorithm for parallel synthesis", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 3.0, "alexandria university": 1.0, "virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs.", "DBLP authors": ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "year": 2014, "MAG papers": [{"PaperId": 2138934691, "PaperTitle": "datapath synthesis for overclocking online arithmetic for latency accuracy trade offs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 5.0}}], "source": "ES"}, {"DBLP title": "Functional ECO Using Metal-Configurable Gate-Array Spare Cells.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2014, "MAG papers": [{"PaperId": 2121166935, "PaperTitle": "functional eco using metal configurable gate array spare cells", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 1.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.", "DBLP authors": ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "year": 2014, "MAG papers": [{"PaperId": 2161861098, "PaperTitle": "synthesis of pchb wchb hybrid quasi delay insensitive circuits", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel FPGA Routing based on the Operator Formulation.", "DBLP authors": ["Yehdhih Ould Mohammed Moctar", "Philip Brisk"], "year": 2014, "MAG papers": [{"PaperId": 2105917387, "PaperTitle": "parallel fpga routing based on the operator formulation", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2014, "MAG papers": [{"PaperId": 2140975144, "PaperTitle": "majority inverter graph a novel data structure and algorithms for efficient logic optimization", "Year": 2014, "CitationCount": 100, "EstimatedCitation": 154, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing.", "DBLP authors": ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2156640272, "PaperTitle": "energy efficient gpgpu architectures via collaborative compilation and memristive memory based computing", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california santa barbara": 3.0, "university of bologna": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory.", "DBLP authors": ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai (Helen) Li"], "year": 2014, "MAG papers": [{"PaperId": 2136800915, "PaperTitle": "exploration of gpgpu register file architecture using domain wall shift write based racetrack memory", "Year": 2014, "CitationCount": 63, "EstimatedCitation": 84, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "An Efficient STT-RAM Last Level Cache Architecture for GPUs.", "DBLP authors": ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2014, "MAG papers": [{"PaperId": 2111096793, "PaperTitle": "an efficient stt ram last level cache architecture for gpus", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems.", "DBLP authors": ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2014, "MAG papers": [{"PaperId": 2142177861, "PaperTitle": "time analysable non partitioned shared caches for real time multicore systems", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"polytechnic university of catalonia": 2.0, "barcelona supercomputing center": 2.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Variation Aware Cache Partitioning for Multithreaded Programs.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 2168094330, "PaperTitle": "variation aware cache partitioning for multithreaded programs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 4.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis.", "DBLP authors": ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"], "year": 2014, "MAG papers": [{"PaperId": 2139640506, "PaperTitle": "mash fifo a hardware based multiple cache simulator for rapid fifo cache analysis", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach.", "DBLP authors": ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "year": 2014, "MAG papers": [{"PaperId": 2165916157, "PaperTitle": "radiation induced soft error analysis of srams in soi finfet technology a device to circuit approach", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits.", "DBLP authors": ["Jiangyi Li", "Mingoo Seok"], "year": 2014, "MAG papers": [{"PaperId": 2114458110, "PaperTitle": "robust and in situ self testing technique for monitoring device aging effects in pipeline circuits", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation.", "DBLP authors": ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "year": 2014, "MAG papers": [{"PaperId": 2162734816, "PaperTitle": "bti induced aging under random stress waveforms modeling simulation and silicon validation", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"arizona state university": 5.0, "sichuan university": 1.0}}], "source": "ES"}, {"DBLP title": "A New Asynchronous Pipeline Template for Power and Performance Optimization.", "DBLP authors": ["Kuan-Hsien Ho", "Yao-Wen Chang"], "year": 2014, "MAG papers": [{"PaperId": 1974992988, "PaperTitle": "a new asynchronous pipeline template for power and performance optimization", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"center for information technology": 1.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs.", "DBLP authors": ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "year": 2014, "MAG papers": [{"PaperId": 2167939222, "PaperTitle": "c mine data mining of logic common cases for low power synthesis of better than worst case designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2127725283, "PaperTitle": "fast and accurate thermal modeling and optimization for monolithic 3d ics", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 55, "Affiliations": {"qualcomm": 3.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications.", "DBLP authors": ["Andrea H\u00f6ller", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "year": 2014, "MAG papers": [{"PaperId": 2114202366, "PaperTitle": "hardware software co design of elliptic curve cryptography for resource constrained applications", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"graz university of technology": 4.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Techniques for Foundry Identification.", "DBLP authors": ["James B. Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 2126326070, "PaperTitle": "techniques for foundry identification", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california los angeles": 2.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code.", "DBLP authors": ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "year": 2014, "MAG papers": [{"PaperId": 2115595690, "PaperTitle": "qms evaluating the side channel resistance of masked software from source code", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "year": 2014, "MAG papers": [{"PaperId": 2160491639, "PaperTitle": "a multiple equivalent execution trace approach to secure cryptographic embedded software", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "System-Level Security for Network Processors with Hardware Monitors.", "DBLP authors": ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "year": 2014, "MAG papers": [{"PaperId": 2171362348, "PaperTitle": "system level security for network processors with hardware monitors", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}, {"DBLP title": "Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes.", "DBLP authors": ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2149288978, "PaperTitle": "protecting sram based fpgas against multiple bit upsets using erasure codes", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "The First EDA MOOC: Teaching Design Automation to Planet Earth.", "DBLP authors": ["Rob A. Rutenbar"], "year": 2014, "MAG papers": [{"PaperId": 2170190930, "PaperTitle": "the first eda mooc teaching design automation to planet earth", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at urbana champaign": 1.0}}], "source": "ES"}]