
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20002740 	.word	0x20002740
}
   4:	000023a1 	.word	0x000023a1
   8:	000085e9 	.word	0x000085e9
   c:	00002401 	.word	0x00002401
  10:	00002401 	.word	0x00002401
  14:	00002401 	.word	0x00002401
  18:	00002401 	.word	0x00002401
  1c:	00002401 	.word	0x00002401
	...
  2c:	00002181 	.word	0x00002181
  30:	00002401 	.word	0x00002401
  34:	00000000 	.word	0x00000000
  38:	00002129 	.word	0x00002129
  3c:	0000197d 	.word	0x0000197d

00000040 <_irq_vector_table>:
  40:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  50:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  60:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  70:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  80:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  90:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  a0:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  b0:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  c0:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  d0:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  e0:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
  f0:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
 100:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
 110:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
 120:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
 130:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
 140:	00002361 00002361 00002361 00002361     a#..a#..a#..a#..
 150:	00002361                                a#..

00000154 <_vector_end>:
	...

00000200 <m_firmware_info>:
 200:	281ee6de 8fcebb4c 00003502 0000003c     ...(L....5..<...
 210:	0000c000 00000001 00000000 00000000     ................
 220:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000023c <__aeabi_uldivmod>:
     23c:	b953      	cbnz	r3, 254 <__aeabi_uldivmod+0x18>
     23e:	b94a      	cbnz	r2, 254 <__aeabi_uldivmod+0x18>
     240:	2900      	cmp	r1, #0
     242:	bf08      	it	eq
     244:	2800      	cmpeq	r0, #0
     246:	bf1c      	itt	ne
     248:	f04f 31ff 	movne.w	r1, #4294967295
     24c:	f04f 30ff 	movne.w	r0, #4294967295
     250:	f000 b970 	b.w	534 <__aeabi_idiv0>
     254:	f1ad 0c08 	sub.w	ip, sp, #8
     258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     25c:	f000 f806 	bl	26c <__udivmoddi4>
     260:	f8dd e004 	ldr.w	lr, [sp, #4]
     264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     268:	b004      	add	sp, #16
     26a:	4770      	bx	lr

0000026c <__udivmoddi4>:
     26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     270:	9e08      	ldr	r6, [sp, #32]
     272:	460d      	mov	r5, r1
     274:	4604      	mov	r4, r0
     276:	468a      	mov	sl, r1
     278:	2b00      	cmp	r3, #0
     27a:	d17f      	bne.n	37c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xfc>
     27c:	428a      	cmp	r2, r1
     27e:	4617      	mov	r7, r2
     280:	d941      	bls.n	306 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x86>
     282:	fab2 f282 	clz	r2, r2
     286:	b14a      	cbz	r2, 29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     288:	f1c2 0120 	rsb	r1, r2, #32
     28c:	fa05 f302 	lsl.w	r3, r5, r2
     290:	4097      	lsls	r7, r2
     292:	4094      	lsls	r4, r2
     294:	fa20 f101 	lsr.w	r1, r0, r1
     298:	ea41 0a03 	orr.w	sl, r1, r3
     29c:	ea4f 4817 	mov.w	r8, r7, lsr #16
     2a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     2a4:	fa1f f987 	uxth.w	r9, r7
     2a8:	fbba fef8 	udiv	lr, sl, r8
     2ac:	fb08 a31e 	mls	r3, r8, lr, sl
     2b0:	fb0e f109 	mul.w	r1, lr, r9
     2b4:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
     2b8:	4299      	cmp	r1, r3
     2ba:	d906      	bls.n	2ca <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4a>
     2bc:	18fb      	adds	r3, r7, r3
     2be:	d202      	bcs.n	2c6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x46>
     2c0:	4299      	cmp	r1, r3
     2c2:	f200 8124 	bhi.w	50e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x26>
     2c6:	f10e 3eff 	add.w	lr, lr, #4294967295
     2ca:	1a59      	subs	r1, r3, r1
     2cc:	b2a3      	uxth	r3, r4
     2ce:	fbb1 f0f8 	udiv	r0, r1, r8
     2d2:	fb08 1110 	mls	r1, r8, r0, r1
     2d6:	fb00 f909 	mul.w	r9, r0, r9
     2da:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     2de:	45a1      	cmp	r9, r4
     2e0:	d905      	bls.n	2ee <CONFIG_PM_PARTITION_SIZE_PROVISION+0x6e>
     2e2:	193c      	adds	r4, r7, r4
     2e4:	d202      	bcs.n	2ec <CONFIG_PM_PARTITION_SIZE_PROVISION+0x6c>
     2e6:	45a1      	cmp	r9, r4
     2e8:	f200 810e 	bhi.w	508 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20>
     2ec:	3801      	subs	r0, #1
     2ee:	eba4 0409 	sub.w	r4, r4, r9
     2f2:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     2f6:	2100      	movs	r1, #0
     2f8:	b11e      	cbz	r6, 302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     2fa:	40d4      	lsrs	r4, r2
     2fc:	2300      	movs	r3, #0
     2fe:	e9c6 4300 	strd	r4, r3, [r6]
     302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     306:	b902      	cbnz	r2, 30a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8a>
     308:	deff      	udf	#255	; 0xff
     30a:	fab2 f282 	clz	r2, r2
     30e:	2a00      	cmp	r2, #0
     310:	d14f      	bne.n	3b2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x132>
     312:	1bcb      	subs	r3, r1, r7
     314:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     318:	fa1f f887 	uxth.w	r8, r7
     31c:	2101      	movs	r1, #1
     31e:	0c25      	lsrs	r5, r4, #16
     320:	fbb3 fcfe 	udiv	ip, r3, lr
     324:	fb0e 301c 	mls	r0, lr, ip, r3
     328:	462b      	mov	r3, r5
     32a:	fb08 f90c 	mul.w	r9, r8, ip
     32e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     332:	45a9      	cmp	r9, r5
     334:	d90a      	bls.n	34c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xcc>
     336:	197d      	adds	r5, r7, r5
     338:	bf2c      	ite	cs
     33a:	2301      	movcs	r3, #1
     33c:	2300      	movcc	r3, #0
     33e:	45a9      	cmp	r9, r5
     340:	d902      	bls.n	348 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc8>
     342:	2b00      	cmp	r3, #0
     344:	f000 80d9 	beq.w	4fa <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12>
     348:	f10c 3cff 	add.w	ip, ip, #4294967295
     34c:	eba5 0509 	sub.w	r5, r5, r9
     350:	b2a3      	uxth	r3, r4
     352:	fbb5 f0fe 	udiv	r0, r5, lr
     356:	fb0e 5510 	mls	r5, lr, r0, r5
     35a:	fb08 f800 	mul.w	r8, r8, r0
     35e:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     362:	45a0      	cmp	r8, r4
     364:	d905      	bls.n	372 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf2>
     366:	193c      	adds	r4, r7, r4
     368:	d202      	bcs.n	370 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf0>
     36a:	45a0      	cmp	r8, r4
     36c:	f200 80c9 	bhi.w	502 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1a>
     370:	3801      	subs	r0, #1
     372:	eba4 0408 	sub.w	r4, r4, r8
     376:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     37a:	e7bd      	b.n	2f8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x78>
     37c:	428b      	cmp	r3, r1
     37e:	d908      	bls.n	392 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x112>
     380:	2e00      	cmp	r6, #0
     382:	f000 80b1 	beq.w	4e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE>
     386:	2100      	movs	r1, #0
     388:	e9c6 0500 	strd	r0, r5, [r6]
     38c:	4608      	mov	r0, r1
     38e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     392:	fab3 f183 	clz	r1, r3
     396:	2900      	cmp	r1, #0
     398:	d146      	bne.n	428 <CONFIG_FLASH_SIZE+0x28>
     39a:	42ab      	cmp	r3, r5
     39c:	f0c0 80a7 	bcc.w	4ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6>
     3a0:	4282      	cmp	r2, r0
     3a2:	f240 80a4 	bls.w	4ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6>
     3a6:	4608      	mov	r0, r1
     3a8:	2e00      	cmp	r6, #0
     3aa:	d0aa      	beq.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     3ac:	e9c6 4a00 	strd	r4, sl, [r6]
     3b0:	e7a7      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     3b2:	f1c2 0020 	rsb	r0, r2, #32
     3b6:	4097      	lsls	r7, r2
     3b8:	fa01 f302 	lsl.w	r3, r1, r2
     3bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     3c0:	40c1      	lsrs	r1, r0
     3c2:	fa24 f500 	lsr.w	r5, r4, r0
     3c6:	fa1f f887 	uxth.w	r8, r7
     3ca:	4094      	lsls	r4, r2
     3cc:	431d      	orrs	r5, r3
     3ce:	fbb1 f0fe 	udiv	r0, r1, lr
     3d2:	0c2b      	lsrs	r3, r5, #16
     3d4:	fb0e 1110 	mls	r1, lr, r0, r1
     3d8:	fb00 fc08 	mul.w	ip, r0, r8
     3dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     3e0:	459c      	cmp	ip, r3
     3e2:	d909      	bls.n	3f8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x178>
     3e4:	18fb      	adds	r3, r7, r3
     3e6:	bf2c      	ite	cs
     3e8:	2101      	movcs	r1, #1
     3ea:	2100      	movcc	r1, #0
     3ec:	459c      	cmp	ip, r3
     3ee:	d902      	bls.n	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     3f0:	2900      	cmp	r1, #0
     3f2:	f000 8095 	beq.w	520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>
     3f6:	3801      	subs	r0, #1
     3f8:	eba3 030c 	sub.w	r3, r3, ip
     3fc:	b2ad      	uxth	r5, r5
     3fe:	fbb3 f1fe 	udiv	r1, r3, lr
     402:	fb0e 3311 	mls	r3, lr, r1, r3
     406:	fb01 fc08 	mul.w	ip, r1, r8
     40a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     40e:	45ac      	cmp	ip, r5
     410:	d905      	bls.n	41e <CONFIG_FLASH_SIZE+0x1e>
     412:	197d      	adds	r5, r7, r5
     414:	d202      	bcs.n	41c <CONFIG_FLASH_SIZE+0x1c>
     416:	45ac      	cmp	ip, r5
     418:	f200 8089 	bhi.w	52e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x46>
     41c:	3901      	subs	r1, #1
     41e:	eba5 030c 	sub.w	r3, r5, ip
     422:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     426:	e77a      	b.n	31e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x9e>
     428:	f1c1 0420 	rsb	r4, r1, #32
     42c:	408b      	lsls	r3, r1
     42e:	fa02 f701 	lsl.w	r7, r2, r1
     432:	fa05 fc01 	lsl.w	ip, r5, r1
     436:	40e2      	lsrs	r2, r4
     438:	fa20 f804 	lsr.w	r8, r0, r4
     43c:	40e5      	lsrs	r5, r4
     43e:	fa00 fe01 	lsl.w	lr, r0, r1
     442:	4313      	orrs	r3, r2
     444:	ea48 020c 	orr.w	r2, r8, ip
     448:	ea4f 4813 	mov.w	r8, r3, lsr #16
     44c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     450:	fa1f f983 	uxth.w	r9, r3
     454:	fbb5 faf8 	udiv	sl, r5, r8
     458:	fb08 551a 	mls	r5, r8, sl, r5
     45c:	fb0a f009 	mul.w	r0, sl, r9
     460:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
     464:	4560      	cmp	r0, ip
     466:	d90a      	bls.n	47e <CONFIG_FLASH_SIZE+0x7e>
     468:	eb13 0c0c 	adds.w	ip, r3, ip
     46c:	bf2c      	ite	cs
     46e:	2501      	movcs	r5, #1
     470:	2500      	movcc	r5, #0
     472:	4560      	cmp	r0, ip
     474:	d901      	bls.n	47a <CONFIG_FLASH_SIZE+0x7a>
     476:	2d00      	cmp	r5, #0
     478:	d055      	beq.n	526 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3e>
     47a:	f10a 3aff 	add.w	sl, sl, #4294967295
     47e:	ebac 0c00 	sub.w	ip, ip, r0
     482:	b292      	uxth	r2, r2
     484:	fbbc f0f8 	udiv	r0, ip, r8
     488:	fb08 cc10 	mls	ip, r8, r0, ip
     48c:	fb00 f909 	mul.w	r9, r0, r9
     490:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     494:	45e1      	cmp	r9, ip
     496:	d905      	bls.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     498:	eb13 0c0c 	adds.w	ip, r3, ip
     49c:	d201      	bcs.n	4a2 <CONFIG_FLASH_SIZE+0xa2>
     49e:	45e1      	cmp	r9, ip
     4a0:	d83b      	bhi.n	51a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x32>
     4a2:	3801      	subs	r0, #1
     4a4:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     4a8:	ebac 0c09 	sub.w	ip, ip, r9
     4ac:	fba0 8907 	umull	r8, r9, r0, r7
     4b0:	45cc      	cmp	ip, r9
     4b2:	4645      	mov	r5, r8
     4b4:	464a      	mov	r2, r9
     4b6:	d302      	bcc.n	4be <CONFIG_FLASH_SIZE+0xbe>
     4b8:	d106      	bne.n	4c8 <CONFIG_FLASH_SIZE+0xc8>
     4ba:	45c6      	cmp	lr, r8
     4bc:	d204      	bcs.n	4c8 <CONFIG_FLASH_SIZE+0xc8>
     4be:	3801      	subs	r0, #1
     4c0:	ebb8 0507 	subs.w	r5, r8, r7
     4c4:	eb69 0203 	sbc.w	r2, r9, r3
     4c8:	b32e      	cbz	r6, 516 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2e>
     4ca:	ebbe 0305 	subs.w	r3, lr, r5
     4ce:	eb6c 0c02 	sbc.w	ip, ip, r2
     4d2:	fa23 f201 	lsr.w	r2, r3, r1
     4d6:	fa0c f404 	lsl.w	r4, ip, r4
     4da:	fa2c f301 	lsr.w	r3, ip, r1
     4de:	2100      	movs	r1, #0
     4e0:	4314      	orrs	r4, r2
     4e2:	e9c6 4300 	strd	r4, r3, [r6]
     4e6:	e70c      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     4e8:	4631      	mov	r1, r6
     4ea:	4630      	mov	r0, r6
     4ec:	e709      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     4ee:	1a84      	subs	r4, r0, r2
     4f0:	eb65 0303 	sbc.w	r3, r5, r3
     4f4:	2001      	movs	r0, #1
     4f6:	469a      	mov	sl, r3
     4f8:	e756      	b.n	3a8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x128>
     4fa:	f1ac 0c02 	sub.w	ip, ip, #2
     4fe:	443d      	add	r5, r7
     500:	e724      	b.n	34c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xcc>
     502:	3802      	subs	r0, #2
     504:	443c      	add	r4, r7
     506:	e734      	b.n	372 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf2>
     508:	3802      	subs	r0, #2
     50a:	443c      	add	r4, r7
     50c:	e6ef      	b.n	2ee <CONFIG_PM_PARTITION_SIZE_PROVISION+0x6e>
     50e:	f1ae 0e02 	sub.w	lr, lr, #2
     512:	443b      	add	r3, r7
     514:	e6d9      	b.n	2ca <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4a>
     516:	4631      	mov	r1, r6
     518:	e6f3      	b.n	302 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x82>
     51a:	3802      	subs	r0, #2
     51c:	449c      	add	ip, r3
     51e:	e7c1      	b.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     520:	3802      	subs	r0, #2
     522:	443b      	add	r3, r7
     524:	e768      	b.n	3f8 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x178>
     526:	f1aa 0a02 	sub.w	sl, sl, #2
     52a:	449c      	add	ip, r3
     52c:	e7a7      	b.n	47e <CONFIG_FLASH_SIZE+0x7e>
     52e:	3902      	subs	r1, #2
     530:	443d      	add	r5, r7
     532:	e774      	b.n	41e <CONFIG_FLASH_SIZE+0x1e>

00000534 <__aeabi_idiv0>:
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <__gnu_cmse_nonsecure_call>:
     538:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
     53c:	4627      	mov	r7, r4
     53e:	46a0      	mov	r8, r4
     540:	46a1      	mov	r9, r4
     542:	46a2      	mov	sl, r4
     544:	46a3      	mov	fp, r4
     546:	46a4      	mov	ip, r4
     548:	b0a2      	sub	sp, #136	; 0x88
     54a:	ec2d 0a00 	vlstm	sp
     54e:	f384 8800 	msr	CPSR_f, r4
     552:	4625      	mov	r5, r4
     554:	4626      	mov	r6, r4
     556:	47a4      	blxns	r4
     558:	ec3d 0a00 	vlldm	sp
     55c:	b022      	add	sp, #136	; 0x88
     55e:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}
	...

00000564 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
     564:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
     566:	6844      	ldr	r4, [r0, #4]
     568:	4605      	mov	r5, r0

	return method & SYS_NOTIFY_METHOD_MASK;
     56a:	f004 0403 	and.w	r4, r4, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
     56e:	2c03      	cmp	r4, #3
	notify->result = res;
     570:	6081      	str	r1, [r0, #8]
	switch (method) {
     572:	d002      	beq.n	57a <sys_notify_finalize+0x16>
     574:	b12c      	cbz	r4, 582 <sys_notify_finalize+0x1e>
     576:	2000      	movs	r0, #0
     578:	e000      	b.n	57c <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
     57a:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
     57c:	2300      	movs	r3, #0
     57e:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
     580:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
     582:	2245      	movs	r2, #69	; 0x45
     584:	4904      	ldr	r1, [pc, #16]	; (598 <sys_notify_finalize+0x34>)
     586:	4805      	ldr	r0, [pc, #20]	; (59c <sys_notify_finalize+0x38>)
     588:	f007 fe92 	bl	82b0 <printk>
     58c:	2145      	movs	r1, #69	; 0x45
     58e:	4802      	ldr	r0, [pc, #8]	; (598 <sys_notify_finalize+0x34>)
     590:	f007 ff5a 	bl	8448 <assert_post_action>
     594:	e7ef      	b.n	576 <sys_notify_finalize+0x12>
     596:	bf00      	nop
     598:	0000912b 	.word	0x0000912b
     59c:	0000914e 	.word	0x0000914e

000005a0 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     5a0:	680b      	ldr	r3, [r1, #0]
     5a2:	3301      	adds	r3, #1
     5a4:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     5a6:	4b01      	ldr	r3, [pc, #4]	; (5ac <char_out+0xc>)
     5a8:	681b      	ldr	r3, [r3, #0]
     5aa:	4718      	bx	r3
     5ac:	20000000 	.word	0x20000000

000005b0 <__printk_hook_install>:
	_char_out = fn;
     5b0:	4b01      	ldr	r3, [pc, #4]	; (5b8 <__printk_hook_install+0x8>)
     5b2:	6018      	str	r0, [r3, #0]
}
     5b4:	4770      	bx	lr
     5b6:	bf00      	nop
     5b8:	20000000 	.word	0x20000000

000005bc <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     5bc:	b507      	push	{r0, r1, r2, lr}
     5be:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     5c0:	2100      	movs	r1, #0
{
     5c2:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     5c4:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     5c6:	4803      	ldr	r0, [pc, #12]	; (5d4 <vprintk+0x18>)
     5c8:	a901      	add	r1, sp, #4
     5ca:	f000 fa6d 	bl	aa8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     5ce:	b003      	add	sp, #12
     5d0:	f85d fb04 	ldr.w	pc, [sp], #4
     5d4:	000005a1 	.word	0x000005a1

000005d8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     5d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5dc:	f8b0 a01c 	ldrh.w	sl, [r0, #28]
{
     5e0:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     5e2:	f01a 0f08 	tst.w	sl, #8
{
     5e6:	4693      	mov	fp, r2
	if (processing) {
     5e8:	d01c      	beq.n	624 <process_event+0x4c>
		if (evt == EVT_COMPLETE) {
     5ea:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     5ec:	bf0c      	ite	eq
     5ee:	f04a 0a10 	orreq.w	sl, sl, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     5f2:	f04a 0a20 	orrne.w	sl, sl, #32
     5f6:	f8a0 a01c 	strh.w	sl, [r0, #28]
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
     5fa:	f104 0014 	add.w	r0, r4, #20
     5fe:	f003 fbd3 	bl	3da8 <z_spin_unlock_valid>
     602:	b940      	cbnz	r0, 616 <process_event+0x3e>
     604:	49ba      	ldr	r1, [pc, #744]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     606:	48bb      	ldr	r0, [pc, #748]	; (8f4 <CONFIG_ISR_STACK_SIZE+0xf4>)
     608:	22ac      	movs	r2, #172	; 0xac
     60a:	f007 fe51 	bl	82b0 <printk>
     60e:	21ac      	movs	r1, #172	; 0xac
     610:	48b7      	ldr	r0, [pc, #732]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     612:	f007 ff19 	bl	8448 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     616:	f38b 8811 	msr	BASEPRI, fp
     61a:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     61e:	b003      	add	sp, #12
     620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
     624:	4fb4      	ldr	r7, [pc, #720]	; (8f8 <CONFIG_ISR_STACK_SIZE+0xf8>)
     626:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 8f4 <CONFIG_ISR_STACK_SIZE+0xf4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     62a:	f00a 0a07 	and.w	sl, sl, #7
		if (evt == EVT_RECHECK) {
     62e:	2902      	cmp	r1, #2
     630:	d106      	bne.n	640 <process_event+0x68>
			evt = process_recheck(mgr);
     632:	4620      	mov	r0, r4
     634:	f007 fe49 	bl	82ca <process_recheck>
		if (evt == EVT_NOP) {
     638:	2800      	cmp	r0, #0
     63a:	d0de      	beq.n	5fa <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     63c:	2801      	cmp	r0, #1
     63e:	d165      	bne.n	70c <process_event+0x134>
			res = mgr->last_res;
     640:	f8d4 9018 	ldr.w	r9, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     644:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
     646:	f1b9 0f00 	cmp.w	r9, #0
     64a:	da19      	bge.n	680 <process_event+0xa8>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     64c:	2600      	movs	r6, #0
		*clients = mgr->clients;
     64e:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     650:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
     654:	e9c4 6600 	strd	r6, r6, [r4]
     658:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     65c:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     65e:	8ba3      	ldrh	r3, [r4, #28]
     660:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     664:	4552      	cmp	r2, sl
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     666:	9200      	str	r2, [sp, #0]
				   && !sys_slist_is_empty(&mgr->monitors);
     668:	d003      	beq.n	672 <process_event+0x9a>
		if (do_monitors
     66a:	68a2      	ldr	r2, [r4, #8]
     66c:	2a00      	cmp	r2, #0
     66e:	f040 80f1 	bne.w	854 <CONFIG_ISR_STACK_SIZE+0x54>
		    || !sys_slist_is_empty(&clients)
     672:	b915      	cbnz	r5, 67a <process_event+0xa2>
		    || (transit != NULL)) {
     674:	2e00      	cmp	r6, #0
     676:	f000 812b 	beq.w	8d0 <CONFIG_ISR_STACK_SIZE+0xd0>
     67a:	f04f 0a00 	mov.w	sl, #0
     67e:	e0eb      	b.n	858 <CONFIG_ISR_STACK_SIZE+0x58>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     680:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     684:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     686:	2901      	cmp	r1, #1
     688:	d822      	bhi.n	6d0 <process_event+0xf8>
	list->head = NULL;
     68a:	2100      	movs	r1, #0
     68c:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
     690:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
     692:	6825      	ldr	r5, [r4, #0]
     694:	b29b      	uxth	r3, r3
	list->tail = NULL;
     696:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     69a:	d10c      	bne.n	6b6 <process_event+0xde>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     69c:	428d      	cmp	r5, r1
     69e:	462a      	mov	r2, r5
     6a0:	bf38      	it	cc
     6a2:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     6a4:	b12a      	cbz	r2, 6b2 <process_event+0xda>
				mgr->refs += 1U;
     6a6:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     6a8:	6812      	ldr	r2, [r2, #0]
     6aa:	3101      	adds	r1, #1
     6ac:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     6ae:	2a00      	cmp	r2, #0
     6b0:	d1f8      	bne.n	6a4 <process_event+0xcc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     6b2:	f043 0302 	orr.w	r3, r3, #2
		if (process_recheck(mgr) != EVT_NOP) {
     6b6:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
     6b8:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
     6ba:	f007 fe06 	bl	82ca <process_recheck>
     6be:	4606      	mov	r6, r0
     6c0:	2800      	cmp	r0, #0
     6c2:	d0cc      	beq.n	65e <process_event+0x86>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     6c4:	8ba3      	ldrh	r3, [r4, #28]
     6c6:	f043 0320 	orr.w	r3, r3, #32
     6ca:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
     6cc:	2600      	movs	r6, #0
     6ce:	e7c6      	b.n	65e <process_event+0x86>
	} else if (state == ONOFF_STATE_TO_OFF) {
     6d0:	2a04      	cmp	r2, #4
     6d2:	d10d      	bne.n	6f0 <process_event+0x118>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     6d4:	f023 0307 	bic.w	r3, r3, #7
     6d8:	b29a      	uxth	r2, r3
		if (process_recheck(mgr) != EVT_NOP) {
     6da:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
     6dc:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
     6de:	f007 fdf4 	bl	82ca <process_recheck>
     6e2:	4605      	mov	r5, r0
     6e4:	b180      	cbz	r0, 708 <process_event+0x130>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     6e6:	f042 0220 	orr.w	r2, r2, #32
     6ea:	2500      	movs	r5, #0
     6ec:	83a2      	strh	r2, [r4, #28]
     6ee:	e7ed      	b.n	6cc <process_event+0xf4>
		__ASSERT_NO_MSG(false);
     6f0:	f240 121b 	movw	r2, #283	; 0x11b
     6f4:	4639      	mov	r1, r7
     6f6:	4640      	mov	r0, r8
     6f8:	f007 fdda 	bl	82b0 <printk>
     6fc:	f240 111b 	movw	r1, #283	; 0x11b
     700:	4638      	mov	r0, r7
     702:	f007 fea1 	bl	8448 <assert_post_action>
     706:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     708:	462e      	mov	r6, r5
     70a:	e7a8      	b.n	65e <process_event+0x86>
		} else if (evt == EVT_START) {
     70c:	2803      	cmp	r0, #3
     70e:	d131      	bne.n	774 <process_event+0x19c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
     710:	f1ba 0f00 	cmp.w	sl, #0
     714:	d00a      	beq.n	72c <process_event+0x154>
     716:	4639      	mov	r1, r7
     718:	4640      	mov	r0, r8
     71a:	f44f 72ab 	mov.w	r2, #342	; 0x156
     71e:	f007 fdc7 	bl	82b0 <printk>
     722:	f44f 71ab 	mov.w	r1, #342	; 0x156
     726:	4638      	mov	r0, r7
     728:	f007 fe8e 	bl	8448 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
     72c:	6823      	ldr	r3, [r4, #0]
     72e:	b953      	cbnz	r3, 746 <process_event+0x16e>
     730:	4639      	mov	r1, r7
     732:	4640      	mov	r0, r8
     734:	f240 1257 	movw	r2, #343	; 0x157
     738:	f007 fdba 	bl	82b0 <printk>
     73c:	f240 1157 	movw	r1, #343	; 0x157
     740:	4638      	mov	r0, r7
     742:	f007 fe81 	bl	8448 <assert_post_action>
			transit = mgr->transitions->start;
     746:	6923      	ldr	r3, [r4, #16]
     748:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
     74a:	b956      	cbnz	r6, 762 <process_event+0x18a>
     74c:	4639      	mov	r1, r7
     74e:	4640      	mov	r0, r8
     750:	f44f 72ad 	mov.w	r2, #346	; 0x15a
     754:	f007 fdac 	bl	82b0 <printk>
     758:	f44f 71ad 	mov.w	r1, #346	; 0x15a
     75c:	4638      	mov	r0, r7
     75e:	f007 fe73 	bl	8448 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     762:	8ba3      	ldrh	r3, [r4, #28]
     764:	f023 0307 	bic.w	r3, r3, #7
     768:	f043 0306 	orr.w	r3, r3, #6
}
     76c:	2500      	movs	r5, #0
	mgr->flags = (state & ONOFF_STATE_MASK)
     76e:	83a3      	strh	r3, [r4, #28]
		res = 0;
     770:	46a9      	mov	r9, r5
}
     772:	e774      	b.n	65e <process_event+0x86>
		} else if (evt == EVT_STOP) {
     774:	2804      	cmp	r0, #4
     776:	d12e      	bne.n	7d6 <process_event+0x1fe>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
     778:	f1ba 0f02 	cmp.w	sl, #2
     77c:	d00a      	beq.n	794 <process_event+0x1bc>
     77e:	4639      	mov	r1, r7
     780:	4640      	mov	r0, r8
     782:	f240 125d 	movw	r2, #349	; 0x15d
     786:	f007 fd93 	bl	82b0 <printk>
     78a:	f240 115d 	movw	r1, #349	; 0x15d
     78e:	4638      	mov	r0, r7
     790:	f007 fe5a 	bl	8448 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
     794:	8be3      	ldrh	r3, [r4, #30]
     796:	b153      	cbz	r3, 7ae <process_event+0x1d6>
     798:	4639      	mov	r1, r7
     79a:	4640      	mov	r0, r8
     79c:	f44f 72af 	mov.w	r2, #350	; 0x15e
     7a0:	f007 fd86 	bl	82b0 <printk>
     7a4:	f44f 71af 	mov.w	r1, #350	; 0x15e
     7a8:	4638      	mov	r0, r7
     7aa:	f007 fe4d 	bl	8448 <assert_post_action>
			transit = mgr->transitions->stop;
     7ae:	6923      	ldr	r3, [r4, #16]
     7b0:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
     7b2:	b956      	cbnz	r6, 7ca <process_event+0x1f2>
     7b4:	4639      	mov	r1, r7
     7b6:	4640      	mov	r0, r8
     7b8:	f240 1261 	movw	r2, #353	; 0x161
     7bc:	f007 fd78 	bl	82b0 <printk>
     7c0:	f240 1161 	movw	r1, #353	; 0x161
     7c4:	4638      	mov	r0, r7
     7c6:	f007 fe3f 	bl	8448 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     7ca:	8ba3      	ldrh	r3, [r4, #28]
     7cc:	f023 0307 	bic.w	r3, r3, #7
     7d0:	f043 0304 	orr.w	r3, r3, #4
     7d4:	e7ca      	b.n	76c <process_event+0x194>
		} else if (evt == EVT_RESET) {
     7d6:	2805      	cmp	r0, #5
     7d8:	d12e      	bne.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
     7da:	f1ba 0f01 	cmp.w	sl, #1
     7de:	d00a      	beq.n	7f6 <process_event+0x21e>
     7e0:	4639      	mov	r1, r7
     7e2:	4640      	mov	r0, r8
     7e4:	f44f 72b2 	mov.w	r2, #356	; 0x164
     7e8:	f007 fd62 	bl	82b0 <printk>
     7ec:	f44f 71b2 	mov.w	r1, #356	; 0x164
     7f0:	4638      	mov	r0, r7
     7f2:	f007 fe29 	bl	8448 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
     7f6:	6823      	ldr	r3, [r4, #0]
     7f8:	b953      	cbnz	r3, 810 <CONFIG_ISR_STACK_SIZE+0x10>
     7fa:	4639      	mov	r1, r7
     7fc:	4640      	mov	r0, r8
     7fe:	f240 1265 	movw	r2, #357	; 0x165
     802:	f007 fd55 	bl	82b0 <printk>
     806:	f240 1165 	movw	r1, #357	; 0x165
     80a:	4638      	mov	r0, r7
     80c:	f007 fe1c 	bl	8448 <assert_post_action>
			transit = mgr->transitions->reset;
     810:	6923      	ldr	r3, [r4, #16]
     812:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
     814:	b956      	cbnz	r6, 82c <CONFIG_ISR_STACK_SIZE+0x2c>
     816:	4639      	mov	r1, r7
     818:	4640      	mov	r0, r8
     81a:	f44f 72b4 	mov.w	r2, #360	; 0x168
     81e:	f007 fd47 	bl	82b0 <printk>
     822:	f44f 71b4 	mov.w	r1, #360	; 0x168
     826:	4638      	mov	r0, r7
     828:	f007 fe0e 	bl	8448 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     82c:	8ba3      	ldrh	r3, [r4, #28]
     82e:	f023 0307 	bic.w	r3, r3, #7
     832:	f043 0305 	orr.w	r3, r3, #5
     836:	e799      	b.n	76c <process_event+0x194>
			__ASSERT_NO_MSG(false);
     838:	2500      	movs	r5, #0
     83a:	f240 126b 	movw	r2, #363	; 0x16b
     83e:	4639      	mov	r1, r7
     840:	4640      	mov	r0, r8
     842:	f007 fd35 	bl	82b0 <printk>
     846:	f240 116b 	movw	r1, #363	; 0x16b
     84a:	4638      	mov	r0, r7
     84c:	f007 fdfc 	bl	8448 <assert_post_action>
		onoff_transition_fn transit = NULL;
     850:	462e      	mov	r6, r5
     852:	e78d      	b.n	770 <process_event+0x198>
				   && !sys_slist_is_empty(&mgr->monitors);
     854:	f04f 0a01 	mov.w	sl, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     858:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     85c:	83a3      	strh	r3, [r4, #28]
			k_spin_unlock(&mgr->lock, key);
     85e:	f104 0314 	add.w	r3, r4, #20
     862:	4618      	mov	r0, r3
     864:	9301      	str	r3, [sp, #4]
     866:	f003 fa9f 	bl	3da8 <z_spin_unlock_valid>
     86a:	b940      	cbnz	r0, 87e <CONFIG_ISR_STACK_SIZE+0x7e>
     86c:	4640      	mov	r0, r8
     86e:	4920      	ldr	r1, [pc, #128]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     870:	22ac      	movs	r2, #172	; 0xac
     872:	f007 fd1d 	bl	82b0 <printk>
     876:	21ac      	movs	r1, #172	; 0xac
     878:	481d      	ldr	r0, [pc, #116]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     87a:	f007 fde5 	bl	8448 <assert_post_action>
     87e:	f38b 8811 	msr	BASEPRI, fp
     882:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     886:	f1ba 0f00 	cmp.w	sl, #0
     88a:	d139      	bne.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
	while (!sys_slist_is_empty(list)) {
     88c:	2d00      	cmp	r5, #0
     88e:	d14c      	bne.n	92a <CONFIG_ISR_STACK_SIZE+0x12a>
			if (transit != NULL) {
     890:	b116      	cbz	r6, 898 <CONFIG_ISR_STACK_SIZE+0x98>
				transit(mgr, transition_complete);
     892:	4620      	mov	r0, r4
     894:	4919      	ldr	r1, [pc, #100]	; (8fc <CONFIG_ISR_STACK_SIZE+0xfc>)
     896:	47b0      	blx	r6
	__asm__ volatile(
     898:	f04f 0320 	mov.w	r3, #32
     89c:	f3ef 8b11 	mrs	fp, BASEPRI
     8a0:	f383 8811 	msr	BASEPRI, r3
     8a4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     8a8:	9801      	ldr	r0, [sp, #4]
     8aa:	f003 fa6f 	bl	3d8c <z_spin_lock_valid>
     8ae:	b940      	cbnz	r0, 8c2 <CONFIG_ISR_STACK_SIZE+0xc2>
     8b0:	4640      	mov	r0, r8
     8b2:	490f      	ldr	r1, [pc, #60]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     8b4:	2281      	movs	r2, #129	; 0x81
     8b6:	f007 fcfb 	bl	82b0 <printk>
     8ba:	2181      	movs	r1, #129	; 0x81
     8bc:	480c      	ldr	r0, [pc, #48]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     8be:	f007 fdc3 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
     8c2:	9801      	ldr	r0, [sp, #4]
     8c4:	f003 fa7e 	bl	3dc4 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     8c8:	8ba3      	ldrh	r3, [r4, #28]
     8ca:	f023 0308 	bic.w	r3, r3, #8
     8ce:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     8d0:	8ba3      	ldrh	r3, [r4, #28]
     8d2:	06da      	lsls	r2, r3, #27
     8d4:	d531      	bpl.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
			evt = EVT_COMPLETE;
     8d6:	2101      	movs	r1, #1
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     8d8:	f023 0310 	bic.w	r3, r3, #16
     8dc:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
     8de:	f8b4 a01c 	ldrh.w	sl, [r4, #28]
     8e2:	f00a 0a07 	and.w	sl, sl, #7
	} while (evt != EVT_NOP);
     8e6:	2900      	cmp	r1, #0
     8e8:	f47f aea1 	bne.w	62e <process_event+0x56>
out:
     8ec:	e685      	b.n	5fa <process_event+0x22>
     8ee:	bf00      	nop
     8f0:	00009188 	.word	0x00009188
     8f4:	0000914e 	.word	0x0000914e
     8f8:	00009166 	.word	0x00009166
     8fc:	0000094d 	.word	0x0000094d
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     900:	68a1      	ldr	r1, [r4, #8]
     902:	2900      	cmp	r1, #0
     904:	d0c2      	beq.n	88c <CONFIG_ISR_STACK_SIZE+0x8c>
	return node->next;
     906:	680b      	ldr	r3, [r1, #0]
     908:	2b00      	cmp	r3, #0
     90a:	bf38      	it	cc
     90c:	2300      	movcc	r3, #0
     90e:	469a      	mov	sl, r3
		mon->callback(mgr, mon, state, res);
     910:	4620      	mov	r0, r4
     912:	464b      	mov	r3, r9
     914:	f8d1 b004 	ldr.w	fp, [r1, #4]
     918:	9a00      	ldr	r2, [sp, #0]
     91a:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     91c:	f1ba 0f00 	cmp.w	sl, #0
     920:	d0b4      	beq.n	88c <CONFIG_ISR_STACK_SIZE+0x8c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     922:	4651      	mov	r1, sl
     924:	f8da 3000 	ldr.w	r3, [sl]
     928:	e7ee      	b.n	908 <CONFIG_ISR_STACK_SIZE+0x108>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
     92a:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     92c:	464b      	mov	r3, r9
     92e:	4620      	mov	r0, r4
     930:	9a00      	ldr	r2, [sp, #0]
     932:	682d      	ldr	r5, [r5, #0]
     934:	f007 fce5 	bl	8302 <notify_one>
     938:	e7a8      	b.n	88c <CONFIG_ISR_STACK_SIZE+0x8c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     93a:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     93e:	bf1e      	ittt	ne
     940:	f023 0320 	bicne.w	r3, r3, #32
			evt = EVT_RECHECK;
     944:	2102      	movne	r1, #2
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     946:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
     948:	e7c9      	b.n	8de <CONFIG_ISR_STACK_SIZE+0xde>
     94a:	bf00      	nop

0000094c <transition_complete>:
{
     94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     94e:	4604      	mov	r4, r0
     950:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
     952:	f100 0614 	add.w	r6, r0, #20
     956:	f04f 0320 	mov.w	r3, #32
     95a:	f3ef 8711 	mrs	r7, BASEPRI
     95e:	f383 8811 	msr	BASEPRI, r3
     962:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     966:	4630      	mov	r0, r6
     968:	f003 fa10 	bl	3d8c <z_spin_lock_valid>
     96c:	b940      	cbnz	r0, 980 <transition_complete+0x34>
     96e:	490a      	ldr	r1, [pc, #40]	; (998 <transition_complete+0x4c>)
     970:	480a      	ldr	r0, [pc, #40]	; (99c <transition_complete+0x50>)
     972:	2281      	movs	r2, #129	; 0x81
     974:	f007 fc9c 	bl	82b0 <printk>
     978:	2181      	movs	r1, #129	; 0x81
     97a:	4807      	ldr	r0, [pc, #28]	; (998 <transition_complete+0x4c>)
     97c:	f007 fd64 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
     980:	4630      	mov	r0, r6
     982:	f003 fa1f 	bl	3dc4 <z_spin_lock_set_owner>
	process_event(mgr, EVT_COMPLETE, key);
     986:	463a      	mov	r2, r7
     988:	4620      	mov	r0, r4
	mgr->last_res = res;
     98a:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
     98c:	2101      	movs	r1, #1
}
     98e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
     992:	f7ff be21 	b.w	5d8 <process_event>
     996:	bf00      	nop
     998:	00009188 	.word	0x00009188
     99c:	0000914e 	.word	0x0000914e

000009a0 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
     9a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     9a4:	4604      	mov	r4, r0
     9a6:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
     9a8:	f007 fcc1 	bl	832e <validate_args>

	if (rv < 0) {
     9ac:	1e05      	subs	r5, r0, #0
     9ae:	db54      	blt.n	a5a <onoff_request+0xba>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
     9b0:	f104 0914 	add.w	r9, r4, #20
     9b4:	f04f 0320 	mov.w	r3, #32
     9b8:	f3ef 8a11 	mrs	sl, BASEPRI
     9bc:	f383 8811 	msr	BASEPRI, r3
     9c0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
     9c4:	4648      	mov	r0, r9
     9c6:	f003 f9e1 	bl	3d8c <z_spin_lock_valid>
     9ca:	b940      	cbnz	r0, 9de <onoff_request+0x3e>
     9cc:	4933      	ldr	r1, [pc, #204]	; (a9c <onoff_request+0xfc>)
     9ce:	4834      	ldr	r0, [pc, #208]	; (aa0 <onoff_request+0x100>)
     9d0:	2281      	movs	r2, #129	; 0x81
     9d2:	f007 fc6d 	bl	82b0 <printk>
     9d6:	2181      	movs	r1, #129	; 0x81
     9d8:	4830      	ldr	r0, [pc, #192]	; (a9c <onoff_request+0xfc>)
     9da:	f007 fd35 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
     9de:	4648      	mov	r0, r9
     9e0:	f003 f9f0 	bl	3dc4 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
     9e4:	f64f 71ff 	movw	r1, #65535	; 0xffff
     9e8:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     9ea:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
     9ec:	428b      	cmp	r3, r1
     9ee:	f002 0607 	and.w	r6, r2, #7
     9f2:	d04a      	beq.n	a8a <onoff_request+0xea>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
     9f4:	2e02      	cmp	r6, #2
     9f6:	d11f      	bne.n	a38 <onoff_request+0x98>
	rv = state;
     9f8:	4635      	mov	r5, r6
		/* Increment reference count, notify in exit */
		notify = true;
     9fa:	f04f 0801 	mov.w	r8, #1
		mgr->refs += 1U;
     9fe:	3301      	adds	r3, #1
     a00:	83e3      	strh	r3, [r4, #30]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
     a02:	4648      	mov	r0, r9
     a04:	f003 f9d0 	bl	3da8 <z_spin_unlock_valid>
     a08:	b940      	cbnz	r0, a1c <onoff_request+0x7c>
     a0a:	4924      	ldr	r1, [pc, #144]	; (a9c <onoff_request+0xfc>)
     a0c:	4824      	ldr	r0, [pc, #144]	; (aa0 <onoff_request+0x100>)
     a0e:	22ac      	movs	r2, #172	; 0xac
     a10:	f007 fc4e 	bl	82b0 <printk>
     a14:	21ac      	movs	r1, #172	; 0xac
     a16:	4821      	ldr	r0, [pc, #132]	; (a9c <onoff_request+0xfc>)
     a18:	f007 fd16 	bl	8448 <assert_post_action>
	__asm__ volatile(
     a1c:	f38a 8811 	msr	BASEPRI, sl
     a20:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
     a24:	f1b8 0f00 	cmp.w	r8, #0
     a28:	d017      	beq.n	a5a <onoff_request+0xba>
			notify_one(mgr, cli, state, 0);
     a2a:	2300      	movs	r3, #0
     a2c:	4632      	mov	r2, r6
     a2e:	4639      	mov	r1, r7
     a30:	4620      	mov	r0, r4
     a32:	f007 fc66 	bl	8302 <notify_one>
     a36:	e010      	b.n	a5a <onoff_request+0xba>
	} else if ((state == ONOFF_STATE_OFF)
     a38:	0793      	lsls	r3, r2, #30
     a3a:	d001      	beq.n	a40 <onoff_request+0xa0>
		   || (state == ONOFF_STATE_TO_ON)) {
     a3c:	2e06      	cmp	r6, #6
     a3e:	d10f      	bne.n	a60 <onoff_request+0xc0>
	parent->next = child;
     a40:	2300      	movs	r3, #0
     a42:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
     a44:	6863      	ldr	r3, [r4, #4]
     a46:	b9eb      	cbnz	r3, a84 <onoff_request+0xe4>
	list->head = node;
     a48:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
     a4c:	4635      	mov	r5, r6
     a4e:	b9f6      	cbnz	r6, a8e <onoff_request+0xee>
		process_event(mgr, EVT_RECHECK, key);
     a50:	4652      	mov	r2, sl
     a52:	2102      	movs	r1, #2
     a54:	4620      	mov	r0, r4
     a56:	f7ff fdbf 	bl	5d8 <process_event>
		}
	}

	return rv;
}
     a5a:	4628      	mov	r0, r5
     a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
     a60:	2e05      	cmp	r6, #5
     a62:	d017      	beq.n	a94 <onoff_request+0xf4>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
     a64:	2e01      	cmp	r6, #1
     a66:	d00a      	beq.n	a7e <onoff_request+0xde>
     a68:	490e      	ldr	r1, [pc, #56]	; (aa4 <onoff_request+0x104>)
     a6a:	480d      	ldr	r0, [pc, #52]	; (aa0 <onoff_request+0x100>)
     a6c:	f240 12c9 	movw	r2, #457	; 0x1c9
     a70:	f007 fc1e 	bl	82b0 <printk>
     a74:	f240 11c9 	movw	r1, #457	; 0x1c9
     a78:	480a      	ldr	r0, [pc, #40]	; (aa4 <onoff_request+0x104>)
     a7a:	f007 fce5 	bl	8448 <assert_post_action>
		rv = -EIO;
     a7e:	f06f 0504 	mvn.w	r5, #4
     a82:	e004      	b.n	a8e <onoff_request+0xee>
	parent->next = child;
     a84:	601f      	str	r7, [r3, #0]
	list->tail = node;
     a86:	6067      	str	r7, [r4, #4]
}
     a88:	e7e0      	b.n	a4c <onoff_request+0xac>
		rv = -EAGAIN;
     a8a:	f06f 050a 	mvn.w	r5, #10
     a8e:	f04f 0800 	mov.w	r8, #0
     a92:	e7b6      	b.n	a02 <onoff_request+0x62>
		rv = -ENOTSUP;
     a94:	f06f 0585 	mvn.w	r5, #133	; 0x85
     a98:	e7f9      	b.n	a8e <onoff_request+0xee>
     a9a:	bf00      	nop
     a9c:	00009188 	.word	0x00009188
     aa0:	0000914e 	.word	0x0000914e
     aa4:	00009166 	.word	0x00009166

00000aa8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     aac:	468b      	mov	fp, r1
     aae:	4692      	mov	sl, r2
     ab0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     ab2:	2500      	movs	r5, #0
{
     ab4:	b091      	sub	sp, #68	; 0x44
     ab6:	9002      	str	r0, [sp, #8]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     ab8:	f89a 0000 	ldrb.w	r0, [sl]
     abc:	b908      	cbnz	r0, ac2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     abe:	4628      	mov	r0, r5
     ac0:	e35e      	b.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
		if (*fp != '%') {
     ac2:	2825      	cmp	r0, #37	; 0x25
     ac4:	f10a 0701 	add.w	r7, sl, #1
     ac8:	d007      	beq.n	ada <cbvprintf+0x32>
			OUTC('%');
     aca:	4659      	mov	r1, fp
     acc:	9b02      	ldr	r3, [sp, #8]
     ace:	4798      	blx	r3
     ad0:	2800      	cmp	r0, #0
     ad2:	f2c0 8355 	blt.w	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
     ad6:	3501      	adds	r5, #1
			break;
     ad8:	e210      	b.n	efc <cbvprintf+0x454>
		} state = {
     ada:	2218      	movs	r2, #24
     adc:	2100      	movs	r1, #0
     ade:	a80a      	add	r0, sp, #40	; 0x28
     ae0:	f007 fe05 	bl	86ee <memset>
	if (*sp == '%') {
     ae4:	f89a 3001 	ldrb.w	r3, [sl, #1]
     ae8:	2b25      	cmp	r3, #37	; 0x25
     aea:	d078      	beq.n	bde <cbvprintf+0x136>
     aec:	2200      	movs	r2, #0
     aee:	4694      	mov	ip, r2
     af0:	4616      	mov	r6, r2
     af2:	4696      	mov	lr, r2
     af4:	4610      	mov	r0, r2
     af6:	4639      	mov	r1, r7
		switch (*sp) {
     af8:	f817 3b01 	ldrb.w	r3, [r7], #1
     afc:	2b2b      	cmp	r3, #43	; 0x2b
     afe:	f000 809d 	beq.w	c3c <cbvprintf+0x194>
     b02:	f200 8094 	bhi.w	c2e <cbvprintf+0x186>
     b06:	2b20      	cmp	r3, #32
     b08:	f000 809b 	beq.w	c42 <cbvprintf+0x19a>
     b0c:	2b23      	cmp	r3, #35	; 0x23
     b0e:	f000 809a 	beq.w	c46 <cbvprintf+0x19e>
     b12:	b128      	cbz	r0, b20 <cbvprintf+0x78>
     b14:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     b18:	f040 0004 	orr.w	r0, r0, #4
     b1c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     b20:	f1be 0f00 	cmp.w	lr, #0
     b24:	d005      	beq.n	b32 <cbvprintf+0x8a>
     b26:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     b2a:	f040 0008 	orr.w	r0, r0, #8
     b2e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     b32:	b12e      	cbz	r6, b40 <cbvprintf+0x98>
     b34:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     b38:	f040 0010 	orr.w	r0, r0, #16
     b3c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     b40:	f1bc 0f00 	cmp.w	ip, #0
     b44:	d005      	beq.n	b52 <cbvprintf+0xaa>
     b46:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     b4a:	f040 0020 	orr.w	r0, r0, #32
     b4e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     b52:	b12a      	cbz	r2, b60 <cbvprintf+0xb8>
     b54:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     b58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     b5c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     b60:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     b64:	f002 0044 	and.w	r0, r2, #68	; 0x44
     b68:	2844      	cmp	r0, #68	; 0x44
     b6a:	d103      	bne.n	b74 <cbvprintf+0xcc>
		conv->flag_zero = false;
     b6c:	f36f 1286 	bfc	r2, #6, #1
     b70:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     b74:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     b78:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     b7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     b7e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     b82:	d17b      	bne.n	c7c <cbvprintf+0x1d4>
		conv->width_star = true;
     b84:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     b88:	1c4b      	adds	r3, r1, #1
     b8a:	f042 0201 	orr.w	r2, r2, #1
     b8e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     b92:	781a      	ldrb	r2, [r3, #0]
     b94:	2a2e      	cmp	r2, #46	; 0x2e
     b96:	bf0c      	ite	eq
     b98:	2101      	moveq	r1, #1
     b9a:	2100      	movne	r1, #0
     b9c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     ba0:	f361 0241 	bfi	r2, r1, #1, #1
     ba4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     ba8:	d174      	bne.n	c94 <cbvprintf+0x1ec>
	if (*sp == '*') {
     baa:	785a      	ldrb	r2, [r3, #1]
     bac:	2a2a      	cmp	r2, #42	; 0x2a
     bae:	d06a      	beq.n	c86 <cbvprintf+0x1de>
	size_t val = 0;
     bb0:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     bb2:	260a      	movs	r6, #10
     bb4:	3301      	adds	r3, #1
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     bb6:	4618      	mov	r0, r3
     bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
     bbc:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     bc0:	2f09      	cmp	r7, #9
     bc2:	f240 808e 	bls.w	ce2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
     bc6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     bca:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     bcc:	f3c2 0040 	ubfx	r0, r2, #1, #1
     bd0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     bd4:	f361 0241 	bfi	r2, r1, #1, #1
     bd8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     bdc:	e05a      	b.n	c94 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     bde:	f10a 0702 	add.w	r7, sl, #2
     be2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     be6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     bea:	07d9      	lsls	r1, r3, #31
     bec:	f140 8149 	bpl.w	e82 <cbvprintf+0x3da>
			width = va_arg(ap, int);
     bf0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     bf4:	f1b9 0f00 	cmp.w	r9, #0
     bf8:	da07      	bge.n	c0a <cbvprintf+0x162>
				conv->flag_dash = true;
     bfa:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				width = -width;
     bfe:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
     c02:	f042 0204 	orr.w	r2, r2, #4
     c06:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
		if (conv->prec_star) {
     c0a:	075a      	lsls	r2, r3, #29
     c0c:	f140 8142 	bpl.w	e94 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
     c10:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     c14:	f1b8 0f00 	cmp.w	r8, #0
     c18:	f280 8141 	bge.w	e9e <cbvprintf+0x3f6>
				conv->prec_present = false;
     c1c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     c20:	f36f 0341 	bfc	r3, #1, #1
     c24:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     c28:	f04f 38ff 	mov.w	r8, #4294967295
     c2c:	e137      	b.n	e9e <cbvprintf+0x3f6>
		switch (*sp) {
     c2e:	2b2d      	cmp	r3, #45	; 0x2d
     c30:	d00c      	beq.n	c4c <cbvprintf+0x1a4>
     c32:	2b30      	cmp	r3, #48	; 0x30
     c34:	f47f af6d 	bne.w	b12 <cbvprintf+0x6a>
			conv->flag_zero = true;
     c38:	2201      	movs	r2, #1
	} while (loop);
     c3a:	e75c      	b.n	af6 <cbvprintf+0x4e>
			conv->flag_plus = true;
     c3c:	f04f 0e01 	mov.w	lr, #1
     c40:	e759      	b.n	af6 <cbvprintf+0x4e>
			conv->flag_space = true;
     c42:	2601      	movs	r6, #1
     c44:	e757      	b.n	af6 <cbvprintf+0x4e>
			conv->flag_hash = true;
     c46:	f04f 0c01 	mov.w	ip, #1
     c4a:	e754      	b.n	af6 <cbvprintf+0x4e>
		switch (*sp) {
     c4c:	2001      	movs	r0, #1
     c4e:	e752      	b.n	af6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     c50:	4633      	mov	r3, r6
     c52:	fb0c 0202 	mla	r2, ip, r2, r0
     c56:	3a30      	subs	r2, #48	; 0x30
     c58:	461e      	mov	r6, r3
     c5a:	f816 0b01 	ldrb.w	r0, [r6], #1
     c5e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     c62:	2f09      	cmp	r7, #9
     c64:	d9f4      	bls.n	c50 <cbvprintf+0x1a8>
	if (sp != wp) {
     c66:	4299      	cmp	r1, r3
     c68:	d093      	beq.n	b92 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     c6a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     c6e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     c70:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     c72:	f362 0141 	bfi	r1, r2, #1, #1
     c76:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     c7a:	e78a      	b.n	b92 <cbvprintf+0xea>
     c7c:	460b      	mov	r3, r1
	size_t val = 0;
     c7e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     c80:	f04f 0c0a 	mov.w	ip, #10
     c84:	e7e8      	b.n	c58 <cbvprintf+0x1b0>
		conv->prec_star = true;
     c86:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     c8a:	3302      	adds	r3, #2
		conv->prec_star = true;
     c8c:	f042 0204 	orr.w	r2, r2, #4
     c90:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	switch (*sp) {
     c94:	461f      	mov	r7, r3
     c96:	f817 2b01 	ldrb.w	r2, [r7], #1
     c9a:	2a6c      	cmp	r2, #108	; 0x6c
     c9c:	d041      	beq.n	d22 <cbvprintf+0x27a>
     c9e:	d825      	bhi.n	cec <cbvprintf+0x244>
     ca0:	2a68      	cmp	r2, #104	; 0x68
     ca2:	d02b      	beq.n	cfc <cbvprintf+0x254>
     ca4:	2a6a      	cmp	r2, #106	; 0x6a
     ca6:	d046      	beq.n	d36 <cbvprintf+0x28e>
     ca8:	2a4c      	cmp	r2, #76	; 0x4c
     caa:	d04c      	beq.n	d46 <cbvprintf+0x29e>
     cac:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     cae:	f817 2b01 	ldrb.w	r2, [r7], #1
     cb2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	switch (conv->specifier) {
     cb6:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
     cb8:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     cbc:	f200 80d9 	bhi.w	e72 <cbvprintf+0x3ca>
     cc0:	2a57      	cmp	r2, #87	; 0x57
     cc2:	d84d      	bhi.n	d60 <cbvprintf+0x2b8>
     cc4:	2a41      	cmp	r2, #65	; 0x41
     cc6:	d003      	beq.n	cd0 <cbvprintf+0x228>
     cc8:	3a45      	subs	r2, #69	; 0x45
     cca:	2a02      	cmp	r2, #2
     ccc:	f200 80d1 	bhi.w	e72 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
     cd0:	2204      	movs	r2, #4
     cd2:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     cd6:	f362 0302 	bfi	r3, r2, #0, #3
     cda:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     cde:	2301      	movs	r3, #1
			break;
     ce0:	e09e      	b.n	e20 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
     ce2:	fb06 2101 	mla	r1, r6, r1, r2
     ce6:	4603      	mov	r3, r0
     ce8:	3930      	subs	r1, #48	; 0x30
     cea:	e764      	b.n	bb6 <cbvprintf+0x10e>
	switch (*sp) {
     cec:	2a74      	cmp	r2, #116	; 0x74
     cee:	d026      	beq.n	d3e <cbvprintf+0x296>
     cf0:	2a7a      	cmp	r2, #122	; 0x7a
     cf2:	d1db      	bne.n	cac <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
     cf4:	2206      	movs	r2, #6
     cf6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     cfa:	e00d      	b.n	d18 <cbvprintf+0x270>
		if (*++sp == 'h') {
     cfc:	785a      	ldrb	r2, [r3, #1]
     cfe:	2a68      	cmp	r2, #104	; 0x68
     d00:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     d04:	d106      	bne.n	d14 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
     d06:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     d08:	f361 02c6 	bfi	r2, r1, #3, #4
     d0c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     d10:	1c9f      	adds	r7, r3, #2
     d12:	e7cc      	b.n	cae <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
     d14:	4613      	mov	r3, r2
     d16:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     d18:	f362 03c6 	bfi	r3, r2, #3, #4
     d1c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     d20:	e7c5      	b.n	cae <cbvprintf+0x206>
		if (*++sp == 'l') {
     d22:	785a      	ldrb	r2, [r3, #1]
     d24:	2a6c      	cmp	r2, #108	; 0x6c
     d26:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     d2a:	d101      	bne.n	d30 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
     d2c:	2104      	movs	r1, #4
     d2e:	e7eb      	b.n	d08 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
     d30:	4613      	mov	r3, r2
     d32:	2203      	movs	r2, #3
     d34:	e7f0      	b.n	d18 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
     d36:	2205      	movs	r2, #5
     d38:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     d3c:	e7ec      	b.n	d18 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
     d3e:	2207      	movs	r2, #7
     d40:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     d44:	e7e8      	b.n	d18 <cbvprintf+0x270>
		conv->unsupported = true;
     d46:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     d4a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     d4e:	f023 0302 	bic.w	r3, r3, #2
     d52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     d56:	f043 0302 	orr.w	r3, r3, #2
     d5a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     d5e:	e7a6      	b.n	cae <cbvprintf+0x206>
     d60:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     d64:	2920      	cmp	r1, #32
     d66:	f200 8084 	bhi.w	e72 <cbvprintf+0x3ca>
     d6a:	a001      	add	r0, pc, #4	; (adr r0, d70 <cbvprintf+0x2c8>)
     d6c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     d70:	00000e35 	.word	0x00000e35
     d74:	00000e73 	.word	0x00000e73
     d78:	00000e73 	.word	0x00000e73
     d7c:	00000e73 	.word	0x00000e73
     d80:	00000e73 	.word	0x00000e73
     d84:	00000e73 	.word	0x00000e73
     d88:	00000e73 	.word	0x00000e73
     d8c:	00000e73 	.word	0x00000e73
     d90:	00000e73 	.word	0x00000e73
     d94:	00000cd1 	.word	0x00000cd1
     d98:	00000e73 	.word	0x00000e73
     d9c:	00000e35 	.word	0x00000e35
     da0:	00000df5 	.word	0x00000df5
     da4:	00000cd1 	.word	0x00000cd1
     da8:	00000cd1 	.word	0x00000cd1
     dac:	00000cd1 	.word	0x00000cd1
     db0:	00000e73 	.word	0x00000e73
     db4:	00000df5 	.word	0x00000df5
     db8:	00000e73 	.word	0x00000e73
     dbc:	00000e73 	.word	0x00000e73
     dc0:	00000e73 	.word	0x00000e73
     dc4:	00000e73 	.word	0x00000e73
     dc8:	00000e3d 	.word	0x00000e3d
     dcc:	00000e35 	.word	0x00000e35
     dd0:	00000e59 	.word	0x00000e59
     dd4:	00000e73 	.word	0x00000e73
     dd8:	00000e73 	.word	0x00000e73
     ddc:	00000e59 	.word	0x00000e59
     de0:	00000e73 	.word	0x00000e73
     de4:	00000e35 	.word	0x00000e35
     de8:	00000e73 	.word	0x00000e73
     dec:	00000e73 	.word	0x00000e73
     df0:	00000e35 	.word	0x00000e35
		conv->specifier_cat = SPECIFIER_SINT;
     df4:	2001      	movs	r0, #1
     df6:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     dfa:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     dfe:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     e02:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     e04:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     e08:	bf02      	ittt	eq
     e0a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     e0e:	f041 0101 	orreq.w	r1, r1, #1
     e12:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     e16:	2a63      	cmp	r2, #99	; 0x63
     e18:	d131      	bne.n	e7e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
     e1a:	3b00      	subs	r3, #0
     e1c:	bf18      	it	ne
     e1e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     e20:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     e24:	f3c2 0140 	ubfx	r1, r2, #1, #1
     e28:	430b      	orrs	r3, r1
     e2a:	f363 0241 	bfi	r2, r3, #1, #1
     e2e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     e32:	e6d8      	b.n	be6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     e34:	2002      	movs	r0, #2
     e36:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     e3a:	e7de      	b.n	dfa <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
     e3c:	2103      	movs	r1, #3
     e3e:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     e42:	f003 0378 	and.w	r3, r3, #120	; 0x78
     e46:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     e4a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     e4e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     e50:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     e54:	4143      	adcs	r3, r0
     e56:	e7e3      	b.n	e20 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
     e58:	2103      	movs	r1, #3
     e5a:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     e5e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     e62:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     e66:	bf14      	ite	ne
     e68:	2301      	movne	r3, #1
     e6a:	2300      	moveq	r3, #0
		conv->specifier_cat = SPECIFIER_PTR;
     e6c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     e70:	e7d6      	b.n	e20 <cbvprintf+0x378>
		conv->invalid = true;
     e72:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     e76:	f043 0301 	orr.w	r3, r3, #1
     e7a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     e7e:	2300      	movs	r3, #0
     e80:	e7ce      	b.n	e20 <cbvprintf+0x378>
		} else if (conv->width_present) {
     e82:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     e86:	2a00      	cmp	r2, #0
		int width = -1;
     e88:	bfac      	ite	ge
     e8a:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
     e8e:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
     e92:	e6ba      	b.n	c0a <cbvprintf+0x162>
		} else if (conv->prec_present) {
     e94:	079b      	lsls	r3, r3, #30
     e96:	f57f aec7 	bpl.w	c28 <cbvprintf+0x180>
			precision = conv->prec_value;
     e9a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
		conv->pad0_value = 0;
     e9e:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     ea0:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     ea4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
			= (enum length_mod_enum)conv->length_mod;
     ea8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		enum specifier_cat_enum specifier_cat
     eac:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     eb0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     eb2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     eb6:	d136      	bne.n	f26 <cbvprintf+0x47e>
			switch (length_mod) {
     eb8:	1ed3      	subs	r3, r2, #3
     eba:	2b04      	cmp	r3, #4
     ebc:	d820      	bhi.n	f00 <cbvprintf+0x458>
     ebe:	e8df f003 	tbb	[pc, r3]
     ec2:	0703      	.short	0x0703
     ec4:	1f07      	.short	0x1f07
     ec6:	1f          	.byte	0x1f
     ec7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     ec8:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     ecc:	17c1      	asrs	r1, r0, #31
     ece:	e004      	b.n	eda <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
     ed0:	3407      	adds	r4, #7
     ed2:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     ed6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     eda:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     ede:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     ee2:	f013 0603 	ands.w	r6, r3, #3
     ee6:	d054      	beq.n	f92 <cbvprintf+0x4ea>
			OUTS(sp, fp);
     ee8:	463b      	mov	r3, r7
     eea:	4652      	mov	r2, sl
     eec:	4659      	mov	r1, fp
     eee:	9802      	ldr	r0, [sp, #8]
     ef0:	f007 fa94 	bl	841c <outs>
     ef4:	2800      	cmp	r0, #0
     ef6:	f2c0 8143 	blt.w	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
     efa:	4405      	add	r5, r0
			continue;
     efc:	46ba      	mov	sl, r7
     efe:	e5db      	b.n	ab8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     f00:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     f04:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     f06:	ea4f 71e0 	mov.w	r1, r0, asr #31
     f0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     f0e:	d105      	bne.n	f1c <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
     f10:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     f14:	930a      	str	r3, [sp, #40]	; 0x28
     f16:	2300      	movs	r3, #0
     f18:	930b      	str	r3, [sp, #44]	; 0x2c
     f1a:	e7e0      	b.n	ede <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
     f1c:	2a02      	cmp	r2, #2
     f1e:	d1de      	bne.n	ede <cbvprintf+0x436>
				value->sint = (short)value->sint;
     f20:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     f24:	e7d2      	b.n	ecc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
     f26:	2b02      	cmp	r3, #2
     f28:	d123      	bne.n	f72 <cbvprintf+0x4ca>
			switch (length_mod) {
     f2a:	1ed3      	subs	r3, r2, #3
     f2c:	2b04      	cmp	r3, #4
     f2e:	d813      	bhi.n	f58 <cbvprintf+0x4b0>
     f30:	e8df f003 	tbb	[pc, r3]
     f34:	120a0a03 	.word	0x120a0a03
     f38:	12          	.byte	0x12
     f39:	00          	.byte	0x00
				if ((!WCHAR_IS_SIGNED)
     f3a:	2100      	movs	r1, #0
					value->uint = (wchar_t)va_arg(ap,
     f3c:	6820      	ldr	r0, [r4, #0]
     f3e:	1d23      	adds	r3, r4, #4
     f40:	900a      	str	r0, [sp, #40]	; 0x28
     f42:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     f44:	461c      	mov	r4, r3
     f46:	e7ca      	b.n	ede <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
     f48:	3407      	adds	r4, #7
     f4a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     f4e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     f52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     f56:	e7f5      	b.n	f44 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
     f58:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     f5c:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     f5e:	930a      	str	r3, [sp, #40]	; 0x28
     f60:	f04f 0300 	mov.w	r3, #0
     f64:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     f66:	d0d3      	beq.n	f10 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
     f68:	2a02      	cmp	r2, #2
     f6a:	d1b8      	bne.n	ede <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
     f6c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     f70:	e7d0      	b.n	f14 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
     f72:	2b04      	cmp	r3, #4
     f74:	d107      	bne.n	f86 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
     f76:	3407      	adds	r4, #7
     f78:	f024 0407 	bic.w	r4, r4, #7
     f7c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     f80:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     f84:	e7ab      	b.n	ede <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
     f86:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     f88:	bf04      	itt	eq
     f8a:	f854 3b04 	ldreq.w	r3, [r4], #4
     f8e:	930a      	streq	r3, [sp, #40]	; 0x28
     f90:	e7a5      	b.n	ede <cbvprintf+0x436>
		switch (conv->specifier) {
     f92:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     f96:	2878      	cmp	r0, #120	; 0x78
     f98:	d8b0      	bhi.n	efc <cbvprintf+0x454>
     f9a:	2862      	cmp	r0, #98	; 0x62
     f9c:	d822      	bhi.n	fe4 <cbvprintf+0x53c>
     f9e:	2825      	cmp	r0, #37	; 0x25
     fa0:	f43f ad93 	beq.w	aca <cbvprintf+0x22>
     fa4:	2858      	cmp	r0, #88	; 0x58
     fa6:	d1a9      	bne.n	efc <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
     fa8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     fac:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     fb0:	9300      	str	r3, [sp, #0]
     fb2:	aa0c      	add	r2, sp, #48	; 0x30
     fb4:	ab04      	add	r3, sp, #16
     fb6:	f007 f9e6 	bl	8386 <encode_uint>
     fba:	4682      	mov	sl, r0
			if (precision >= 0) {
     fbc:	f1b8 0f00 	cmp.w	r8, #0
     fc0:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     fc4:	db0c      	blt.n	fe0 <cbvprintf+0x538>
				conv->flag_zero = false;
     fc6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     fca:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     fce:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     fd2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     fd4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     fd8:	d902      	bls.n	fe0 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
     fda:	eba8 0303 	sub.w	r3, r8, r3
     fde:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     fe0:	4680      	mov	r8, r0
     fe2:	e03d      	b.n	1060 <CONFIG_MAIN_STACK_SIZE+0x60>
     fe4:	3863      	subs	r0, #99	; 0x63
     fe6:	2815      	cmp	r0, #21
     fe8:	d888      	bhi.n	efc <cbvprintf+0x454>
     fea:	a101      	add	r1, pc, #4	; (adr r1, ff0 <cbvprintf+0x548>)
     fec:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     ff0:	00001071 	.word	0x00001071
     ff4:	000010d5 	.word	0x000010d5
     ff8:	00000efd 	.word	0x00000efd
     ffc:	00000efd 	.word	0x00000efd
    1000:	00000efd 	.word	0x00000efd
    1004:	00000efd 	.word	0x00000efd
    1008:	000010d5 	.word	0x000010d5
    100c:	00000efd 	.word	0x00000efd
    1010:	00000efd 	.word	0x00000efd
    1014:	00000efd 	.word	0x00000efd
    1018:	00000efd 	.word	0x00000efd
    101c:	00001133 	.word	0x00001133
    1020:	00001101 	.word	0x00001101
    1024:	00001105 	.word	0x00001105
    1028:	00000efd 	.word	0x00000efd
    102c:	00000efd 	.word	0x00000efd
    1030:	00001049 	.word	0x00001049
    1034:	00000efd 	.word	0x00000efd
    1038:	00001101 	.word	0x00001101
    103c:	00000efd 	.word	0x00000efd
    1040:	00000efd 	.word	0x00000efd
    1044:	00001101 	.word	0x00001101
			if (precision >= 0) {
    1048:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    104c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1050:	db0a      	blt.n	1068 <CONFIG_MAIN_STACK_SIZE+0x68>
				len = strnlen(bps, precision);
    1052:	4641      	mov	r1, r8
    1054:	4650      	mov	r0, sl
    1056:	f007 fae3 	bl	8620 <strnlen>
		char sign = 0;
    105a:	2600      	movs	r6, #0
			bpe = bps + len;
    105c:	eb0a 0800 	add.w	r8, sl, r0
		if (bps == NULL) {
    1060:	f1ba 0f00 	cmp.w	sl, #0
    1064:	d10c      	bne.n	1080 <CONFIG_MAIN_STACK_SIZE+0x80>
    1066:	e749      	b.n	efc <cbvprintf+0x454>
				len = strlen(bps);
    1068:	4650      	mov	r0, sl
    106a:	f007 fad2 	bl	8612 <strlen>
    106e:	e7f4      	b.n	105a <CONFIG_MAIN_STACK_SIZE+0x5a>
			break;
    1070:	2600      	movs	r6, #0
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			bpe = buf + 1;
    1074:	f10d 0811 	add.w	r8, sp, #17
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1078:	f88d 3010 	strb.w	r3, [sp, #16]
			bps = buf;
    107c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    1080:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1084:	b106      	cbz	r6, 1088 <CONFIG_MAIN_STACK_SIZE+0x88>
			nj_len += 1U;
    1086:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1088:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    108c:	06d0      	lsls	r0, r2, #27
    108e:	d56b      	bpl.n	1168 <CONFIG_MAIN_STACK_SIZE+0x168>
			nj_len += 2U;
    1090:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1092:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1094:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1096:	bf48      	it	mi
    1098:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    109a:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    109c:	bf48      	it	mi
    109e:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    10a0:	f1b9 0f00 	cmp.w	r9, #0
    10a4:	dd79      	ble.n	119a <CONFIG_MAIN_STACK_SIZE+0x19a>
			if (!conv->flag_dash) {
    10a6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    10aa:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    10ae:	f3c2 0380 	ubfx	r3, r2, #2, #1
    10b2:	9303      	str	r3, [sp, #12]
    10b4:	0753      	lsls	r3, r2, #29
    10b6:	d470      	bmi.n	119a <CONFIG_MAIN_STACK_SIZE+0x19a>
				if (conv->flag_zero) {
    10b8:	0650      	lsls	r0, r2, #25
    10ba:	d564      	bpl.n	1186 <CONFIG_MAIN_STACK_SIZE+0x186>
					if (sign != 0) {
    10bc:	b146      	cbz	r6, 10d0 <CONFIG_MAIN_STACK_SIZE+0xd0>
						OUTC(sign);
    10be:	4659      	mov	r1, fp
    10c0:	4630      	mov	r0, r6
    10c2:	9b02      	ldr	r3, [sp, #8]
    10c4:	4798      	blx	r3
    10c6:	2800      	cmp	r0, #0
    10c8:	db5a      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
						sign = 0;
    10ca:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    10cc:	3501      	adds	r5, #1
						sign = 0;
    10ce:	461e      	mov	r6, r3
					pad = '0';
    10d0:	2330      	movs	r3, #48	; 0x30
    10d2:	e059      	b.n	1188 <CONFIG_MAIN_STACK_SIZE+0x188>
			if (conv->flag_plus) {
    10d4:	071e      	lsls	r6, r3, #28
    10d6:	d411      	bmi.n	10fc <CONFIG_MAIN_STACK_SIZE+0xfc>
				sign = ' ';
    10d8:	f013 0610 	ands.w	r6, r3, #16
    10dc:	bf18      	it	ne
    10de:	2620      	movne	r6, #32
			sint = value->sint;
    10e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    10e4:	2a00      	cmp	r2, #0
    10e6:	f173 0100 	sbcs.w	r1, r3, #0
    10ea:	f6bf af5d 	bge.w	fa8 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    10ee:	4252      	negs	r2, r2
    10f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
    10f4:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
    10f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    10fa:	e755      	b.n	fa8 <cbvprintf+0x500>
				sign = '+';
    10fc:	262b      	movs	r6, #43	; 0x2b
    10fe:	e7ef      	b.n	10e0 <CONFIG_MAIN_STACK_SIZE+0xe0>
		switch (conv->specifier) {
    1100:	2600      	movs	r6, #0
    1102:	e751      	b.n	fa8 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1104:	980a      	ldr	r0, [sp, #40]	; 0x28
    1106:	b348      	cbz	r0, 115c <CONFIG_MAIN_STACK_SIZE+0x15c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1108:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    110c:	9300      	str	r3, [sp, #0]
    110e:	2100      	movs	r1, #0
    1110:	ab04      	add	r3, sp, #16
    1112:	aa0c      	add	r2, sp, #48	; 0x30
    1114:	f007 f937 	bl	8386 <encode_uint>
				conv->altform_0c = true;
    1118:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
				bps = encode_uint((uintptr_t)value->ptr, conv,
    111c:	4682      	mov	sl, r0
				conv->altform_0c = true;
    111e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1122:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1126:	f043 0310 	orr.w	r3, r3, #16
		char sign = 0;
    112a:	2600      	movs	r6, #0
				conv->altform_0c = true;
    112c:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
				goto prec_int_pad0;
    1130:	e744      	b.n	fbc <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1134:	2a07      	cmp	r2, #7
    1136:	f63f aee1 	bhi.w	efc <cbvprintf+0x454>
    113a:	e8df f002 	tbb	[pc, r2]
    113e:	040d      	.short	0x040d
    1140:	08080d06 	.word	0x08080d06
    1144:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1146:	701d      	strb	r5, [r3, #0]
		break;
    1148:	e6d8      	b.n	efc <cbvprintf+0x454>
		*(short *)dp = (short)count;
    114a:	801d      	strh	r5, [r3, #0]
		break;
    114c:	e6d6      	b.n	efc <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    114e:	4628      	mov	r0, r5
    1150:	17e9      	asrs	r1, r5, #31
    1152:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1156:	e6d1      	b.n	efc <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1158:	601d      	str	r5, [r3, #0]
		break;
    115a:	e6cf      	b.n	efc <cbvprintf+0x454>
			bpe = bps + 5;
    115c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1224 <CONFIG_MAIN_STACK_SIZE+0x224>
    1160:	4606      	mov	r6, r0
			bps = "(nil)";
    1162:	f1a8 0a05 	sub.w	sl, r8, #5
    1166:	e78b      	b.n	1080 <CONFIG_MAIN_STACK_SIZE+0x80>
		} else if (conv->altform_0) {
    1168:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    116a:	bf48      	it	mi
    116c:	3301      	addmi	r3, #1
    116e:	e790      	b.n	1092 <CONFIG_MAIN_STACK_SIZE+0x92>
					OUTC(pad);
    1170:	4618      	mov	r0, r3
    1172:	9303      	str	r3, [sp, #12]
    1174:	4659      	mov	r1, fp
    1176:	9b02      	ldr	r3, [sp, #8]
    1178:	4798      	blx	r3
    117a:	2800      	cmp	r0, #0
    117c:	9b03      	ldr	r3, [sp, #12]
    117e:	da04      	bge.n	118a <CONFIG_MAIN_STACK_SIZE+0x18a>
#undef OUTS
#undef OUTC
}
    1180:	b011      	add	sp, #68	; 0x44
    1182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1186:	2320      	movs	r3, #32
    1188:	444d      	add	r5, r9
    118a:	464a      	mov	r2, r9
				while (width-- > 0) {
    118c:	2a00      	cmp	r2, #0
    118e:	eba5 0109 	sub.w	r1, r5, r9
    1192:	f109 39ff 	add.w	r9, r9, #4294967295
    1196:	dceb      	bgt.n	1170 <CONFIG_MAIN_STACK_SIZE+0x170>
    1198:	460d      	mov	r5, r1
		if (sign != 0) {
    119a:	b136      	cbz	r6, 11aa <CONFIG_MAIN_STACK_SIZE+0x1aa>
			OUTC(sign);
    119c:	4659      	mov	r1, fp
    119e:	4630      	mov	r0, r6
    11a0:	9b02      	ldr	r3, [sp, #8]
    11a2:	4798      	blx	r3
    11a4:	2800      	cmp	r0, #0
    11a6:	dbeb      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
    11a8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    11aa:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    11ae:	06d9      	lsls	r1, r3, #27
    11b0:	d401      	bmi.n	11b6 <CONFIG_MAIN_STACK_SIZE+0x1b6>
    11b2:	071a      	lsls	r2, r3, #28
    11b4:	d506      	bpl.n	11c4 <CONFIG_MAIN_STACK_SIZE+0x1c4>
				OUTC('0');
    11b6:	4659      	mov	r1, fp
    11b8:	2030      	movs	r0, #48	; 0x30
    11ba:	9b02      	ldr	r3, [sp, #8]
    11bc:	4798      	blx	r3
    11be:	2800      	cmp	r0, #0
    11c0:	dbde      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
    11c2:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    11c4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    11c8:	06db      	lsls	r3, r3, #27
    11ca:	d507      	bpl.n	11dc <CONFIG_MAIN_STACK_SIZE+0x1dc>
				OUTC(conv->specifier);
    11cc:	4659      	mov	r1, fp
    11ce:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    11d2:	9b02      	ldr	r3, [sp, #8]
    11d4:	4798      	blx	r3
    11d6:	2800      	cmp	r0, #0
    11d8:	dbd2      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
    11da:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    11dc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    11de:	442e      	add	r6, r5
    11e0:	1b73      	subs	r3, r6, r5
    11e2:	2b00      	cmp	r3, #0
    11e4:	dc16      	bgt.n	1214 <CONFIG_MAIN_STACK_SIZE+0x214>
			OUTS(bps, bpe);
    11e6:	4643      	mov	r3, r8
    11e8:	4652      	mov	r2, sl
    11ea:	4659      	mov	r1, fp
    11ec:	9802      	ldr	r0, [sp, #8]
    11ee:	f007 f915 	bl	841c <outs>
    11f2:	2800      	cmp	r0, #0
    11f4:	dbc4      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
    11f6:	4405      	add	r5, r0
		while (width > 0) {
    11f8:	44a9      	add	r9, r5
    11fa:	eba9 0305 	sub.w	r3, r9, r5
    11fe:	2b00      	cmp	r3, #0
    1200:	f77f ae7c 	ble.w	efc <cbvprintf+0x454>
			OUTC(' ');
    1204:	4659      	mov	r1, fp
    1206:	2020      	movs	r0, #32
    1208:	9b02      	ldr	r3, [sp, #8]
    120a:	4798      	blx	r3
    120c:	2800      	cmp	r0, #0
    120e:	dbb7      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
    1210:	3501      	adds	r5, #1
			--width;
    1212:	e7f2      	b.n	11fa <CONFIG_MAIN_STACK_SIZE+0x1fa>
				OUTC('0');
    1214:	4659      	mov	r1, fp
    1216:	2030      	movs	r0, #48	; 0x30
    1218:	9b02      	ldr	r3, [sp, #8]
    121a:	4798      	blx	r3
    121c:	2800      	cmp	r0, #0
    121e:	dbaf      	blt.n	1180 <CONFIG_MAIN_STACK_SIZE+0x180>
    1220:	3501      	adds	r5, #1
    1222:	e7dd      	b.n	11e0 <CONFIG_MAIN_STACK_SIZE+0x1e0>
    1224:	000091b3 	.word	0x000091b3

00001228 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

void sys_reboot(int type)
{
    1228:	4604      	mov	r4, r0
    122a:	b508      	push	{r3, lr}
	__asm__ volatile(
    122c:	f04f 0220 	mov.w	r2, #32
    1230:	f3ef 8311 	mrs	r3, BASEPRI
    1234:	f382 8811 	msr	BASEPRI, r2
    1238:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    123c:	f007 f995 	bl	856a <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    1240:	4620      	mov	r0, r4
    1242:	f001 fb57 	bl	28f4 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1246:	4803      	ldr	r0, [pc, #12]	; (1254 <sys_reboot+0x2c>)
    1248:	f007 f832 	bl	82b0 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    124c:	f001 f822 	bl	2294 <arch_cpu_idle>
    1250:	e7fc      	b.n	124c <sys_reboot+0x24>
    1252:	bf00      	nop
    1254:	000091b4 	.word	0x000091b4

00001258 <nrf_gpio_pin_port_decode>:
 *
 * @return Pointer to port register set.
 */
NRF_STATIC_INLINE NRF_GPIO_Type * nrf_gpio_pin_port_decode(uint32_t * p_pin)
{
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    1258:	6802      	ldr	r2, [r0, #0]
{
    125a:	b510      	push	{r4, lr}
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
    125c:	0953      	lsrs	r3, r2, #5
{
    125e:	4604      	mov	r4, r0
    switch (port)
    1260:	d029      	beq.n	12b6 <nrf_gpio_pin_port_decode+0x5e>
    1262:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    1264:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1268:	bf18      	it	ne
    126a:	2300      	movne	r3, #0
            mask = P1_FEATURE_PINS_PRESENT;
            break;
#endif
    }

    pin_number &= 0x1F;
    126c:	f002 021f 	and.w	r2, r2, #31

    return (mask & (1UL << pin_number)) ? true : false;
    1270:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    1272:	07db      	lsls	r3, r3, #31
    1274:	d40a      	bmi.n	128c <nrf_gpio_pin_port_decode+0x34>
    1276:	4912      	ldr	r1, [pc, #72]	; (12c0 <nrf_gpio_pin_port_decode+0x68>)
    1278:	4812      	ldr	r0, [pc, #72]	; (12c4 <nrf_gpio_pin_port_decode+0x6c>)
    127a:	f44f 7205 	mov.w	r2, #532	; 0x214
    127e:	f007 f817 	bl	82b0 <printk>
    1282:	f44f 7105 	mov.w	r1, #532	; 0x214
    1286:	480e      	ldr	r0, [pc, #56]	; (12c0 <nrf_gpio_pin_port_decode+0x68>)
    1288:	f007 f8de 	bl	8448 <assert_post_action>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    128c:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    128e:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    1292:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    1294:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    1296:	d00c      	beq.n	12b2 <nrf_gpio_pin_port_decode+0x5a>
    1298:	2b01      	cmp	r3, #1
    129a:	d00f      	beq.n	12bc <nrf_gpio_pin_port_decode+0x64>
            NRFX_ASSERT(0);
    129c:	4908      	ldr	r1, [pc, #32]	; (12c0 <nrf_gpio_pin_port_decode+0x68>)
    129e:	4809      	ldr	r0, [pc, #36]	; (12c4 <nrf_gpio_pin_port_decode+0x6c>)
    12a0:	f240 2219 	movw	r2, #537	; 0x219
    12a4:	f007 f804 	bl	82b0 <printk>
    12a8:	f240 2119 	movw	r1, #537	; 0x219
    12ac:	4804      	ldr	r0, [pc, #16]	; (12c0 <nrf_gpio_pin_port_decode+0x68>)
    12ae:	f007 f8cb 	bl	8448 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    12b2:	4805      	ldr	r0, [pc, #20]	; (12c8 <nrf_gpio_pin_port_decode+0x70>)
}
    12b4:	bd10      	pop	{r4, pc}
    switch (port)
    12b6:	f04f 33ff 	mov.w	r3, #4294967295
    12ba:	e7d7      	b.n	126c <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    12bc:	4803      	ldr	r0, [pc, #12]	; (12cc <nrf_gpio_pin_port_decode+0x74>)
    12be:	e7f9      	b.n	12b4 <nrf_gpio_pin_port_decode+0x5c>
    12c0:	000091dd 	.word	0x000091dd
    12c4:	0000914e 	.word	0x0000914e
    12c8:	50842500 	.word	0x50842500
    12cc:	50842800 	.word	0x50842800

000012d0 <nordicsemi_nrf53_init>:

#define LOG_LEVEL CONFIG_SOC_LOG_LEVEL
LOG_MODULE_REGISTER(soc);

static int nordicsemi_nrf53_init(const struct device *arg)
{
    12d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    12d2:	f04f 0320 	mov.w	r3, #32
    12d6:	f3ef 8711 	mrs	r7, BASEPRI
    12da:	f383 8811 	msr	BASEPRI, r3
    12de:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
    12e2:	2401      	movs	r4, #1
    12e4:	4b19      	ldr	r3, [pc, #100]	; (134c <nordicsemi_nrf53_init+0x7c>)
    12e6:	2600      	movs	r6, #0
    12e8:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
    12ec:	2302      	movs	r3, #2
    12ee:	4d18      	ldr	r5, [pc, #96]	; (1350 <nordicsemi_nrf53_init+0x80>)
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    12f0:	a801      	add	r0, sp, #4
    12f2:	f8c5 36d0 	str.w	r3, [r5, #1744]	; 0x6d0
			NRF_OSCILLATORS_LFXO_CAP_7PF :
		IS_ENABLED(CONFIG_SOC_LFXO_CAP_INT_9PF) ?
			NRF_OSCILLATORS_LFXO_CAP_9PF :
			NRF_OSCILLATORS_LFXO_CAP_EXTERNAL);
	/* This can only be done from secure code. */
	nrf_gpio_pin_mcu_select(PIN_XL1, NRF_GPIO_PIN_MCUSEL_PERIPHERAL);
    12f6:	9601      	str	r6, [sp, #4]
    12f8:	f7ff ffae 	bl	1258 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    12fc:	9b01      	ldr	r3, [sp, #4]
    12fe:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    1302:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    1306:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    130a:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    130e:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    1312:	a801      	add	r0, sp, #4
    1314:	9401      	str	r4, [sp, #4]
    1316:	f7ff ff9f 	bl	1258 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    131a:	9b01      	ldr	r3, [sp, #4]
    131c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    1320:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    1324:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    1328:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    132c:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    1330:	f8c5 4704 	str.w	r4, [r5, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
    1334:	f8c5 4904 	str.w	r4, [r5, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
    1338:	f8c5 4b00 	str.w	r4, [r5, #2816]	; 0xb00
	__asm__ volatile(
    133c:	f387 8811 	msr	BASEPRI, r7
    1340:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1344:	4630      	mov	r0, r6
    1346:	b003      	add	sp, #12
    1348:	bdf0      	pop	{r4, r5, r6, r7, pc}
    134a:	bf00      	nop
    134c:	50001000 	.word	0x50001000
    1350:	50004000 	.word	0x50004000

00001354 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1354:	b148      	cbz	r0, 136a <arch_busy_wait+0x16>

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    1356:	4b05      	ldr	r3, [pc, #20]	; (136c <arch_busy_wait+0x18>)
    1358:	681a      	ldr	r2, [r3, #0]
    135a:	4b05      	ldr	r3, [pc, #20]	; (1370 <arch_busy_wait+0x1c>)
    135c:	fbb2 f2f3 	udiv	r2, r2, r3
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    1360:	4b04      	ldr	r3, [pc, #16]	; (1374 <arch_busy_wait+0x20>)
    delay_cycles(cycles);
    1362:	4350      	muls	r0, r2
    1364:	f043 0301 	orr.w	r3, r3, #1
    1368:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    136a:	4770      	bx	lr
    136c:	20000040 	.word	0x20000040
    1370:	000f4240 	.word	0x000f4240
    1374:	00008d30 	.word	0x00008d30

00001378 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
void pm_power_state_set(struct pm_state_info info)
{
    1378:	b084      	sub	sp, #16
    137a:	ab04      	add	r3, sp, #16
    137c:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    1380:	f89d 3004 	ldrb.w	r3, [sp, #4]
    1384:	2b06      	cmp	r3, #6
    1386:	d107      	bne.n	1398 <pm_power_state_set+0x20>
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    1388:	2201      	movs	r2, #1
    138a:	4b04      	ldr	r3, [pc, #16]	; (139c <pm_power_state_set+0x24>)
    138c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1390:	f3bf 8f4f 	dsb	sy
        __WFE();
    1394:	bf20      	wfe
    while (true)
    1396:	e7fd      	b.n	1394 <pm_power_state_set+0x1c>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    1398:	b004      	add	sp, #16
    139a:	4770      	bx	lr
    139c:	50004000 	.word	0x50004000

000013a0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    13a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    13a2:	4605      	mov	r5, r0
	__asm__ volatile(
    13a4:	f04f 0320 	mov.w	r3, #32
    13a8:	f3ef 8611 	mrs	r6, BASEPRI
    13ac:	f383 8811 	msr	BASEPRI, r3
    13b0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    13b4:	4819      	ldr	r0, [pc, #100]	; (141c <pm_state_notify+0x7c>)
    13b6:	f002 fce9 	bl	3d8c <z_spin_lock_valid>
    13ba:	b940      	cbnz	r0, 13ce <pm_state_notify+0x2e>
    13bc:	4918      	ldr	r1, [pc, #96]	; (1420 <pm_state_notify+0x80>)
    13be:	4819      	ldr	r0, [pc, #100]	; (1424 <pm_state_notify+0x84>)
    13c0:	2281      	movs	r2, #129	; 0x81
    13c2:	f006 ff75 	bl	82b0 <printk>
    13c6:	2181      	movs	r1, #129	; 0x81
    13c8:	4815      	ldr	r0, [pc, #84]	; (1420 <pm_state_notify+0x80>)
    13ca:	f007 f83d 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    13ce:	4813      	ldr	r0, [pc, #76]	; (141c <pm_state_notify+0x7c>)
    13d0:	f002 fcf8 	bl	3dc4 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    13d4:	4b14      	ldr	r3, [pc, #80]	; (1428 <pm_state_notify+0x88>)
    13d6:	681c      	ldr	r4, [r3, #0]
    13d8:	2c00      	cmp	r4, #0
    13da:	bf38      	it	cc
    13dc:	2400      	movcc	r4, #0
    13de:	b15c      	cbz	r4, 13f8 <pm_state_notify+0x58>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_state.state);
    13e0:	4f12      	ldr	r7, [pc, #72]	; (142c <pm_state_notify+0x8c>)
			callback = notifier->state_exit;
    13e2:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    13e6:	2d00      	cmp	r5, #0
    13e8:	bf08      	it	eq
    13ea:	4613      	moveq	r3, r2
		if (callback) {
    13ec:	b10b      	cbz	r3, 13f2 <pm_state_notify+0x52>
			callback(z_power_state.state);
    13ee:	7838      	ldrb	r0, [r7, #0]
    13f0:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    13f2:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    13f4:	2c00      	cmp	r4, #0
    13f6:	d1f4      	bne.n	13e2 <pm_state_notify+0x42>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    13f8:	4808      	ldr	r0, [pc, #32]	; (141c <pm_state_notify+0x7c>)
    13fa:	f002 fcd5 	bl	3da8 <z_spin_unlock_valid>
    13fe:	b940      	cbnz	r0, 1412 <pm_state_notify+0x72>
    1400:	4907      	ldr	r1, [pc, #28]	; (1420 <pm_state_notify+0x80>)
    1402:	4808      	ldr	r0, [pc, #32]	; (1424 <pm_state_notify+0x84>)
    1404:	22ac      	movs	r2, #172	; 0xac
    1406:	f006 ff53 	bl	82b0 <printk>
    140a:	21ac      	movs	r1, #172	; 0xac
    140c:	4804      	ldr	r0, [pc, #16]	; (1420 <pm_state_notify+0x80>)
    140e:	f007 f81b 	bl	8448 <assert_post_action>
	__asm__ volatile(
    1412:	f386 8811 	msr	BASEPRI, r6
    1416:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    141a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    141c:	20000278 	.word	0x20000278
    1420:	00009188 	.word	0x00009188
    1424:	0000914e 	.word	0x0000914e
    1428:	2000027c 	.word	0x2000027c
    142c:	20000284 	.word	0x20000284

00001430 <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    1430:	4b08      	ldr	r3, [pc, #32]	; (1454 <pm_system_resume+0x24>)
{
    1432:	b510      	push	{r4, lr}
	if (!post_ops_done) {
    1434:	681c      	ldr	r4, [r3, #0]
    1436:	b95c      	cbnz	r4, 1450 <pm_system_resume+0x20>
		post_ops_done = 1;
    1438:	2201      	movs	r2, #1
    143a:	601a      	str	r2, [r3, #0]
		pm_power_state_exit_post_ops(z_power_state);
    143c:	4b06      	ldr	r3, [pc, #24]	; (1458 <pm_system_resume+0x28>)
    143e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1442:	f007 f80b 	bl	845c <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    1446:	4620      	mov	r0, r4
	}
}
    1448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		pm_state_notify(false);
    144c:	f7ff bfa8 	b.w	13a0 <pm_state_notify>
}
    1450:	bd10      	pop	{r4, pc}
    1452:	bf00      	nop
    1454:	20000004 	.word	0x20000004
    1458:	20000284 	.word	0x20000284

0000145c <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    145c:	b5f0      	push	{r4, r5, r6, r7, lr}
    145e:	b085      	sub	sp, #20
	z_power_state = pm_policy_next_state(ticks);
    1460:	466e      	mov	r6, sp
    1462:	4c1d      	ldr	r4, [pc, #116]	; (14d8 <pm_system_suspend+0x7c>)
    1464:	4601      	mov	r1, r0
{
    1466:	4605      	mov	r5, r0
	z_power_state = pm_policy_next_state(ticks);
    1468:	4630      	mov	r0, r6
    146a:	f007 f80f 	bl	848c <pm_policy_next_state>
    146e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1472:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    1476:	7820      	ldrb	r0, [r4, #0]
    1478:	b360      	cbz	r0, 14d4 <pm_system_suspend+0x78>
		LOG_DBG("No PM operations done.");
		return z_power_state.state;
	}
	post_ops_done = 0;
    147a:	2000      	movs	r0, #0
    147c:	4b17      	ldr	r3, [pc, #92]	; (14dc <pm_system_suspend+0x80>)
    147e:	6018      	str	r0, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    1480:	1c6b      	adds	r3, r5, #1
    1482:	d019      	beq.n	14b8 <pm_system_suspend+0x5c>
		/*
		 * Just a sanity check in case the policy manager does not
		 * handle this error condition properly.
		 */
		__ASSERT(z_power_state.min_residency_us >=
    1484:	4291      	cmp	r1, r2
    1486:	d208      	bcs.n	149a <pm_system_suspend+0x3e>
    1488:	4915      	ldr	r1, [pc, #84]	; (14e0 <pm_system_suspend+0x84>)
    148a:	4816      	ldr	r0, [pc, #88]	; (14e4 <pm_system_suspend+0x88>)
    148c:	22bd      	movs	r2, #189	; 0xbd
    148e:	f006 ff0f 	bl	82b0 <printk>
    1492:	21bd      	movs	r1, #189	; 0xbd
    1494:	4812      	ldr	r0, [pc, #72]	; (14e0 <pm_system_suspend+0x84>)
    1496:	f006 ffd7 	bl	8448 <assert_post_action>
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    149a:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    149e:	2100      	movs	r1, #0
    14a0:	68a7      	ldr	r7, [r4, #8]
    14a2:	4811      	ldr	r0, [pc, #68]	; (14e8 <pm_system_suspend+0x8c>)
    14a4:	2300      	movs	r3, #0
    14a6:	fbe6 0107 	umlal	r0, r1, r6, r7
    14aa:	4a10      	ldr	r2, [pc, #64]	; (14ec <pm_system_suspend+0x90>)
    14ac:	f7fe fec6 	bl	23c <__aeabi_uldivmod>

		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    14b0:	2101      	movs	r1, #1
    14b2:	1a28      	subs	r0, r5, r0
    14b4:	f003 ffaa 	bl	540c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    14b8:	f002 ff50 	bl	435c <k_sched_lock>
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
    14bc:	2001      	movs	r0, #1
    14be:	f7ff ff6f 	bl	13a0 <pm_state_notify>
	pm_power_state_set(z_power_state);
    14c2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    14c6:	f7ff ff57 	bl	1378 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    14ca:	f7ff ffb1 	bl	1430 <pm_system_resume>
	k_sched_unlock();
    14ce:	f003 f92d 	bl	472c <k_sched_unlock>

	return z_power_state.state;
    14d2:	7820      	ldrb	r0, [r4, #0]
}
    14d4:	b005      	add	sp, #20
    14d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14d8:	20000284 	.word	0x20000284
    14dc:	20000004 	.word	0x20000004
    14e0:	00009214 	.word	0x00009214
    14e4:	0000914e 	.word	0x0000914e
    14e8:	000f423f 	.word	0x000f423f
    14ec:	000f4240 	.word	0x000f4240

000014f0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    14f0:	b510      	push	{r4, lr}
	if (z_syscall_trap()) {
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    14f2:	4807      	ldr	r0, [pc, #28]	; (1510 <uart_console_init+0x20>)
    14f4:	f002 f954 	bl	37a0 <z_impl_device_get_binding>
	__stdout_hook_install(console_out);
    14f8:	4c06      	ldr	r4, [pc, #24]	; (1514 <uart_console_init+0x24>)

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
    14fa:	4b07      	ldr	r3, [pc, #28]	; (1518 <uart_console_init+0x28>)
    14fc:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
    14fe:	4620      	mov	r0, r4
    1500:	f001 fcbe 	bl	2e80 <__stdout_hook_install>
	__printk_hook_install(console_out);
    1504:	4620      	mov	r0, r4
    1506:	f7ff f853 	bl	5b0 <__printk_hook_install>

	uart_console_hook_install();

	return 0;
}
    150a:	2000      	movs	r0, #0
    150c:	bd10      	pop	{r4, pc}
    150e:	bf00      	nop
    1510:	0000923f 	.word	0x0000923f
    1514:	0000151d 	.word	0x0000151d
    1518:	20000290 	.word	0x20000290

0000151c <console_out>:
	if ('\n' == c) {
    151c:	280a      	cmp	r0, #10
{
    151e:	b538      	push	{r3, r4, r5, lr}
    1520:	4604      	mov	r4, r0
    1522:	4d07      	ldr	r5, [pc, #28]	; (1540 <console_out+0x24>)
	if ('\n' == c) {
    1524:	d104      	bne.n	1530 <console_out+0x14>
    1526:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1528:	6883      	ldr	r3, [r0, #8]
    152a:	210d      	movs	r1, #13
    152c:	685b      	ldr	r3, [r3, #4]
    152e:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    1530:	6828      	ldr	r0, [r5, #0]
    1532:	6883      	ldr	r3, [r0, #8]
    1534:	b2e1      	uxtb	r1, r4
    1536:	685b      	ldr	r3, [r3, #4]
    1538:	4798      	blx	r3
}
    153a:	4620      	mov	r0, r4
    153c:	bd38      	pop	{r3, r4, r5, pc}
    153e:	bf00      	nop
    1540:	20000290 	.word	0x20000290

00001544 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1548:	4c0e      	ldr	r4, [pc, #56]	; (1584 <onoff_start+0x40>)
{
    154a:	4607      	mov	r7, r0
	size_t offset = (size_t)(mgr - data->mgr);
    154c:	1b05      	subs	r5, r0, r4
    154e:	f3c5 1347 	ubfx	r3, r5, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    1552:	250c      	movs	r5, #12
    1554:	435d      	muls	r5, r3
    1556:	f105 0088 	add.w	r0, r5, #136	; 0x88
{
    155a:	460e      	mov	r6, r1
	err = set_starting_state(&subdata->flags, ctx);
    155c:	4420      	add	r0, r4
    155e:	2140      	movs	r1, #64	; 0x40
    1560:	f006 ff99 	bl	8496 <set_starting_state>
	if (err < 0) {
    1564:	1e01      	subs	r1, r0, #0
    1566:	db08      	blt.n	157a <onoff_start+0x36>
	subdata->cb = cb;
    1568:	4b07      	ldr	r3, [pc, #28]	; (1588 <onoff_start+0x44>)
    156a:	442c      	add	r4, r5
	subdata->user_data = user_data;
    156c:	e9c4 3620 	strd	r3, r6, [r4, #128]	; 0x80
	 get_sub_config(dev, type)->start();
    1570:	4b06      	ldr	r3, [pc, #24]	; (158c <onoff_start+0x48>)
    1572:	595b      	ldr	r3, [r3, r5]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    1574:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    1578:	4718      	bx	r3
		notify(mgr, err);
    157a:	4638      	mov	r0, r7
    157c:	4633      	mov	r3, r6
}
    157e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    1582:	4718      	bx	r3
    1584:	200002a8 	.word	0x200002a8
    1588:	000084f9 	.word	0x000084f9
    158c:	00008d4c 	.word	0x00008d4c

00001590 <get_status>:
{
    1590:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    1592:	b2cc      	uxtb	r4, r1
    1594:	2c03      	cmp	r4, #3
{
    1596:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    1598:	d908      	bls.n	15ac <get_status+0x1c>
    159a:	4909      	ldr	r1, [pc, #36]	; (15c0 <get_status+0x30>)
    159c:	4809      	ldr	r0, [pc, #36]	; (15c4 <get_status+0x34>)
    159e:	227e      	movs	r2, #126	; 0x7e
    15a0:	f006 fe86 	bl	82b0 <printk>
    15a4:	217e      	movs	r1, #126	; 0x7e
    15a6:	4806      	ldr	r0, [pc, #24]	; (15c0 <get_status+0x30>)
    15a8:	f006 ff4e 	bl	8448 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    15ac:	210c      	movs	r1, #12
    15ae:	692b      	ldr	r3, [r5, #16]
    15b0:	fb04 3401 	mla	r4, r4, r1, r3
    15b4:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
}
    15b8:	f000 0007 	and.w	r0, r0, #7
    15bc:	bd38      	pop	{r3, r4, r5, pc}
    15be:	bf00      	nop
    15c0:	00009246 	.word	0x00009246
    15c4:	0000914e 	.word	0x0000914e

000015c8 <stop>:
{
    15c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    15ca:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    15cc:	2c03      	cmp	r4, #3
{
    15ce:	4605      	mov	r5, r0
    15d0:	4616      	mov	r6, r2
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    15d2:	6907      	ldr	r7, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    15d4:	d90a      	bls.n	15ec <stop+0x24>
    15d6:	4919      	ldr	r1, [pc, #100]	; (163c <stop+0x74>)
    15d8:	4819      	ldr	r0, [pc, #100]	; (1640 <stop+0x78>)
    15da:	f240 1253 	movw	r2, #339	; 0x153
    15de:	f006 fe67 	bl	82b0 <printk>
    15e2:	f240 1153 	movw	r1, #339	; 0x153
    15e6:	4815      	ldr	r0, [pc, #84]	; (163c <stop+0x74>)
    15e8:	f006 ff2e 	bl	8448 <assert_post_action>
	__asm__ volatile(
    15ec:	f04f 0320 	mov.w	r3, #32
    15f0:	f3ef 8211 	mrs	r2, BASEPRI
    15f4:	f383 8811 	msr	BASEPRI, r3
    15f8:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    15fc:	230c      	movs	r3, #12
    15fe:	fb03 7104 	mla	r1, r3, r4, r7
    1602:	f8d1 1088 	ldr.w	r1, [r1, #136]	; 0x88
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    1606:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    160a:	d001      	beq.n	1610 <stop+0x48>
    160c:	428e      	cmp	r6, r1
    160e:	d112      	bne.n	1636 <stop+0x6e>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    1610:	2101      	movs	r1, #1
	int err = 0;
    1612:	2000      	movs	r0, #0
		*flags = CLOCK_CONTROL_STATUS_OFF;
    1614:	fb03 7304 	mla	r3, r3, r4, r7
    1618:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	__asm__ volatile(
    161c:	f382 8811 	msr	BASEPRI, r2
    1620:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    1624:	b930      	cbnz	r0, 1634 <stop+0x6c>
	get_sub_config(dev, type)->stop();
    1626:	230c      	movs	r3, #12
    1628:	6869      	ldr	r1, [r5, #4]
    162a:	fb03 1404 	mla	r4, r3, r4, r1
    162e:	6863      	ldr	r3, [r4, #4]
    1630:	4798      	blx	r3
	return 0;
    1632:	2000      	movs	r0, #0
}
    1634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    1636:	f04f 30ff 	mov.w	r0, #4294967295
    163a:	e7ef      	b.n	161c <stop+0x54>
    163c:	00009246 	.word	0x00009246
    1640:	0000914e 	.word	0x0000914e

00001644 <onoff_stop>:
{
    1644:	b570      	push	{r4, r5, r6, lr}
    1646:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    1648:	4906      	ldr	r1, [pc, #24]	; (1664 <onoff_stop+0x20>)
{
    164a:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
    164c:	1a41      	subs	r1, r0, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    164e:	1149      	asrs	r1, r1, #5
    1650:	2240      	movs	r2, #64	; 0x40
    1652:	4805      	ldr	r0, [pc, #20]	; (1668 <onoff_stop+0x24>)
    1654:	f7ff ffb8 	bl	15c8 <stop>
	notify(mgr, res);
    1658:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    165a:	4601      	mov	r1, r0
	notify(mgr, res);
    165c:	4620      	mov	r0, r4
}
    165e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    1662:	4718      	bx	r3
    1664:	200002a8 	.word	0x200002a8
    1668:	200000bc 	.word	0x200000bc

0000166c <clk_init>:
		break;
	}
}

static int clk_init(const struct device *dev)
{
    166c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1670:	2200      	movs	r2, #0
    1672:	2101      	movs	r1, #1
{
    1674:	4606      	mov	r6, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1676:	2005      	movs	r0, #5
    1678:	f000 fdb0 	bl	21dc <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    167c:	2005      	movs	r0, #5
    167e:	f000 fd8f 	bl	21a0 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1682:	4811      	ldr	r0, [pc, #68]	; (16c8 <clk_init+0x5c>)
    1684:	f001 fec0 	bl	3408 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1688:	4b10      	ldr	r3, [pc, #64]	; (16cc <clk_init+0x60>)
    168a:	4298      	cmp	r0, r3
    168c:	d119      	bne.n	16c2 <clk_init+0x56>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    168e:	f001 fedb 	bl	3448 <nrfx_clock_enable>
    1692:	2400      	movs	r4, #0
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1694:	f04f 080c 	mov.w	r8, #12
    1698:	2701      	movs	r7, #1
		err = onoff_manager_init(get_onoff_manager(dev, i),
    169a:	f8df 9034 	ldr.w	r9, [pc, #52]	; 16d0 <clk_init+0x64>
						get_sub_data(dev, i);
    169e:	6935      	ldr	r5, [r6, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    16a0:	4649      	mov	r1, r9
    16a2:	eb05 1044 	add.w	r0, r5, r4, lsl #5
    16a6:	f006 fe51 	bl	834c <onoff_manager_init>
		if (err < 0) {
    16aa:	2800      	cmp	r0, #0
    16ac:	db07      	blt.n	16be <clk_init+0x52>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    16ae:	fb08 5504 	mla	r5, r8, r4, r5
    16b2:	3401      	adds	r4, #1
	for (enum clock_control_nrf_type i = 0;
    16b4:	2c04      	cmp	r4, #4
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    16b6:	f8c5 7088 	str.w	r7, [r5, #136]	; 0x88
	for (enum clock_control_nrf_type i = 0;
    16ba:	d1f0      	bne.n	169e <clk_init+0x32>
	}

	return 0;
    16bc:	2000      	movs	r0, #0
}
    16be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    16c2:	f06f 0004 	mvn.w	r0, #4
    16c6:	e7fa      	b.n	16be <clk_init+0x52>
    16c8:	0000170d 	.word	0x0000170d
    16cc:	0bad0000 	.word	0x0bad0000
    16d0:	00008d7c 	.word	0x00008d7c

000016d4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    16d4:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    16d6:	230c      	movs	r3, #12
	sub_data->cb = NULL;
    16d8:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
    16da:	434b      	muls	r3, r1
    16dc:	4809      	ldr	r0, [pc, #36]	; (1704 <clkstarted_handle.constprop.0+0x30>)
static void clkstarted_handle(const struct device *dev,
    16de:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    16e0:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    16e2:	3388      	adds	r3, #136	; 0x88
	void *user_data = sub_data->user_data;
    16e4:	e9d4 5620 	ldrd	r5, r6, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
    16e8:	4418      	add	r0, r3
	sub_data->cb = NULL;
    16ea:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
    16ee:	f006 fef0 	bl	84d2 <set_on_state>
	if (callback) {
    16f2:	b12d      	cbz	r5, 1700 <clkstarted_handle.constprop.0+0x2c>
		callback(dev, (clock_control_subsys_t)type, user_data);
    16f4:	4632      	mov	r2, r6
    16f6:	462b      	mov	r3, r5
}
    16f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    16fc:	4802      	ldr	r0, [pc, #8]	; (1708 <clkstarted_handle.constprop.0+0x34>)
    16fe:	4718      	bx	r3
}
    1700:	bd70      	pop	{r4, r5, r6, pc}
    1702:	bf00      	nop
    1704:	200002a8 	.word	0x200002a8
    1708:	200000bc 	.word	0x200000bc

0000170c <clock_event_handler>:
{
    170c:	b508      	push	{r3, lr}
    170e:	2805      	cmp	r0, #5
    1710:	d821      	bhi.n	1756 <clock_event_handler+0x4a>
    1712:	e8df f000 	tbb	[pc, r0]
    1716:	1103      	.short	0x1103
    1718:	0d0f1320 	.word	0x0d0f1320
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    171c:	4b13      	ldr	r3, [pc, #76]	; (176c <clock_event_handler+0x60>)
    171e:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
    1722:	f010 0007 	ands.w	r0, r0, #7
    1726:	d11f      	bne.n	1768 <clock_event_handler+0x5c>
}
    1728:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    172c:	f7ff bfd2 	b.w	16d4 <clkstarted_handle.constprop.0>
    1730:	2002      	movs	r0, #2
    1732:	e7f9      	b.n	1728 <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    1734:	2003      	movs	r0, #3
    1736:	e7f7      	b.n	1728 <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1738:	2001      	movs	r0, #1
    173a:	e7f5      	b.n	1728 <clock_event_handler+0x1c>
			__ASSERT_NO_MSG(false);
    173c:	490c      	ldr	r1, [pc, #48]	; (1770 <clock_event_handler+0x64>)
    173e:	f240 2266 	movw	r2, #614	; 0x266
    1742:	480c      	ldr	r0, [pc, #48]	; (1774 <clock_event_handler+0x68>)
    1744:	f006 fdb4 	bl	82b0 <printk>
    1748:	f240 2166 	movw	r1, #614	; 0x266
}
    174c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    1750:	4807      	ldr	r0, [pc, #28]	; (1770 <clock_event_handler+0x64>)
    1752:	f006 be79 	b.w	8448 <assert_post_action>
    1756:	4906      	ldr	r1, [pc, #24]	; (1770 <clock_event_handler+0x64>)
    1758:	f240 226a 	movw	r2, #618	; 0x26a
    175c:	4805      	ldr	r0, [pc, #20]	; (1774 <clock_event_handler+0x68>)
    175e:	f006 fda7 	bl	82b0 <printk>
    1762:	f240 216a 	movw	r1, #618	; 0x26a
    1766:	e7f1      	b.n	174c <clock_event_handler+0x40>
}
    1768:	bd08      	pop	{r3, pc}
    176a:	bf00      	nop
    176c:	200002a8 	.word	0x200002a8
    1770:	00009246 	.word	0x00009246
    1774:	0000914e 	.word	0x0000914e

00001778 <generic_hfclk_start>:
{
    1778:	b508      	push	{r3, lr}
	__asm__ volatile(
    177a:	f04f 0320 	mov.w	r3, #32
    177e:	f3ef 8111 	mrs	r1, BASEPRI
    1782:	f383 8811 	msr	BASEPRI, r3
    1786:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    178a:	4a12      	ldr	r2, [pc, #72]	; (17d4 <generic_hfclk_start+0x5c>)
    178c:	6813      	ldr	r3, [r2, #0]
    178e:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    1792:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    1796:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1798:	d00c      	beq.n	17b4 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    179a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    179e:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    17a2:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    17a6:	f013 0301 	ands.w	r3, r3, #1
    17aa:	d003      	beq.n	17b4 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    17ac:	480a      	ldr	r0, [pc, #40]	; (17d8 <generic_hfclk_start+0x60>)
    17ae:	f006 fe90 	bl	84d2 <set_on_state>
			already_started = true;
    17b2:	2301      	movs	r3, #1
	__asm__ volatile(
    17b4:	f381 8811 	msr	BASEPRI, r1
    17b8:	f3bf 8f6f 	isb	sy
	if (already_started) {
    17bc:	b123      	cbz	r3, 17c8 <generic_hfclk_start+0x50>
}
    17be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    17c2:	2000      	movs	r0, #0
    17c4:	f7ff bf86 	b.w	16d4 <clkstarted_handle.constprop.0>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    17c8:	2001      	movs	r0, #1
}
    17ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    17ce:	f001 be5d 	b.w	348c <nrfx_clock_start>
    17d2:	bf00      	nop
    17d4:	20000358 	.word	0x20000358
    17d8:	20000330 	.word	0x20000330

000017dc <generic_hfclk_stop>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    17dc:	4b07      	ldr	r3, [pc, #28]	; (17fc <generic_hfclk_stop+0x20>)
    17de:	e8d3 2fef 	ldaex	r2, [r3]
    17e2:	f022 0102 	bic.w	r1, r2, #2
    17e6:	e8c3 1fe0 	stlex	r0, r1, [r3]
    17ea:	2800      	cmp	r0, #0
    17ec:	d1f7      	bne.n	17de <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    17ee:	07d3      	lsls	r3, r2, #31
    17f0:	d402      	bmi.n	17f8 <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    17f2:	2001      	movs	r0, #1
    17f4:	f001 bec0 	b.w	3578 <nrfx_clock_stop>
}
    17f8:	4770      	bx	lr
    17fa:	bf00      	nop
    17fc:	20000358 	.word	0x20000358

00001800 <api_blocking_start>:
{
    1800:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1802:	2200      	movs	r2, #0
    1804:	2301      	movs	r3, #1
    1806:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    180a:	466b      	mov	r3, sp
    180c:	4a08      	ldr	r2, [pc, #32]	; (1830 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    180e:	f8cd d000 	str.w	sp, [sp]
    1812:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1816:	f006 fe8d 	bl	8534 <api_start>
	if (err < 0) {
    181a:	2800      	cmp	r0, #0
    181c:	db05      	blt.n	182a <api_blocking_start+0x2a>
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    181e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1822:	2300      	movs	r3, #0
    1824:	4668      	mov	r0, sp
    1826:	f002 fc8f 	bl	4148 <z_impl_k_sem_take>
}
    182a:	b005      	add	sp, #20
    182c:	f85d fb04 	ldr.w	pc, [sp], #4
    1830:	0000852f 	.word	0x0000852f

00001834 <z_nrf_clock_control_lf_on>:
{
    1834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1838:	2201      	movs	r2, #1
    183a:	4605      	mov	r5, r0
    183c:	4946      	ldr	r1, [pc, #280]	; (1958 <z_nrf_clock_control_lf_on+0x124>)
    183e:	e8d1 3fef 	ldaex	r3, [r1]
    1842:	e8c1 2fe0 	stlex	r0, r2, [r1]
    1846:	2800      	cmp	r0, #0
    1848:	d1f9      	bne.n	183e <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
    184a:	b99b      	cbnz	r3, 1874 <z_nrf_clock_control_lf_on+0x40>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    184c:	4943      	ldr	r1, [pc, #268]	; (195c <z_nrf_clock_control_lf_on+0x128>)
		err = onoff_request(mgr, &cli);
    184e:	4844      	ldr	r0, [pc, #272]	; (1960 <z_nrf_clock_control_lf_on+0x12c>)
    1850:	604b      	str	r3, [r1, #4]
    1852:	60cb      	str	r3, [r1, #12]
    1854:	608a      	str	r2, [r1, #8]
    1856:	f7ff f8a3 	bl	9a0 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    185a:	2800      	cmp	r0, #0
    185c:	da0a      	bge.n	1874 <z_nrf_clock_control_lf_on+0x40>
    185e:	4941      	ldr	r1, [pc, #260]	; (1964 <z_nrf_clock_control_lf_on+0x130>)
    1860:	4841      	ldr	r0, [pc, #260]	; (1968 <z_nrf_clock_control_lf_on+0x134>)
    1862:	f240 2226 	movw	r2, #550	; 0x226
    1866:	f006 fd23 	bl	82b0 <printk>
    186a:	f240 2126 	movw	r1, #550	; 0x226
    186e:	483d      	ldr	r0, [pc, #244]	; (1964 <z_nrf_clock_control_lf_on+0x130>)
    1870:	f006 fdea 	bl	8448 <assert_post_action>
	switch (start_mode) {
    1874:	b3ad      	cbz	r5, 18e2 <z_nrf_clock_control_lf_on+0xae>
    1876:	1e6b      	subs	r3, r5, #1
    1878:	2b01      	cmp	r3, #1
    187a:	d859      	bhi.n	1930 <z_nrf_clock_control_lf_on+0xfc>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    187c:	2d01      	cmp	r5, #1
    187e:	d107      	bne.n	1890 <z_nrf_clock_control_lf_on+0x5c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1880:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1884:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1888:	f003 0303 	and.w	r3, r3, #3
    188c:	2b02      	cmp	r3, #2
    188e:	d028      	beq.n	18e2 <z_nrf_clock_control_lf_on+0xae>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1890:	f007 f88f 	bl	89b2 <k_is_in_isr>
    1894:	4604      	mov	r4, r0
    1896:	b918      	cbnz	r0, 18a0 <z_nrf_clock_control_lf_on+0x6c>
	return !z_sys_post_kernel;
    1898:	4b34      	ldr	r3, [pc, #208]	; (196c <z_nrf_clock_control_lf_on+0x138>)
	int key = isr_mode ? irq_lock() : 0;
    189a:	781b      	ldrb	r3, [r3, #0]
    189c:	2b00      	cmp	r3, #0
    189e:	d154      	bne.n	194a <z_nrf_clock_control_lf_on+0x116>
	__asm__ volatile(
    18a0:	f04f 0320 	mov.w	r3, #32
    18a4:	f3ef 8611 	mrs	r6, BASEPRI
    18a8:	f383 8811 	msr	BASEPRI, r3
    18ac:	f3bf 8f6f 	isb	sy
    18b0:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    18b2:	4f2f      	ldr	r7, [pc, #188]	; (1970 <z_nrf_clock_control_lf_on+0x13c>)
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    18b4:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 1974 <z_nrf_clock_control_lf_on+0x140>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    18b8:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 1978 <z_nrf_clock_control_lf_on+0x144>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    18bc:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    18c0:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    18c4:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    18c8:	03d2      	lsls	r2, r2, #15
    18ca:	d50c      	bpl.n	18e6 <z_nrf_clock_control_lf_on+0xb2>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    18cc:	f003 0303 	and.w	r3, r3, #3
    18d0:	2b02      	cmp	r3, #2
    18d2:	d001      	beq.n	18d8 <z_nrf_clock_control_lf_on+0xa4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    18d4:	2d01      	cmp	r5, #1
    18d6:	d106      	bne.n	18e6 <z_nrf_clock_control_lf_on+0xb2>
	if (isr_mode) {
    18d8:	b324      	cbz	r4, 1924 <z_nrf_clock_control_lf_on+0xf0>
	__asm__ volatile(
    18da:	f386 8811 	msr	BASEPRI, r6
    18de:	f3bf 8f6f 	isb	sy
}
    18e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    18e6:	b1c4      	cbz	r4, 191a <z_nrf_clock_control_lf_on+0xe6>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    18e8:	4630      	mov	r0, r6
    18ea:	f000 fce1 	bl	22b0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    18ee:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    18f2:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    18f6:	b2db      	uxtb	r3, r3
    18f8:	2b01      	cmp	r3, #1
    18fa:	d1df      	bne.n	18bc <z_nrf_clock_control_lf_on+0x88>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    18fc:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    18fe:	2900      	cmp	r1, #0
    1900:	d0dc      	beq.n	18bc <z_nrf_clock_control_lf_on+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1902:	2100      	movs	r1, #0
    1904:	6039      	str	r1, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1906:	6839      	ldr	r1, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    1908:	2102      	movs	r1, #2
    190a:	f8c2 1518 	str.w	r1, [r2, #1304]	; 0x518
    190e:	2220      	movs	r2, #32
    1910:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1914:	f8c9 3000 	str.w	r3, [r9]
}
    1918:	e7d0      	b.n	18bc <z_nrf_clock_control_lf_on+0x88>
	return z_impl_k_sleep(timeout);
    191a:	2100      	movs	r1, #0
    191c:	2021      	movs	r0, #33	; 0x21
    191e:	f003 fb15 	bl	4f4c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1922:	e7e4      	b.n	18ee <z_nrf_clock_control_lf_on+0xba>
    p_reg->INTENSET = mask;
    1924:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1928:	2202      	movs	r2, #2
    192a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    192e:	e7d8      	b.n	18e2 <z_nrf_clock_control_lf_on+0xae>
		__ASSERT_NO_MSG(false);
    1930:	490c      	ldr	r1, [pc, #48]	; (1964 <z_nrf_clock_control_lf_on+0x130>)
    1932:	480d      	ldr	r0, [pc, #52]	; (1968 <z_nrf_clock_control_lf_on+0x134>)
    1934:	f44f 720e 	mov.w	r2, #568	; 0x238
    1938:	f006 fcba 	bl	82b0 <printk>
}
    193c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    1940:	f44f 710e 	mov.w	r1, #568	; 0x238
    1944:	4807      	ldr	r0, [pc, #28]	; (1964 <z_nrf_clock_control_lf_on+0x130>)
    1946:	f006 bd7f 	b.w	8448 <assert_post_action>
    p_reg->INTENCLR = mask;
    194a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    194e:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
    1950:	4606      	mov	r6, r0
    1952:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    1956:	e7ac      	b.n	18b2 <z_nrf_clock_control_lf_on+0x7e>
    1958:	2000035c 	.word	0x2000035c
    195c:	20000298 	.word	0x20000298
    1960:	200002c8 	.word	0x200002c8
    1964:	00009246 	.word	0x00009246
    1968:	0000914e 	.word	0x0000914e
    196c:	2000173d 	.word	0x2000173d
    1970:	50005104 	.word	0x50005104
    1974:	e000e100 	.word	0xe000e100
    1978:	50005008 	.word	0x50005008

0000197c <sys_clock_isr>:
#include <drivers/timer/system_timer.h>

/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
    197c:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(false);
    197e:	4c06      	ldr	r4, [pc, #24]	; (1998 <sys_clock_isr+0x1c>)
    1980:	4806      	ldr	r0, [pc, #24]	; (199c <sys_clock_isr+0x20>)
    1982:	4621      	mov	r1, r4
    1984:	2217      	movs	r2, #23
    1986:	f006 fc93 	bl	82b0 <printk>
    198a:	4620      	mov	r0, r4
}
    198c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__ASSERT_NO_MSG(false);
    1990:	2117      	movs	r1, #23
    1992:	f006 bd59 	b.w	8448 <assert_post_action>
    1996:	bf00      	nop
    1998:	000092b2 	.word	0x000092b2
    199c:	0000914e 	.word	0x0000914e

000019a0 <sys_clock_timeout_handler>:

static void sys_clock_timeout_handler(int32_t chan,
				      uint32_t cc_value,
				      void *user_data)
{
	uint32_t dticks = counter_sub(cc_value, last_count) / CYC_PER_TICK;
    19a0:	4a04      	ldr	r2, [pc, #16]	; (19b4 <sys_clock_timeout_handler+0x14>)
    19a2:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
    19a4:	1ac8      	subs	r0, r1, r3
    19a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
    19aa:	4403      	add	r3, r0
    19ac:	6013      	str	r3, [r2, #0]
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    19ae:	f003 bd6b 	b.w	5488 <sys_clock_announce>
    19b2:	bf00      	nop
    19b4:	20000370 	.word	0x20000370

000019b8 <set_absolute_alarm>:
{
    19b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    19bc:	f44f 3780 	mov.w	r7, #65536	; 0x10000
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_rtc_event_clear(NRF_RTC_Type * p_reg, nrf_rtc_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    19c0:	f04f 0900 	mov.w	r9, #0
    19c4:	0086      	lsls	r6, r0, #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    19c6:	f100 0450 	add.w	r4, r0, #80	; 0x50
    19ca:	f106 2650 	add.w	r6, r6, #1342197760	; 0x50005000
    19ce:	00a4      	lsls	r4, r4, #2
    19d0:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
    19d4:	b2a4      	uxth	r4, r4
    19d6:	f104 2450 	add.w	r4, r4, #1342197760	; 0x50005000
    return p_reg->CC[ch];
    19da:	f8d6 3540 	ldr.w	r3, [r6, #1344]	; 0x540
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    19de:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1a4c <set_absolute_alarm+0x94>
	uint32_t cc_val = abs_val & COUNTER_MAX;
    19e2:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    19e6:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    19ea:	4087      	lsls	r7, r0
     return p_reg->COUNTER;
    19ec:	f8d8 a504 	ldr.w	sl, [r8, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    19f0:	eba3 030a 	sub.w	r3, r3, sl
    19f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    19f8:	f02a 427f 	bic.w	r2, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    19fc:	2b01      	cmp	r3, #1
    p_reg->CC[ch] = cc_val;
    19fe:	f8c6 2540 	str.w	r2, [r6, #1344]	; 0x540
    1a02:	d102      	bne.n	1a0a <set_absolute_alarm+0x52>
	z_impl_k_busy_wait(usec_to_wait);
    1a04:	2013      	movs	r0, #19
    1a06:	f007 f80e 	bl	8a26 <z_impl_k_busy_wait>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    1a0a:	f10a 0202 	add.w	r2, sl, #2
	return (a - b) & COUNTER_MAX;
    1a0e:	1aab      	subs	r3, r5, r2
    1a10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
			cc_val = now + 2;
    1a14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    1a18:	bf88      	it	hi
    1a1a:	4615      	movhi	r5, r2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1a1c:	f8c4 9000 	str.w	r9, [r4]
    1a20:	6823      	ldr	r3, [r4, #0]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    1a22:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    1a26:	f8c8 7344 	str.w	r7, [r8, #836]	; 0x344
    p_reg->CC[ch] = cc_val;
    1a2a:	f8c6 3540 	str.w	r3, [r6, #1344]	; 0x540
     return p_reg->COUNTER;
    1a2e:	f8d8 3504 	ldr.w	r3, [r8, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    1a32:	459a      	cmp	sl, r3
    1a34:	d006      	beq.n	1a44 <set_absolute_alarm+0x8c>
	return (a - b) & COUNTER_MAX;
    1a36:	1aeb      	subs	r3, r5, r3
    1a38:	3b02      	subs	r3, #2
    1a3a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    1a3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    1a42:	d801      	bhi.n	1a48 <set_absolute_alarm+0x90>
}
    1a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		prev_cc = cc_val;
    1a48:	462b      	mov	r3, r5
    1a4a:	e7cf      	b.n	19ec <set_absolute_alarm+0x34>
    1a4c:	50015000 	.word	0x50015000

00001a50 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    1a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(arg);

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    1a52:	2400      	movs	r4, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1a54:	4627      	mov	r7, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1a56:	4e0f      	ldr	r6, [pc, #60]	; (1a94 <rtc_nrf_isr+0x44>)
    1a58:	4b0f      	ldr	r3, [pc, #60]	; (1a98 <rtc_nrf_isr+0x48>)
    return p_reg->INTENSET & mask;
    1a5a:	4a10      	ldr	r2, [pc, #64]	; (1a9c <rtc_nrf_isr+0x4c>)
    1a5c:	4618      	mov	r0, r3
    1a5e:	681d      	ldr	r5, [r3, #0]
    1a60:	b104      	cbz	r4, 1a64 <rtc_nrf_isr+0x14>
				handler(chan, cc_val,
					cc_data[chan].user_context);
			}
		}
	}
}
    1a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a64:	f8d2 1304 	ldr.w	r1, [r2, #772]	; 0x304
		if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan)) &&
    1a68:	03c9      	lsls	r1, r1, #15
    1a6a:	d5fa      	bpl.n	1a62 <rtc_nrf_isr+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1a6c:	6831      	ldr	r1, [r6, #0]
    1a6e:	2900      	cmp	r1, #0
    1a70:	d0f7      	beq.n	1a62 <rtc_nrf_isr+0x12>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1a72:	6034      	str	r4, [r6, #0]
    1a74:	6831      	ldr	r1, [r6, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    1a76:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    1a7a:	f8c2 1348 	str.w	r1, [r2, #840]	; 0x348
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    1a7e:	2401      	movs	r4, #1
    return p_reg->CC[ch];
    1a80:	f8d2 1540 	ldr.w	r1, [r2, #1344]	; 0x540
			if (handler) {
    1a84:	b125      	cbz	r5, 1a90 <rtc_nrf_isr+0x40>
				handler(chan, cc_val,
    1a86:	2000      	movs	r0, #0
    1a88:	685a      	ldr	r2, [r3, #4]
    1a8a:	601f      	str	r7, [r3, #0]
    1a8c:	47a8      	blx	r5
    1a8e:	e7e3      	b.n	1a58 <rtc_nrf_isr+0x8>
    1a90:	6005      	str	r5, [r0, #0]
}
    1a92:	e7e6      	b.n	1a62 <rtc_nrf_isr+0x12>
    1a94:	50015140 	.word	0x50015140
    1a98:	20000364 	.word	0x20000364
    1a9c:	50015000 	.word	0x50015000

00001aa0 <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    1aa0:	b538      	push	{r3, r4, r5, lr}
    p_reg->PRESCALER = val;
    1aa2:	2400      	movs	r4, #0
    p_reg->INTENSET = mask;
    1aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1aa8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->PRESCALER = val;
    1aac:	4d0d      	ldr	r5, [pc, #52]	; (1ae4 <sys_clock_driver_init+0x44>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
	}

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    1aae:	2101      	movs	r1, #1
    1ab0:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->INTENSET = mask;
    1ab4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    1ab8:	4b0b      	ldr	r3, [pc, #44]	; (1ae8 <sys_clock_driver_init+0x48>)
    1aba:	2015      	movs	r0, #21
    1abc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1ac0:	4622      	mov	r2, r4
    1ac2:	f000 fb8b 	bl	21dc <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    1ac6:	2015      	movs	r0, #21
    1ac8:	f000 fb6a 	bl	21a0 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    1acc:	2301      	movs	r3, #1
    1ace:	4a07      	ldr	r2, [pc, #28]	; (1aec <sys_clock_driver_init+0x4c>)
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		compare_set(0, counter() + CYC_PER_TICK,
			    sys_clock_timeout_handler, NULL);
	}

	z_nrf_clock_control_lf_on(mode);
    1ad0:	2002      	movs	r0, #2
    1ad2:	6013      	str	r3, [r2, #0]
	int_mask = BIT_MASK(CHAN_COUNT);
    1ad4:	4a06      	ldr	r2, [pc, #24]	; (1af0 <sys_clock_driver_init+0x50>)
    1ad6:	602b      	str	r3, [r5, #0]
    1ad8:	6013      	str	r3, [r2, #0]
	z_nrf_clock_control_lf_on(mode);
    1ada:	f7ff feab 	bl	1834 <z_nrf_clock_control_lf_on>

	return 0;
}
    1ade:	4620      	mov	r0, r4
    1ae0:	bd38      	pop	{r3, r4, r5, pc}
    1ae2:	bf00      	nop
    1ae4:	50015000 	.word	0x50015000
    1ae8:	e000e100 	.word	0xe000e100
    1aec:	50015008 	.word	0x50015008
    1af0:	2000036c 	.word	0x2000036c

00001af4 <sys_clock_set_timeout>:

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    1af4:	4b13      	ldr	r3, [pc, #76]	; (1b44 <sys_clock_set_timeout+0x50>)
    1af6:	f1b0 3fff 	cmp.w	r0, #4294967295
    1afa:	bf08      	it	eq
    1afc:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    1afe:	3801      	subs	r0, #1
    1b00:	2800      	cmp	r0, #0
    1b02:	dd1c      	ble.n	1b3e <sys_clock_set_timeout+0x4a>
    1b04:	4298      	cmp	r0, r3
    1b06:	bfa8      	it	ge
    1b08:	4618      	movge	r0, r3
     return p_reg->COUNTER;
    1b0a:	4b0f      	ldr	r3, [pc, #60]	; (1b48 <sys_clock_set_timeout+0x54>)
    1b0c:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504

	uint32_t unannounced = counter_sub(counter(), last_count);
    1b10:	4b0e      	ldr	r3, [pc, #56]	; (1b4c <sys_clock_set_timeout+0x58>)
    1b12:	6819      	ldr	r1, [r3, #0]
	return (a - b) & COUNTER_MAX;
    1b14:	1a52      	subs	r2, r2, r1
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
		ticks = 0;
    1b16:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
    1b1a:	bf18      	it	ne
    1b1c:	2000      	movne	r0, #0
	return (a - b) & COUNTER_MAX;
    1b1e:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    1b22:	3301      	adds	r3, #1
	cc_data[chan].callback = handler;
    1b24:	4a0a      	ldr	r2, [pc, #40]	; (1b50 <sys_clock_set_timeout+0x5c>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    1b26:	4403      	add	r3, r0
	cc_data[chan].callback = handler;
    1b28:	480a      	ldr	r0, [pc, #40]	; (1b54 <sys_clock_set_timeout+0x60>)
    1b2a:	6010      	str	r0, [r2, #0]
	cc_data[chan].user_context = user_data;
    1b2c:	2000      	movs	r0, #0
    1b2e:	6050      	str	r0, [r2, #4]
	set_absolute_alarm(chan, cc_value);
    1b30:	4a04      	ldr	r2, [pc, #16]	; (1b44 <sys_clock_set_timeout+0x50>)
    1b32:	4293      	cmp	r3, r2
    1b34:	bf94      	ite	ls
    1b36:	18c9      	addls	r1, r1, r3
    1b38:	1889      	addhi	r1, r1, r2
    1b3a:	f7ff bf3d 	b.w	19b8 <set_absolute_alarm>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    1b3e:	2000      	movs	r0, #0
    1b40:	e7e3      	b.n	1b0a <sys_clock_set_timeout+0x16>
    1b42:	bf00      	nop
    1b44:	007fffff 	.word	0x007fffff
    1b48:	50015000 	.word	0x50015000
    1b4c:	20000370 	.word	0x20000370
    1b50:	20000364 	.word	0x20000364
    1b54:	000019a1 	.word	0x000019a1

00001b58 <sys_clock_elapsed>:
    1b58:	4b04      	ldr	r3, [pc, #16]	; (1b6c <sys_clock_elapsed+0x14>)
    1b5a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
{
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return counter_sub(counter(), last_count) / CYC_PER_TICK;
    1b5e:	4b04      	ldr	r3, [pc, #16]	; (1b70 <sys_clock_elapsed+0x18>)
	return (a - b) & COUNTER_MAX;
    1b60:	681b      	ldr	r3, [r3, #0]
    1b62:	1ac0      	subs	r0, r0, r3
}
    1b64:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    1b68:	4770      	bx	lr
    1b6a:	bf00      	nop
    1b6c:	50015000 	.word	0x50015000
    1b70:	20000370 	.word	0x20000370

00001b74 <__NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
    1b74:	2800      	cmp	r0, #0
    1b76:	db0d      	blt.n	1b94 <__NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1b78:	2201      	movs	r2, #1
    1b7a:	0943      	lsrs	r3, r0, #5
    1b7c:	f000 001f 	and.w	r0, r0, #31
    1b80:	fa02 f000 	lsl.w	r0, r2, r0
    1b84:	4a04      	ldr	r2, [pc, #16]	; (1b98 <__NVIC_DisableIRQ+0x24>)
    1b86:	3320      	adds	r3, #32
    1b88:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    1b8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b90:	f3bf 8f6f 	isb	sy
}
    1b94:	4770      	bx	lr
    1b96:	bf00      	nop
    1b98:	e000e100 	.word	0xe000e100

00001b9c <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, uint32_t perm)
{
    1b9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    1b9e:	2800      	cmp	r0, #0
{
    1ba0:	461c      	mov	r4, r3
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    1ba2:	bf14      	ite	ne
    1ba4:	f44f 5300 	movne.w	r3, #8192	; 0x2000
    1ba8:	f44f 4380 	moveq.w	r3, #16384	; 0x4000

	__ASSERT_NO_MSG(end >= start);
	if (end <= start) {
    1bac:	428a      	cmp	r2, r1
{
    1bae:	4615      	mov	r5, r2
	if (end <= start) {
    1bb0:	d83f      	bhi.n	1c32 <config_regions+0x96>
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
	PRINT("\n");
}
    1bb2:	b003      	add	sp, #12
    1bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bb6:	463a      	mov	r2, r7
		if (ram) {
    1bb8:	2800      	cmp	r0, #0
    1bba:	d037      	beq.n	1c2c <config_regions+0x90>
			NRF_SPU->RAMREGION[i].PERM = perm;
    1bbc:	f502 77e0 	add.w	r7, r2, #448	; 0x1c0
			NRF_SPU->FLASHREGION[i].PERM = perm;
    1bc0:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
    1bc4:	1c57      	adds	r7, r2, #1
    1bc6:	42bd      	cmp	r5, r7
    1bc8:	d1f5      	bne.n	1bb6 <config_regions+0x1a>
	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
    1bca:	435d      	muls	r5, r3
    1bcc:	481a      	ldr	r0, [pc, #104]	; (1c38 <config_regions+0x9c>)
    1bce:	434b      	muls	r3, r1
    1bd0:	9500      	str	r5, [sp, #0]
    1bd2:	f006 fb6d 	bl	82b0 <printk>
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
    1bd6:	4b19      	ldr	r3, [pc, #100]	; (1c3c <config_regions+0xa0>)
    1bd8:	f014 0f10 	tst.w	r4, #16
    1bdc:	4918      	ldr	r1, [pc, #96]	; (1c40 <config_regions+0xa4>)
    1bde:	4819      	ldr	r0, [pc, #100]	; (1c44 <config_regions+0xa8>)
    1be0:	bf08      	it	eq
    1be2:	4619      	moveq	r1, r3
    1be4:	f006 fb64 	bl	82b0 <printk>
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
    1be8:	f014 0f04 	tst.w	r4, #4
    1bec:	bf14      	ite	ne
    1bee:	2172      	movne	r1, #114	; 0x72
    1bf0:	212d      	moveq	r1, #45	; 0x2d
    1bf2:	4815      	ldr	r0, [pc, #84]	; (1c48 <config_regions+0xac>)
    1bf4:	f006 fb5c 	bl	82b0 <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
    1bf8:	f014 0f02 	tst.w	r4, #2
    1bfc:	bf14      	ite	ne
    1bfe:	2177      	movne	r1, #119	; 0x77
    1c00:	212d      	moveq	r1, #45	; 0x2d
    1c02:	4811      	ldr	r0, [pc, #68]	; (1c48 <config_regions+0xac>)
    1c04:	f006 fb54 	bl	82b0 <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
    1c08:	f014 0f01 	tst.w	r4, #1
    1c0c:	bf0c      	ite	eq
    1c0e:	212d      	moveq	r1, #45	; 0x2d
    1c10:	2178      	movne	r1, #120	; 0x78
    1c12:	480d      	ldr	r0, [pc, #52]	; (1c48 <config_regions+0xac>)
    1c14:	f006 fb4c 	bl	82b0 <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
    1c18:	216c      	movs	r1, #108	; 0x6c
    1c1a:	480b      	ldr	r0, [pc, #44]	; (1c48 <config_regions+0xac>)
    1c1c:	f006 fb48 	bl	82b0 <printk>
	PRINT("\n");
    1c20:	480a      	ldr	r0, [pc, #40]	; (1c4c <config_regions+0xb0>)
}
    1c22:	b003      	add	sp, #12
    1c24:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
    1c28:	f006 bb42 	b.w	82b0 <printk>
			NRF_SPU->FLASHREGION[i].PERM = perm;
    1c2c:	f502 77c0 	add.w	r7, r2, #384	; 0x180
    1c30:	e7c6      	b.n	1bc0 <config_regions+0x24>
    1c32:	460a      	mov	r2, r1
    1c34:	4e06      	ldr	r6, [pc, #24]	; (1c50 <config_regions+0xb4>)
    1c36:	e7bf      	b.n	1bb8 <config_regions+0x1c>
    1c38:	00009303 	.word	0x00009303
    1c3c:	000092f7 	.word	0x000092f7
    1c40:	000092ee 	.word	0x000092ee
    1c44:	000094d5 	.word	0x000094d5
    1c48:	0000931d 	.word	0x0000931d
    1c4c:	00009f36 	.word	0x00009f36
    1c50:	50003000 	.word	0x50003000

00001c54 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
    1c54:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	uint32_t *vtor_ns = (uint32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    1c56:	f44f 3480 	mov.w	r4, #65536	; 0x10000
{
    1c5a:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    1c5c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    1c60:	4825      	ldr	r0, [pc, #148]	; (1cf8 <spm_jump+0xa4>)
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    1c62:	4d26      	ldr	r5, [pc, #152]	; (1cfc <spm_jump+0xa8>)
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    1c64:	f006 fb24 	bl	82b0 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    1c68:	6821      	ldr	r1, [r4, #0]
    1c6a:	4825      	ldr	r0, [pc, #148]	; (1d00 <spm_jump+0xac>)
    1c6c:	f006 fb20 	bl	82b0 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    1c70:	6829      	ldr	r1, [r5, #0]
    1c72:	4824      	ldr	r0, [pc, #144]	; (1d04 <spm_jump+0xb0>)
    1c74:	f006 fb1c 	bl	82b0 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    1c78:	2210      	movs	r2, #16
    1c7a:	2100      	movs	r1, #0
    1c7c:	4668      	mov	r0, sp
    1c7e:	f006 fd36 	bl	86ee <memset>
		.vtor_ns = (uint32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
    1c82:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
    1c84:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    1c86:	9300      	str	r3, [sp, #0]
    1c88:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
    1c8a:	f000 fe99 	bl	29c0 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
    1c8e:	2001      	movs	r0, #1
    1c90:	f000 fec6 	bl	2a20 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
    1c94:	2000      	movs	r0, #0
    1c96:	f000 feaf 	bl	29f8 <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
    1c9a:	2000      	movs	r0, #0
    1c9c:	f000 fed4 	bl	2a48 <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
    1ca0:	2101      	movs	r1, #1
    1ca2:	2000      	movs	r0, #0
    1ca4:	f000 feee 	bl	2a84 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
    1ca8:	f000 fee2 	bl	2a70 <tz_nonsecure_fpu_access_enable>
	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    1cac:	4816      	ldr	r0, [pc, #88]	; (1d08 <spm_jump+0xb4>)
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    1cae:	682c      	ldr	r4, [r5, #0]
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    1cb0:	f006 fafe 	bl	82b0 <printk>
	NVIC_DisableIRQ(id);
    1cb4:	2008      	movs	r0, #8
    1cb6:	f7ff ff5d 	bl	1b74 <__NVIC_DisableIRQ>
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1cba:	4a14      	ldr	r2, [pc, #80]	; (1d0c <spm_jump+0xb8>)
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    1cbc:	f024 0401 	bic.w	r4, r4, #1
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1cc0:	f8d2 3820 	ldr.w	r3, [r2, #2080]	; 0x820
	return present && (usel || split);
    1cc4:	2b00      	cmp	r3, #0
    1cc6:	da07      	bge.n	1cd8 <spm_jump+0x84>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    1cc8:	f003 0303 	and.w	r3, r3, #3
	return present && (usel || split);
    1ccc:	3b02      	subs	r3, #2
    1cce:	2b01      	cmp	r3, #1
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    1cd0:	bf9c      	itt	ls
    1cd2:	4b0f      	ldrls	r3, [pc, #60]	; (1d10 <spm_jump+0xbc>)
    1cd4:	f8c2 3820 	strls.w	r3, [r2, #2080]	; 0x820
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    1cd8:	2101      	movs	r1, #1
    1cda:	2008      	movs	r0, #8
    1cdc:	f006 fc4d 	bl	857a <irq_target_state_set>
  __ASM volatile ("dsb 0xF":::"memory");
    1ce0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1ce4:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
    1ce8:	0864      	lsrs	r4, r4, #1
    1cea:	0064      	lsls	r4, r4, #1
    1cec:	4620      	mov	r0, r4
    1cee:	4621      	mov	r1, r4
    1cf0:	4622      	mov	r2, r4
    1cf2:	4623      	mov	r3, r4
    1cf4:	f7fe fc20 	bl	538 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
    1cf8:	00009320 	.word	0x00009320
    1cfc:	00010004 	.word	0x00010004
    1d00:	00009337 	.word	0x00009337
    1d04:	0000934c 	.word	0x0000934c
    1d08:	0000936a 	.word	0x0000936a
    1d0c:	50003000 	.word	0x50003000
    1d10:	80000100 	.word	0x80000100

00001d14 <spm_config>:
		      (uint32_t)reset_ns);
	}
}

void spm_config(void)
{
    1d14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
    1d18:	485f      	ldr	r0, [pc, #380]	; (1e98 <spm_config+0x184>)
    1d1a:	f006 fac9 	bl	82b0 <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
    1d1e:	2100      	movs	r1, #0
    1d20:	f240 1317 	movw	r3, #279	; 0x117
    1d24:	4608      	mov	r0, r1
    1d26:	2204      	movs	r2, #4
    1d28:	f7ff ff38 	bl	1b9c <config_regions>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    1d2c:	4d5b      	ldr	r5, [pc, #364]	; (1e9c <spm_config+0x188>)
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
    1d2e:	f240 1307 	movw	r3, #263	; 0x107
    1d32:	2240      	movs	r2, #64	; 0x40
    1d34:	2104      	movs	r1, #4
    1d36:	2000      	movs	r0, #0
    1d38:	f7ff ff30 	bl	1b9c <config_regions>
	PRINT("\n");
    1d3c:	4858      	ldr	r0, [pc, #352]	; (1ea0 <spm_config+0x18c>)
    1d3e:	f006 fab7 	bl	82b0 <printk>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    1d42:	f3c5 040d 	ubfx	r4, r5, #0, #14
	__ASSERT((uint32_t)__sg_size <= nsc_size,
    1d46:	4b57      	ldr	r3, [pc, #348]	; (1ea4 <spm_config+0x190>)
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    1d48:	f5c4 4480 	rsb	r4, r4, #16384	; 0x4000
	__ASSERT((uint32_t)__sg_size <= nsc_size,
    1d4c:	429c      	cmp	r4, r3
    1d4e:	d208      	bcs.n	1d62 <spm_config+0x4e>
    1d50:	4955      	ldr	r1, [pc, #340]	; (1ea8 <spm_config+0x194>)
    1d52:	4856      	ldr	r0, [pc, #344]	; (1eac <spm_config+0x198>)
    1d54:	2282      	movs	r2, #130	; 0x82
    1d56:	f006 faab 	bl	82b0 <printk>
    1d5a:	2182      	movs	r1, #130	; 0x82
    1d5c:	4852      	ldr	r0, [pc, #328]	; (1ea8 <spm_config+0x194>)
    1d5e:	f006 fb73 	bl	8448 <assert_post_action>
                                            uint8_t            flash_nsc_id,
                                            nrf_spu_nsc_size_t flash_nsc_size,
                                            uint8_t            region_number,
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    1d62:	4e53      	ldr	r6, [pc, #332]	; (1eb0 <spm_config+0x19c>)
	nrf_spu_flashnsc_set(NRF_SPU, 0, FLASH_NSC_SIZE_REG(nsc_size),
    1d64:	f3c4 1443 	ubfx	r4, r4, #5, #4
    1d68:	f8d6 2500 	ldr.w	r2, [r6, #1280]	; 0x500
    1d6c:	f3c5 3585 	ubfx	r5, r5, #14, #6
    1d70:	05d2      	lsls	r2, r2, #23
    1d72:	d50a      	bpl.n	1d8a <spm_config+0x76>
    1d74:	494f      	ldr	r1, [pc, #316]	; (1eb4 <spm_config+0x1a0>)
    1d76:	484d      	ldr	r0, [pc, #308]	; (1eac <spm_config+0x198>)
    1d78:	f44f 72bd 	mov.w	r2, #378	; 0x17a
    1d7c:	f006 fa98 	bl	82b0 <printk>
    1d80:	f44f 71bd 	mov.w	r1, #378	; 0x17a
    1d84:	484b      	ldr	r0, [pc, #300]	; (1eb4 <spm_config+0x1a0>)
    1d86:	f006 fb5f 	bl	8448 <assert_post_action>
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));
    1d8a:	f8d6 3504 	ldr.w	r3, [r6, #1284]	; 0x504
    1d8e:	05db      	lsls	r3, r3, #23
    1d90:	d50a      	bpl.n	1da8 <spm_config+0x94>
    1d92:	4948      	ldr	r1, [pc, #288]	; (1eb4 <spm_config+0x1a0>)
    1d94:	4845      	ldr	r0, [pc, #276]	; (1eac <spm_config+0x198>)
    1d96:	f240 127b 	movw	r2, #379	; 0x17b
    1d9a:	f006 fa89 	bl	82b0 <printk>
    1d9e:	f240 117b 	movw	r1, #379	; 0x17b
    1da2:	4844      	ldr	r0, [pc, #272]	; (1eb4 <spm_config+0x1a0>)
    1da4:	f006 fb50 	bl	8448 <assert_post_action>

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    1da8:	4b41      	ldr	r3, [pc, #260]	; (1eb0 <spm_config+0x19c>)
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
    1daa:	4843      	ldr	r0, [pc, #268]	; (1eb8 <spm_config+0x1a4>)
    1dac:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    1db0:	f8c3 4504 	str.w	r4, [r3, #1284]	; 0x504
    1db4:	f8d3 1500 	ldr.w	r1, [r3, #1280]	; 0x500
    1db8:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
    1dbc:	0152      	lsls	r2, r2, #5
    1dbe:	f006 fa77 	bl	82b0 <printk>
	PRINT("\n");
    1dc2:	4837      	ldr	r0, [pc, #220]	; (1ea0 <spm_config+0x18c>)
    1dc4:	f006 fa74 	bl	82b0 <printk>
	int err = spm_secure_services_init();
    1dc8:	f000 f88c 	bl	1ee4 <spm_secure_services_init>
	if (err != 0) {
    1dcc:	4601      	mov	r1, r0
    1dce:	b110      	cbz	r0, 1dd6 <spm_config+0xc2>
		PRINT("Could not initialize secure services (err %d).\n", err);
    1dd0:	483a      	ldr	r0, [pc, #232]	; (1ebc <spm_config+0x1a8>)
    1dd2:	f006 fa6d 	bl	82b0 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    1dd6:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
    1dd8:	4839      	ldr	r0, [pc, #228]	; (1ec0 <spm_config+0x1ac>)
    1dda:	f006 fa69 	bl	82b0 <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
    1dde:	f240 1317 	movw	r3, #279	; 0x117
    1de2:	2204      	movs	r2, #4
    1de4:	2100      	movs	r1, #0
    1de6:	2001      	movs	r0, #1
    1de8:	f7ff fed8 	bl	1b9c <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
    1dec:	4d30      	ldr	r5, [pc, #192]	; (1eb0 <spm_config+0x19c>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
    1dee:	f240 1307 	movw	r3, #263	; 0x107
    1df2:	2240      	movs	r2, #64	; 0x40
    1df4:	2104      	movs	r1, #4
    1df6:	2001      	movs	r0, #1
    1df8:	f7ff fed0 	bl	1b9c <config_regions>
	PRINT("\n");
    1dfc:	4828      	ldr	r0, [pc, #160]	; (1ea0 <spm_config+0x18c>)
    1dfe:	f006 fa57 	bl	82b0 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    1e02:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    1e06:	482f      	ldr	r0, [pc, #188]	; (1ec4 <spm_config+0x1b0>)
    1e08:	f006 fa52 	bl	82b0 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
    1e0c:	4e2e      	ldr	r6, [pc, #184]	; (1ec8 <spm_config+0x1b4>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
    1e0e:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
    1e12:	4f2e      	ldr	r7, [pc, #184]	; (1ecc <spm_config+0x1b8>)
		NRF_SPU->GPIOPORT[1].PERM = 0;
    1e14:	f8c5 44c8 	str.w	r4, [r5, #1224]	; 0x4c8
		PRINT("%02u %-21s%s", i, periph[i].name,
    1e18:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1ee0 <spm_config+0x1cc>
    1e1c:	4d2c      	ldr	r5, [pc, #176]	; (1ed0 <spm_config+0x1bc>)
    1e1e:	f895 9005 	ldrb.w	r9, [r5, #5]
    1e22:	4621      	mov	r1, r4
    1e24:	f1b9 0f00 	cmp.w	r9, #0
    1e28:	bf14      	ite	ne
    1e2a:	4633      	movne	r3, r6
    1e2c:	463b      	moveq	r3, r7
    1e2e:	4640      	mov	r0, r8
    1e30:	682a      	ldr	r2, [r5, #0]
    1e32:	f006 fa3d 	bl	82b0 <printk>
		if (!periph[i].nonsecure) {
    1e36:	f1b9 0f00 	cmp.w	r9, #0
    1e3a:	d10c      	bne.n	1e56 <spm_config+0x142>
			PRINT("\tSKIP\n");
    1e3c:	4825      	ldr	r0, [pc, #148]	; (1ed4 <spm_config+0x1c0>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    1e3e:	3401      	adds	r4, #1
			PRINT("\tOK\n");
    1e40:	f006 fa36 	bl	82b0 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    1e44:	2c2d      	cmp	r4, #45	; 0x2d
    1e46:	f105 0508 	add.w	r5, r5, #8
    1e4a:	d1e8      	bne.n	1e1e <spm_config+0x10a>
	PRINT("\n");
    1e4c:	4814      	ldr	r0, [pc, #80]	; (1ea0 <spm_config+0x18c>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
    1e4e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
    1e52:	f006 ba2d 	b.w	82b0 <printk>
		err = spm_config_peripheral(periph[i].id, false);
    1e56:	f895 9004 	ldrb.w	r9, [r5, #4]
	NVIC_DisableIRQ(id);
    1e5a:	f995 0004 	ldrsb.w	r0, [r5, #4]
    1e5e:	f7ff fe89 	bl	1b74 <__NVIC_DisableIRQ>
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1e62:	ea4f 0389 	mov.w	r3, r9, lsl #2
    1e66:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    1e6a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    1e6e:	f1b9 0f2f 	cmp.w	r9, #47	; 0x2f
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    1e72:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    1e76:	d006      	beq.n	1e86 <spm_config+0x172>
	return present && (usel || split);
    1e78:	2a00      	cmp	r2, #0
    1e7a:	da07      	bge.n	1e8c <spm_config+0x178>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    1e7c:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
    1e80:	3a02      	subs	r2, #2
    1e82:	2a01      	cmp	r2, #1
    1e84:	d802      	bhi.n	1e8c <spm_config+0x178>
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    1e86:	4a14      	ldr	r2, [pc, #80]	; (1ed8 <spm_config+0x1c4>)
    1e88:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    1e8c:	2101      	movs	r1, #1
    1e8e:	4648      	mov	r0, r9
    1e90:	f006 fb73 	bl	857a <irq_target_state_set>
			PRINT("\tOK\n");
    1e94:	4811      	ldr	r0, [pc, #68]	; (1edc <spm_config+0x1c8>)
    1e96:	e7d2      	b.n	1e3e <spm_config+0x12a>
    1e98:	000093a0 	.word	0x000093a0
    1e9c:	0000bfe0 	.word	0x0000bfe0
    1ea0:	00009f36 	.word	0x00009f36
    1ea4:	00000020 	.word	0x00000020
    1ea8:	000093c4 	.word	0x000093c4
    1eac:	0000914e 	.word	0x0000914e
    1eb0:	50003000 	.word	0x50003000
    1eb4:	000093e5 	.word	0x000093e5
    1eb8:	00009417 	.word	0x00009417
    1ebc:	0000945d 	.word	0x0000945d
    1ec0:	0000948d 	.word	0x0000948d
    1ec4:	000094af 	.word	0x000094af
    1ec8:	00009395 	.word	0x00009395
    1ecc:	000092fb 	.word	0x000092fb
    1ed0:	00008d88 	.word	0x00008d88
    1ed4:	000094d8 	.word	0x000094d8
    1ed8:	80000100 	.word	0x80000100
    1edc:	000094df 	.word	0x000094df
    1ee0:	000094cb 	.word	0x000094cb

00001ee4 <spm_secure_services_init>:
int spm_secure_services_init(void)
{
	int err = 0;

#ifdef CONFIG_SPM_SERVICE_RNG
	err = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    1ee4:	2200      	movs	r2, #0
    1ee6:	4802      	ldr	r0, [pc, #8]	; (1ef0 <spm_secure_services_init+0xc>)
    1ee8:	4611      	mov	r1, r2
    1eea:	f003 bc27 	b.w	573c <nrf_cc3xx_platform_ctr_drbg_init>
    1eee:	bf00      	nop
    1ef0:	20000374 	.word	0x20000374

00001ef4 <__acle_se_spm_request_random_number_nse>:


#ifdef CONFIG_SPM_SERVICE_RNG
__TZ_NONSECURE_ENTRY_FUNC
int spm_request_random_number_nse(uint8_t *output, size_t len, size_t *olen)
{
    1ef4:	b570      	push	{r4, r5, r6, lr}
    1ef6:	4606      	mov	r6, r0
    1ef8:	460d      	mov	r5, r1
    1efa:	4614      	mov	r4, r2
	return arm_cmse_addr_is_secure(ptr) == 1;
    1efc:	f006 fb84 	bl	8608 <arm_cmse_addr_is_secure>
	int err = -EINVAL;

	if (ptr_in_secure_area((intptr_t)output) ||
    1f00:	2801      	cmp	r0, #1
    1f02:	d00d      	beq.n	1f20 <__acle_se_spm_request_random_number_nse+0x2c>
	return arm_cmse_addr_is_secure(ptr) == 1;
    1f04:	4620      	mov	r0, r4
    1f06:	f006 fb7f 	bl	8608 <arm_cmse_addr_is_secure>
	if (ptr_in_secure_area((intptr_t)output) ||
    1f0a:	2801      	cmp	r0, #1
    1f0c:	d008      	beq.n	1f20 <__acle_se_spm_request_random_number_nse+0x2c>
	    ptr_in_secure_area((intptr_t)olen)) {
		return -EINVAL;
	}

	err = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx, output, len, olen);
    1f0e:	4623      	mov	r3, r4
    1f10:	462a      	mov	r2, r5
    1f12:	4631      	mov	r1, r6
    1f14:	4808      	ldr	r0, [pc, #32]	; (1f38 <__acle_se_spm_request_random_number_nse+0x44>)
    1f16:	f003 fc45 	bl	57a4 <nrf_cc3xx_platform_ctr_drbg_get>
	if (*olen != len) {
    1f1a:	6823      	ldr	r3, [r4, #0]
    1f1c:	42ab      	cmp	r3, r5
    1f1e:	d001      	beq.n	1f24 <__acle_se_spm_request_random_number_nse+0x30>
		return -EINVAL;
    1f20:	f06f 0015 	mvn.w	r0, #21
	}

	return err;
}
    1f24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    1f28:	4671      	mov	r1, lr
    1f2a:	4672      	mov	r2, lr
    1f2c:	4673      	mov	r3, lr
    1f2e:	46f4      	mov	ip, lr
    1f30:	f38e 8c00 	msr	CPSR_fs, lr
    1f34:	4774      	bxns	lr
    1f36:	bf00      	nop
    1f38:	20000374 	.word	0x20000374

00001f3c <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1f3c:	4801      	ldr	r0, [pc, #4]	; (1f44 <nrf_cc3xx_platform_abort_init+0x8>)
    1f3e:	f003 bbf5 	b.w	572c <nrf_cc3xx_platform_set_abort>
    1f42:	bf00      	nop
    1f44:	00008ef0 	.word	0x00008ef0

00001f48 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1f48:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1f4a:	b308      	cbz	r0, 1f90 <mutex_unlock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1f4c:	6843      	ldr	r3, [r0, #4]
    1f4e:	2b04      	cmp	r3, #4
    1f50:	d007      	beq.n	1f62 <mutex_unlock_platform+0x1a>
    1f52:	2b08      	cmp	r3, #8
    1f54:	d013      	beq.n	1f7e <mutex_unlock_platform+0x36>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1f56:	b1f3      	cbz	r3, 1f96 <mutex_unlock_platform+0x4e>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    1f58:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    1f5a:	f002 f823 	bl	3fa4 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1f5e:	2000      	movs	r0, #0
    1f60:	e00c      	b.n	1f7c <mutex_unlock_platform+0x34>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1f62:	2200      	movs	r2, #0
    1f64:	6803      	ldr	r3, [r0, #0]
    1f66:	e8d3 1fef 	ldaex	r1, [r3]
    1f6a:	2901      	cmp	r1, #1
    1f6c:	d103      	bne.n	1f76 <mutex_unlock_platform+0x2e>
    1f6e:	e8c3 2fe0 	stlex	r0, r2, [r3]
    1f72:	2800      	cmp	r0, #0
    1f74:	d1f7      	bne.n	1f66 <mutex_unlock_platform+0x1e>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1f76:	4809      	ldr	r0, [pc, #36]	; (1f9c <mutex_unlock_platform+0x54>)
    1f78:	bf08      	it	eq
    1f7a:	4610      	moveq	r0, r2
    }
}
    1f7c:	bd08      	pop	{r3, pc}
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    1f7e:	6803      	ldr	r3, [r0, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    1f80:	2000      	movs	r0, #0
    1f82:	781b      	ldrb	r3, [r3, #0]
    1f84:	4a06      	ldr	r2, [pc, #24]	; (1fa0 <mutex_unlock_platform+0x58>)
    1f86:	f503 7380 	add.w	r3, r3, #256	; 0x100
    1f8a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1f8e:	e7f5      	b.n	1f7c <mutex_unlock_platform+0x34>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1f90:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1f94:	e7f2      	b.n	1f7c <mutex_unlock_platform+0x34>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1f96:	4803      	ldr	r0, [pc, #12]	; (1fa4 <mutex_unlock_platform+0x5c>)
    1f98:	e7f0      	b.n	1f7c <mutex_unlock_platform+0x34>
    1f9a:	bf00      	nop
    1f9c:	ffff8fe9 	.word	0xffff8fe9
    1fa0:	50030000 	.word	0x50030000
    1fa4:	ffff8fea 	.word	0xffff8fea

00001fa8 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1fa8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1faa:	4604      	mov	r4, r0
    1fac:	b918      	cbnz	r0, 1fb6 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1fae:	4b0d      	ldr	r3, [pc, #52]	; (1fe4 <mutex_free_platform+0x3c>)
    1fb0:	480d      	ldr	r0, [pc, #52]	; (1fe8 <mutex_free_platform+0x40>)
    1fb2:	685b      	ldr	r3, [r3, #4]
    1fb4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1fb6:	6861      	ldr	r1, [r4, #4]
    1fb8:	2908      	cmp	r1, #8
    1fba:	d00d      	beq.n	1fd8 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1fbc:	f031 0304 	bics.w	r3, r1, #4
    1fc0:	d00a      	beq.n	1fd8 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1fc2:	f011 0102 	ands.w	r1, r1, #2
    1fc6:	d008      	beq.n	1fda <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1fc8:	4621      	mov	r1, r4
    1fca:	4808      	ldr	r0, [pc, #32]	; (1fec <mutex_free_platform+0x44>)
    1fcc:	f001 fdb8 	bl	3b40 <k_mem_slab_free>
        mutex->mutex = NULL;
    1fd0:	2300      	movs	r3, #0
    1fd2:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1fd4:	2300      	movs	r3, #0
    1fd6:	6063      	str	r3, [r4, #4]
}
    1fd8:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1fda:	2214      	movs	r2, #20
    1fdc:	6820      	ldr	r0, [r4, #0]
    1fde:	f006 fb86 	bl	86ee <memset>
    1fe2:	e7f7      	b.n	1fd4 <mutex_free_platform+0x2c>
    1fe4:	2000004c 	.word	0x2000004c
    1fe8:	00009699 	.word	0x00009699
    1fec:	20000530 	.word	0x20000530

00001ff0 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1ff0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1ff2:	4604      	mov	r4, r0
    1ff4:	b918      	cbnz	r0, 1ffe <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1ff6:	4b16      	ldr	r3, [pc, #88]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    1ff8:	4816      	ldr	r0, [pc, #88]	; (2054 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54>)
    1ffa:	685b      	ldr	r3, [r3, #4]
    1ffc:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1ffe:	6863      	ldr	r3, [r4, #4]
    2000:	2b04      	cmp	r3, #4
    2002:	d023      	beq.n	204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>
    2004:	2b08      	cmp	r3, #8
    2006:	d021      	beq.n	204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    2008:	b9cb      	cbnz	r3, 203e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3e>
    200a:	6823      	ldr	r3, [r4, #0]
    200c:	b9bb      	cbnz	r3, 203e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    200e:	f04f 32ff 	mov.w	r2, #4294967295
    2012:	f04f 33ff 	mov.w	r3, #4294967295
    2016:	4621      	mov	r1, r4
    2018:	480f      	ldr	r0, [pc, #60]	; (2058 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58>)
    201a:	f001 fd37 	bl	3a8c <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    201e:	b908      	cbnz	r0, 2024 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24>
    2020:	6823      	ldr	r3, [r4, #0]
    2022:	b91b      	cbnz	r3, 202c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c>
            platform_abort_apis.abort_fn(
    2024:	4b0a      	ldr	r3, [pc, #40]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    2026:	480d      	ldr	r0, [pc, #52]	; (205c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5c>)
    2028:	685b      	ldr	r3, [r3, #4]
    202a:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    202c:	2214      	movs	r2, #20
    202e:	2100      	movs	r1, #0
    2030:	6820      	ldr	r0, [r4, #0]
    2032:	f006 fb5c 	bl	86ee <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    2036:	6863      	ldr	r3, [r4, #4]
    2038:	f043 0302 	orr.w	r3, r3, #2
    203c:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    203e:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    2040:	f006 fcc6 	bl	89d0 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    2044:	6863      	ldr	r3, [r4, #4]
    2046:	f043 0301 	orr.w	r3, r3, #1
    204a:	6063      	str	r3, [r4, #4]
}
    204c:	bd10      	pop	{r4, pc}
    204e:	bf00      	nop
    2050:	2000004c 	.word	0x2000004c
    2054:	00009699 	.word	0x00009699
    2058:	20000530 	.word	0x20000530
    205c:	000096bf 	.word	0x000096bf

00002060 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2060:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    2062:	b340      	cbz	r0, 20b6 <mutex_lock_platform+0x56>
    switch (mutex->flags) {
    2064:	6843      	ldr	r3, [r0, #4]
    2066:	2b04      	cmp	r3, #4
    2068:	d00b      	beq.n	2082 <mutex_lock_platform+0x22>
    206a:	2b08      	cmp	r3, #8
    206c:	d016      	beq.n	209c <mutex_lock_platform+0x3c>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    206e:	b303      	cbz	r3, 20b2 <mutex_lock_platform+0x52>
        p_mutex = (struct k_mutex *)mutex->mutex;
    2070:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    2072:	f04f 32ff 	mov.w	r2, #4294967295
    2076:	f04f 33ff 	mov.w	r3, #4294967295
    207a:	f001 fec1 	bl	3e00 <z_impl_k_mutex_lock>
        if (ret == 0) {
    207e:	b158      	cbz	r0, 2098 <mutex_lock_platform+0x38>
    2080:	e015      	b.n	20ae <mutex_lock_platform+0x4e>
    2082:	2201      	movs	r2, #1
    2084:	6803      	ldr	r3, [r0, #0]
    2086:	e8d3 1fef 	ldaex	r1, [r3]
    208a:	2900      	cmp	r1, #0
    208c:	d103      	bne.n	2096 <mutex_lock_platform+0x36>
    208e:	e8c3 2fe0 	stlex	r0, r2, [r3]
    2092:	2800      	cmp	r0, #0
    2094:	d1f7      	bne.n	2086 <mutex_lock_platform+0x26>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2096:	d10a      	bne.n	20ae <mutex_lock_platform+0x4e>
    2098:	2000      	movs	r0, #0
}
    209a:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    209c:	6803      	ldr	r3, [r0, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    209e:	4a07      	ldr	r2, [pc, #28]	; (20bc <mutex_lock_platform+0x5c>)
    20a0:	781b      	ldrb	r3, [r3, #0]
    20a2:	f503 7380 	add.w	r3, r3, #256	; 0x100
    20a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    20aa:	2b00      	cmp	r3, #0
    20ac:	d0f4      	beq.n	2098 <mutex_lock_platform+0x38>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    20ae:	4804      	ldr	r0, [pc, #16]	; (20c0 <mutex_lock_platform+0x60>)
    20b0:	e7f3      	b.n	209a <mutex_lock_platform+0x3a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    20b2:	4804      	ldr	r0, [pc, #16]	; (20c4 <mutex_lock_platform+0x64>)
    20b4:	e7f1      	b.n	209a <mutex_lock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    20b6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    20ba:	e7ee      	b.n	209a <mutex_lock_platform+0x3a>
    20bc:	50030000 	.word	0x50030000
    20c0:	ffff8fe9 	.word	0xffff8fe9
    20c4:	ffff8fea 	.word	0xffff8fea

000020c8 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    20c8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    20ca:	4906      	ldr	r1, [pc, #24]	; (20e4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    20cc:	2340      	movs	r3, #64	; 0x40
    20ce:	2214      	movs	r2, #20
    20d0:	4805      	ldr	r0, [pc, #20]	; (20e8 <nrf_cc3xx_platform_mutex_init+0x20>)
    20d2:	f006 fc52 	bl	897a <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    20d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    20da:	4904      	ldr	r1, [pc, #16]	; (20ec <nrf_cc3xx_platform_mutex_init+0x24>)
    20dc:	4804      	ldr	r0, [pc, #16]	; (20f0 <nrf_cc3xx_platform_mutex_init+0x28>)
    20de:	f003 bbcd 	b.w	587c <nrf_cc3xx_platform_set_mutexes>
    20e2:	bf00      	nop
    20e4:	20000550 	.word	0x20000550
    20e8:	20000530 	.word	0x20000530
    20ec:	00008f08 	.word	0x00008f08
    20f0:	00008ef8 	.word	0x00008ef8

000020f4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    20f4:	4a09      	ldr	r2, [pc, #36]	; (211c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    20f6:	490a      	ldr	r1, [pc, #40]	; (2120 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    20f8:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    20fa:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    20fc:	6758      	str	r0, [r3, #116]	; 0x74
	_current->arch.swap_return_value = _k_neg_eagain;
    20fe:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2100:	4908      	ldr	r1, [pc, #32]	; (2124 <arch_swap+0x30>)
    2102:	684b      	ldr	r3, [r1, #4]
    2104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2108:	604b      	str	r3, [r1, #4]
    210a:	2300      	movs	r3, #0
    210c:	f383 8811 	msr	BASEPRI, r3
    2110:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2114:	6893      	ldr	r3, [r2, #8]
}
    2116:	6f98      	ldr	r0, [r3, #120]	; 0x78
    2118:	4770      	bx	lr
    211a:	bf00      	nop
    211c:	20000c30 	.word	0x20000c30
    2120:	00008f88 	.word	0x00008f88
    2124:	e000ed00 	.word	0xe000ed00

00002128 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2128:	4913      	ldr	r1, [pc, #76]	; (2178 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    212a:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    212c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2130:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2132:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2136:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    213a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    213c:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2140:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2144:	4f0d      	ldr	r7, [pc, #52]	; (217c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2146:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    214a:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
    214c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    214e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2150:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    2152:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2154:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2156:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    215a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    215e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2162:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    2166:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    216a:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    216c:	f006 fa34 	bl	85d8 <configure_builtin_stack_guard>
    pop {r2, lr}
    2170:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2174:	4770      	bx	lr
    2176:	0000      	.short	0x0000
    ldr r1, =_kernel
    2178:	20000c30 	.word	0x20000c30
    ldr v4, =_SCS_ICSR
    217c:	e000ed04 	.word	0xe000ed04

00002180 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    2180:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2184:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2186:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    218a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    218e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2190:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2194:	2902      	cmp	r1, #2
    beq _oops
    2196:	d0ff      	beq.n	2198 <_oops>

00002198 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2198:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    219a:	f006 fa21 	bl	85e0 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    219e:	bd01      	pop	{r0, pc}

000021a0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    21a0:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    21a2:	2b00      	cmp	r3, #0
    21a4:	db08      	blt.n	21b8 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    21a6:	2201      	movs	r2, #1
    21a8:	f000 001f 	and.w	r0, r0, #31
    21ac:	fa02 f000 	lsl.w	r0, r2, r0
    21b0:	4a02      	ldr	r2, [pc, #8]	; (21bc <arch_irq_enable+0x1c>)
    21b2:	095b      	lsrs	r3, r3, #5
    21b4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    21b8:	4770      	bx	lr
    21ba:	bf00      	nop
    21bc:	e000e100 	.word	0xe000e100

000021c0 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    21c0:	4b05      	ldr	r3, [pc, #20]	; (21d8 <arch_irq_is_enabled+0x18>)
    21c2:	0942      	lsrs	r2, r0, #5
    21c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    21c8:	2301      	movs	r3, #1
    21ca:	f000 001f 	and.w	r0, r0, #31
    21ce:	fa03 f000 	lsl.w	r0, r3, r0
}
    21d2:	4010      	ands	r0, r2
    21d4:	4770      	bx	lr
    21d6:	bf00      	nop
    21d8:	e000e100 	.word	0xe000e100

000021dc <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    21dc:	b538      	push	{r3, r4, r5, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    21de:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    21e0:	2c07      	cmp	r4, #7
{
    21e2:	4605      	mov	r5, r0
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    21e4:	d908      	bls.n	21f8 <z_arm_irq_priority_set+0x1c>
    21e6:	490d      	ldr	r1, [pc, #52]	; (221c <z_arm_irq_priority_set+0x40>)
    21e8:	480d      	ldr	r0, [pc, #52]	; (2220 <z_arm_irq_priority_set+0x44>)
    21ea:	2258      	movs	r2, #88	; 0x58
    21ec:	f006 f860 	bl	82b0 <printk>
    21f0:	2158      	movs	r1, #88	; 0x58
    21f2:	480a      	ldr	r0, [pc, #40]	; (221c <z_arm_irq_priority_set+0x40>)
    21f4:	f006 f928 	bl	8448 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    21f8:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    21fa:	2b00      	cmp	r3, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    21fc:	bfac      	ite	ge
    21fe:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2202:	4b08      	ldrlt	r3, [pc, #32]	; (2224 <z_arm_irq_priority_set+0x48>)
    2204:	ea4f 1444 	mov.w	r4, r4, lsl #5
    2208:	b2e4      	uxtb	r4, r4
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    220a:	bfab      	itete	ge
    220c:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2210:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2214:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2218:	555c      	strblt	r4, [r3, r5]
}
    221a:	bd38      	pop	{r3, r4, r5, pc}
    221c:	000096ec 	.word	0x000096ec
    2220:	0000914e 	.word	0x0000914e
    2224:	e000ed14 	.word	0xe000ed14

00002228 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2228:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    222c:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    222e:	490b      	ldr	r1, [pc, #44]	; (225c <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    2230:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    2234:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    2236:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    223a:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    223e:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    2240:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    2244:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2248:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    224c:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2250:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2252:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2254:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2256:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2258:	4770      	bx	lr
    225a:	bf00      	nop
    225c:	00008373 	.word	0x00008373

00002260 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2260:	4b08      	ldr	r3, [pc, #32]	; (2284 <arch_switch_to_main_thread+0x24>)
    2262:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    2264:	6e43      	ldr	r3, [r0, #100]	; 0x64
    2266:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    226a:	4610      	mov	r0, r2
    226c:	f381 8809 	msr	PSP, r1
    2270:	2100      	movs	r1, #0
    2272:	b663      	cpsie	if
    2274:	f381 8811 	msr	BASEPRI, r1
    2278:	f3bf 8f6f 	isb	sy
    227c:	2200      	movs	r2, #0
    227e:	2300      	movs	r3, #0
    2280:	f006 f877 	bl	8372 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2284:	20000c30 	.word	0x20000c30

00002288 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2288:	4901      	ldr	r1, [pc, #4]	; (2290 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    228a:	2210      	movs	r2, #16
	str	r2, [r1]
    228c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    228e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2290:	e000ed10 	.word	0xe000ed10

00002294 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2294:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2296:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2298:	f380 8811 	msr	BASEPRI, r0
	isb
    229c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    22a0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    22a4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    22a6:	b662      	cpsie	i
	isb
    22a8:	f3bf 8f6f 	isb	sy

	bx	lr
    22ac:	4770      	bx	lr
    22ae:	bf00      	nop

000022b0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    22b0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    22b2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    22b4:	f381 8811 	msr	BASEPRI, r1

	wfe
    22b8:	bf20      	wfe

	msr	BASEPRI, r0
    22ba:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    22be:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    22c0:	4770      	bx	lr
    22c2:	bf00      	nop

000022c4 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    22c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    22c6:	4605      	mov	r5, r0

	if (esf != NULL) {
    22c8:	460c      	mov	r4, r1
    22ca:	b1c9      	cbz	r1, 2300 <z_arm_fatal_error+0x3c>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    22cc:	688b      	ldr	r3, [r1, #8]
    22ce:	4810      	ldr	r0, [pc, #64]	; (2310 <z_arm_fatal_error+0x4c>)
    22d0:	9300      	str	r3, [sp, #0]
    22d2:	e9d1 2300 	ldrd	r2, r3, [r1]
    22d6:	2145      	movs	r1, #69	; 0x45
    22d8:	f006 f8cb 	bl	8472 <z_log_minimal_printk>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    22dc:	6963      	ldr	r3, [r4, #20]
    22de:	2145      	movs	r1, #69	; 0x45
    22e0:	9300      	str	r3, [sp, #0]
    22e2:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
    22e6:	480b      	ldr	r0, [pc, #44]	; (2314 <z_arm_fatal_error+0x50>)
    22e8:	f006 f8c3 	bl	8472 <z_log_minimal_printk>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    22ec:	2145      	movs	r1, #69	; 0x45
    22ee:	69e2      	ldr	r2, [r4, #28]
    22f0:	4809      	ldr	r0, [pc, #36]	; (2318 <z_arm_fatal_error+0x54>)
    22f2:	f006 f8be 	bl	8472 <z_log_minimal_printk>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    22f6:	2145      	movs	r1, #69	; 0x45
    22f8:	69a2      	ldr	r2, [r4, #24]
    22fa:	4808      	ldr	r0, [pc, #32]	; (231c <z_arm_fatal_error+0x58>)
    22fc:	f006 f8b9 	bl	8472 <z_log_minimal_printk>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    2300:	4621      	mov	r1, r4
    2302:	4628      	mov	r0, r5
}
    2304:	b003      	add	sp, #12
    2306:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	z_fatal_error(reason, esf);
    230a:	f001 ba75 	b.w	37f8 <z_fatal_error>
    230e:	bf00      	nop
    2310:	00009722 	.word	0x00009722
    2314:	00009756 	.word	0x00009756
    2318:	0000978a 	.word	0x0000978a
    231c:	0000979e 	.word	0x0000979e

00002320 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2320:	bf30      	wfi
    b z_SysNmiOnReset
    2322:	f7ff bffd 	b.w	2320 <z_SysNmiOnReset>
    2326:	bf00      	nop

00002328 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2328:	4a0b      	ldr	r2, [pc, #44]	; (2358 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    232a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    232c:	4b0b      	ldr	r3, [pc, #44]	; (235c <z_arm_prep_c+0x34>)
    232e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2332:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    2334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2338:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    233c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2340:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2344:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2348:	f001 fab2 	bl	38b0 <z_bss_zero>
	z_data_copy();
    234c:	f002 fec8 	bl	50e0 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2350:	f000 fb18 	bl	2984 <z_arm_interrupt_init>
	z_cstart();
    2354:	f001 fad0 	bl	38f8 <z_cstart>
    2358:	00000000 	.word	0x00000000
    235c:	e000ed00 	.word	0xe000ed00

00002360 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2360:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2362:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2364:	4a0b      	ldr	r2, [pc, #44]	; (2394 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    2366:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    2368:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    236a:	bf1e      	ittt	ne
	movne	r1, #0
    236c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    236e:	6211      	strne	r1, [r2, #32]
		blne	z_pm_save_idle_exit
    2370:	f006 fb27 	blne	89c2 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    2374:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    2376:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    237a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    237e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    2382:	4905      	ldr	r1, [pc, #20]	; (2398 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2384:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2386:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2388:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    238a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    238e:	4903      	ldr	r1, [pc, #12]	; (239c <_isr_wrapper+0x3c>)
	bx r1
    2390:	4708      	bx	r1
    2392:	0000      	.short	0x0000
	ldr r2, =_kernel
    2394:	20000c30 	.word	0x20000c30
	ldr r1, =_sw_isr_table
    2398:	00008a88 	.word	0x00008a88
	ldr r1, =z_arm_int_exit
    239c:	000028d9 	.word	0x000028d9

000023a0 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    23a0:	2000      	movs	r0, #0
    msr CONTROL, r0
    23a2:	f380 8814 	msr	CONTROL, r0
    isb
    23a6:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    23aa:	2000      	movs	r0, #0
    msr MSPLIM, r0
    23ac:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    23b0:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    23b4:	f006 f850 	bl	8458 <z_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    23b8:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    23ba:	490e      	ldr	r1, [pc, #56]	; (23f4 <__start+0x54>)
    str r0, [r1]
    23bc:	6008      	str	r0, [r1, #0]
    dsb
    23be:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    23c2:	480d      	ldr	r0, [pc, #52]	; (23f8 <__start+0x58>)
    msr msp, r0
    23c4:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    23c8:	f000 fab6 	bl	2938 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    23cc:	2020      	movs	r0, #32
    msr BASEPRI, r0
    23ce:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    23d2:	480a      	ldr	r0, [pc, #40]	; (23fc <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    23d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    23d8:	1840      	adds	r0, r0, r1
    msr PSP, r0
    23da:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    23de:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    23e2:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    23e4:	4308      	orrs	r0, r1
    msr CONTROL, r0
    23e6:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    23ea:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    23ee:	f7ff ff9b 	bl	2328 <z_arm_prep_c>
    23f2:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    23f4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    23f8:	20002740 	.word	0x20002740
    ldr r0, =z_interrupt_stacks
    23fc:	20002880 	.word	0x20002880

00002400 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2400:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2404:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2408:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    240a:	4672      	mov	r2, lr
	bl z_arm_fault
    240c:	f000 f970 	bl	26f0 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2410:	bd01      	pop	{r0, pc}
    2412:	bf00      	nop

00002414 <mem_manage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    2414:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2416:	4c2b      	ldr	r4, [pc, #172]	; (24c4 <mem_manage_fault.isra.0+0xb0>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    2418:	4606      	mov	r6, r0
    241a:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
    241c:	482a      	ldr	r0, [pc, #168]	; (24c8 <mem_manage_fault.isra.0+0xb4>)
    241e:	2145      	movs	r1, #69	; 0x45
    2420:	f006 f827 	bl	8472 <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2424:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    2426:	06d0      	lsls	r0, r2, #27
    2428:	d503      	bpl.n	2432 <mem_manage_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error (context area might be"
    242a:	2145      	movs	r1, #69	; 0x45
    242c:	4827      	ldr	r0, [pc, #156]	; (24cc <mem_manage_fault.isra.0+0xb8>)
    242e:	f006 f820 	bl	8472 <z_log_minimal_printk>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2432:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2434:	0719      	lsls	r1, r3, #28
    2436:	d503      	bpl.n	2440 <mem_manage_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    2438:	2145      	movs	r1, #69	; 0x45
    243a:	4825      	ldr	r0, [pc, #148]	; (24d0 <mem_manage_fault.isra.0+0xbc>)
    243c:	f006 f819 	bl	8472 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2440:	4c20      	ldr	r4, [pc, #128]	; (24c4 <mem_manage_fault.isra.0+0xb0>)
    2442:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2444:	079a      	lsls	r2, r3, #30
    2446:	d510      	bpl.n	246a <mem_manage_fault.isra.0+0x56>
		PR_FAULT_INFO("  Data Access Violation");
    2448:	2145      	movs	r1, #69	; 0x45
    244a:	4822      	ldr	r0, [pc, #136]	; (24d4 <mem_manage_fault.isra.0+0xc0>)
    244c:	f006 f811 	bl	8472 <z_log_minimal_printk>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    2450:	6b62      	ldr	r2, [r4, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    2452:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2454:	061b      	lsls	r3, r3, #24
    2456:	d508      	bpl.n	246a <mem_manage_fault.isra.0+0x56>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    2458:	2145      	movs	r1, #69	; 0x45
    245a:	481f      	ldr	r0, [pc, #124]	; (24d8 <mem_manage_fault.isra.0+0xc4>)
    245c:	f006 f809 	bl	8472 <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    2460:	b11e      	cbz	r6, 246a <mem_manage_fault.isra.0+0x56>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2462:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2464:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    2468:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    246a:	4c16      	ldr	r4, [pc, #88]	; (24c4 <mem_manage_fault.isra.0+0xb0>)
    246c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    246e:	07d6      	lsls	r6, r2, #31
    2470:	d503      	bpl.n	247a <mem_manage_fault.isra.0+0x66>
		PR_FAULT_INFO("  Instruction Access Violation");
    2472:	2145      	movs	r1, #69	; 0x45
    2474:	4819      	ldr	r0, [pc, #100]	; (24dc <mem_manage_fault.isra.0+0xc8>)
    2476:	f005 fffc 	bl	8472 <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    247a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    247c:	0698      	lsls	r0, r3, #26
    247e:	d503      	bpl.n	2488 <mem_manage_fault.isra.0+0x74>
		PR_FAULT_INFO(
    2480:	2145      	movs	r1, #69	; 0x45
    2482:	4817      	ldr	r0, [pc, #92]	; (24e0 <mem_manage_fault.isra.0+0xcc>)
    2484:	f005 fff5 	bl	8472 <z_log_minimal_printk>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2488:	4b0e      	ldr	r3, [pc, #56]	; (24c4 <mem_manage_fault.isra.0+0xb0>)
    248a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    248c:	06d1      	lsls	r1, r2, #27
    248e:	d402      	bmi.n	2496 <mem_manage_fault.isra.0+0x82>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2492:	0792      	lsls	r2, r2, #30
    2494:	d50d      	bpl.n	24b2 <mem_manage_fault.isra.0+0x9e>
					"Stacking error not a stack fail\n");
			}
		}
#else
	(void)mmfar;
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    2496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2498:	06db      	lsls	r3, r3, #27
    249a:	d50a      	bpl.n	24b2 <mem_manage_fault.isra.0+0x9e>
    249c:	4911      	ldr	r1, [pc, #68]	; (24e4 <mem_manage_fault.isra.0+0xd0>)
    249e:	4812      	ldr	r0, [pc, #72]	; (24e8 <mem_manage_fault.isra.0+0xd4>)
    24a0:	f240 124f 	movw	r2, #335	; 0x14f
    24a4:	f005 ff04 	bl	82b0 <printk>
    24a8:	f240 114f 	movw	r1, #335	; 0x14f
    24ac:	480d      	ldr	r0, [pc, #52]	; (24e4 <mem_manage_fault.isra.0+0xd0>)
    24ae:	f005 ffcb 	bl	8448 <assert_post_action>

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    24b2:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    24b4:	4a03      	ldr	r2, [pc, #12]	; (24c4 <mem_manage_fault.isra.0+0xb0>)
    24b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    24b8:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    24bc:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    24be:	7028      	strb	r0, [r5, #0]

	return reason;
}
    24c0:	bd70      	pop	{r4, r5, r6, pc}
    24c2:	bf00      	nop
    24c4:	e000ed00 	.word	0xe000ed00
    24c8:	000097d1 	.word	0x000097d1
    24cc:	000097ec 	.word	0x000097ec
    24d0:	00009824 	.word	0x00009824
    24d4:	0000983c 	.word	0x0000983c
    24d8:	00009859 	.word	0x00009859
    24dc:	00009874 	.word	0x00009874
    24e0:	00009898 	.word	0x00009898
    24e4:	000098cc 	.word	0x000098cc
    24e8:	0000914e 	.word	0x0000914e

000024ec <bus_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    24ec:	b570      	push	{r4, r5, r6, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    24ee:	4c23      	ldr	r4, [pc, #140]	; (257c <bus_fault.isra.0+0x90>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    24f0:	4606      	mov	r6, r0
    24f2:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    24f4:	4822      	ldr	r0, [pc, #136]	; (2580 <bus_fault.isra.0+0x94>)
    24f6:	2145      	movs	r1, #69	; 0x45
    24f8:	f005 ffbb 	bl	8472 <z_log_minimal_printk>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    24fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    24fe:	04d1      	lsls	r1, r2, #19
    2500:	d503      	bpl.n	250a <bus_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error");
    2502:	2145      	movs	r1, #69	; 0x45
    2504:	481f      	ldr	r0, [pc, #124]	; (2584 <bus_fault.isra.0+0x98>)
    2506:	f005 ffb4 	bl	8472 <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    250a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    250c:	051a      	lsls	r2, r3, #20
    250e:	d503      	bpl.n	2518 <bus_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    2510:	2145      	movs	r1, #69	; 0x45
    2512:	481d      	ldr	r0, [pc, #116]	; (2588 <bus_fault.isra.0+0x9c>)
    2514:	f005 ffad 	bl	8472 <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2518:	4c18      	ldr	r4, [pc, #96]	; (257c <bus_fault.isra.0+0x90>)
    251a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    251c:	059b      	lsls	r3, r3, #22
    251e:	d510      	bpl.n	2542 <bus_fault.isra.0+0x56>
		PR_FAULT_INFO("  Precise data bus error");
    2520:	481a      	ldr	r0, [pc, #104]	; (258c <bus_fault.isra.0+0xa0>)
    2522:	2145      	movs	r1, #69	; 0x45
    2524:	f005 ffa5 	bl	8472 <z_log_minimal_printk>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2528:	6ba2      	ldr	r2, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    252a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    252c:	0418      	lsls	r0, r3, #16
    252e:	d508      	bpl.n	2542 <bus_fault.isra.0+0x56>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    2530:	2145      	movs	r1, #69	; 0x45
    2532:	4817      	ldr	r0, [pc, #92]	; (2590 <bus_fault.isra.0+0xa4>)
    2534:	f005 ff9d 	bl	8472 <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    2538:	b11e      	cbz	r6, 2542 <bus_fault.isra.0+0x56>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    253a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    253c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    2540:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2542:	4c0e      	ldr	r4, [pc, #56]	; (257c <bus_fault.isra.0+0x90>)
    2544:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2546:	0559      	lsls	r1, r3, #21
    2548:	d503      	bpl.n	2552 <bus_fault.isra.0+0x66>
		PR_FAULT_INFO("  Imprecise data bus error");
    254a:	2145      	movs	r1, #69	; 0x45
    254c:	4811      	ldr	r0, [pc, #68]	; (2594 <bus_fault.isra.0+0xa8>)
    254e:	f005 ff90 	bl	8472 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2552:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2554:	05da      	lsls	r2, r3, #23
    2556:	d50b      	bpl.n	2570 <bus_fault.isra.0+0x84>
		PR_FAULT_INFO("  Instruction bus error");
    2558:	2145      	movs	r1, #69	; 0x45
    255a:	480f      	ldr	r0, [pc, #60]	; (2598 <bus_fault.isra.0+0xac>)
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    255c:	f005 ff89 	bl	8472 <z_log_minimal_printk>
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf, true);
    2560:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2562:	4a06      	ldr	r2, [pc, #24]	; (257c <bus_fault.isra.0+0x90>)
    2564:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2566:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    256a:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    256c:	7028      	strb	r0, [r5, #0]

	return reason;
}
    256e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    2570:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2572:	049b      	lsls	r3, r3, #18
    2574:	d5f4      	bpl.n	2560 <bus_fault.isra.0+0x74>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    2576:	2145      	movs	r1, #69	; 0x45
    2578:	4808      	ldr	r0, [pc, #32]	; (259c <bus_fault.isra.0+0xb0>)
    257a:	e7ef      	b.n	255c <bus_fault.isra.0+0x70>
    257c:	e000ed00 	.word	0xe000ed00
    2580:	00009906 	.word	0x00009906
    2584:	00009921 	.word	0x00009921
    2588:	00009824 	.word	0x00009824
    258c:	00009937 	.word	0x00009937
    2590:	00009955 	.word	0x00009955
    2594:	0000996f 	.word	0x0000996f
    2598:	0000998f 	.word	0x0000998f
    259c:	00009898 	.word	0x00009898

000025a0 <usage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    25a0:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    25a2:	4c21      	ldr	r4, [pc, #132]	; (2628 <usage_fault.isra.0+0x88>)
	PR_FAULT_INFO("***** USAGE FAULT *****");
    25a4:	2145      	movs	r1, #69	; 0x45
    25a6:	4821      	ldr	r0, [pc, #132]	; (262c <usage_fault.isra.0+0x8c>)
    25a8:	f005 ff63 	bl	8472 <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    25ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    25ae:	0195      	lsls	r5, r2, #6
    25b0:	d503      	bpl.n	25ba <usage_fault.isra.0+0x1a>
		PR_FAULT_INFO("  Division by zero");
    25b2:	2145      	movs	r1, #69	; 0x45
    25b4:	481e      	ldr	r0, [pc, #120]	; (2630 <usage_fault.isra.0+0x90>)
    25b6:	f005 ff5c 	bl	8472 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    25ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    25bc:	01dc      	lsls	r4, r3, #7
    25be:	d503      	bpl.n	25c8 <usage_fault.isra.0+0x28>
		PR_FAULT_INFO("  Unaligned memory access");
    25c0:	2145      	movs	r1, #69	; 0x45
    25c2:	481c      	ldr	r0, [pc, #112]	; (2634 <usage_fault.isra.0+0x94>)
    25c4:	f005 ff55 	bl	8472 <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    25c8:	4d17      	ldr	r5, [pc, #92]	; (2628 <usage_fault.isra.0+0x88>)
    25ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
    25cc:	f414 1480 	ands.w	r4, r4, #1048576	; 0x100000
    25d0:	d004      	beq.n	25dc <usage_fault.isra.0+0x3c>
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
    25d2:	2145      	movs	r1, #69	; 0x45
    25d4:	4818      	ldr	r0, [pc, #96]	; (2638 <usage_fault.isra.0+0x98>)
    25d6:	f005 ff4c 	bl	8472 <z_log_minimal_printk>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
    25da:	2402      	movs	r4, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    25dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
    25de:	0318      	lsls	r0, r3, #12
    25e0:	d503      	bpl.n	25ea <usage_fault.isra.0+0x4a>
		PR_FAULT_INFO("  No coprocessor instructions");
    25e2:	2145      	movs	r1, #69	; 0x45
    25e4:	4815      	ldr	r0, [pc, #84]	; (263c <usage_fault.isra.0+0x9c>)
    25e6:	f005 ff44 	bl	8472 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    25ea:	4d0f      	ldr	r5, [pc, #60]	; (2628 <usage_fault.isra.0+0x88>)
    25ec:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    25ee:	0351      	lsls	r1, r2, #13
    25f0:	d503      	bpl.n	25fa <usage_fault.isra.0+0x5a>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    25f2:	2145      	movs	r1, #69	; 0x45
    25f4:	4812      	ldr	r0, [pc, #72]	; (2640 <usage_fault.isra.0+0xa0>)
    25f6:	f005 ff3c 	bl	8472 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    25fa:	6aab      	ldr	r3, [r5, #40]	; 0x28
    25fc:	039a      	lsls	r2, r3, #14
    25fe:	d503      	bpl.n	2608 <usage_fault.isra.0+0x68>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    2600:	2145      	movs	r1, #69	; 0x45
    2602:	4810      	ldr	r0, [pc, #64]	; (2644 <usage_fault.isra.0+0xa4>)
    2604:	f005 ff35 	bl	8472 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    2608:	4d07      	ldr	r5, [pc, #28]	; (2628 <usage_fault.isra.0+0x88>)
    260a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    260c:	03db      	lsls	r3, r3, #15
    260e:	d503      	bpl.n	2618 <usage_fault.isra.0+0x78>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    2610:	2145      	movs	r1, #69	; 0x45
    2612:	480d      	ldr	r0, [pc, #52]	; (2648 <usage_fault.isra.0+0xa8>)
    2614:	f005 ff2d 	bl	8472 <z_log_minimal_printk>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2618:	6aab      	ldr	r3, [r5, #40]	; 0x28

	return reason;
}
    261a:	4620      	mov	r0, r4
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    261c:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    2620:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    2624:	62ab      	str	r3, [r5, #40]	; 0x28
}
    2626:	bd38      	pop	{r3, r4, r5, pc}
    2628:	e000ed00 	.word	0xe000ed00
    262c:	000099ac 	.word	0x000099ac
    2630:	000099c9 	.word	0x000099c9
    2634:	000099e1 	.word	0x000099e1
    2638:	00009a00 	.word	0x00009a00
    263c:	00009a2f 	.word	0x00009a2f
    2640:	00009a52 	.word	0x00009a52
    2644:	00009a7c 	.word	0x00009a7c
    2648:	00009a9b 	.word	0x00009a9b

0000264c <secure_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static void secure_fault(const z_arch_esf_t *esf)
    264c:	b510      	push	{r4, lr}
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    264e:	4c1e      	ldr	r4, [pc, #120]	; (26c8 <secure_fault.isra.0+0x7c>)
	PR_FAULT_INFO("***** SECURE FAULT *****");
    2650:	481e      	ldr	r0, [pc, #120]	; (26cc <secure_fault.isra.0+0x80>)
    2652:	2145      	movs	r1, #69	; 0x45
    2654:	f005 ff0d 	bl	8472 <z_log_minimal_printk>
	STORE_xFAR(sfar, SAU->SFAR);
    2658:	69a2      	ldr	r2, [r4, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    265a:	6963      	ldr	r3, [r4, #20]
    265c:	0658      	lsls	r0, r3, #25
    265e:	d503      	bpl.n	2668 <secure_fault.isra.0+0x1c>
		PR_EXC("  Address: 0x%x", sfar);
    2660:	2145      	movs	r1, #69	; 0x45
    2662:	481b      	ldr	r0, [pc, #108]	; (26d0 <secure_fault.isra.0+0x84>)
    2664:	f005 ff05 	bl	8472 <z_log_minimal_printk>
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    2668:	6963      	ldr	r3, [r4, #20]
    266a:	07d9      	lsls	r1, r3, #31
    266c:	d508      	bpl.n	2680 <secure_fault.isra.0+0x34>
		PR_FAULT_INFO("  Invalid entry point");
    266e:	2145      	movs	r1, #69	; 0x45
    2670:	4818      	ldr	r0, [pc, #96]	; (26d4 <secure_fault.isra.0+0x88>)
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
		PR_FAULT_INFO("  Lazy state error");
    2672:	f005 fefe 	bl	8472 <z_log_minimal_printk>
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    2676:	6963      	ldr	r3, [r4, #20]
    2678:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    267c:	6163      	str	r3, [r4, #20]
}
    267e:	bd10      	pop	{r4, pc}
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    2680:	6963      	ldr	r3, [r4, #20]
    2682:	079a      	lsls	r2, r3, #30
    2684:	d502      	bpl.n	268c <secure_fault.isra.0+0x40>
		PR_FAULT_INFO("  Invalid integrity signature");
    2686:	2145      	movs	r1, #69	; 0x45
    2688:	4813      	ldr	r0, [pc, #76]	; (26d8 <secure_fault.isra.0+0x8c>)
    268a:	e7f2      	b.n	2672 <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    268c:	6963      	ldr	r3, [r4, #20]
    268e:	075b      	lsls	r3, r3, #29
    2690:	d502      	bpl.n	2698 <secure_fault.isra.0+0x4c>
		PR_FAULT_INFO("  Invalid exception return");
    2692:	2145      	movs	r1, #69	; 0x45
    2694:	4811      	ldr	r0, [pc, #68]	; (26dc <secure_fault.isra.0+0x90>)
    2696:	e7ec      	b.n	2672 <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    2698:	6963      	ldr	r3, [r4, #20]
    269a:	0718      	lsls	r0, r3, #28
    269c:	d502      	bpl.n	26a4 <secure_fault.isra.0+0x58>
		PR_FAULT_INFO("  Attribution unit violation");
    269e:	2145      	movs	r1, #69	; 0x45
    26a0:	480f      	ldr	r0, [pc, #60]	; (26e0 <secure_fault.isra.0+0x94>)
    26a2:	e7e6      	b.n	2672 <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    26a4:	6963      	ldr	r3, [r4, #20]
    26a6:	06d9      	lsls	r1, r3, #27
    26a8:	d502      	bpl.n	26b0 <secure_fault.isra.0+0x64>
		PR_FAULT_INFO("  Invalid transition");
    26aa:	2145      	movs	r1, #69	; 0x45
    26ac:	480d      	ldr	r0, [pc, #52]	; (26e4 <secure_fault.isra.0+0x98>)
    26ae:	e7e0      	b.n	2672 <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    26b0:	6963      	ldr	r3, [r4, #20]
    26b2:	069a      	lsls	r2, r3, #26
    26b4:	d502      	bpl.n	26bc <secure_fault.isra.0+0x70>
		PR_FAULT_INFO("  Lazy state preservation");
    26b6:	2145      	movs	r1, #69	; 0x45
    26b8:	480b      	ldr	r0, [pc, #44]	; (26e8 <secure_fault.isra.0+0x9c>)
    26ba:	e7da      	b.n	2672 <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    26bc:	6963      	ldr	r3, [r4, #20]
    26be:	061b      	lsls	r3, r3, #24
    26c0:	d5d9      	bpl.n	2676 <secure_fault.isra.0+0x2a>
		PR_FAULT_INFO("  Lazy state error");
    26c2:	2145      	movs	r1, #69	; 0x45
    26c4:	4809      	ldr	r0, [pc, #36]	; (26ec <secure_fault.isra.0+0xa0>)
    26c6:	e7d4      	b.n	2672 <secure_fault.isra.0+0x26>
    26c8:	e000edd0 	.word	0xe000edd0
    26cc:	00009acb 	.word	0x00009acb
    26d0:	00009ae9 	.word	0x00009ae9
    26d4:	00009afe 	.word	0x00009afe
    26d8:	00009b19 	.word	0x00009b19
    26dc:	00009b3c 	.word	0x00009b3c
    26e0:	00009b5c 	.word	0x00009b5c
    26e4:	00009b7e 	.word	0x00009b7e
    26e8:	00009b98 	.word	0x00009b98
    26ec:	00009bb7 	.word	0x00009bb7

000026f0 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    26f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    26f4:	4b62      	ldr	r3, [pc, #392]	; (2880 <z_arm_fault+0x190>)
{
    26f6:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    26f8:	685c      	ldr	r4, [r3, #4]
    26fa:	2600      	movs	r6, #0
{
    26fc:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    26fe:	f3c4 0708 	ubfx	r7, r4, #0, #9
    2702:	f386 8811 	msr	BASEPRI, r6
    2706:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    270a:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    270e:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2712:	d11e      	bne.n	2752 <z_arm_fault+0x62>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    2714:	f012 0301 	ands.w	r3, r2, #1
    2718:	d039      	beq.n	278e <z_arm_fault+0x9e>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    271a:	f012 0340 	ands.w	r3, r2, #64	; 0x40
    271e:	f002 0808 	and.w	r8, r2, #8
    2722:	f040 80a6 	bne.w	2872 <z_arm_fault+0x182>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    2726:	0752      	lsls	r2, r2, #29
			secure_esf = (z_arch_esf_t *)msp;
    2728:	bf54      	ite	pl
    272a:	4605      	movpl	r5, r0
	*nested_exc = false;
    272c:	461e      	movmi	r6, r3
	if ((*top_of_sec_stack == INTEGRITY_SIGNATURE_STD) ||
    272e:	682a      	ldr	r2, [r5, #0]
    2730:	4b54      	ldr	r3, [pc, #336]	; (2884 <z_arm_fault+0x194>)
			*nested_exc = true;
    2732:	bf58      	it	pl
    2734:	2601      	movpl	r6, #1
	if ((*top_of_sec_stack == INTEGRITY_SIGNATURE_STD) ||
    2736:	4413      	add	r3, r2
    2738:	2b01      	cmp	r3, #1
		sec_ret_addr = secure_esf->basic.pc;
    273a:	bf98      	it	ls
    273c:	6c2a      	ldrls	r2, [r5, #64]	; 0x40
	PR_FAULT_INFO("  S instruction address:  0x%x", sec_ret_addr);
    273e:	2145      	movs	r1, #69	; 0x45
    2740:	4851      	ldr	r0, [pc, #324]	; (2888 <z_arm_fault+0x198>)
    2742:	f005 fe96 	bl	8472 <z_log_minimal_printk>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2746:	f1b8 0f00 	cmp.w	r8, #0
    274a:	d01d      	beq.n	2788 <z_arm_fault+0x98>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    274c:	f3ef 8589 	mrs	r5, PSP_NS

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    2750:	b95d      	cbnz	r5, 276a <z_arm_fault+0x7a>
    2752:	f240 32e1 	movw	r2, #993	; 0x3e1
    2756:	494d      	ldr	r1, [pc, #308]	; (288c <z_arm_fault+0x19c>)
    2758:	484d      	ldr	r0, [pc, #308]	; (2890 <z_arm_fault+0x1a0>)
    275a:	f005 fda9 	bl	82b0 <printk>
    275e:	f240 31e1 	movw	r1, #993	; 0x3e1
    2762:	484a      	ldr	r0, [pc, #296]	; (288c <z_arm_fault+0x19c>)
    2764:	f005 fe70 	bl	8448 <assert_post_action>
    2768:	2500      	movs	r5, #0
	*recoverable = false;
    276a:	2300      	movs	r3, #0
    276c:	1efa      	subs	r2, r7, #3
    276e:	4698      	mov	r8, r3
    2770:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    2774:	4613      	mov	r3, r2
    2776:	2b09      	cmp	r3, #9
    2778:	d869      	bhi.n	284e <z_arm_fault+0x15e>
    277a:	e8df f003 	tbb	[pc, r3]
    277e:	590a      	.short	0x590a
    2780:	6861385d 	.word	0x6861385d
    2784:	65686868 	.word	0x65686868
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    2788:	f3ef 8588 	mrs	r5, MSP_NS
  return(result);
    278c:	e7e0      	b.n	2750 <z_arm_fault+0x60>
	*nested_exc = false;
    278e:	461e      	mov	r6, r3
    2790:	e7df      	b.n	2752 <z_arm_fault+0x62>
	PR_FAULT_INFO("***** HARD FAULT *****");
    2792:	2145      	movs	r1, #69	; 0x45
    2794:	483f      	ldr	r0, [pc, #252]	; (2894 <z_arm_fault+0x1a4>)
    2796:	f005 fe6c 	bl	8472 <z_log_minimal_printk>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    279a:	4b39      	ldr	r3, [pc, #228]	; (2880 <z_arm_fault+0x190>)
	*recoverable = false;
    279c:	f88d 8007 	strb.w	r8, [sp, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    27a0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    27a2:	f014 0402 	ands.w	r4, r4, #2
    27a6:	d004      	beq.n	27b2 <z_arm_fault+0xc2>
		PR_EXC("  Bus fault on vector table read");
    27a8:	2145      	movs	r1, #69	; 0x45
    27aa:	483b      	ldr	r0, [pc, #236]	; (2898 <z_arm_fault+0x1a8>)
	PR_FAULT_INFO(
    27ac:	f005 fe61 	bl	8472 <z_log_minimal_printk>
    27b0:	e048      	b.n	2844 <z_arm_fault+0x154>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    27b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    27b4:	005b      	lsls	r3, r3, #1
    27b6:	d522      	bpl.n	27fe <z_arm_fault+0x10e>
		PR_EXC("  Fault escalation (see below)");
    27b8:	2145      	movs	r1, #69	; 0x45
    27ba:	4838      	ldr	r0, [pc, #224]	; (289c <z_arm_fault+0x1ac>)
    27bc:	f005 fe59 	bl	8472 <z_log_minimal_printk>
		if (SCB_MMFSR != 0) {
    27c0:	4b37      	ldr	r3, [pc, #220]	; (28a0 <z_arm_fault+0x1b0>)
    27c2:	781b      	ldrb	r3, [r3, #0]
    27c4:	b133      	cbz	r3, 27d4 <z_arm_fault+0xe4>
			reason = mem_manage_fault(esf, 1, recoverable);
    27c6:	2001      	movs	r0, #1
    27c8:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    27cc:	f7ff fe22 	bl	2414 <mem_manage_fault.isra.0>
    27d0:	4604      	mov	r4, r0
		break;
    27d2:	e014      	b.n	27fe <z_arm_fault+0x10e>
		} else if (SCB_BFSR != 0) {
    27d4:	4b33      	ldr	r3, [pc, #204]	; (28a4 <z_arm_fault+0x1b4>)
    27d6:	781b      	ldrb	r3, [r3, #0]
    27d8:	b12b      	cbz	r3, 27e6 <z_arm_fault+0xf6>
			reason = bus_fault(esf, 1, recoverable);
    27da:	2001      	movs	r0, #1
    27dc:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    27e0:	f7ff fe84 	bl	24ec <bus_fault.isra.0>
    27e4:	e7f4      	b.n	27d0 <z_arm_fault+0xe0>
		} else if (SCB_UFSR != 0) {
    27e6:	4b30      	ldr	r3, [pc, #192]	; (28a8 <z_arm_fault+0x1b8>)
    27e8:	881b      	ldrh	r3, [r3, #0]
    27ea:	b29b      	uxth	r3, r3
    27ec:	b113      	cbz	r3, 27f4 <z_arm_fault+0x104>
		reason = usage_fault(esf);
    27ee:	f7ff fed7 	bl	25a0 <usage_fault.isra.0>
    27f2:	e7ed      	b.n	27d0 <z_arm_fault+0xe0>
		} else if (SAU->SFSR != 0) {
    27f4:	4b2d      	ldr	r3, [pc, #180]	; (28ac <z_arm_fault+0x1bc>)
    27f6:	695b      	ldr	r3, [r3, #20]
    27f8:	b10b      	cbz	r3, 27fe <z_arm_fault+0x10e>
			secure_fault(esf);
    27fa:	f7ff ff27 	bl	264c <secure_fault.isra.0>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    27fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2802:	b993      	cbnz	r3, 282a <z_arm_fault+0x13a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2804:	2220      	movs	r2, #32
    2806:	4629      	mov	r1, r5
    2808:	a802      	add	r0, sp, #8
    280a:	f005 ff45 	bl	8698 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    280e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2810:	b356      	cbz	r6, 2868 <z_arm_fault+0x178>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2812:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2816:	b922      	cbnz	r2, 2822 <z_arm_fault+0x132>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2818:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    281c:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2820:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2822:	4620      	mov	r0, r4
    2824:	a902      	add	r1, sp, #8
    2826:	f7ff fd4d 	bl	22c4 <z_arm_fatal_error>
}
    282a:	b00a      	add	sp, #40	; 0x28
    282c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    2830:	2000      	movs	r0, #0
    2832:	f10d 0107 	add.w	r1, sp, #7
    2836:	e7c9      	b.n	27cc <z_arm_fault+0xdc>
		reason = bus_fault(esf, 0, recoverable);
    2838:	2000      	movs	r0, #0
    283a:	f10d 0107 	add.w	r1, sp, #7
    283e:	e7cf      	b.n	27e0 <z_arm_fault+0xf0>
		secure_fault(esf);
    2840:	f7ff ff04 	bl	264c <secure_fault.isra.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2844:	2400      	movs	r4, #0
}
    2846:	e7da      	b.n	27fe <z_arm_fault+0x10e>
	PR_FAULT_INFO(
    2848:	2145      	movs	r1, #69	; 0x45
    284a:	4819      	ldr	r0, [pc, #100]	; (28b0 <z_arm_fault+0x1c0>)
    284c:	e7ae      	b.n	27ac <z_arm_fault+0xbc>
	PR_FAULT_INFO("***** %s %d) *****",
    284e:	4919      	ldr	r1, [pc, #100]	; (28b4 <z_arm_fault+0x1c4>)
    2850:	f414 7ff8 	tst.w	r4, #496	; 0x1f0
    2854:	4a18      	ldr	r2, [pc, #96]	; (28b8 <z_arm_fault+0x1c8>)
    2856:	4819      	ldr	r0, [pc, #100]	; (28bc <z_arm_fault+0x1cc>)
    2858:	bf08      	it	eq
    285a:	460a      	moveq	r2, r1
    285c:	f1a7 0310 	sub.w	r3, r7, #16
    2860:	2145      	movs	r1, #69	; 0x45
    2862:	f005 fe06 	bl	8472 <z_log_minimal_printk>
    2866:	e7ed      	b.n	2844 <z_arm_fault+0x154>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2868:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    286c:	f023 0301 	bic.w	r3, r3, #1
    2870:	e7d6      	b.n	2820 <z_arm_fault+0x130>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2872:	f1b8 0f00 	cmp.w	r8, #0
    2876:	f47f af6b 	bne.w	2750 <z_arm_fault+0x60>
			ptr_esf = (z_arch_esf_t *)msp;
    287a:	4605      	mov	r5, r0
			*nested_exc = true;
    287c:	2601      	movs	r6, #1
    287e:	e767      	b.n	2750 <z_arm_fault+0x60>
    2880:	e000ed00 	.word	0xe000ed00
    2884:	0105eda6 	.word	0x0105eda6
    2888:	00009bfd 	.word	0x00009bfd
    288c:	000098cc 	.word	0x000098cc
    2890:	0000914e 	.word	0x0000914e
    2894:	00009c21 	.word	0x00009c21
    2898:	00009c3d 	.word	0x00009c3d
    289c:	00009c63 	.word	0x00009c63
    28a0:	e000ed28 	.word	0xe000ed28
    28a4:	e000ed29 	.word	0xe000ed29
    28a8:	e000ed2a 	.word	0xe000ed2a
    28ac:	e000edd0 	.word	0xe000edd0
    28b0:	00009c87 	.word	0x00009c87
    28b4:	00009bcf 	.word	0x00009bcf
    28b8:	00009be4 	.word	0x00009be4
    28bc:	00009cb0 	.word	0x00009cb0

000028c0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    28c0:	4b04      	ldr	r3, [pc, #16]	; (28d4 <z_arm_fault_init+0x14>)
    28c2:	695a      	ldr	r2, [r3, #20]
    28c4:	f042 0210 	orr.w	r2, r2, #16
    28c8:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    28ca:	695a      	ldr	r2, [r3, #20]
    28cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    28d0:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    28d2:	4770      	bx	lr
    28d4:	e000ed00 	.word	0xe000ed00

000028d8 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    28d8:	4b04      	ldr	r3, [pc, #16]	; (28ec <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    28da:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    28dc:	6a58      	ldr	r0, [r3, #36]	; 0x24
	cmp r0, r1
    28de:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    28e0:	d003      	beq.n	28ea <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    28e2:	4903      	ldr	r1, [pc, #12]	; (28f0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    28e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    28e8:	600a      	str	r2, [r1, #0]

000028ea <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    28ea:	4770      	bx	lr
	ldr r3, =_kernel
    28ec:	20000c30 	.word	0x20000c30
	ldr r1, =_SCS_ICSR
    28f0:	e000ed04 	.word	0xe000ed04

000028f4 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    28f4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    28f8:	4905      	ldr	r1, [pc, #20]	; (2910 <sys_arch_reboot+0x1c>)
    28fa:	4b06      	ldr	r3, [pc, #24]	; (2914 <sys_arch_reboot+0x20>)
    28fc:	68ca      	ldr	r2, [r1, #12]
    28fe:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2902:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2904:	60cb      	str	r3, [r1, #12]
    2906:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    290a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    290c:	e7fd      	b.n	290a <sys_arch_reboot+0x16>
    290e:	bf00      	nop
    2910:	e000ed00 	.word	0xe000ed00
    2914:	05fa0004 	.word	0x05fa0004

00002918 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
    2918:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
    291a:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    291c:	4a05      	ldr	r2, [pc, #20]	; (2934 <z_arm_clear_arm_mpu_config+0x1c>)
    291e:	6811      	ldr	r1, [r2, #0]
	int num_regions =
    2920:	f3c1 2107 	ubfx	r1, r1, #8, #8
	for (i = 0; i < num_regions; i++) {
    2924:	428b      	cmp	r3, r1
    2926:	d100      	bne.n	292a <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2928:	4770      	bx	lr
  mpu->RNR = rnr;
    292a:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    292c:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    292e:	3301      	adds	r3, #1
    2930:	e7f8      	b.n	2924 <z_arm_clear_arm_mpu_config+0xc>
    2932:	bf00      	nop
    2934:	e000ed90 	.word	0xe000ed90

00002938 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2938:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    293a:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    293c:	2400      	movs	r4, #0
    293e:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    2942:	f7ff ffe9 	bl	2918 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2946:	4a0e      	ldr	r2, [pc, #56]	; (2980 <z_arm_init_arch_hw_at_boot+0x48>)
	z_arm_clear_arm_mpu_config();
    2948:	4623      	mov	r3, r4
    294a:	4611      	mov	r1, r2
		NVIC->ICER[i] = 0xFFFFFFFF;
    294c:	f04f 34ff 	mov.w	r4, #4294967295
    2950:	f103 0020 	add.w	r0, r3, #32
    2954:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    2956:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
    2958:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    295c:	d1f8      	bne.n	2950 <z_arm_init_arch_hw_at_boot+0x18>
    295e:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2960:	f04f 30ff 	mov.w	r0, #4294967295
    2964:	f103 0260 	add.w	r2, r3, #96	; 0x60
    2968:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    296a:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
    296c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    2970:	d1f8      	bne.n	2964 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    2972:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    2974:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2978:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    297c:	bd10      	pop	{r4, pc}
    297e:	bf00      	nop
    2980:	e000e100 	.word	0xe000e100

00002984 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2984:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2986:	2120      	movs	r1, #32
    2988:	4803      	ldr	r0, [pc, #12]	; (2998 <z_arm_interrupt_init+0x14>)
    298a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    298c:	3301      	adds	r3, #1
    298e:	2b45      	cmp	r3, #69	; 0x45
    2990:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2994:	d1f9      	bne.n	298a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2996:	4770      	bx	lr
    2998:	e000e100 	.word	0xe000e100

0000299c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    299c:	4b06      	ldr	r3, [pc, #24]	; (29b8 <z_impl_k_thread_abort+0x1c>)
    299e:	689b      	ldr	r3, [r3, #8]
    29a0:	4283      	cmp	r3, r0
    29a2:	d107      	bne.n	29b4 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    29a4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    29a8:	b123      	cbz	r3, 29b4 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    29aa:	4a04      	ldr	r2, [pc, #16]	; (29bc <z_impl_k_thread_abort+0x20>)
    29ac:	6853      	ldr	r3, [r2, #4]
    29ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    29b2:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    29b4:	f002 bb00 	b.w	4fb8 <z_thread_abort>
    29b8:	20000c30 	.word	0x20000c30
    29bc:	e000ed00 	.word	0xe000ed00

000029c0 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    29c0:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    29c2:	4b0c      	ldr	r3, [pc, #48]	; (29f4 <tz_nonsecure_state_setup+0x34>)
    29c4:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    29c6:	6803      	ldr	r3, [r0, #0]
    29c8:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    29cc:	6843      	ldr	r3, [r0, #4]
    29ce:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    29d2:	7b02      	ldrb	r2, [r0, #12]
    29d4:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    29d8:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    29dc:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    29e0:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    29e2:	bf48      	it	mi
    29e4:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    29e8:	b109      	cbz	r1, 29ee <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    29ea:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    29ee:	f383 8894 	msr	CONTROL_NS, r3
}
    29f2:	4770      	bx	lr
    29f4:	e002ed00 	.word	0xe002ed00

000029f8 <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    29f8:	4a08      	ldr	r2, [pc, #32]	; (2a1c <tz_nbanked_exception_target_state_set+0x24>)
    29fa:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    29fc:	b148      	cbz	r0, 2a12 <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    29fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    2a02:	041b      	lsls	r3, r3, #16
    2a04:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    2a06:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    2a0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    2a0e:	60d3      	str	r3, [r2, #12]
}
    2a10:	4770      	bx	lr
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2a12:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    2a14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    2a18:	e7f5      	b.n	2a06 <tz_nbanked_exception_target_state_set+0xe>
    2a1a:	bf00      	nop
    2a1c:	e000ed00 	.word	0xe000ed00

00002a20 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2a20:	4a08      	ldr	r2, [pc, #32]	; (2a44 <tz_nonsecure_exception_prio_config+0x24>)
    2a22:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    2a24:	b140      	cbz	r0, 2a38 <tz_nonsecure_exception_prio_config+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2a26:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    2a28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    2a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    2a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    2a34:	60d3      	str	r3, [r2, #12]
}
    2a36:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    2a38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    2a3c:	041b      	lsls	r3, r3, #16
    2a3e:	0c1b      	lsrs	r3, r3, #16
    2a40:	e7f4      	b.n	2a2c <tz_nonsecure_exception_prio_config+0xc>
    2a42:	bf00      	nop
    2a44:	e000ed00 	.word	0xe000ed00

00002a48 <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2a48:	4a08      	ldr	r2, [pc, #32]	; (2a6c <tz_nonsecure_system_reset_req_block+0x24>)
    2a4a:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    2a4c:	b140      	cbz	r0, 2a60 <tz_nonsecure_system_reset_req_block+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    2a4e:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    2a50:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    2a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    2a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    2a5c:	60d3      	str	r3, [r2, #12]
}
    2a5e:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    2a60:	f023 0308 	bic.w	r3, r3, #8
    2a64:	041b      	lsls	r3, r3, #16
    2a66:	0c1b      	lsrs	r3, r3, #16
    2a68:	e7f4      	b.n	2a54 <tz_nonsecure_system_reset_req_block+0xc>
    2a6a:	bf00      	nop
    2a6c:	e000ed00 	.word	0xe000ed00

00002a70 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    2a70:	4a03      	ldr	r2, [pc, #12]	; (2a80 <tz_nonsecure_fpu_access_enable+0x10>)
    2a72:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    2a76:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2a7a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    2a7e:	4770      	bx	lr
    2a80:	e000ed00 	.word	0xe000ed00

00002a84 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    2a84:	4b08      	ldr	r3, [pc, #32]	; (2aa8 <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    2a86:	681a      	ldr	r2, [r3, #0]
    2a88:	b118      	cbz	r0, 2a92 <tz_sau_configure+0xe>
    2a8a:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    2a8e:	601a      	str	r2, [r3, #0]
		}
	}
}
    2a90:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    2a92:	f022 0201 	bic.w	r2, r2, #1
    2a96:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    2a98:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    2a9a:	b111      	cbz	r1, 2aa2 <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    2a9c:	f042 0202 	orr.w	r2, r2, #2
    2aa0:	e7f5      	b.n	2a8e <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    2aa2:	f022 0202 	bic.w	r2, r2, #2
    2aa6:	e7f2      	b.n	2a8e <tz_sau_configure+0xa>
    2aa8:	e000edd0 	.word	0xe000edd0

00002aac <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    2aac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2aae:	4c09      	ldr	r4, [pc, #36]	; (2ad4 <z_arm_configure_static_mpu_regions+0x28>)
    2ab0:	4a09      	ldr	r2, [pc, #36]	; (2ad8 <z_arm_configure_static_mpu_regions+0x2c>)
    2ab2:	4623      	mov	r3, r4
    2ab4:	2101      	movs	r1, #1
    2ab6:	4809      	ldr	r0, [pc, #36]	; (2adc <z_arm_configure_static_mpu_regions+0x30>)
    2ab8:	f000 f91a 	bl	2cf0 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    2abc:	2300      	movs	r3, #0
    2abe:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    2ac0:	4b07      	ldr	r3, [pc, #28]	; (2ae0 <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    2ac2:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    2ac4:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    2ac6:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    2ac8:	9301      	str	r3, [sp, #4]
    2aca:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    2acc:	f000 f92c 	bl	2d28 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    2ad0:	b004      	add	sp, #16
    2ad2:	bd10      	pop	{r4, pc}
    2ad4:	20008000 	.word	0x20008000
    2ad8:	20000000 	.word	0x20000000
    2adc:	00008f1c 	.word	0x00008f1c
    2ae0:	20000170 	.word	0x20000170

00002ae4 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    2ae4:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    2ae6:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    2ae8:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    2aea:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    2aee:	f004 031f 	and.w	r3, r4, #31
    2af2:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    2af4:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    2af6:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    2af8:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    2afc:	4904      	ldr	r1, [pc, #16]	; (2b10 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    2afe:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    2b02:	f043 0301 	orr.w	r3, r3, #1
    2b06:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    2b08:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    2b0a:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    2b0c:	bd10      	pop	{r4, pc}
    2b0e:	bf00      	nop
    2b10:	e000ed90 	.word	0xe000ed90

00002b14 <mpu_configure_region>:
/* This internal function programs an MPU region
 * of a given configuration at a given MPU index.
 */
static int mpu_configure_region(const uint8_t index,
	const struct z_arm_mpu_partition *new_region)
{
    2b14:	b530      	push	{r4, r5, lr}

	LOG_DBG("Configure MPU region at index 0x%x", index);

	/* Populate internal ARM MPU region configuration structure. */
	region_conf.base = new_region->start;
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2b16:	684b      	ldr	r3, [r1, #4]
	region_conf.base = new_region->start;
    2b18:	680c      	ldr	r4, [r1, #0]
{
    2b1a:	b085      	sub	sp, #20
 */
static inline void get_region_attr_from_mpu_partition_info(
	arm_mpu_region_attr_t *p_attr,
	const k_mem_partition_attr_t *attr, uint32_t base, uint32_t size)
{
	p_attr->rbar = attr->rbar &
    2b1c:	890a      	ldrh	r2, [r1, #8]
    2b1e:	7a8d      	ldrb	r5, [r1, #10]
	region_conf.base = new_region->start;
    2b20:	9400      	str	r4, [sp, #0]
		(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk);
	p_attr->mair_idx = attr->mair_idx;
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    2b22:	3b01      	subs	r3, #1
    2b24:	f024 041f 	bic.w	r4, r4, #31
    2b28:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    2b2a:	f002 021f 	and.w	r2, r2, #31
    2b2e:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    2b32:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
    2b36:	2807      	cmp	r0, #7
    2b38:	4604      	mov	r4, r0
	p_attr->rbar = attr->rbar &
    2b3a:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    2b3e:	9303      	str	r3, [sp, #12]
    2b40:	d909      	bls.n	2b56 <mpu_configure_region+0x42>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2b42:	4602      	mov	r2, r0
    2b44:	2145      	movs	r1, #69	; 0x45
    2b46:	4806      	ldr	r0, [pc, #24]	; (2b60 <mpu_configure_region+0x4c>)
    2b48:	f005 fc93 	bl	8472 <z_log_minimal_printk>
    2b4c:	f06f 0415 	mvn.w	r4, #21
		&new_region->attr, new_region->start, new_region->size);

	/* Allocate and program region */
	return region_allocate_and_init(index,
		(const struct arm_mpu_region *)&region_conf);
}
    2b50:	4620      	mov	r0, r4
    2b52:	b005      	add	sp, #20
    2b54:	bd30      	pop	{r4, r5, pc}
	region_init(index, region_conf);
    2b56:	4669      	mov	r1, sp
    2b58:	f7ff ffc4 	bl	2ae4 <region_init>
	return region_allocate_and_init(index,
    2b5c:	e7f8      	b.n	2b50 <mpu_configure_region+0x3c>
    2b5e:	bf00      	nop
    2b60:	00009ccc 	.word	0x00009ccc

00002b64 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    2b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b68:	4689      	mov	r9, r1
    2b6a:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2b6c:	4606      	mov	r6, r0
    2b6e:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = index;
    2b72:	4d52      	ldr	r5, [pc, #328]	; (2cbc <mpu_configure_regions_and_partition.constprop.0+0x158>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    2b74:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    2b76:	45c8      	cmp	r8, r9
    2b78:	da23      	bge.n	2bc2 <mpu_configure_regions_and_partition.constprop.0+0x5e>
		if (regions[i].size == 0U) {
    2b7a:	6877      	ldr	r7, [r6, #4]
    2b7c:	2f00      	cmp	r7, #0
    2b7e:	d042      	beq.n	2c06 <mpu_configure_regions_and_partition.constprop.0+0xa2>
		&&
    2b80:	2f1f      	cmp	r7, #31
    2b82:	d917      	bls.n	2bb4 <mpu_configure_regions_and_partition.constprop.0+0x50>
		&&
    2b84:	06fb      	lsls	r3, r7, #27
    2b86:	d115      	bne.n	2bb4 <mpu_configure_regions_and_partition.constprop.0+0x50>
		((part->start &
    2b88:	f8d6 a000 	ldr.w	sl, [r6]
		&&
    2b8c:	f01a 0f1f 	tst.w	sl, #31
    2b90:	d110      	bne.n	2bb4 <mpu_configure_regions_and_partition.constprop.0+0x50>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    2b92:	4650      	mov	r0, sl
    2b94:	f005 fd2f 	bl	85f6 <arm_cmse_mpu_region_get>
    2b98:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    2b9a:	eb07 000a 	add.w	r0, r7, sl
    2b9e:	3801      	subs	r0, #1
    2ba0:	f005 fd29 	bl	85f6 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    2ba4:	4583      	cmp	fp, r0
    2ba6:	d010      	beq.n	2bca <mpu_configure_regions_and_partition.constprop.0+0x66>
	return -EINVAL;
    2ba8:	f06f 0b15 	mvn.w	fp, #21
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
    2bac:	465a      	mov	r2, fp
    2bae:	2145      	movs	r1, #69	; 0x45
    2bb0:	4843      	ldr	r0, [pc, #268]	; (2cc0 <mpu_configure_regions_and_partition.constprop.0+0x15c>)
    2bb2:	e002      	b.n	2bba <mpu_configure_regions_and_partition.constprop.0+0x56>
			LOG_ERR("Partition %u: sanity check failed.", i);
    2bb4:	4642      	mov	r2, r8
    2bb6:	2145      	movs	r1, #69	; 0x45
    2bb8:	4842      	ldr	r0, [pc, #264]	; (2cc4 <mpu_configure_regions_and_partition.constprop.0+0x160>)
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2bba:	f005 fc5a 	bl	8472 <z_log_minimal_printk>

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    2bbe:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    2bc2:	4620      	mov	r0, r4
    2bc4:	b005      	add	sp, #20
    2bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((u_reg_index == -EINVAL) ||
    2bca:	f11b 0f16 	cmn.w	fp, #22
    2bce:	d0ed      	beq.n	2bac <mpu_configure_regions_and_partition.constprop.0+0x48>
			(u_reg_index > (reg_index - 1))) {
    2bd0:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    2bd2:	455b      	cmp	r3, fp
    2bd4:	dbea      	blt.n	2bac <mpu_configure_regions_and_partition.constprop.0+0x48>
	MPU->RNR = index;
    2bd6:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    2bda:	68e9      	ldr	r1, [r5, #12]
	MPU->RNR = index;
    2bdc:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    2be0:	692f      	ldr	r7, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    2be2:	f021 011f 	bic.w	r1, r1, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    2be6:	e9d6 3200 	ldrd	r3, r2, [r6]
    2bea:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
    2bec:	4299      	cmp	r1, r3
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    2bee:	f047 071f 	orr.w	r7, r7, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    2bf2:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    2bf6:	d11c      	bne.n	2c32 <mpu_configure_regions_and_partition.constprop.0+0xce>
    2bf8:	4557      	cmp	r7, sl
    2bfa:	d108      	bne.n	2c0e <mpu_configure_regions_and_partition.constprop.0+0xaa>
			mpu_configure_region(u_reg_index, &regions[i]);
    2bfc:	4631      	mov	r1, r6
    2bfe:	fa5f f08b 	uxtb.w	r0, fp
    2c02:	f7ff ff87 	bl	2b14 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    2c06:	f108 0801 	add.w	r8, r8, #1
    2c0a:	360c      	adds	r6, #12
    2c0c:	e7b3      	b.n	2b76 <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
    2c0e:	4631      	mov	r1, r6
	MPU->RNR = index;
    2c10:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    2c14:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    2c16:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    2c1a:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    2c1e:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    2c20:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, &regions[i]);
    2c22:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
    2c24:	f7ff ff76 	bl	2b14 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    2c28:	f110 0f16 	cmn.w	r0, #22
    2c2c:	d0c7      	beq.n	2bbe <mpu_configure_regions_and_partition.constprop.0+0x5a>
			reg_index++;
    2c2e:	1c44      	adds	r4, r0, #1
    2c30:	e7e9      	b.n	2c06 <mpu_configure_regions_and_partition.constprop.0+0xa2>
		} else if (reg_last == u_reg_last) {
    2c32:	3b01      	subs	r3, #1
    2c34:	4557      	cmp	r7, sl
    2c36:	b2e0      	uxtb	r0, r4
    2c38:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = index;
    2c3c:	f8c5 b008 	str.w	fp, [r5, #8]
		} else if (reg_last == u_reg_last) {
    2c40:	d106      	bne.n	2c50 <mpu_configure_regions_and_partition.constprop.0+0xec>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2c42:	692a      	ldr	r2, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    2c44:	4631      	mov	r1, r6
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2c46:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    2c4a:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2c4c:	612b      	str	r3, [r5, #16]
			reg_index =
    2c4e:	e7e9      	b.n	2c24 <mpu_configure_regions_and_partition.constprop.0+0xc0>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2c50:	6929      	ldr	r1, [r5, #16]
    2c52:	f001 011f 	and.w	r1, r1, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    2c56:	430b      	orrs	r3, r1
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    2c58:	612b      	str	r3, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    2c5a:	4631      	mov	r1, r6
    2c5c:	f7ff ff5a 	bl	2b14 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    2c60:	f110 0f16 	cmn.w	r0, #22
    2c64:	d0ab      	beq.n	2bbe <mpu_configure_regions_and_partition.constprop.0+0x5a>
	MPU->RNR = index;
    2c66:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    2c6a:	68ea      	ldr	r2, [r5, #12]
    2c6c:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    2c70:	3f01      	subs	r7, #1
	attr->rbar = MPU->RBAR &
    2c72:	f362 0304 	bfi	r3, r2, #0, #5
    2c76:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    2c7a:	692b      	ldr	r3, [r5, #16]
    2c7c:	f89d 2008 	ldrb.w	r2, [sp, #8]
    2c80:	085b      	lsrs	r3, r3, #1
    2c82:	f363 1247 	bfi	r2, r3, #5, #3
    2c86:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i].start +
    2c8a:	e9d6 3200 	ldrd	r3, r2, [r6]
    2c8e:	4413      	add	r3, r2
    2c90:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i].start +
    2c92:	f023 031f 	bic.w	r3, r3, #31
    2c96:	443b      	add	r3, r7
			reg_index++;
    2c98:	1c44      	adds	r4, r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
    2c9a:	eba3 0a0a 	sub.w	sl, r3, sl
    2c9e:	b2e0      	uxtb	r0, r4
    2ca0:	f02a 031f 	bic.w	r3, sl, #31
	if (index > (get_num_regions() - 1U)) {
    2ca4:	2807      	cmp	r0, #7
			fill_region.attr.r_limit =
    2ca6:	9303      	str	r3, [sp, #12]
    2ca8:	d903      	bls.n	2cb2 <mpu_configure_regions_and_partition.constprop.0+0x14e>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2caa:	4602      	mov	r2, r0
    2cac:	2145      	movs	r1, #69	; 0x45
    2cae:	4806      	ldr	r0, [pc, #24]	; (2cc8 <mpu_configure_regions_and_partition.constprop.0+0x164>)
    2cb0:	e783      	b.n	2bba <mpu_configure_regions_and_partition.constprop.0+0x56>
	region_init(index, region_conf);
    2cb2:	4669      	mov	r1, sp
    2cb4:	f7ff ff16 	bl	2ae4 <region_init>
    2cb8:	e7b9      	b.n	2c2e <mpu_configure_regions_and_partition.constprop.0+0xca>
    2cba:	bf00      	nop
    2cbc:	e000ed90 	.word	0xe000ed90
    2cc0:	00009d1f 	.word	0x00009d1f
    2cc4:	00009cf7 	.word	0x00009cf7
    2cc8:	00009ccc 	.word	0x00009ccc

00002ccc <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2ccc:	2205      	movs	r2, #5
    2cce:	4b03      	ldr	r3, [pc, #12]	; (2cdc <arm_core_mpu_enable+0x10>)
    2cd0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    2cd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2cd6:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2cda:	4770      	bx	lr
    2cdc:	e000ed90 	.word	0xe000ed90

00002ce0 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    2ce0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2ce4:	2200      	movs	r2, #0
    2ce6:	4b01      	ldr	r3, [pc, #4]	; (2cec <arm_core_mpu_disable+0xc>)
    2ce8:	605a      	str	r2, [r3, #4]
}
    2cea:	4770      	bx	lr
    2cec:	e000ed90 	.word	0xe000ed90

00002cf0 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2cf0:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2cf2:	4c0a      	ldr	r4, [pc, #40]	; (2d1c <arm_core_mpu_configure_static_mpu_regions+0x2c>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    2cf4:	7822      	ldrb	r2, [r4, #0]
    2cf6:	f7ff ff35 	bl	2b64 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2cfa:	7020      	strb	r0, [r4, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    2cfc:	3016      	adds	r0, #22
    2cfe:	d10c      	bne.n	2d1a <arm_core_mpu_configure_static_mpu_regions+0x2a>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2d00:	4907      	ldr	r1, [pc, #28]	; (2d20 <arm_core_mpu_configure_static_mpu_regions+0x30>)
    2d02:	4808      	ldr	r0, [pc, #32]	; (2d24 <arm_core_mpu_configure_static_mpu_regions+0x34>)
    2d04:	f240 1205 	movw	r2, #261	; 0x105
    2d08:	f005 fad2 	bl	82b0 <printk>
			regions_num);
	}
}
    2d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2d10:	f240 1105 	movw	r1, #261	; 0x105
    2d14:	4802      	ldr	r0, [pc, #8]	; (2d20 <arm_core_mpu_configure_static_mpu_regions+0x30>)
    2d16:	f005 bb97 	b.w	8448 <assert_post_action>
}
    2d1a:	bd10      	pop	{r4, pc}
    2d1c:	2000173c 	.word	0x2000173c
    2d20:	00009d47 	.word	0x00009d47
    2d24:	0000914e 	.word	0x0000914e

00002d28 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
    2d28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2d2c:	4d2d      	ldr	r5, [pc, #180]	; (2de4 <arm_core_mpu_mark_areas_for_dynamic_regions+0xbc>)
    2d2e:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    2d30:	4606      	mov	r6, r0
    2d32:	f04f 0800 	mov.w	r8, #0
    2d36:	46ab      	mov	fp, r5
	MPU->RNR = index;
    2d38:	4f2b      	ldr	r7, [pc, #172]	; (2de8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    2d3a:	45d0      	cmp	r8, sl
    2d3c:	db02      	blt.n	2d44 <arm_core_mpu_mark_areas_for_dynamic_regions+0x1c>
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
    2d3e:	b003      	add	sp, #12
    2d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_region_areas[i].size == 0U) {
    2d44:	f8d6 9004 	ldr.w	r9, [r6, #4]
    2d48:	f1b9 0f00 	cmp.w	r9, #0
    2d4c:	d044      	beq.n	2dd8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xb0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    2d4e:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    2d50:	4608      	mov	r0, r1
    2d52:	9101      	str	r1, [sp, #4]
    2d54:	f005 fc4f 	bl	85f6 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    2d58:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    2d5a:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    2d5c:	eb09 0001 	add.w	r0, r9, r1
    2d60:	3801      	subs	r0, #1
    2d62:	f005 fc48 	bl	85f6 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    2d66:	4284      	cmp	r4, r0
    2d68:	f04f 0214 	mov.w	r2, #20
    2d6c:	4b1f      	ldr	r3, [pc, #124]	; (2dec <arm_core_mpu_mark_areas_for_dynamic_regions+0xc4>)
    2d6e:	d013      	beq.n	2d98 <arm_core_mpu_mark_areas_for_dynamic_regions+0x70>
		dyn_reg_info[i].index =
    2d70:	f06f 0315 	mvn.w	r3, #21
    2d74:	fb02 f808 	mul.w	r8, r2, r8
    2d78:	f84b 3008 	str.w	r3, [fp, r8]
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
    2d7c:	f240 1215 	movw	r2, #277	; 0x115
    2d80:	491b      	ldr	r1, [pc, #108]	; (2df0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc8>)
    2d82:	481c      	ldr	r0, [pc, #112]	; (2df4 <arm_core_mpu_mark_areas_for_dynamic_regions+0xcc>)
    2d84:	f005 fa94 	bl	82b0 <printk>
    2d88:	f240 1115 	movw	r1, #277	; 0x115
    2d8c:	4818      	ldr	r0, [pc, #96]	; (2df0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc8>)
}
    2d8e:	b003      	add	sp, #12
    2d90:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
    2d94:	f005 bb58 	b.w	8448 <assert_post_action>
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    2d98:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    2d9c:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    2d9e:	d0ed      	beq.n	2d7c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    2da0:	7819      	ldrb	r1, [r3, #0]
    2da2:	42a1      	cmp	r1, r4
    2da4:	ddea      	ble.n	2d7c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
	attr->rbar = MPU->RBAR &
    2da6:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    2daa:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    2dac:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    2dae:	68fc      	ldr	r4, [r7, #12]
    2db0:	f100 0108 	add.w	r1, r0, #8
    2db4:	7b00      	ldrb	r0, [r0, #12]
    2db6:	f364 0004 	bfi	r0, r4, #0, #5
    2dba:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    2dbc:	6938      	ldr	r0, [r7, #16]
    2dbe:	790c      	ldrb	r4, [r1, #4]
    2dc0:	0840      	lsrs	r0, r0, #1
    2dc2:	f360 1447 	bfi	r4, r0, #5, #3
    2dc6:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    2dc8:	68f9      	ldr	r1, [r7, #12]
    2dca:	f021 011f 	bic.w	r1, r1, #31
    2dce:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    2dd0:	6939      	ldr	r1, [r7, #16]
    2dd2:	f021 011f 	bic.w	r1, r1, #31
    2dd6:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    2dd8:	f108 0801 	add.w	r8, r8, #1
    2ddc:	3514      	adds	r5, #20
    2dde:	360c      	adds	r6, #12
    2de0:	e7ab      	b.n	2d3a <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    2de2:	bf00      	nop
    2de4:	20000a50 	.word	0x20000a50
    2de8:	e000ed90 	.word	0xe000ed90
    2dec:	2000173c 	.word	0x2000173c
    2df0:	00009d47 	.word	0x00009d47
    2df4:	0000914e 	.word	0x0000914e

00002df8 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    2df8:	b570      	push	{r4, r5, r6, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2dfa:	4d1b      	ldr	r5, [pc, #108]	; (2e68 <z_arm_mpu_init+0x70>)
    2dfc:	682e      	ldr	r6, [r5, #0]
    2dfe:	2e08      	cmp	r6, #8
    2e00:	d90d      	bls.n	2e1e <z_arm_mpu_init+0x26>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    2e02:	f44f 729e 	mov.w	r2, #316	; 0x13c
    2e06:	4919      	ldr	r1, [pc, #100]	; (2e6c <z_arm_mpu_init+0x74>)
    2e08:	4819      	ldr	r0, [pc, #100]	; (2e70 <z_arm_mpu_init+0x78>)
    2e0a:	f005 fa51 	bl	82b0 <printk>
    2e0e:	4817      	ldr	r0, [pc, #92]	; (2e6c <z_arm_mpu_init+0x74>)
    2e10:	f44f 719e 	mov.w	r1, #316	; 0x13c
    2e14:	f005 fb18 	bl	8448 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    2e18:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    2e1c:	bd70      	pop	{r4, r5, r6, pc}
	arm_core_mpu_disable();
    2e1e:	f7ff ff5f 	bl	2ce0 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2e22:	2000      	movs	r0, #0
	MPU->MAIR0 =
    2e24:	4c13      	ldr	r4, [pc, #76]	; (2e74 <z_arm_mpu_init+0x7c>)
    2e26:	4a14      	ldr	r2, [pc, #80]	; (2e78 <z_arm_mpu_init+0x80>)
    2e28:	6322      	str	r2, [r4, #48]	; 0x30
    2e2a:	4286      	cmp	r6, r0
    2e2c:	d115      	bne.n	2e5a <z_arm_mpu_init+0x62>
	static_regions_num = mpu_config.num_regions;
    2e2e:	4b13      	ldr	r3, [pc, #76]	; (2e7c <z_arm_mpu_init+0x84>)
    2e30:	701e      	strb	r6, [r3, #0]
	arm_core_mpu_enable();
    2e32:	f7ff ff4b 	bl	2ccc <arm_core_mpu_enable>
	__ASSERT(
    2e36:	6823      	ldr	r3, [r4, #0]
    2e38:	f3c3 2307 	ubfx	r3, r3, #8, #8
    2e3c:	2b08      	cmp	r3, #8
    2e3e:	d00a      	beq.n	2e56 <z_arm_mpu_init+0x5e>
    2e40:	490a      	ldr	r1, [pc, #40]	; (2e6c <z_arm_mpu_init+0x74>)
    2e42:	480b      	ldr	r0, [pc, #44]	; (2e70 <z_arm_mpu_init+0x78>)
    2e44:	f44f 72cf 	mov.w	r2, #414	; 0x19e
    2e48:	f005 fa32 	bl	82b0 <printk>
    2e4c:	f44f 71cf 	mov.w	r1, #414	; 0x19e
    2e50:	4806      	ldr	r0, [pc, #24]	; (2e6c <z_arm_mpu_init+0x74>)
    2e52:	f005 faf9 	bl	8448 <assert_post_action>
	return 0;
    2e56:	2000      	movs	r0, #0
    2e58:	e7e0      	b.n	2e1c <z_arm_mpu_init+0x24>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    2e5a:	6869      	ldr	r1, [r5, #4]
    2e5c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    2e60:	f7ff fe40 	bl	2ae4 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2e64:	3001      	adds	r0, #1
    2e66:	e7e0      	b.n	2e2a <z_arm_mpu_init+0x32>
    2e68:	00008f28 	.word	0x00008f28
    2e6c:	00009d47 	.word	0x00009d47
    2e70:	0000914e 	.word	0x0000914e
    2e74:	e000ed90 	.word	0xe000ed90
    2e78:	0044ffaa 	.word	0x0044ffaa
    2e7c:	2000173c 	.word	0x2000173c

00002e80 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2e80:	4b01      	ldr	r3, [pc, #4]	; (2e88 <__stdout_hook_install+0x8>)
    2e82:	6018      	str	r0, [r3, #0]
}
    2e84:	4770      	bx	lr
    2e86:	bf00      	nop
    2e88:	20000028 	.word	0x20000028

00002e8c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2e8e:	794b      	ldrb	r3, [r1, #5]
    2e90:	2b01      	cmp	r3, #1
    2e92:	d02c      	beq.n	2eee <uarte_nrfx_configure+0x62>
    2e94:	2b03      	cmp	r3, #3
    2e96:	d127      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    2e98:	2710      	movs	r7, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2e9a:	798b      	ldrb	r3, [r1, #6]
    2e9c:	2b03      	cmp	r3, #3
    2e9e:	d123      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2ea0:	79cd      	ldrb	r5, [r1, #7]
    2ea2:	b12d      	cbz	r5, 2eb0 <uarte_nrfx_configure+0x24>
    2ea4:	2d01      	cmp	r5, #1
    2ea6:	d11f      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
    2ea8:	6843      	ldr	r3, [r0, #4]
    2eaa:	685b      	ldr	r3, [r3, #4]
    2eac:	079b      	lsls	r3, r3, #30
    2eae:	d01b      	beq.n	2ee8 <uarte_nrfx_configure+0x5c>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2eb0:	790a      	ldrb	r2, [r1, #4]
    2eb2:	2a01      	cmp	r2, #1
    2eb4:	d01d      	beq.n	2ef2 <uarte_nrfx_configure+0x66>
    2eb6:	2a02      	cmp	r2, #2
    2eb8:	d01f      	beq.n	2efa <uarte_nrfx_configure+0x6e>
    2eba:	b9aa      	cbnz	r2, 2ee8 <uarte_nrfx_configure+0x5c>
    2ebc:	4614      	mov	r4, r2
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    2ebe:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    2ec0:	6846      	ldr	r6, [r0, #4]
	switch (baudrate) {
    2ec2:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2ec6:	6836      	ldr	r6, [r6, #0]
	switch (baudrate) {
    2ec8:	d06e      	beq.n	2fa8 <uarte_nrfx_configure+0x11c>
    2eca:	d833      	bhi.n	2f34 <uarte_nrfx_configure+0xa8>
    2ecc:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2ed0:	d06d      	beq.n	2fae <uarte_nrfx_configure+0x122>
    2ed2:	d81c      	bhi.n	2f0e <uarte_nrfx_configure+0x82>
    2ed4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2ed8:	d06b      	beq.n	2fb2 <uarte_nrfx_configure+0x126>
    2eda:	d810      	bhi.n	2efe <uarte_nrfx_configure+0x72>
    2edc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2ee0:	d06a      	beq.n	2fb8 <uarte_nrfx_configure+0x12c>
    2ee2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    2ee6:	d06a      	beq.n	2fbe <uarte_nrfx_configure+0x132>
    2ee8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2eec:	e05b      	b.n	2fa6 <uarte_nrfx_configure+0x11a>
	switch (cfg->stop_bits) {
    2eee:	2700      	movs	r7, #0
    2ef0:	e7d3      	b.n	2e9a <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    2ef2:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2ef6:	220e      	movs	r2, #14
    2ef8:	e7e1      	b.n	2ebe <uarte_nrfx_configure+0x32>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    2efa:	2400      	movs	r4, #0
    2efc:	e7fb      	b.n	2ef6 <uarte_nrfx_configure+0x6a>
	switch (baudrate) {
    2efe:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    2f02:	d05f      	beq.n	2fc4 <uarte_nrfx_configure+0x138>
    2f04:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2f08:	d1ee      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2f0a:	4b39      	ldr	r3, [pc, #228]	; (2ff0 <uarte_nrfx_configure+0x164>)
    2f0c:	e03e      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2f0e:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    2f12:	d05a      	beq.n	2fca <uarte_nrfx_configure+0x13e>
    2f14:	d807      	bhi.n	2f26 <uarte_nrfx_configure+0x9a>
    2f16:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2f1a:	d058      	beq.n	2fce <uarte_nrfx_configure+0x142>
    2f1c:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2f20:	d1e2      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2f22:	4b34      	ldr	r3, [pc, #208]	; (2ff4 <uarte_nrfx_configure+0x168>)
    2f24:	e032      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2f26:	f647 2c12 	movw	ip, #31250	; 0x7a12
    2f2a:	4563      	cmp	r3, ip
    2f2c:	d1dc      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2f2e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2f32:	e02b      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2f34:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2f38:	d04b      	beq.n	2fd2 <uarte_nrfx_configure+0x146>
    2f3a:	d813      	bhi.n	2f64 <uarte_nrfx_configure+0xd8>
    2f3c:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2f40:	d04a      	beq.n	2fd8 <uarte_nrfx_configure+0x14c>
    2f42:	d809      	bhi.n	2f58 <uarte_nrfx_configure+0xcc>
    2f44:	f64d 2cc0 	movw	ip, #56000	; 0xdac0
    2f48:	4563      	cmp	r3, ip
    2f4a:	d047      	beq.n	2fdc <uarte_nrfx_configure+0x150>
    2f4c:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2f50:	d1ca      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2f52:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2f56:	e019      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2f58:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2f5c:	d1c4      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2f5e:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2f62:	e013      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2f64:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2f68:	d03b      	beq.n	2fe2 <uarte_nrfx_configure+0x156>
    2f6a:	d809      	bhi.n	2f80 <uarte_nrfx_configure+0xf4>
    2f6c:	f8df c098 	ldr.w	ip, [pc, #152]	; 3008 <uarte_nrfx_configure+0x17c>
    2f70:	4563      	cmp	r3, ip
    2f72:	d039      	beq.n	2fe8 <uarte_nrfx_configure+0x15c>
    2f74:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2f78:	d1b6      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2f7a:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2f7e:	e005      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2f80:	f8df c088 	ldr.w	ip, [pc, #136]	; 300c <uarte_nrfx_configure+0x180>
    2f84:	4563      	cmp	r3, ip
    2f86:	d1af      	bne.n	2ee8 <uarte_nrfx_configure+0x5c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2f88:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2f8c:	f8c6 3524 	str.w	r3, [r6, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    2f90:	6903      	ldr	r3, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
    2f92:	432c      	orrs	r4, r5
                    | (uint32_t)p_cfg->stop
    2f94:	433a      	orrs	r2, r7
                    | (uint32_t)p_cfg->hwfc;
    2f96:	4322      	orrs	r2, r4
    2f98:	3304      	adds	r3, #4
    2f9a:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2f9c:	f8c6 256c 	str.w	r2, [r6, #1388]	; 0x56c
    2fa0:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2fa4:	2000      	movs	r0, #0
}
    2fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2fa8:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2fac:	e7ee      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2fae:	4b12      	ldr	r3, [pc, #72]	; (2ff8 <uarte_nrfx_configure+0x16c>)
    2fb0:	e7ec      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2fb2:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2fb6:	e7e9      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = 0x00014000;
    2fb8:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2fbc:	e7e6      	b.n	2f8c <uarte_nrfx_configure+0x100>
	switch (baudrate) {
    2fbe:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2fc2:	e7e3      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2fc4:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2fc8:	e7e0      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2fca:	4b0c      	ldr	r3, [pc, #48]	; (2ffc <uarte_nrfx_configure+0x170>)
    2fcc:	e7de      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2fce:	4b0c      	ldr	r3, [pc, #48]	; (3000 <uarte_nrfx_configure+0x174>)
    2fd0:	e7dc      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2fd2:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2fd6:	e7d9      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2fd8:	4b0a      	ldr	r3, [pc, #40]	; (3004 <uarte_nrfx_configure+0x178>)
    2fda:	e7d7      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2fdc:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2fe0:	e7d4      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2fe2:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2fe6:	e7d1      	b.n	2f8c <uarte_nrfx_configure+0x100>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2fe8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2fec:	e7ce      	b.n	2f8c <uarte_nrfx_configure+0x100>
    2fee:	bf00      	nop
    2ff0:	0013b000 	.word	0x0013b000
    2ff4:	004ea000 	.word	0x004ea000
    2ff8:	00275000 	.word	0x00275000
    2ffc:	0075c000 	.word	0x0075c000
    3000:	003af000 	.word	0x003af000
    3004:	013a9000 	.word	0x013a9000
    3008:	0003d090 	.word	0x0003d090
    300c:	000f4240 	.word	0x000f4240

00003010 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3010:	6802      	ldr	r2, [r0, #0]
{
    3012:	b510      	push	{r4, lr}
    switch (port)
    3014:	0953      	lsrs	r3, r2, #5
{
    3016:	4604      	mov	r4, r0
    switch (port)
    3018:	d029      	beq.n	306e <nrf_gpio_pin_port_decode+0x5e>
    301a:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    301c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3020:	bf18      	it	ne
    3022:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3024:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3028:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    302a:	07db      	lsls	r3, r3, #31
    302c:	d40a      	bmi.n	3044 <nrf_gpio_pin_port_decode+0x34>
    302e:	4912      	ldr	r1, [pc, #72]	; (3078 <nrf_gpio_pin_port_decode+0x68>)
    3030:	4812      	ldr	r0, [pc, #72]	; (307c <nrf_gpio_pin_port_decode+0x6c>)
    3032:	f44f 7205 	mov.w	r2, #532	; 0x214
    3036:	f005 f93b 	bl	82b0 <printk>
    303a:	f44f 7105 	mov.w	r1, #532	; 0x214
    303e:	480e      	ldr	r0, [pc, #56]	; (3078 <nrf_gpio_pin_port_decode+0x68>)
    3040:	f005 fa02 	bl	8448 <assert_post_action>
    uint32_t pin_number = *p_pin;
    3044:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3046:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    304a:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    304c:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    304e:	d00c      	beq.n	306a <nrf_gpio_pin_port_decode+0x5a>
    3050:	2b01      	cmp	r3, #1
    3052:	d00f      	beq.n	3074 <nrf_gpio_pin_port_decode+0x64>
            NRFX_ASSERT(0);
    3054:	4908      	ldr	r1, [pc, #32]	; (3078 <nrf_gpio_pin_port_decode+0x68>)
    3056:	4809      	ldr	r0, [pc, #36]	; (307c <nrf_gpio_pin_port_decode+0x6c>)
    3058:	f240 2219 	movw	r2, #537	; 0x219
    305c:	f005 f928 	bl	82b0 <printk>
    3060:	f240 2119 	movw	r1, #537	; 0x219
    3064:	4804      	ldr	r0, [pc, #16]	; (3078 <nrf_gpio_pin_port_decode+0x68>)
    3066:	f005 f9ef 	bl	8448 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    306a:	4805      	ldr	r0, [pc, #20]	; (3080 <nrf_gpio_pin_port_decode+0x70>)
}
    306c:	bd10      	pop	{r4, pc}
    switch (port)
    306e:	f04f 33ff 	mov.w	r3, #4294967295
    3072:	e7d7      	b.n	3024 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3074:	4803      	ldr	r0, [pc, #12]	; (3084 <nrf_gpio_pin_port_decode+0x74>)
    3076:	e7f9      	b.n	306c <nrf_gpio_pin_port_decode+0x5c>
    3078:	000091dd 	.word	0x000091dd
    307c:	0000914e 	.word	0x0000914e
    3080:	50842500 	.word	0x50842500
    3084:	50842800 	.word	0x50842800

00003088 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    308a:	4605      	mov	r5, r0
    308c:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
    308e:	6906      	ldr	r6, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3090:	f005 fc8f 	bl	89b2 <k_is_in_isr>
    3094:	b910      	cbnz	r0, 309c <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    3096:	4b2c      	ldr	r3, [pc, #176]	; (3148 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    3098:	781b      	ldrb	r3, [r3, #0]
    309a:	b983      	cbnz	r3, 30be <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    309c:	f04f 0320 	mov.w	r3, #32
    30a0:	f3ef 8411 	mrs	r4, BASEPRI
    30a4:	f383 8811 	msr	BASEPRI, r3
    30a8:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    30ac:	4628      	mov	r0, r5
    30ae:	f005 fb8d 	bl	87cc <is_tx_ready>
    30b2:	bb28      	cbnz	r0, 3100 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    30b4:	f384 8811 	msr	BASEPRI, r4
    30b8:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    30bc:	e7ee      	b.n	309c <uarte_nrfx_poll_out+0x14>
{
    30be:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    30c0:	4628      	mov	r0, r5
    30c2:	f005 fb83 	bl	87cc <is_tx_ready>
    30c6:	b970      	cbnz	r0, 30e6 <uarte_nrfx_poll_out+0x5e>
    30c8:	2001      	movs	r0, #1
    30ca:	f005 fc4a 	bl	8962 <nrfx_busy_wait>
    30ce:	3c01      	subs	r4, #1
    30d0:	d1f6      	bne.n	30c0 <uarte_nrfx_poll_out+0x38>
	return z_impl_k_sleep(timeout);
    30d2:	2100      	movs	r1, #0
    30d4:	2021      	movs	r0, #33	; 0x21
    30d6:	f001 ff39 	bl	4f4c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    30da:	e7f0      	b.n	30be <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    30dc:	f384 8811 	msr	BASEPRI, r4
    30e0:	f3bf 8f6f 	isb	sy
}
    30e4:	e7f5      	b.n	30d2 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    30e6:	f04f 0320 	mov.w	r3, #32
    30ea:	f3ef 8411 	mrs	r4, BASEPRI
    30ee:	f383 8811 	msr	BASEPRI, r3
    30f2:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    30f6:	4628      	mov	r0, r5
    30f8:	f005 fb68 	bl	87cc <is_tx_ready>
    30fc:	2800      	cmp	r0, #0
    30fe:	d0ed      	beq.n	30dc <uarte_nrfx_poll_out+0x54>
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3100:	2201      	movs	r2, #1
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    3102:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3106:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    3108:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    310a:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    310e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3112:	2200      	movs	r2, #0
    3114:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3118:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    311c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    3120:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3124:	684a      	ldr	r2, [r1, #4]
    3126:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3128:	bf41      	itttt	mi
    312a:	2208      	movmi	r2, #8
    312c:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    3130:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    3134:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3138:	2201      	movs	r2, #1
    313a:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    313c:	f384 8811 	msr	BASEPRI, r4
    3140:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    3144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3146:	bf00      	nop
    3148:	2000173d 	.word	0x2000173d

0000314c <entropy_cc3xx_rng_get_entropy>:

static int entropy_cc3xx_rng_get_entropy(
	const struct device *dev,
	uint8_t *buffer,
	uint16_t length)
{
    314c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3150:	460f      	mov	r7, r1
    3152:	4616      	mov	r6, r2
	int res = -EINVAL;

	__ASSERT_NO_MSG(dev != NULL);
    3154:	b940      	cbnz	r0, 3168 <entropy_cc3xx_rng_get_entropy+0x1c>
    3156:	491a      	ldr	r1, [pc, #104]	; (31c0 <entropy_cc3xx_rng_get_entropy+0x74>)
    3158:	481a      	ldr	r0, [pc, #104]	; (31c4 <entropy_cc3xx_rng_get_entropy+0x78>)
    315a:	2226      	movs	r2, #38	; 0x26
    315c:	f005 f8a8 	bl	82b0 <printk>
    3160:	2126      	movs	r1, #38	; 0x26
    3162:	4817      	ldr	r0, [pc, #92]	; (31c0 <entropy_cc3xx_rng_get_entropy+0x74>)
    3164:	f005 f970 	bl	8448 <assert_post_action>
	__ASSERT_NO_MSG(buffer != NULL);
    3168:	b947      	cbnz	r7, 317c <entropy_cc3xx_rng_get_entropy+0x30>
    316a:	4915      	ldr	r1, [pc, #84]	; (31c0 <entropy_cc3xx_rng_get_entropy+0x74>)
    316c:	4815      	ldr	r0, [pc, #84]	; (31c4 <entropy_cc3xx_rng_get_entropy+0x78>)
    316e:	2227      	movs	r2, #39	; 0x27
    3170:	f005 f89e 	bl	82b0 <printk>
    3174:	2127      	movs	r1, #39	; 0x27
    3176:	4812      	ldr	r0, [pc, #72]	; (31c0 <entropy_cc3xx_rng_get_entropy+0x74>)
    3178:	f005 f966 	bl	8448 <assert_post_action>
	 *  gathered using CC3xx HW using the CTR_DRBG features of the
	 *  nrf_cc310_platform/nrf_cc312_platform library.
	 */
	while (offset < length) {

		if ((length - offset) < CTR_DRBG_MAX_REQUEST) {
    317c:	f44f 6580 	mov.w	r5, #1024	; 0x400
    3180:	2400      	movs	r4, #0
    3182:	f06f 0015 	mvn.w	r0, #21
			/** This is a call from a secure app, in which
			 * case entropy is gathered using CC3xx HW
			 * using the CTR_DRBG features of the
			 * nrf_cc310_platform/nrf_cc312_platform library.
			 */
			res = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx,
    3186:	f8df 8040 	ldr.w	r8, [pc, #64]	; 31c8 <entropy_cc3xx_rng_get_entropy+0x7c>
	while (offset < length) {
    318a:	42a6      	cmp	r6, r4
    318c:	d802      	bhi.n	3194 <entropy_cc3xx_rng_get_entropy+0x48>
		offset += chunk_size;
	}
#endif

	return res;
}
    318e:	b002      	add	sp, #8
    3190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ((length - offset) < CTR_DRBG_MAX_REQUEST) {
    3194:	1b33      	subs	r3, r6, r4
    3196:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    319a:	bf38      	it	cc
    319c:	461d      	movcc	r5, r3
			res = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx,
    319e:	4640      	mov	r0, r8
    31a0:	ab01      	add	r3, sp, #4
    31a2:	462a      	mov	r2, r5
    31a4:	1939      	adds	r1, r7, r4
    31a6:	f002 fafd 	bl	57a4 <nrf_cc3xx_platform_ctr_drbg_get>
		if (olen != chunk_size) {
    31aa:	9b01      	ldr	r3, [sp, #4]
    31ac:	42ab      	cmp	r3, r5
    31ae:	d103      	bne.n	31b8 <entropy_cc3xx_rng_get_entropy+0x6c>
		if (res != 0) {
    31b0:	2800      	cmp	r0, #0
    31b2:	d1ec      	bne.n	318e <entropy_cc3xx_rng_get_entropy+0x42>
		offset += chunk_size;
    31b4:	442c      	add	r4, r5
    31b6:	e7e8      	b.n	318a <entropy_cc3xx_rng_get_entropy+0x3e>
			return -EINVAL;
    31b8:	f06f 0015 	mvn.w	r0, #21
    31bc:	e7e7      	b.n	318e <entropy_cc3xx_rng_get_entropy+0x42>
    31be:	bf00      	nop
    31c0:	00009d9d 	.word	0x00009d9d
    31c4:	0000914e 	.word	0x0000914e
    31c8:	20000a6c 	.word	0x20000a6c

000031cc <entropy_cc3xx_rng_init>:
		}

	#elif !defined(CONFIG_SPM)
		int ret = 0;

		ret = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    31cc:	2200      	movs	r2, #0
{
    31ce:	b508      	push	{r3, lr}
		ret = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    31d0:	4611      	mov	r1, r2
    31d2:	4804      	ldr	r0, [pc, #16]	; (31e4 <entropy_cc3xx_rng_init+0x18>)
    31d4:	f002 fab2 	bl	573c <nrf_cc3xx_platform_ctr_drbg_init>
		if (ret != 0) {
    31d8:	2800      	cmp	r0, #0
			return -EINVAL;
		}
	#endif

	return 0;
}
    31da:	bf18      	it	ne
    31dc:	f06f 0015 	mvnne.w	r0, #21
    31e0:	bd08      	pop	{r3, pc}
    31e2:	bf00      	nop
    31e4:	20000a6c 	.word	0x20000a6c

000031e8 <k_sys_fatal_error_handler>:
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    31e8:	4803      	ldr	r0, [pc, #12]	; (31f8 <k_sys_fatal_error_handler+0x10>)
    31ea:	2145      	movs	r1, #69	; 0x45
{
    31ec:	b508      	push	{r3, lr}
		LOG_ERR("Resetting system");
    31ee:	f005 f940 	bl	8472 <z_log_minimal_printk>
		sys_arch_reboot(0);
    31f2:	2000      	movs	r0, #0
    31f4:	f7ff fb7e 	bl	28f4 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    31f8:	00009dd8 	.word	0x00009dd8

000031fc <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(const struct device *dev)
{
    31fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    3200:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    3202:	4c21      	ldr	r4, [pc, #132]	; (3288 <check_ext_api_requests+0x8c>)
 */
static inline const struct fw_info_ext_api *fw_info_ext_api_check(
							uint32_t ext_api_addr)
{
	const struct fw_info_ext_api *ext_api;
	const uint32_t ext_api_magic[] = {EXT_API_MAGIC};
    3204:	4e21      	ldr	r6, [pc, #132]	; (328c <check_ext_api_requests+0x90>)
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    3206:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    320a:	f8df 9088 	ldr.w	r9, [pc, #136]	; 3294 <check_ext_api_requests+0x98>
{
    320e:	b085      	sub	sp, #20
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    3210:	45a8      	cmp	r8, r5
    3212:	d803      	bhi.n	321c <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    3214:	2000      	movs	r0, #0
    3216:	b005      	add	sp, #20
    3218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((uint32_t)*(ext_api_req->ext_api))
    321c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    321e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    3222:	681f      	ldr	r7, [r3, #0]
    3224:	ab01      	add	r3, sp, #4
    3226:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	ext_api = (const struct fw_info_ext_api *)(ext_api_addr);
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    322a:	220c      	movs	r2, #12
    322c:	4619      	mov	r1, r3
    322e:	4638      	mov	r0, r7
    3230:	f005 fa0b 	bl	864a <memcmp>
    3234:	b990      	cbnz	r0, 325c <check_ext_api_requests+0x60>
    3236:	b18f      	cbz	r7, 325c <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    3238:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const uint32_t req_id = ext_api_req->request.ext_api_id;
    323a:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    323c:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    323e:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    3240:	4291      	cmp	r1, r2
    3242:	d10b      	bne.n	325c <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    3244:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
    3246:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    3248:	4291      	cmp	r1, r2
    324a:	d807      	bhi.n	325c <check_ext_api_requests+0x60>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
    324c:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    324e:	4291      	cmp	r1, r2
    3250:	d904      	bls.n	325c <check_ext_api_requests+0x60>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
    3252:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    3254:	695b      	ldr	r3, [r3, #20]
    3256:	ea32 0303 	bics.w	r3, r2, r3
    325a:	d00a      	beq.n	3272 <check_ext_api_requests+0x76>
		} else if (ext_api_req->required) {
    325c:	6a27      	ldr	r7, [r4, #32]
    325e:	b167      	cbz	r7, 327a <check_ext_api_requests+0x7e>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    3260:	480b      	ldr	r0, [pc, #44]	; (3290 <check_ext_api_requests+0x94>)
    3262:	f005 f825 	bl	82b0 <printk>
			k_panic();
    3266:	4040      	eors	r0, r0
    3268:	f380 8811 	msr	BASEPRI, r0
    326c:	f04f 0004 	mov.w	r0, #4
    3270:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    3272:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    3274:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    3276:	441c      	add	r4, r3
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    3278:	e7ca      	b.n	3210 <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    327a:	4648      	mov	r0, r9
    327c:	f005 f818 	bl	82b0 <printk>
			*ext_api_req->ext_api = NULL;
    3280:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3282:	601f      	str	r7, [r3, #0]
    3284:	e7f5      	b.n	3272 <check_ext_api_requests+0x76>
    3286:	bf00      	nop
    3288:	0000023c 	.word	0x0000023c
    328c:	00008d10 	.word	0x00008d10
    3290:	00009dfa 	.word	0x00009dfa
    3294:	00009e23 	.word	0x00009e23

00003298 <nrf53_errata_42>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3298:	4b06      	ldr	r3, [pc, #24]	; (32b4 <nrf53_errata_42+0x1c>)
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    329a:	681b      	ldr	r3, [r3, #0]
    329c:	2b07      	cmp	r3, #7
    329e:	d107      	bne.n	32b0 <nrf53_errata_42+0x18>
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    32a0:	4b05      	ldr	r3, [pc, #20]	; (32b8 <nrf53_errata_42+0x20>)
    32a2:	681b      	ldr	r3, [r3, #0]
    32a4:	3b02      	subs	r3, #2
    32a6:	2b03      	cmp	r3, #3
    32a8:	d802      	bhi.n	32b0 <nrf53_errata_42+0x18>
    32aa:	4a04      	ldr	r2, [pc, #16]	; (32bc <nrf53_errata_42+0x24>)
    32ac:	5cd0      	ldrb	r0, [r2, r3]
    32ae:	4770      	bx	lr
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    32b0:	2000      	movs	r0, #0
    #endif
}
    32b2:	4770      	bx	lr
    32b4:	00ff0130 	.word	0x00ff0130
    32b8:	00ff0134 	.word	0x00ff0134
    32bc:	00009e56 	.word	0x00009e56

000032c0 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    32c0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    32c4:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    32c8:	4b03      	ldr	r3, [pc, #12]	; (32d8 <SystemCoreClockUpdate+0x18>)
    32ca:	f002 0203 	and.w	r2, r2, #3
    32ce:	40d3      	lsrs	r3, r2
    32d0:	4a02      	ldr	r2, [pc, #8]	; (32dc <SystemCoreClockUpdate+0x1c>)
    32d2:	6013      	str	r3, [r2, #0]
#endif
}
    32d4:	4770      	bx	lr
    32d6:	bf00      	nop
    32d8:	07a12000 	.word	0x07a12000
    32dc:	20000040 	.word	0x20000040

000032e0 <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    32e0:	4a3d      	ldr	r2, [pc, #244]	; (33d8 <SystemInit+0xf8>)
{
    32e2:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    32e4:	6813      	ldr	r3, [r2, #0]
    32e6:	f043 0302 	orr.w	r3, r3, #2
    32ea:	6013      	str	r3, [r2, #0]
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    32ec:	f7ff ffd4 	bl	3298 <nrf53_errata_42>
    32f0:	b148      	cbz	r0, 3306 <SystemInit+0x26>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    32f2:	4b3a      	ldr	r3, [pc, #232]	; (33dc <SystemInit+0xfc>)
    32f4:	681a      	ldr	r2, [r3, #0]
    32f6:	b932      	cbnz	r2, 3306 <SystemInit+0x26>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    32f8:	210d      	movs	r1, #13
    32fa:	6019      	str	r1, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    32fc:	2101      	movs	r1, #1
    32fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    3302:	6019      	str	r1, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    3304:	601a      	str	r2, [r3, #0]
{
    3306:	2200      	movs	r2, #0
    3308:	00d3      	lsls	r3, r2, #3
    330a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    330e:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    3312:	3101      	adds	r1, #1
    3314:	d007      	beq.n	3326 <SystemInit+0x46>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    3316:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    331a:	3201      	adds	r2, #1
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    331c:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    3320:	2a20      	cmp	r2, #32
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    3322:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    3324:	d1f0      	bne.n	3308 <SystemInit+0x28>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    3326:	f7ff ffb7 	bl	3298 <nrf53_errata_42>
    332a:	2800      	cmp	r0, #0
    332c:	d14e      	bne.n	33cc <SystemInit+0xec>
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    332e:	f7ff ffb3 	bl	3298 <nrf53_errata_42>
    3332:	b138      	cbz	r0, 3344 <SystemInit+0x64>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    3334:	4b2a      	ldr	r3, [pc, #168]	; (33e0 <SystemInit+0x100>)
    3336:	4a2b      	ldr	r2, [pc, #172]	; (33e4 <SystemInit+0x104>)
    3338:	601a      	str	r2, [r3, #0]
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    333a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    333e:	2201      	movs	r2, #1
    3340:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3344:	4b28      	ldr	r3, [pc, #160]	; (33e8 <SystemInit+0x108>)
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    3346:	681b      	ldr	r3, [r3, #0]
    3348:	2b07      	cmp	r3, #7
    334a:	d10a      	bne.n	3362 <SystemInit+0x82>
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    334c:	4b27      	ldr	r3, [pc, #156]	; (33ec <SystemInit+0x10c>)
    334e:	681b      	ldr	r3, [r3, #0]
    3350:	3b02      	subs	r3, #2
    3352:	2b03      	cmp	r3, #3
    3354:	d805      	bhi.n	3362 <SystemInit+0x82>
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    3356:	4a26      	ldr	r2, [pc, #152]	; (33f0 <SystemInit+0x110>)
    3358:	5cd3      	ldrb	r3, [r2, r3]
    335a:	b113      	cbz	r3, 3362 <SystemInit+0x82>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    335c:	2200      	movs	r2, #0
    335e:	4b25      	ldr	r3, [pc, #148]	; (33f4 <SystemInit+0x114>)
    3360:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    3362:	f7ff ff99 	bl	3298 <nrf53_errata_42>
    3366:	b150      	cbz	r0, 337e <SystemInit+0x9e>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    3368:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    336c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3370:	07d1      	lsls	r1, r2, #31
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    3372:	bf42      	ittt	mi
    3374:	2200      	movmi	r2, #0
    3376:	f8c3 2114 	strmi.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    337a:	f8c3 2118 	strmi.w	r2, [r3, #280]	; 0x118
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    337e:	4b1a      	ldr	r3, [pc, #104]	; (33e8 <SystemInit+0x108>)
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    3380:	681b      	ldr	r3, [r3, #0]
    3382:	2b07      	cmp	r3, #7
    3384:	d109      	bne.n	339a <SystemInit+0xba>

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    3386:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    338a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    338e:	07d2      	lsls	r2, r2, #31
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    3390:	bf44      	itt	mi
    3392:	f06f 0201 	mvnmi.w	r2, #1
    3396:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    339a:	f7ff ff7d 	bl	3298 <nrf53_errata_42>
    339e:	b110      	cbz	r0, 33a6 <SystemInit+0xc6>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    33a0:	2265      	movs	r2, #101	; 0x65
    33a2:	4b15      	ldr	r3, [pc, #84]	; (33f8 <SystemInit+0x118>)
    33a4:	601a      	str	r2, [r3, #0]

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    33a6:	4a15      	ldr	r2, [pc, #84]	; (33fc <SystemInit+0x11c>)
    33a8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    33ac:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    33b0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    33b4:	4a12      	ldr	r2, [pc, #72]	; (3400 <SystemInit+0x120>)
    33b6:	4b13      	ldr	r3, [pc, #76]	; (3404 <SystemInit+0x124>)
    33b8:	6811      	ldr	r1, [r2, #0]
    33ba:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    33be:	69d2      	ldr	r2, [r2, #28]
    33c0:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
}
    33c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SystemCoreClockUpdate();
    33c8:	f7ff bf7a 	b.w	32c0 <SystemCoreClockUpdate>
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    33cc:	2229      	movs	r2, #41	; 0x29
    33ce:	4b0a      	ldr	r3, [pc, #40]	; (33f8 <SystemInit+0x118>)
    33d0:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    33d2:	2203      	movs	r2, #3
    33d4:	631a      	str	r2, [r3, #48]	; 0x30
    33d6:	e7aa      	b.n	332e <SystemInit+0x4e>
    33d8:	e000edd0 	.word	0xe000edd0
    33dc:	50004a20 	.word	0x50004a20
    33e0:	50039530 	.word	0x50039530
    33e4:	beef0044 	.word	0xbeef0044
    33e8:	00ff0130 	.word	0x00ff0130
    33ec:	00ff0134 	.word	0x00ff0134
    33f0:	00009e5a 	.word	0x00009e5a
    33f4:	5003254c 	.word	0x5003254c
    33f8:	5000470c 	.word	0x5000470c
    33fc:	e000ed00 	.word	0xe000ed00
    3400:	00ff8000 	.word	0x00ff8000
    3404:	50006000 	.word	0x50006000

00003408 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    3408:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    340a:	4604      	mov	r4, r0
    340c:	b940      	cbnz	r0, 3420 <nrfx_clock_init+0x18>
    340e:	4909      	ldr	r1, [pc, #36]	; (3434 <nrfx_clock_init+0x2c>)
    3410:	4809      	ldr	r0, [pc, #36]	; (3438 <nrfx_clock_init+0x30>)
    3412:	22b5      	movs	r2, #181	; 0xb5
    3414:	f004 ff4c 	bl	82b0 <printk>
    3418:	21b5      	movs	r1, #181	; 0xb5
    341a:	4806      	ldr	r0, [pc, #24]	; (3434 <nrfx_clock_init+0x2c>)
    341c:	f005 f814 	bl	8448 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3420:	4b06      	ldr	r3, [pc, #24]	; (343c <nrfx_clock_init+0x34>)
    3422:	791a      	ldrb	r2, [r3, #4]
    3424:	b922      	cbnz	r2, 3430 <nrfx_clock_init+0x28>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3426:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    3428:	4805      	ldr	r0, [pc, #20]	; (3440 <nrfx_clock_init+0x38>)
        m_clock_cb.event_handler = event_handler;
    342a:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    342c:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    342e:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3430:	4804      	ldr	r0, [pc, #16]	; (3444 <nrfx_clock_init+0x3c>)
    return err_code;
    3432:	e7fc      	b.n	342e <nrfx_clock_init+0x26>
    3434:	00009e5e 	.word	0x00009e5e
    3438:	0000914e 	.word	0x0000914e
    343c:	20000c28 	.word	0x20000c28
    3440:	0bad0000 	.word	0x0bad0000
    3444:	0bad000c 	.word	0x0bad000c

00003448 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    3448:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    344a:	4b0d      	ldr	r3, [pc, #52]	; (3480 <nrfx_clock_enable+0x38>)
    344c:	791b      	ldrb	r3, [r3, #4]
    344e:	b943      	cbnz	r3, 3462 <nrfx_clock_enable+0x1a>
    3450:	490c      	ldr	r1, [pc, #48]	; (3484 <nrfx_clock_enable+0x3c>)
    3452:	480d      	ldr	r0, [pc, #52]	; (3488 <nrfx_clock_enable+0x40>)
    3454:	22ce      	movs	r2, #206	; 0xce
    3456:	f004 ff2b 	bl	82b0 <printk>
    345a:	21ce      	movs	r1, #206	; 0xce
    345c:	4809      	ldr	r0, [pc, #36]	; (3484 <nrfx_clock_enable+0x3c>)
    345e:	f004 fff3 	bl	8448 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    3462:	2005      	movs	r0, #5
    3464:	f7fe feac 	bl	21c0 <arch_irq_is_enabled>
    3468:	b910      	cbnz	r0, 3470 <nrfx_clock_enable+0x28>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    346a:	2005      	movs	r0, #5
    346c:	f7fe fe98 	bl	21a0 <arch_irq_enable>
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
    3470:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3474:	2201      	movs	r2, #1
    3476:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    347a:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    347e:	bd08      	pop	{r3, pc}
    3480:	20000c28 	.word	0x20000c28
    3484:	00009e5e 	.word	0x00009e5e
    3488:	0000914e 	.word	0x0000914e

0000348c <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    348c:	4b33      	ldr	r3, [pc, #204]	; (355c <nrfx_clock_start+0xd0>)
{
    348e:	b510      	push	{r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3490:	791b      	ldrb	r3, [r3, #4]
{
    3492:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3494:	b953      	cbnz	r3, 34ac <nrfx_clock_start+0x20>
    3496:	4932      	ldr	r1, [pc, #200]	; (3560 <nrfx_clock_start+0xd4>)
    3498:	4832      	ldr	r0, [pc, #200]	; (3564 <nrfx_clock_start+0xd8>)
    349a:	f44f 7285 	mov.w	r2, #266	; 0x10a
    349e:	f004 ff07 	bl	82b0 <printk>
    34a2:	f44f 7185 	mov.w	r1, #266	; 0x10a
    34a6:	482e      	ldr	r0, [pc, #184]	; (3560 <nrfx_clock_start+0xd4>)
    34a8:	f004 ffce 	bl	8448 <assert_post_action>
    switch (domain)
    34ac:	2c03      	cmp	r4, #3
    34ae:	d848      	bhi.n	3542 <nrfx_clock_start+0xb6>
    34b0:	e8df f004 	tbb	[pc, r4]
    34b4:	3a2d2202 	.word	0x3a2d2202
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    34b8:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    34bc:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    34c0:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    34c4:	03c9      	lsls	r1, r1, #15
    34c6:	d511      	bpl.n	34ec <nrfx_clock_start+0x60>
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    34c8:	f003 0303 	and.w	r3, r3, #3
    34cc:	2b02      	cmp	r3, #2
    34ce:	d10d      	bne.n	34ec <nrfx_clock_start+0x60>
    p_reg->LFCLKSRC = (uint32_t)(source);
    34d0:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34d4:	2200      	movs	r2, #0
    34d6:	4b24      	ldr	r3, [pc, #144]	; (3568 <nrfx_clock_start+0xdc>)
    34d8:	601a      	str	r2, [r3, #0]
    34da:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    34dc:	2202      	movs	r2, #2
    34de:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    34e2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34e6:	2201      	movs	r2, #1
    34e8:	609a      	str	r2, [r3, #8]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    34ea:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    34ec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    34f0:	2201      	movs	r2, #1
    34f2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    34f6:	e7ed      	b.n	34d4 <nrfx_clock_start+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34f8:	2200      	movs	r2, #0
    34fa:	4b1c      	ldr	r3, [pc, #112]	; (356c <nrfx_clock_start+0xe0>)
    34fc:	601a      	str	r2, [r3, #0]
    34fe:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3500:	2201      	movs	r2, #1
    3502:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3506:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    350a:	601a      	str	r2, [r3, #0]
}
    350c:	e7ed      	b.n	34ea <nrfx_clock_start+0x5e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    350e:	2200      	movs	r2, #0
    3510:	4b17      	ldr	r3, [pc, #92]	; (3570 <nrfx_clock_start+0xe4>)
    3512:	601a      	str	r2, [r3, #0]
    3514:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3516:	f44f 7200 	mov.w	r2, #512	; 0x200
    351a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    351e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3522:	2201      	movs	r2, #1
    3524:	621a      	str	r2, [r3, #32]
}
    3526:	e7e0      	b.n	34ea <nrfx_clock_start+0x5e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3528:	2200      	movs	r2, #0
    352a:	4b12      	ldr	r3, [pc, #72]	; (3574 <nrfx_clock_start+0xe8>)
    352c:	601a      	str	r2, [r3, #0]
    352e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3530:	f44f 7280 	mov.w	r2, #256	; 0x100
    3534:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3538:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    353c:	2201      	movs	r2, #1
    353e:	619a      	str	r2, [r3, #24]
}
    3540:	e7d3      	b.n	34ea <nrfx_clock_start+0x5e>
            NRFX_ASSERT(0);
    3542:	4907      	ldr	r1, [pc, #28]	; (3560 <nrfx_clock_start+0xd4>)
    3544:	4807      	ldr	r0, [pc, #28]	; (3564 <nrfx_clock_start+0xd8>)
    3546:	f44f 729e 	mov.w	r2, #316	; 0x13c
    354a:	f004 feb1 	bl	82b0 <printk>
}
    354e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            NRFX_ASSERT(0);
    3552:	f44f 719e 	mov.w	r1, #316	; 0x13c
    3556:	4802      	ldr	r0, [pc, #8]	; (3560 <nrfx_clock_start+0xd4>)
    3558:	f004 bf76 	b.w	8448 <assert_post_action>
    355c:	20000c28 	.word	0x20000c28
    3560:	00009e5e 	.word	0x00009e5e
    3564:	0000914e 	.word	0x0000914e
    3568:	50005104 	.word	0x50005104
    356c:	50005100 	.word	0x50005100
    3570:	50005124 	.word	0x50005124
    3574:	50005120 	.word	0x50005120

00003578 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3578:	4b44      	ldr	r3, [pc, #272]	; (368c <nrfx_clock_stop+0x114>)
{
    357a:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    357c:	791b      	ldrb	r3, [r3, #4]
{
    357e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3580:	b953      	cbnz	r3, 3598 <nrfx_clock_stop+0x20>
    3582:	4943      	ldr	r1, [pc, #268]	; (3690 <nrfx_clock_stop+0x118>)
    3584:	4843      	ldr	r0, [pc, #268]	; (3694 <nrfx_clock_stop+0x11c>)
    3586:	f240 1243 	movw	r2, #323	; 0x143
    358a:	f004 fe91 	bl	82b0 <printk>
    358e:	f240 1143 	movw	r1, #323	; 0x143
    3592:	483f      	ldr	r0, [pc, #252]	; (3690 <nrfx_clock_stop+0x118>)
    3594:	f004 ff58 	bl	8448 <assert_post_action>
    switch (domain)
    3598:	2c03      	cmp	r4, #3
    359a:	d85a      	bhi.n	3652 <nrfx_clock_stop+0xda>
    359c:	e8df f004 	tbb	[pc, r4]
    35a0:	4c3f2302 	.word	0x4c3f2302
    p_reg->INTENCLR = mask;
    35a4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    35a8:	2202      	movs	r2, #2
    35aa:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    35ae:	2200      	movs	r2, #0
    35b0:	f503 7382 	add.w	r3, r3, #260	; 0x104
    35b4:	601a      	str	r2, [r3, #0]
    35b6:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35b8:	4b37      	ldr	r3, [pc, #220]	; (3698 <nrfx_clock_stop+0x120>)
    35ba:	2201      	movs	r2, #1
    35bc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    35c0:	f04f 2650 	mov.w	r6, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35c4:	601a      	str	r2, [r3, #0]
    switch (domain)
    35c6:	2c02      	cmp	r4, #2
    35c8:	d050      	beq.n	366c <nrfx_clock_stop+0xf4>
    35ca:	2c03      	cmp	r4, #3
    35cc:	d051      	beq.n	3672 <nrfx_clock_stop+0xfa>
    35ce:	2c00      	cmp	r4, #0
    35d0:	d152      	bne.n	3678 <nrfx_clock_stop+0x100>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    35d2:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
                       (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)), 10000, 1, stopped);
    }
    else
    {
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    35d6:	03db      	lsls	r3, r3, #15
    35d8:	d520      	bpl.n	361c <nrfx_clock_stop+0xa4>
    35da:	2001      	movs	r0, #1
    35dc:	f005 f9c1 	bl	8962 <nrfx_busy_wait>
    35e0:	3d01      	subs	r5, #1
    35e2:	d1f0      	bne.n	35c6 <nrfx_clock_stop+0x4e>
    35e4:	e01a      	b.n	361c <nrfx_clock_stop+0xa4>
    p_reg->INTENCLR = mask;
    35e6:	2301      	movs	r3, #1
    35e8:	f04f 2450 	mov.w	r4, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    35ec:	2100      	movs	r1, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35ee:	f242 7510 	movw	r5, #10000	; 0x2710
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    35f2:	4a2a      	ldr	r2, [pc, #168]	; (369c <nrfx_clock_stop+0x124>)
    p_reg->INTENCLR = mask;
    35f4:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    35f8:	6011      	str	r1, [r2, #0]
    35fa:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35fc:	4a28      	ldr	r2, [pc, #160]	; (36a0 <nrfx_clock_stop+0x128>)
    35fe:	6013      	str	r3, [r2, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3600:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3604:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3608:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    360c:	03d2      	lsls	r2, r2, #15
    360e:	d505      	bpl.n	361c <nrfx_clock_stop+0xa4>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3610:	b123      	cbz	r3, 361c <nrfx_clock_stop+0xa4>
    3612:	2001      	movs	r0, #1
    3614:	f005 f9a5 	bl	8962 <nrfx_busy_wait>
    3618:	3d01      	subs	r5, #1
    361a:	d1f1      	bne.n	3600 <nrfx_clock_stop+0x88>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    361c:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENCLR = mask;
    361e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3622:	f44f 7200 	mov.w	r2, #512	; 0x200
    3626:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    362a:	2200      	movs	r2, #0
    362c:	f503 7392 	add.w	r3, r3, #292	; 0x124
    3630:	601a      	str	r2, [r3, #0]
    3632:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3634:	4b1b      	ldr	r3, [pc, #108]	; (36a4 <nrfx_clock_stop+0x12c>)
    3636:	e7c0      	b.n	35ba <nrfx_clock_stop+0x42>
    p_reg->INTENCLR = mask;
    3638:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    363c:	f44f 7280 	mov.w	r2, #256	; 0x100
    3640:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3644:	2200      	movs	r2, #0
    3646:	f503 7390 	add.w	r3, r3, #288	; 0x120
    364a:	601a      	str	r2, [r3, #0]
    364c:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    364e:	4b16      	ldr	r3, [pc, #88]	; (36a8 <nrfx_clock_stop+0x130>)
    3650:	e7b3      	b.n	35ba <nrfx_clock_stop+0x42>
            NRFX_ASSERT(0);
    3652:	490f      	ldr	r1, [pc, #60]	; (3690 <nrfx_clock_stop+0x118>)
    3654:	480f      	ldr	r0, [pc, #60]	; (3694 <nrfx_clock_stop+0x11c>)
    3656:	f240 125f 	movw	r2, #351	; 0x15f
    365a:	f004 fe29 	bl	82b0 <printk>
    365e:	f240 115f 	movw	r1, #351	; 0x15f
    3662:	480b      	ldr	r0, [pc, #44]	; (3690 <nrfx_clock_stop+0x118>)
}
    3664:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            NRFX_ASSERT(0);
    3668:	f004 beee 	b.w	8448 <assert_post_action>
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    366c:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
    3670:	e7b1      	b.n	35d6 <nrfx_clock_stop+0x5e>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    3672:	f8d6 3454 	ldr.w	r3, [r6, #1108]	; 0x454
    3676:	e7ae      	b.n	35d6 <nrfx_clock_stop+0x5e>
            NRFX_ASSERT(0);
    3678:	490c      	ldr	r1, [pc, #48]	; (36ac <nrfx_clock_stop+0x134>)
    367a:	4806      	ldr	r0, [pc, #24]	; (3694 <nrfx_clock_stop+0x11c>)
    367c:	f44f 724f 	mov.w	r2, #828	; 0x33c
    3680:	f004 fe16 	bl	82b0 <printk>
    3684:	f44f 714f 	mov.w	r1, #828	; 0x33c
    3688:	4808      	ldr	r0, [pc, #32]	; (36ac <nrfx_clock_stop+0x134>)
    368a:	e7eb      	b.n	3664 <nrfx_clock_stop+0xec>
    368c:	20000c28 	.word	0x20000c28
    3690:	00009e5e 	.word	0x00009e5e
    3694:	0000914e 	.word	0x0000914e
    3698:	5000500c 	.word	0x5000500c
    369c:	50005100 	.word	0x50005100
    36a0:	50005004 	.word	0x50005004
    36a4:	50005024 	.word	0x50005024
    36a8:	5000501c 	.word	0x5000501c
    36ac:	00009e9b 	.word	0x00009e9b

000036b0 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    36b0:	4b26      	ldr	r3, [pc, #152]	; (374c <nrfx_power_clock_irq_handler+0x9c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    36b2:	b510      	push	{r4, lr}
    36b4:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    36b6:	b152      	cbz	r2, 36ce <nrfx_power_clock_irq_handler+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36b8:	2000      	movs	r0, #0
    36ba:	6018      	str	r0, [r3, #0]
    36bc:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    36be:	2201      	movs	r2, #1
    36c0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    36c4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    36c8:	4b21      	ldr	r3, [pc, #132]	; (3750 <nrfx_power_clock_irq_handler+0xa0>)
    36ca:	681b      	ldr	r3, [r3, #0]
    36cc:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    36ce:	4b21      	ldr	r3, [pc, #132]	; (3754 <nrfx_power_clock_irq_handler+0xa4>)
    36d0:	681a      	ldr	r2, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    36d2:	b18a      	cbz	r2, 36f8 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36d4:	2200      	movs	r2, #0
    36d6:	601a      	str	r2, [r3, #0]
    36d8:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    36da:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    36de:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    36e2:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    36e6:	f002 0203 	and.w	r2, r2, #3
    36ea:	2a01      	cmp	r2, #1
    36ec:	f04f 0102 	mov.w	r1, #2
    36f0:	d124      	bne.n	373c <nrfx_power_clock_irq_handler+0x8c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    36f2:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36f6:	609a      	str	r2, [r3, #8]
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    36f8:	4b17      	ldr	r3, [pc, #92]	; (3758 <nrfx_power_clock_irq_handler+0xa8>)
    36fa:	681a      	ldr	r2, [r3, #0]
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    36fc:	b162      	cbz	r2, 3718 <nrfx_power_clock_irq_handler+0x68>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36fe:	2200      	movs	r2, #0
    3700:	601a      	str	r2, [r3, #0]
    3702:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    3704:	f44f 7280 	mov.w	r2, #256	; 0x100
    3708:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    370c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    3710:	4b0f      	ldr	r3, [pc, #60]	; (3750 <nrfx_power_clock_irq_handler+0xa0>)
    3712:	2004      	movs	r0, #4
    3714:	681b      	ldr	r3, [r3, #0]
    3716:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3718:	4b10      	ldr	r3, [pc, #64]	; (375c <nrfx_power_clock_irq_handler+0xac>)
    371a:	681a      	ldr	r2, [r3, #0]
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    371c:	b1aa      	cbz	r2, 374a <nrfx_power_clock_irq_handler+0x9a>
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    371e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3722:	2200      	movs	r2, #0
    3724:	601a      	str	r2, [r3, #0]
    3726:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    3728:	f44f 7200 	mov.w	r2, #512	; 0x200
    372c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3730:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    3734:	4b06      	ldr	r3, [pc, #24]	; (3750 <nrfx_power_clock_irq_handler+0xa0>)
    3736:	2005      	movs	r0, #5
    3738:	681b      	ldr	r3, [r3, #0]
    373a:	4718      	bx	r3
    373c:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3740:	4b03      	ldr	r3, [pc, #12]	; (3750 <nrfx_power_clock_irq_handler+0xa0>)
    3742:	2001      	movs	r0, #1
    3744:	681b      	ldr	r3, [r3, #0]
    3746:	4798      	blx	r3
    3748:	e7d6      	b.n	36f8 <nrfx_power_clock_irq_handler+0x48>
}
    374a:	bd10      	pop	{r4, pc}
    374c:	50005100 	.word	0x50005100
    3750:	20000c28 	.word	0x20000c28
    3754:	50005104 	.word	0x50005104
    3758:	50005120 	.word	0x50005120
    375c:	50005124 	.word	0x50005124

00003760 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3760:	4b0e      	ldr	r3, [pc, #56]	; (379c <z_sys_init_run_level+0x3c>)
{
    3762:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3764:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3768:	3001      	adds	r0, #1
    376a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    376e:	42a6      	cmp	r6, r4
    3770:	d800      	bhi.n	3774 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    3772:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    3774:	e9d4 3500 	ldrd	r3, r5, [r4]
    3778:	4628      	mov	r0, r5
    377a:	4798      	blx	r3
		if (dev != NULL) {
    377c:	b165      	cbz	r5, 3798 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    377e:	68eb      	ldr	r3, [r5, #12]
    3780:	b130      	cbz	r0, 3790 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3782:	2800      	cmp	r0, #0
    3784:	bfb8      	it	lt
    3786:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    3788:	28ff      	cmp	r0, #255	; 0xff
    378a:	bfa8      	it	ge
    378c:	20ff      	movge	r0, #255	; 0xff
    378e:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3790:	785a      	ldrb	r2, [r3, #1]
    3792:	f042 0201 	orr.w	r2, r2, #1
    3796:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3798:	3408      	adds	r4, #8
    379a:	e7e8      	b.n	376e <z_sys_init_run_level+0xe>
    379c:	00008f74 	.word	0x00008f74

000037a0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    37a0:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    37a2:	4605      	mov	r5, r0
    37a4:	b910      	cbnz	r0, 37ac <z_impl_device_get_binding+0xc>
		return NULL;
    37a6:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    37a8:	4620      	mov	r0, r4
    37aa:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    37ac:	7803      	ldrb	r3, [r0, #0]
    37ae:	2b00      	cmp	r3, #0
    37b0:	d0f9      	beq.n	37a6 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    37b2:	4a0f      	ldr	r2, [pc, #60]	; (37f0 <z_impl_device_get_binding+0x50>)
    37b4:	4c0f      	ldr	r4, [pc, #60]	; (37f4 <z_impl_device_get_binding+0x54>)
    37b6:	4616      	mov	r6, r2
    37b8:	4294      	cmp	r4, r2
    37ba:	d108      	bne.n	37ce <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    37bc:	4c0d      	ldr	r4, [pc, #52]	; (37f4 <z_impl_device_get_binding+0x54>)
    37be:	42b4      	cmp	r4, r6
    37c0:	d0f1      	beq.n	37a6 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    37c2:	4620      	mov	r0, r4
    37c4:	f005 f8d0 	bl	8968 <z_device_ready>
    37c8:	b950      	cbnz	r0, 37e0 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    37ca:	3418      	adds	r4, #24
    37cc:	e7f7      	b.n	37be <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    37ce:	4620      	mov	r0, r4
    37d0:	f005 f8ca 	bl	8968 <z_device_ready>
    37d4:	b110      	cbz	r0, 37dc <z_impl_device_get_binding+0x3c>
    37d6:	6823      	ldr	r3, [r4, #0]
    37d8:	42ab      	cmp	r3, r5
    37da:	d0e5      	beq.n	37a8 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    37dc:	3418      	adds	r4, #24
    37de:	e7eb      	b.n	37b8 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    37e0:	4628      	mov	r0, r5
    37e2:	6821      	ldr	r1, [r4, #0]
    37e4:	f004 ff25 	bl	8632 <strcmp>
    37e8:	2800      	cmp	r0, #0
    37ea:	d1ee      	bne.n	37ca <z_impl_device_get_binding+0x2a>
    37ec:	e7dc      	b.n	37a8 <z_impl_device_get_binding+0x8>
    37ee:	bf00      	nop
    37f0:	2000011c 	.word	0x2000011c
    37f4:	200000bc 	.word	0x200000bc

000037f8 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    37f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    37fa:	4604      	mov	r4, r0
    37fc:	460e      	mov	r6, r1
	__asm__ volatile(
    37fe:	f04f 0320 	mov.w	r3, #32
    3802:	f3ef 8711 	mrs	r7, BASEPRI
    3806:	f383 8811 	msr	BASEPRI, r3
    380a:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
    380e:	f001 fbcd 	bl	4fac <z_impl_k_current_get>
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    3812:	2200      	movs	r2, #0
    3814:	2c04      	cmp	r4, #4
    3816:	bf98      	it	ls
    3818:	4b1d      	ldrls	r3, [pc, #116]	; (3890 <z_fatal_error+0x98>)
    381a:	4605      	mov	r5, r0
	switch (reason) {
    381c:	bf94      	ite	ls
    381e:	f853 3024 	ldrls.w	r3, [r3, r4, lsl #2]
    3822:	4b1c      	ldrhi	r3, [pc, #112]	; (3894 <z_fatal_error+0x9c>)
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    3824:	9200      	str	r2, [sp, #0]
    3826:	2145      	movs	r1, #69	; 0x45
    3828:	4622      	mov	r2, r4
    382a:	481b      	ldr	r0, [pc, #108]	; (3898 <z_fatal_error+0xa0>)
    382c:	f004 fe21 	bl	8472 <z_log_minimal_printk>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    3830:	b13e      	cbz	r6, 3842 <z_fatal_error+0x4a>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    3832:	69f3      	ldr	r3, [r6, #28]
    3834:	f3c3 0308 	ubfx	r3, r3, #0, #9
    3838:	b11b      	cbz	r3, 3842 <z_fatal_error+0x4a>
		LOG_ERR("Fault during interrupt handling\n");
    383a:	2145      	movs	r1, #69	; 0x45
    383c:	4817      	ldr	r0, [pc, #92]	; (389c <z_fatal_error+0xa4>)
    383e:	f004 fe18 	bl	8472 <z_log_minimal_printk>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    3842:	b135      	cbz	r5, 3852 <z_fatal_error+0x5a>
    3844:	4628      	mov	r0, r5
    3846:	f005 f8ba 	bl	89be <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    384a:	4603      	mov	r3, r0
    384c:	b108      	cbz	r0, 3852 <z_fatal_error+0x5a>
    384e:	7802      	ldrb	r2, [r0, #0]
    3850:	b902      	cbnz	r2, 3854 <z_fatal_error+0x5c>
		thread_name = "unknown";
    3852:	4b13      	ldr	r3, [pc, #76]	; (38a0 <z_fatal_error+0xa8>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    3854:	462a      	mov	r2, r5
    3856:	2145      	movs	r1, #69	; 0x45
    3858:	4812      	ldr	r0, [pc, #72]	; (38a4 <z_fatal_error+0xac>)
    385a:	f004 fe0a 	bl	8472 <z_log_minimal_printk>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    385e:	4631      	mov	r1, r6
    3860:	4620      	mov	r0, r4
    3862:	f7ff fcc1 	bl	31e8 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    3866:	2c04      	cmp	r4, #4
    3868:	d108      	bne.n	387c <z_fatal_error+0x84>
    386a:	490f      	ldr	r1, [pc, #60]	; (38a8 <z_fatal_error+0xb0>)
    386c:	480f      	ldr	r0, [pc, #60]	; (38ac <z_fatal_error+0xb4>)
    386e:	228f      	movs	r2, #143	; 0x8f
    3870:	f004 fd1e 	bl	82b0 <printk>
    3874:	218f      	movs	r1, #143	; 0x8f
    3876:	480c      	ldr	r0, [pc, #48]	; (38a8 <z_fatal_error+0xb0>)
    3878:	f004 fde6 	bl	8448 <assert_post_action>
	__asm__ volatile(
    387c:	f387 8811 	msr	BASEPRI, r7
    3880:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    3884:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    3886:	b003      	add	sp, #12
    3888:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    388c:	f7ff b886 	b.w	299c <z_impl_k_thread_abort>
    3890:	00008f8c 	.word	0x00008f8c
    3894:	00009ecf 	.word	0x00009ecf
    3898:	00009ee5 	.word	0x00009ee5
    389c:	00009f12 	.word	0x00009f12
    38a0:	00009edd 	.word	0x00009edd
    38a4:	00009f38 	.word	0x00009f38
    38a8:	00009f55 	.word	0x00009f55
    38ac:	0000914e 	.word	0x0000914e

000038b0 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    38b0:	4802      	ldr	r0, [pc, #8]	; (38bc <z_bss_zero+0xc>)
    38b2:	4a03      	ldr	r2, [pc, #12]	; (38c0 <z_bss_zero+0x10>)
    38b4:	2100      	movs	r1, #0
    38b6:	1a12      	subs	r2, r2, r0
    38b8:	f004 bf19 	b.w	86ee <memset>
    38bc:	20000170 	.word	0x20000170
    38c0:	20001740 	.word	0x20001740

000038c4 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    38c4:	2201      	movs	r2, #1
{
    38c6:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    38c8:	4b09      	ldr	r3, [pc, #36]	; (38f0 <bg_thread_main+0x2c>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    38ca:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    38cc:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    38ce:	f7ff ff47 	bl	3760 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    38d2:	f001 fecb 	bl	566c <boot_banner>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    38d6:	2003      	movs	r0, #3
    38d8:	f7ff ff42 	bl	3760 <z_sys_init_run_level>

	z_init_static_threads();
    38dc:	f000 f9d6 	bl	3c8c <z_init_static_threads>
	z_sys_init_run_level(_SYS_INIT_LEVEL_SMP);
#endif

	extern void main(void);

	main();
    38e0:	f004 fccc 	bl	827c <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    38e4:	4a03      	ldr	r2, [pc, #12]	; (38f4 <bg_thread_main+0x30>)
    38e6:	7b13      	ldrb	r3, [r2, #12]
    38e8:	f023 0301 	bic.w	r3, r3, #1
    38ec:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    38ee:	bd08      	pop	{r3, pc}
    38f0:	2000173d 	.word	0x2000173d
    38f4:	200001f0 	.word	0x200001f0

000038f8 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    38f8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    38fc:	4b3f      	ldr	r3, [pc, #252]	; (39fc <z_cstart+0x104>)
    38fe:	b0a7      	sub	sp, #156	; 0x9c
	uint32_t msp =
    3900:	f503 6700 	add.w	r7, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3904:	f387 8808 	msr	MSP, r7
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    3908:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    390c:	2400      	movs	r4, #0
    390e:	23e0      	movs	r3, #224	; 0xe0
    3910:	4d3b      	ldr	r5, [pc, #236]	; (3a00 <z_cstart+0x108>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3912:	f04f 0b01 	mov.w	fp, #1
    3916:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    391a:	77ec      	strb	r4, [r5, #31]
    391c:	762c      	strb	r4, [r5, #24]
    391e:	766c      	strb	r4, [r5, #25]
    3920:	76ac      	strb	r4, [r5, #26]
    3922:	76ec      	strb	r4, [r5, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3924:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    3926:	4e37      	ldr	r6, [pc, #220]	; (3a04 <z_cstart+0x10c>)
    3928:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    392c:	626b      	str	r3, [r5, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    392e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3930:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 3a1c <z_cstart+0x124>
    3934:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    3938:	626b      	str	r3, [r5, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    393a:	63ac      	str	r4, [r5, #56]	; 0x38
	/* Set NMI, Hard, and Bus Faults as Non-Secure.
	 * NMI and Bus Faults targeting the Secure state will
	 * escalate to a SecureFault or SecureHardFault.
	 */
	SCB->AIRCR =
		(SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk)))
    393c:	68eb      	ldr	r3, [r5, #12]
	z_setup_new_thread(thread, stack,
    393e:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 3a20 <z_cstart+0x128>
    3942:	b29b      	uxth	r3, r3
		| SCB_AIRCR_BFHFNMINS_Msk
		| ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos) &
    3944:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    3948:	f443 3308 	orr.w	r3, r3, #139264	; 0x22000
	SCB->AIRCR =
    394c:	60eb      	str	r3, [r5, #12]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    394e:	f7fe ffb7 	bl	28c0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3952:	f7fe fc99 	bl	2288 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3956:	f04f 33ff 	mov.w	r3, #4294967295
    395a:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    395c:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    395e:	f7ff fa4b 	bl	2df8 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3962:	f7ff f8a3 	bl	2aac <z_arm_configure_static_mpu_regions>
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    3966:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    396a:	4d27      	ldr	r5, [pc, #156]	; (3a08 <z_cstart+0x110>)
	dummy_thread->base.user_options = K_ESSENTIAL;
    396c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3970:	ab06      	add	r3, sp, #24
    3972:	60ab      	str	r3, [r5, #8]
	dummy_thread->stack_info.size = 0U;
    3974:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3978:	f004 fff5 	bl	8966 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    397c:	4620      	mov	r0, r4
    397e:	f7ff feef 	bl	3760 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3982:	2001      	movs	r0, #1
    3984:	f7ff feec 	bl	3760 <z_sys_init_run_level>
	z_sched_init();
    3988:	f001 f9c0 	bl	4d0c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    398c:	4b1f      	ldr	r3, [pc, #124]	; (3a0c <z_cstart+0x114>)
	_kernel.ready_q.cache = &z_main_thread;
    398e:	626e      	str	r6, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3990:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    3994:	491e      	ldr	r1, [pc, #120]	; (3a10 <z_cstart+0x118>)
    3996:	9305      	str	r3, [sp, #20]
    3998:	4630      	mov	r0, r6
    399a:	4653      	mov	r3, sl
    399c:	e9cd 4b03 	strd	r4, fp, [sp, #12]
    39a0:	e9cd 4401 	strd	r4, r4, [sp, #4]
    39a4:	9400      	str	r4, [sp, #0]
    39a6:	f000 f91d 	bl	3be4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    39aa:	7b73      	ldrb	r3, [r6, #13]
    39ac:	4681      	mov	r9, r0
    39ae:	f023 0304 	bic.w	r3, r3, #4
	z_ready_thread(&z_main_thread);
    39b2:	4630      	mov	r0, r6
    39b4:	7373      	strb	r3, [r6, #13]
    39b6:	f001 f821 	bl	49fc <z_ready_thread>
	z_setup_new_thread(thread, stack,
    39ba:	230f      	movs	r3, #15
    39bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
    39c0:	e9cd 4302 	strd	r4, r3, [sp, #8]
    39c4:	4913      	ldr	r1, [pc, #76]	; (3a14 <z_cstart+0x11c>)
    39c6:	4b14      	ldr	r3, [pc, #80]	; (3a18 <z_cstart+0x120>)
    39c8:	4640      	mov	r0, r8
    39ca:	e9cd b404 	strd	fp, r4, [sp, #16]
    39ce:	e9cd 5400 	strd	r5, r4, [sp]
    39d2:	f000 f907 	bl	3be4 <z_setup_new_thread>
    39d6:	f898 300d 	ldrb.w	r3, [r8, #13]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    39da:	4652      	mov	r2, sl
    39dc:	f023 0304 	bic.w	r3, r3, #4
    39e0:	f888 300d 	strb.w	r3, [r8, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    39e4:	f105 0318 	add.w	r3, r5, #24
    39e8:	4649      	mov	r1, r9
    39ea:	4630      	mov	r0, r6
	list->tail = (sys_dnode_t *)list;
    39ec:	e9c5 3306 	strd	r3, r3, [r5, #24]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    39f0:	f8c5 800c 	str.w	r8, [r5, #12]
		_kernel.cpus[i].id = i;
    39f4:	752c      	strb	r4, [r5, #20]
		_kernel.cpus[i].irq_stack =
    39f6:	606f      	str	r7, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    39f8:	f7fe fc32 	bl	2260 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    39fc:	20002880 	.word	0x20002880
    3a00:	e000ed00 	.word	0xe000ed00
    3a04:	200001f0 	.word	0x200001f0
    3a08:	20000c30 	.word	0x20000c30
    3a0c:	00009fc1 	.word	0x00009fc1
    3a10:	20001740 	.word	0x20001740
    3a14:	20002740 	.word	0x20002740
    3a18:	00003dd5 	.word	0x00003dd5
    3a1c:	000038c5 	.word	0x000038c5
    3a20:	20000170 	.word	0x20000170

00003a24 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    3a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3a28:	4d14      	ldr	r5, [pc, #80]	; (3a7c <init_mem_slab_module+0x58>)
    3a2a:	4c15      	ldr	r4, [pc, #84]	; (3a80 <init_mem_slab_module+0x5c>)
    3a2c:	46a8      	mov	r8, r5
    3a2e:	4e15      	ldr	r6, [pc, #84]	; (3a84 <init_mem_slab_module+0x60>)
    3a30:	42ac      	cmp	r4, r5
    3a32:	d908      	bls.n	3a46 <init_mem_slab_module+0x22>
    3a34:	4631      	mov	r1, r6
    3a36:	4814      	ldr	r0, [pc, #80]	; (3a88 <init_mem_slab_module+0x64>)
    3a38:	223c      	movs	r2, #60	; 0x3c
    3a3a:	f004 fc39 	bl	82b0 <printk>
    3a3e:	213c      	movs	r1, #60	; 0x3c
    3a40:	4630      	mov	r0, r6
    3a42:	f004 fd01 	bl	8448 <assert_post_action>
    3a46:	4544      	cmp	r4, r8
    3a48:	d302      	bcc.n	3a50 <init_mem_slab_module+0x2c>
			goto out;
		}
		z_object_init(slab);
	}

out:
    3a4a:	2000      	movs	r0, #0
	return rc;
}
    3a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3a50:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    3a54:	ea42 0301 	orr.w	r3, r2, r1
    3a58:	f013 0303 	ands.w	r3, r3, #3
    3a5c:	d10b      	bne.n	3a76 <init_mem_slab_module+0x52>
	for (j = 0U; j < slab->num_blocks; j++) {
    3a5e:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    3a60:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    3a62:	4283      	cmp	r3, r0
    3a64:	d101      	bne.n	3a6a <init_mem_slab_module+0x46>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3a66:	3420      	adds	r4, #32
    3a68:	e7e2      	b.n	3a30 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    3a6a:	69a7      	ldr	r7, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    3a6c:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
    3a6e:	6017      	str	r7, [r2, #0]
		slab->free_list = p;
    3a70:	61a2      	str	r2, [r4, #24]
		p += slab->block_size;
    3a72:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    3a74:	e7f5      	b.n	3a62 <init_mem_slab_module+0x3e>
		return -EINVAL;
    3a76:	f06f 0015 	mvn.w	r0, #21
	return rc;
    3a7a:	e7e7      	b.n	3a4c <init_mem_slab_module+0x28>
    3a7c:	2000011c 	.word	0x2000011c
    3a80:	2000011c 	.word	0x2000011c
    3a84:	00009fc9 	.word	0x00009fc9
    3a88:	0000914e 	.word	0x0000914e

00003a8c <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    3a8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    3a90:	4604      	mov	r4, r0
    3a92:	460d      	mov	r5, r1
    3a94:	4690      	mov	r8, r2
    3a96:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    3a98:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    3a9c:	f04f 0320 	mov.w	r3, #32
    3aa0:	f3ef 8711 	mrs	r7, BASEPRI
    3aa4:	f383 8811 	msr	BASEPRI, r3
    3aa8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3aac:	4630      	mov	r0, r6
    3aae:	f000 f96d 	bl	3d8c <z_spin_lock_valid>
    3ab2:	b940      	cbnz	r0, 3ac6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2e>
    3ab4:	491f      	ldr	r1, [pc, #124]	; (3b34 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x9c>)
    3ab6:	4820      	ldr	r0, [pc, #128]	; (3b38 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa0>)
    3ab8:	2281      	movs	r2, #129	; 0x81
    3aba:	f004 fbf9 	bl	82b0 <printk>
    3abe:	2181      	movs	r1, #129	; 0x81
    3ac0:	481c      	ldr	r0, [pc, #112]	; (3b34 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x9c>)
    3ac2:	f004 fcc1 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    3ac6:	4630      	mov	r0, r6
    3ac8:	f000 f97c 	bl	3dc4 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    3acc:	69a3      	ldr	r3, [r4, #24]
    3ace:	b1c3      	cbz	r3, 3b02 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6a>
		/* take a free block */
		*mem = slab->free_list;
    3ad0:	602b      	str	r3, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
    3ad2:	681b      	ldr	r3, [r3, #0]
    3ad4:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    3ad6:	69e3      	ldr	r3, [r4, #28]
    3ad8:	3301      	adds	r3, #1
    3ada:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    3adc:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3ade:	4630      	mov	r0, r6
    3ae0:	f000 f962 	bl	3da8 <z_spin_unlock_valid>
    3ae4:	b940      	cbnz	r0, 3af8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x60>
    3ae6:	4913      	ldr	r1, [pc, #76]	; (3b34 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x9c>)
    3ae8:	4813      	ldr	r0, [pc, #76]	; (3b38 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa0>)
    3aea:	22ac      	movs	r2, #172	; 0xac
    3aec:	f004 fbe0 	bl	82b0 <printk>
    3af0:	21ac      	movs	r1, #172	; 0xac
    3af2:	4810      	ldr	r0, [pc, #64]	; (3b34 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x9c>)
    3af4:	f004 fca8 	bl	8448 <assert_post_action>
	__asm__ volatile(
    3af8:	f387 8811 	msr	BASEPRI, r7
    3afc:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    3b00:	e013      	b.n	3b2a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x92>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    3b02:	ea58 0209 	orrs.w	r2, r8, r9
    3b06:	d103      	bne.n	3b10 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x78>
		result = -ENOMEM;
    3b08:	f06f 040b 	mvn.w	r4, #11
		*mem = NULL;
    3b0c:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
    3b0e:	e7e6      	b.n	3ade <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x46>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    3b10:	4622      	mov	r2, r4
    3b12:	4639      	mov	r1, r7
    3b14:	4630      	mov	r0, r6
    3b16:	e9cd 8900 	strd	r8, r9, [sp]
    3b1a:	f000 fd89 	bl	4630 <z_pend_curr>
		if (result == 0) {
    3b1e:	4604      	mov	r4, r0
    3b20:	b918      	cbnz	r0, 3b2a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x92>
			*mem = _current->base.swap_data;
    3b22:	4b06      	ldr	r3, [pc, #24]	; (3b3c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa4>)
    3b24:	689b      	ldr	r3, [r3, #8]
    3b26:	695b      	ldr	r3, [r3, #20]
    3b28:	602b      	str	r3, [r5, #0]
}
    3b2a:	4620      	mov	r0, r4
    3b2c:	b003      	add	sp, #12
    3b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3b32:	bf00      	nop
    3b34:	00009188 	.word	0x00009188
    3b38:	0000914e 	.word	0x0000914e
    3b3c:	20000c30 	.word	0x20000c30

00003b40 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    3b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3b44:	4604      	mov	r4, r0
    3b46:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    3b48:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    3b4c:	f04f 0320 	mov.w	r3, #32
    3b50:	f3ef 8711 	mrs	r7, BASEPRI
    3b54:	f383 8811 	msr	BASEPRI, r3
    3b58:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3b5c:	4630      	mov	r0, r6
    3b5e:	f000 f915 	bl	3d8c <z_spin_lock_valid>
    3b62:	b940      	cbnz	r0, 3b76 <k_mem_slab_free+0x36>
    3b64:	491d      	ldr	r1, [pc, #116]	; (3bdc <k_mem_slab_free+0x9c>)
    3b66:	481e      	ldr	r0, [pc, #120]	; (3be0 <k_mem_slab_free+0xa0>)
    3b68:	2281      	movs	r2, #129	; 0x81
    3b6a:	f004 fba1 	bl	82b0 <printk>
    3b6e:	2181      	movs	r1, #129	; 0x81
    3b70:	481a      	ldr	r0, [pc, #104]	; (3bdc <k_mem_slab_free+0x9c>)
    3b72:	f004 fc69 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    3b76:	4630      	mov	r0, r6
    3b78:	f000 f924 	bl	3dc4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    3b7c:	f8d4 8018 	ldr.w	r8, [r4, #24]
    3b80:	f1b8 0f00 	cmp.w	r8, #0
    3b84:	d10f      	bne.n	3ba6 <k_mem_slab_free+0x66>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    3b86:	4620      	mov	r0, r4
    3b88:	f001 f882 	bl	4c90 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    3b8c:	b158      	cbz	r0, 3ba6 <k_mem_slab_free+0x66>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    3b8e:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3b90:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    3b94:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    3b96:	f000 ff31 	bl	49fc <z_ready_thread>
			z_reschedule(&slab->lock, key);
    3b9a:	4639      	mov	r1, r7
    3b9c:	4630      	mov	r0, r6
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    3b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    3ba2:	f000 bba5 	b.w	42f0 <z_reschedule>
	**(char ***) mem = slab->free_list;
    3ba6:	682b      	ldr	r3, [r5, #0]
    3ba8:	69a2      	ldr	r2, [r4, #24]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3baa:	4630      	mov	r0, r6
    3bac:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    3bae:	682b      	ldr	r3, [r5, #0]
    3bb0:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    3bb2:	69e3      	ldr	r3, [r4, #28]
    3bb4:	3b01      	subs	r3, #1
    3bb6:	61e3      	str	r3, [r4, #28]
    3bb8:	f000 f8f6 	bl	3da8 <z_spin_unlock_valid>
    3bbc:	b940      	cbnz	r0, 3bd0 <k_mem_slab_free+0x90>
    3bbe:	4907      	ldr	r1, [pc, #28]	; (3bdc <k_mem_slab_free+0x9c>)
    3bc0:	4807      	ldr	r0, [pc, #28]	; (3be0 <k_mem_slab_free+0xa0>)
    3bc2:	22ac      	movs	r2, #172	; 0xac
    3bc4:	f004 fb74 	bl	82b0 <printk>
    3bc8:	21ac      	movs	r1, #172	; 0xac
    3bca:	4804      	ldr	r0, [pc, #16]	; (3bdc <k_mem_slab_free+0x9c>)
    3bcc:	f004 fc3c 	bl	8448 <assert_post_action>
	__asm__ volatile(
    3bd0:	f387 8811 	msr	BASEPRI, r7
    3bd4:	f3bf 8f6f 	isb	sy
}
    3bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3bdc:	00009188 	.word	0x00009188
    3be0:	0000914e 	.word	0x0000914e

00003be4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3be4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3be8:	b085      	sub	sp, #20
    3bea:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3bee:	4604      	mov	r4, r0
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    3bf0:	f1b9 0f0f 	cmp.w	r9, #15
{
    3bf4:	460f      	mov	r7, r1
    3bf6:	4615      	mov	r5, r2
    3bf8:	4698      	mov	r8, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    3bfa:	d12e      	bne.n	3c5a <z_setup_new_thread+0x76>
    3bfc:	4b1f      	ldr	r3, [pc, #124]	; (3c7c <z_setup_new_thread+0x98>)
    3bfe:	4598      	cmp	r8, r3
    3c00:	d12f      	bne.n	3c62 <z_setup_new_thread+0x7e>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3c02:	f104 0358 	add.w	r3, r4, #88	; 0x58
    3c06:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3c0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
	thread_base->pended_on = NULL;
    3c0c:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
    3c0e:	7323      	strb	r3, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3c10:	2304      	movs	r3, #4
    3c12:	7363      	strb	r3, [r4, #13]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3c16:	1de8      	adds	r0, r5, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3c18:	9302      	str	r3, [sp, #8]
    3c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3c1c:	f020 0007 	bic.w	r0, r0, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3c20:	9301      	str	r3, [sp, #4]
    3c22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	stack_ptr = (char *)stack + stack_obj_size;
    3c24:	183d      	adds	r5, r7, r0
	new_thread->stack_info.size = stack_buf_size;
    3c26:	e9c4 7019 	strd	r7, r0, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3c2a:	9300      	str	r3, [sp, #0]
    3c2c:	462a      	mov	r2, r5
    3c2e:	4643      	mov	r3, r8
    3c30:	4639      	mov	r1, r7
    3c32:	4620      	mov	r0, r4
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    3c34:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    3c38:	60a6      	str	r6, [r4, #8]

	thread_base->prio = priority;
    3c3a:	f884 900e 	strb.w	r9, [r4, #14]

	thread_base->sched_locked = 0U;
    3c3e:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    3c40:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3c42:	f7fe faf1 	bl	2228 <arch_new_thread>
	if (!_current) {
    3c46:	4b0e      	ldr	r3, [pc, #56]	; (3c80 <z_setup_new_thread+0x9c>)
	new_thread->init_data = NULL;
    3c48:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    3c4a:	689b      	ldr	r3, [r3, #8]
    3c4c:	b103      	cbz	r3, 3c50 <z_setup_new_thread+0x6c>
	new_thread->resource_pool = _current->resource_pool;
    3c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
    3c50:	4628      	mov	r0, r5
    3c52:	6723      	str	r3, [r4, #112]	; 0x70
    3c54:	b005      	add	sp, #20
    3c56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    3c5a:	f109 0310 	add.w	r3, r9, #16
    3c5e:	2b1e      	cmp	r3, #30
    3c60:	d9cf      	bls.n	3c02 <z_setup_new_thread+0x1e>
    3c62:	f44f 7202 	mov.w	r2, #520	; 0x208
    3c66:	4907      	ldr	r1, [pc, #28]	; (3c84 <z_setup_new_thread+0xa0>)
    3c68:	4807      	ldr	r0, [pc, #28]	; (3c88 <z_setup_new_thread+0xa4>)
    3c6a:	f004 fb21 	bl	82b0 <printk>
    3c6e:	f44f 7102 	mov.w	r1, #520	; 0x208
    3c72:	4804      	ldr	r0, [pc, #16]	; (3c84 <z_setup_new_thread+0xa0>)
    3c74:	f004 fbe8 	bl	8448 <assert_post_action>
    3c78:	e7c3      	b.n	3c02 <z_setup_new_thread+0x1e>
    3c7a:	bf00      	nop
    3c7c:	00003dd5 	.word	0x00003dd5
    3c80:	20000c30 	.word	0x20000c30
    3c84:	00009fee 	.word	0x00009fee
    3c88:	0000914e 	.word	0x0000914e

00003c8c <z_init_static_threads>:
{
    3c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    3c90:	4f39      	ldr	r7, [pc, #228]	; (3d78 <z_init_static_threads+0xec>)
    3c92:	4d3a      	ldr	r5, [pc, #232]	; (3d7c <z_init_static_threads+0xf0>)
    3c94:	463e      	mov	r6, r7
    3c96:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 3d84 <z_init_static_threads+0xf8>
{
    3c9a:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    3c9c:	42bd      	cmp	r5, r7
    3c9e:	d90a      	bls.n	3cb6 <z_init_static_threads+0x2a>
    3ca0:	4641      	mov	r1, r8
    3ca2:	4837      	ldr	r0, [pc, #220]	; (3d80 <z_init_static_threads+0xf4>)
    3ca4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
    3ca8:	f004 fb02 	bl	82b0 <printk>
    3cac:	f44f 7136 	mov.w	r1, #728	; 0x2d8
    3cb0:	4640      	mov	r0, r8
    3cb2:	f004 fbc9 	bl	8448 <assert_post_action>
    3cb6:	42b5      	cmp	r5, r6
    3cb8:	f105 0430 	add.w	r4, r5, #48	; 0x30
    3cbc:	d31d      	bcc.n	3cfa <z_init_static_threads+0x6e>
	k_sched_lock();
    3cbe:	f000 fb4d 	bl	435c <k_sched_lock>
		} else {
			return (t * to_hz + off) / from_hz;
    3cc2:	f240 38e7 	movw	r8, #999	; 0x3e7
    3cc6:	f04f 0900 	mov.w	r9, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    3cca:	4c2c      	ldr	r4, [pc, #176]	; (3d7c <z_init_static_threads+0xf0>)
    3ccc:	4d2d      	ldr	r5, [pc, #180]	; (3d84 <z_init_static_threads+0xf8>)
    3cce:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 3d80 <z_init_static_threads+0xf4>
    3cd2:	42b4      	cmp	r4, r6
    3cd4:	d90a      	bls.n	3cec <z_init_static_threads+0x60>
    3cd6:	4629      	mov	r1, r5
    3cd8:	4650      	mov	r0, sl
    3cda:	f240 22f7 	movw	r2, #759	; 0x2f7
    3cde:	f004 fae7 	bl	82b0 <printk>
    3ce2:	f240 21f7 	movw	r1, #759	; 0x2f7
    3ce6:	4628      	mov	r0, r5
    3ce8:	f004 fbae 	bl	8448 <assert_post_action>
    3cec:	42b4      	cmp	r4, r6
    3cee:	d321      	bcc.n	3d34 <z_init_static_threads+0xa8>
}
    3cf0:	b006      	add	sp, #24
    3cf2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    3cf6:	f000 bd19 	b.w	472c <k_sched_unlock>
		z_setup_new_thread(
    3cfa:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3cfe:	9305      	str	r3, [sp, #20]
    3d00:	f854 3c10 	ldr.w	r3, [r4, #-16]
    3d04:	9304      	str	r3, [sp, #16]
    3d06:	f854 3c14 	ldr.w	r3, [r4, #-20]
    3d0a:	9303      	str	r3, [sp, #12]
    3d0c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3d10:	9302      	str	r3, [sp, #8]
    3d12:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3d16:	9301      	str	r3, [sp, #4]
    3d18:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3d1c:	9300      	str	r3, [sp, #0]
    3d1e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    3d22:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    3d26:	f7ff ff5d 	bl	3be4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    3d2a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    3d2e:	655d      	str	r5, [r3, #84]	; 0x54
    3d30:	4625      	mov	r5, r4
    3d32:	e7b3      	b.n	3c9c <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3d34:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3d36:	1c5a      	adds	r2, r3, #1
    3d38:	d00f      	beq.n	3d5a <z_init_static_threads+0xce>
    3d3a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    3d3e:	4640      	mov	r0, r8
    3d40:	4649      	mov	r1, r9
					    K_MSEC(thread_data->init_delay));
    3d42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3d46:	fbc2 0103 	smlal	r0, r1, r2, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3d4a:	4549      	cmp	r1, r9
    3d4c:	bf08      	it	eq
    3d4e:	4540      	cmpeq	r0, r8
			schedule_new_thread(thread_data->init_thread,
    3d50:	6827      	ldr	r7, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3d52:	d104      	bne.n	3d5e <z_init_static_threads+0xd2>
	z_sched_start(thread);
    3d54:	4638      	mov	r0, r7
    3d56:	f000 fe87 	bl	4a68 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    3d5a:	3430      	adds	r4, #48	; 0x30
    3d5c:	e7b9      	b.n	3cd2 <z_init_static_threads+0x46>
    3d5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3d62:	2300      	movs	r3, #0
    3d64:	f7fc fa6a 	bl	23c <__aeabi_uldivmod>
    3d68:	4602      	mov	r2, r0
    3d6a:	460b      	mov	r3, r1

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3d6c:	f107 0018 	add.w	r0, r7, #24
    3d70:	4905      	ldr	r1, [pc, #20]	; (3d88 <z_init_static_threads+0xfc>)
    3d72:	f001 fa1f 	bl	51b4 <z_add_timeout>
    3d76:	e7f0      	b.n	3d5a <z_init_static_threads+0xce>
    3d78:	2000011c 	.word	0x2000011c
    3d7c:	2000011c 	.word	0x2000011c
    3d80:	0000914e 	.word	0x0000914e
    3d84:	00009fee 	.word	0x00009fee
    3d88:	00004aed 	.word	0x00004aed

00003d8c <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    3d8c:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    3d8e:	b138      	cbz	r0, 3da0 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    3d90:	4b04      	ldr	r3, [pc, #16]	; (3da4 <z_spin_lock_valid+0x18>)
    3d92:	f000 0003 	and.w	r0, r0, #3
    3d96:	7d1b      	ldrb	r3, [r3, #20]
    3d98:	1ac0      	subs	r0, r0, r3
    3d9a:	bf18      	it	ne
    3d9c:	2001      	movne	r0, #1
    3d9e:	4770      	bx	lr
			return false;
		}
	}
	return true;
    3da0:	2001      	movs	r0, #1
}
    3da2:	4770      	bx	lr
    3da4:	20000c30 	.word	0x20000c30

00003da8 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    3da8:	4905      	ldr	r1, [pc, #20]	; (3dc0 <z_spin_unlock_valid+0x18>)
{
    3daa:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    3dac:	688a      	ldr	r2, [r1, #8]
    3dae:	7d08      	ldrb	r0, [r1, #20]
    3db0:	6819      	ldr	r1, [r3, #0]
    3db2:	4302      	orrs	r2, r0
    3db4:	2000      	movs	r0, #0
    3db6:	4291      	cmp	r1, r2
		return false;
	}
	l->thread_cpu = 0;
    3db8:	bf04      	itt	eq
    3dba:	6018      	streq	r0, [r3, #0]
	return true;
    3dbc:	2001      	moveq	r0, #1
}
    3dbe:	4770      	bx	lr
    3dc0:	20000c30 	.word	0x20000c30

00003dc4 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    3dc4:	4a02      	ldr	r2, [pc, #8]	; (3dd0 <z_spin_lock_set_owner+0xc>)
    3dc6:	7d11      	ldrb	r1, [r2, #20]
    3dc8:	6893      	ldr	r3, [r2, #8]
    3dca:	430b      	orrs	r3, r1
    3dcc:	6003      	str	r3, [r0, #0]
}
    3dce:	4770      	bx	lr
    3dd0:	20000c30 	.word	0x20000c30

00003dd4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3dd4:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    3dd6:	4c09      	ldr	r4, [pc, #36]	; (3dfc <idle+0x28>)
	__asm__ volatile(
    3dd8:	f04f 0220 	mov.w	r2, #32
    3ddc:	f3ef 8311 	mrs	r3, BASEPRI
    3de0:	f382 8811 	msr	BASEPRI, r2
    3de4:	f3bf 8f6f 	isb	sy
	int32_t ticks = z_get_next_timeout_expiry();
    3de8:	f001 fada 	bl	53a0 <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    3dec:	6220      	str	r0, [r4, #32]
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    3dee:	f7fd fb35 	bl	145c <pm_system_suspend>
    3df2:	2800      	cmp	r0, #0
    3df4:	d1f0      	bne.n	3dd8 <idle+0x4>
	arch_cpu_idle();
    3df6:	f7fe fa4d 	bl	2294 <arch_cpu_idle>
}
    3dfa:	e7ed      	b.n	3dd8 <idle+0x4>
    3dfc:	20000c30 	.word	0x20000c30

00003e00 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3e00:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3e04:	4604      	mov	r4, r0
    3e06:	4616      	mov	r6, r2
    3e08:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3e0a:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    3e0e:	b143      	cbz	r3, 3e22 <z_impl_k_mutex_lock+0x22>
    3e10:	495f      	ldr	r1, [pc, #380]	; (3f90 <z_impl_k_mutex_lock+0x190>)
    3e12:	4860      	ldr	r0, [pc, #384]	; (3f94 <z_impl_k_mutex_lock+0x194>)
    3e14:	2265      	movs	r2, #101	; 0x65
    3e16:	f004 fa4b 	bl	82b0 <printk>
    3e1a:	2165      	movs	r1, #101	; 0x65
    3e1c:	485c      	ldr	r0, [pc, #368]	; (3f90 <z_impl_k_mutex_lock+0x190>)
    3e1e:	f004 fb13 	bl	8448 <assert_post_action>
    3e22:	f04f 0320 	mov.w	r3, #32
    3e26:	f3ef 8811 	mrs	r8, BASEPRI
    3e2a:	f383 8811 	msr	BASEPRI, r3
    3e2e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3e32:	4859      	ldr	r0, [pc, #356]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3e34:	f7ff ffaa 	bl	3d8c <z_spin_lock_valid>
    3e38:	b940      	cbnz	r0, 3e4c <z_impl_k_mutex_lock+0x4c>
    3e3a:	4958      	ldr	r1, [pc, #352]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3e3c:	4855      	ldr	r0, [pc, #340]	; (3f94 <z_impl_k_mutex_lock+0x194>)
    3e3e:	2281      	movs	r2, #129	; 0x81
    3e40:	f004 fa36 	bl	82b0 <printk>
    3e44:	2181      	movs	r1, #129	; 0x81
    3e46:	4855      	ldr	r0, [pc, #340]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3e48:	f004 fafe 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    3e4c:	4852      	ldr	r0, [pc, #328]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3e4e:	f7ff ffb9 	bl	3dc4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3e52:	68e3      	ldr	r3, [r4, #12]
    3e54:	4a52      	ldr	r2, [pc, #328]	; (3fa0 <z_impl_k_mutex_lock+0x1a0>)
    3e56:	b1d3      	cbz	r3, 3e8e <z_impl_k_mutex_lock+0x8e>
    3e58:	68a0      	ldr	r0, [r4, #8]
    3e5a:	6891      	ldr	r1, [r2, #8]
    3e5c:	4288      	cmp	r0, r1
    3e5e:	d033      	beq.n	3ec8 <z_impl_k_mutex_lock+0xc8>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    3e60:	ea56 0307 	orrs.w	r3, r6, r7
    3e64:	d132      	bne.n	3ecc <z_impl_k_mutex_lock+0xcc>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3e66:	484c      	ldr	r0, [pc, #304]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3e68:	f7ff ff9e 	bl	3da8 <z_spin_unlock_valid>
    3e6c:	b940      	cbnz	r0, 3e80 <z_impl_k_mutex_lock+0x80>
    3e6e:	494b      	ldr	r1, [pc, #300]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3e70:	4848      	ldr	r0, [pc, #288]	; (3f94 <z_impl_k_mutex_lock+0x194>)
    3e72:	22ac      	movs	r2, #172	; 0xac
    3e74:	f004 fa1c 	bl	82b0 <printk>
    3e78:	21ac      	movs	r1, #172	; 0xac
    3e7a:	4848      	ldr	r0, [pc, #288]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3e7c:	f004 fae4 	bl	8448 <assert_post_action>
	__asm__ volatile(
    3e80:	f388 8811 	msr	BASEPRI, r8
    3e84:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    3e88:	f06f 000f 	mvn.w	r0, #15
    3e8c:	e019      	b.n	3ec2 <z_impl_k_mutex_lock+0xc2>
					_current->base.prio :
    3e8e:	6891      	ldr	r1, [r2, #8]
    3e90:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    3e94:	3301      	adds	r3, #1
    3e96:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    3e98:	6893      	ldr	r3, [r2, #8]
    3e9a:	483f      	ldr	r0, [pc, #252]	; (3f98 <z_impl_k_mutex_lock+0x198>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    3e9c:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    3e9e:	60a3      	str	r3, [r4, #8]
    3ea0:	f7ff ff82 	bl	3da8 <z_spin_unlock_valid>
    3ea4:	b940      	cbnz	r0, 3eb8 <z_impl_k_mutex_lock+0xb8>
    3ea6:	493d      	ldr	r1, [pc, #244]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3ea8:	483a      	ldr	r0, [pc, #232]	; (3f94 <z_impl_k_mutex_lock+0x194>)
    3eaa:	22ac      	movs	r2, #172	; 0xac
    3eac:	f004 fa00 	bl	82b0 <printk>
    3eb0:	21ac      	movs	r1, #172	; 0xac
    3eb2:	483a      	ldr	r0, [pc, #232]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3eb4:	f004 fac8 	bl	8448 <assert_post_action>
    3eb8:	f388 8811 	msr	BASEPRI, r8
    3ebc:	f3bf 8f6f 	isb	sy
		return 0;
    3ec0:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    3ec2:	b002      	add	sp, #8
    3ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    3ec8:	6921      	ldr	r1, [r4, #16]
    3eca:	e7e3      	b.n	3e94 <z_impl_k_mutex_lock+0x94>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3ecc:	f990 300e 	ldrsb.w	r3, [r0, #14]
    3ed0:	f991 100e 	ldrsb.w	r1, [r1, #14]
    3ed4:	4299      	cmp	r1, r3
    3ed6:	bfa8      	it	ge
    3ed8:	4619      	movge	r1, r3
    3eda:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3ede:	428b      	cmp	r3, r1
    3ee0:	dd3c      	ble.n	3f5c <z_impl_k_mutex_lock+0x15c>
		return z_set_prio(mutex->owner, new_prio);
    3ee2:	f000 fe4b 	bl	4b7c <z_set_prio>
    3ee6:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    3ee8:	4622      	mov	r2, r4
    3eea:	4641      	mov	r1, r8
    3eec:	e9cd 6700 	strd	r6, r7, [sp]
    3ef0:	4829      	ldr	r0, [pc, #164]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3ef2:	f000 fb9d 	bl	4630 <z_pend_curr>
	if (got_mutex == 0) {
    3ef6:	2800      	cmp	r0, #0
    3ef8:	d0e3      	beq.n	3ec2 <z_impl_k_mutex_lock+0xc2>
	__asm__ volatile(
    3efa:	f04f 0320 	mov.w	r3, #32
    3efe:	f3ef 8611 	mrs	r6, BASEPRI
    3f02:	f383 8811 	msr	BASEPRI, r3
    3f06:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3f0a:	4823      	ldr	r0, [pc, #140]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3f0c:	f7ff ff3e 	bl	3d8c <z_spin_lock_valid>
    3f10:	b940      	cbnz	r0, 3f24 <z_impl_k_mutex_lock+0x124>
    3f12:	4922      	ldr	r1, [pc, #136]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3f14:	481f      	ldr	r0, [pc, #124]	; (3f94 <z_impl_k_mutex_lock+0x194>)
    3f16:	2281      	movs	r2, #129	; 0x81
    3f18:	f004 f9ca 	bl	82b0 <printk>
    3f1c:	2181      	movs	r1, #129	; 0x81
    3f1e:	481f      	ldr	r0, [pc, #124]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3f20:	f004 fa92 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    3f24:	481c      	ldr	r0, [pc, #112]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3f26:	f7ff ff4d 	bl	3dc4 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3f2a:	6823      	ldr	r3, [r4, #0]
    3f2c:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3f2e:	429c      	cmp	r4, r3
    3f30:	d007      	beq.n	3f42 <z_impl_k_mutex_lock+0x142>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3f32:	b133      	cbz	r3, 3f42 <z_impl_k_mutex_lock+0x142>
    3f34:	f993 300e 	ldrsb.w	r3, [r3, #14]
    3f38:	4299      	cmp	r1, r3
    3f3a:	bfa8      	it	ge
    3f3c:	4619      	movge	r1, r3
    3f3e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3f42:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    3f44:	f990 300e 	ldrsb.w	r3, [r0, #14]
    3f48:	4299      	cmp	r1, r3
    3f4a:	d109      	bne.n	3f60 <z_impl_k_mutex_lock+0x160>
	if (resched) {
    3f4c:	b16d      	cbz	r5, 3f6a <z_impl_k_mutex_lock+0x16a>
		z_reschedule(&lock, key);
    3f4e:	4631      	mov	r1, r6
    3f50:	4811      	ldr	r0, [pc, #68]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3f52:	f000 f9cd 	bl	42f0 <z_reschedule>
	return -EAGAIN;
    3f56:	f06f 000a 	mvn.w	r0, #10
    3f5a:	e7b2      	b.n	3ec2 <z_impl_k_mutex_lock+0xc2>
	bool resched = false;
    3f5c:	2500      	movs	r5, #0
    3f5e:	e7c3      	b.n	3ee8 <z_impl_k_mutex_lock+0xe8>
		return z_set_prio(mutex->owner, new_prio);
    3f60:	f000 fe0c 	bl	4b7c <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3f64:	2800      	cmp	r0, #0
    3f66:	d1f2      	bne.n	3f4e <z_impl_k_mutex_lock+0x14e>
    3f68:	e7f0      	b.n	3f4c <z_impl_k_mutex_lock+0x14c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3f6a:	480b      	ldr	r0, [pc, #44]	; (3f98 <z_impl_k_mutex_lock+0x198>)
    3f6c:	f7ff ff1c 	bl	3da8 <z_spin_unlock_valid>
    3f70:	b940      	cbnz	r0, 3f84 <z_impl_k_mutex_lock+0x184>
    3f72:	490a      	ldr	r1, [pc, #40]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3f74:	4807      	ldr	r0, [pc, #28]	; (3f94 <z_impl_k_mutex_lock+0x194>)
    3f76:	22ac      	movs	r2, #172	; 0xac
    3f78:	f004 f99a 	bl	82b0 <printk>
    3f7c:	21ac      	movs	r1, #172	; 0xac
    3f7e:	4807      	ldr	r0, [pc, #28]	; (3f9c <z_impl_k_mutex_lock+0x19c>)
    3f80:	f004 fa62 	bl	8448 <assert_post_action>
	__asm__ volatile(
    3f84:	f386 8811 	msr	BASEPRI, r6
    3f88:	f3bf 8f6f 	isb	sy
    3f8c:	e7e3      	b.n	3f56 <z_impl_k_mutex_lock+0x156>
    3f8e:	bf00      	nop
    3f90:	0000a011 	.word	0x0000a011
    3f94:	0000914e 	.word	0x0000914e
    3f98:	20000c60 	.word	0x20000c60
    3f9c:	00009188 	.word	0x00009188
    3fa0:	20000c30 	.word	0x20000c30

00003fa4 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    3fa4:	b538      	push	{r3, r4, r5, lr}
    3fa6:	4604      	mov	r4, r0
    3fa8:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    3fac:	b143      	cbz	r3, 3fc0 <z_impl_k_mutex_unlock+0x1c>
    3fae:	4945      	ldr	r1, [pc, #276]	; (40c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>)
    3fb0:	4845      	ldr	r0, [pc, #276]	; (40c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
    3fb2:	22c7      	movs	r2, #199	; 0xc7
    3fb4:	f004 f97c 	bl	82b0 <printk>
    3fb8:	21c7      	movs	r1, #199	; 0xc7
    3fba:	4842      	ldr	r0, [pc, #264]	; (40c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>)
    3fbc:	f004 fa44 	bl	8448 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3fc0:	68a3      	ldr	r3, [r4, #8]
    3fc2:	2b00      	cmp	r3, #0
    3fc4:	d078      	beq.n	40b8 <CONFIG_FPROTECT_BLOCK_SIZE+0xb8>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    3fc6:	4d41      	ldr	r5, [pc, #260]	; (40cc <CONFIG_FPROTECT_BLOCK_SIZE+0xcc>)
    3fc8:	68aa      	ldr	r2, [r5, #8]
    3fca:	4293      	cmp	r3, r2
    3fcc:	d177      	bne.n	40be <CONFIG_FPROTECT_BLOCK_SIZE+0xbe>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    3fce:	68e3      	ldr	r3, [r4, #12]
    3fd0:	b943      	cbnz	r3, 3fe4 <z_impl_k_mutex_unlock+0x40>
    3fd2:	493c      	ldr	r1, [pc, #240]	; (40c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>)
    3fd4:	483c      	ldr	r0, [pc, #240]	; (40c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
    3fd6:	22df      	movs	r2, #223	; 0xdf
    3fd8:	f004 f96a 	bl	82b0 <printk>
    3fdc:	21df      	movs	r1, #223	; 0xdf
    3fde:	4839      	ldr	r0, [pc, #228]	; (40c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>)
    3fe0:	f004 fa32 	bl	8448 <assert_post_action>
    3fe4:	f3ef 8305 	mrs	r3, IPSR
}

static inline void z_sched_lock(void)
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
    3fe8:	b143      	cbz	r3, 3ffc <z_impl_k_mutex_unlock+0x58>
    3fea:	4939      	ldr	r1, [pc, #228]	; (40d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
    3fec:	4836      	ldr	r0, [pc, #216]	; (40c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
    3fee:	22fe      	movs	r2, #254	; 0xfe
    3ff0:	f004 f95e 	bl	82b0 <printk>
    3ff4:	21fe      	movs	r1, #254	; 0xfe
    3ff6:	4836      	ldr	r0, [pc, #216]	; (40d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
    3ff8:	f004 fa26 	bl	8448 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    3ffc:	68ab      	ldr	r3, [r5, #8]
    3ffe:	7bdb      	ldrb	r3, [r3, #15]
    4000:	2b01      	cmp	r3, #1
    4002:	d108      	bne.n	4016 <CONFIG_FPROTECT_BLOCK_SIZE+0x16>
    4004:	4932      	ldr	r1, [pc, #200]	; (40d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
    4006:	4830      	ldr	r0, [pc, #192]	; (40c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
    4008:	22ff      	movs	r2, #255	; 0xff
    400a:	f004 f951 	bl	82b0 <printk>
    400e:	21ff      	movs	r1, #255	; 0xff
    4010:	482f      	ldr	r0, [pc, #188]	; (40d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
    4012:	f004 fa19 	bl	8448 <assert_post_action>

	--_current->base.sched_locked;
    4016:	68aa      	ldr	r2, [r5, #8]
    4018:	7bd3      	ldrb	r3, [r2, #15]
    401a:	3b01      	subs	r3, #1
    401c:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    401e:	68e3      	ldr	r3, [r4, #12]
    4020:	2b01      	cmp	r3, #1
    4022:	d005      	beq.n	4030 <CONFIG_FPROTECT_BLOCK_SIZE+0x30>
		mutex->lock_count--;
    4024:	3b01      	subs	r3, #1
    4026:	60e3      	str	r3, [r4, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    4028:	f000 fb80 	bl	472c <k_sched_unlock>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    402c:	2000      	movs	r0, #0
}
    402e:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    4030:	f04f 0320 	mov.w	r3, #32
    4034:	f3ef 8511 	mrs	r5, BASEPRI
    4038:	f383 8811 	msr	BASEPRI, r3
    403c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4040:	4824      	ldr	r0, [pc, #144]	; (40d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>)
    4042:	f7ff fea3 	bl	3d8c <z_spin_lock_valid>
    4046:	b940      	cbnz	r0, 405a <CONFIG_FPROTECT_BLOCK_SIZE+0x5a>
    4048:	4923      	ldr	r1, [pc, #140]	; (40d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
    404a:	481f      	ldr	r0, [pc, #124]	; (40c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
    404c:	2281      	movs	r2, #129	; 0x81
    404e:	f004 f92f 	bl	82b0 <printk>
    4052:	2181      	movs	r1, #129	; 0x81
    4054:	4820      	ldr	r0, [pc, #128]	; (40d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
    4056:	f004 f9f7 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    405a:	481e      	ldr	r0, [pc, #120]	; (40d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>)
    405c:	f7ff feb2 	bl	3dc4 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    4060:	68a0      	ldr	r0, [r4, #8]
    4062:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    4064:	f990 300e 	ldrsb.w	r3, [r0, #14]
    4068:	4299      	cmp	r1, r3
    406a:	d001      	beq.n	4070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>
		return z_set_prio(mutex->owner, new_prio);
    406c:	f000 fd86 	bl	4b7c <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4070:	4620      	mov	r0, r4
    4072:	f000 fe0d 	bl	4c90 <z_unpend_first_thread>
	mutex->owner = new_owner;
    4076:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4078:	b158      	cbz	r0, 4092 <CONFIG_FPROTECT_BLOCK_SIZE+0x92>
		mutex->owner_orig_prio = new_owner->base.prio;
    407a:	f990 200e 	ldrsb.w	r2, [r0, #14]
    407e:	6122      	str	r2, [r4, #16]
    4080:	2200      	movs	r2, #0
    4082:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    4084:	f000 fcba 	bl	49fc <z_ready_thread>
		z_reschedule(&lock, key);
    4088:	4629      	mov	r1, r5
    408a:	4812      	ldr	r0, [pc, #72]	; (40d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>)
    408c:	f000 f930 	bl	42f0 <z_reschedule>
    4090:	e7ca      	b.n	4028 <CONFIG_FPROTECT_BLOCK_SIZE+0x28>
		mutex->lock_count = 0U;
    4092:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4094:	480f      	ldr	r0, [pc, #60]	; (40d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>)
    4096:	f7ff fe87 	bl	3da8 <z_spin_unlock_valid>
    409a:	b940      	cbnz	r0, 40ae <CONFIG_FPROTECT_BLOCK_SIZE+0xae>
    409c:	490e      	ldr	r1, [pc, #56]	; (40d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
    409e:	480a      	ldr	r0, [pc, #40]	; (40c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
    40a0:	22ac      	movs	r2, #172	; 0xac
    40a2:	f004 f905 	bl	82b0 <printk>
    40a6:	21ac      	movs	r1, #172	; 0xac
    40a8:	480b      	ldr	r0, [pc, #44]	; (40d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
    40aa:	f004 f9cd 	bl	8448 <assert_post_action>
	__asm__ volatile(
    40ae:	f385 8811 	msr	BASEPRI, r5
    40b2:	f3bf 8f6f 	isb	sy
    40b6:	e7b7      	b.n	4028 <CONFIG_FPROTECT_BLOCK_SIZE+0x28>
		return -EINVAL;
    40b8:	f06f 0015 	mvn.w	r0, #21
    40bc:	e7b7      	b.n	402e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
		return -EPERM;
    40be:	f04f 30ff 	mov.w	r0, #4294967295
    40c2:	e7b4      	b.n	402e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
    40c4:	0000a011 	.word	0x0000a011
    40c8:	0000914e 	.word	0x0000914e
    40cc:	20000c30 	.word	0x20000c30
    40d0:	0000a033 	.word	0x0000a033
    40d4:	20000c60 	.word	0x20000c60
    40d8:	00009188 	.word	0x00009188

000040dc <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    40dc:	b538      	push	{r3, r4, r5, lr}
    40de:	4604      	mov	r4, r0
	__asm__ volatile(
    40e0:	f04f 0320 	mov.w	r3, #32
    40e4:	f3ef 8511 	mrs	r5, BASEPRI
    40e8:	f383 8811 	msr	BASEPRI, r3
    40ec:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    40f0:	4812      	ldr	r0, [pc, #72]	; (413c <z_impl_k_sem_give+0x60>)
    40f2:	f7ff fe4b 	bl	3d8c <z_spin_lock_valid>
    40f6:	b940      	cbnz	r0, 410a <z_impl_k_sem_give+0x2e>
    40f8:	4911      	ldr	r1, [pc, #68]	; (4140 <z_impl_k_sem_give+0x64>)
    40fa:	4812      	ldr	r0, [pc, #72]	; (4144 <z_impl_k_sem_give+0x68>)
    40fc:	2281      	movs	r2, #129	; 0x81
    40fe:	f004 f8d7 	bl	82b0 <printk>
    4102:	2181      	movs	r1, #129	; 0x81
    4104:	480e      	ldr	r0, [pc, #56]	; (4140 <z_impl_k_sem_give+0x64>)
    4106:	f004 f99f 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    410a:	480c      	ldr	r0, [pc, #48]	; (413c <z_impl_k_sem_give+0x60>)
    410c:	f7ff fe5a 	bl	3dc4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    4110:	4620      	mov	r0, r4
    4112:	f000 fdbd 	bl	4c90 <z_unpend_first_thread>

	if (thread != NULL) {
    4116:	b148      	cbz	r0, 412c <z_impl_k_sem_give+0x50>
    4118:	2200      	movs	r2, #0
    411a:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    411c:	f000 fc6e 	bl	49fc <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    4120:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    4122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    4126:	4805      	ldr	r0, [pc, #20]	; (413c <z_impl_k_sem_give+0x60>)
    4128:	f000 b8e2 	b.w	42f0 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    412c:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    4130:	429a      	cmp	r2, r3
    4132:	bf18      	it	ne
    4134:	3301      	addne	r3, #1
    4136:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    4138:	e7f2      	b.n	4120 <z_impl_k_sem_give+0x44>
    413a:	bf00      	nop
    413c:	20000c64 	.word	0x20000c64
    4140:	00009188 	.word	0x00009188
    4144:	0000914e 	.word	0x0000914e

00004148 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    4148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    414a:	4604      	mov	r4, r0
    414c:	4616      	mov	r6, r2
    414e:	461f      	mov	r7, r3
    4150:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    4154:	b15b      	cbz	r3, 416e <z_impl_k_sem_take+0x26>
    4156:	ea56 0307 	orrs.w	r3, r6, r7
    415a:	d008      	beq.n	416e <z_impl_k_sem_take+0x26>
    415c:	492b      	ldr	r1, [pc, #172]	; (420c <z_impl_k_sem_take+0xc4>)
    415e:	482c      	ldr	r0, [pc, #176]	; (4210 <z_impl_k_sem_take+0xc8>)
    4160:	2279      	movs	r2, #121	; 0x79
    4162:	f004 f8a5 	bl	82b0 <printk>
    4166:	2179      	movs	r1, #121	; 0x79
    4168:	4828      	ldr	r0, [pc, #160]	; (420c <z_impl_k_sem_take+0xc4>)
    416a:	f004 f96d 	bl	8448 <assert_post_action>
    416e:	f04f 0320 	mov.w	r3, #32
    4172:	f3ef 8511 	mrs	r5, BASEPRI
    4176:	f383 8811 	msr	BASEPRI, r3
    417a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    417e:	4825      	ldr	r0, [pc, #148]	; (4214 <z_impl_k_sem_take+0xcc>)
    4180:	f7ff fe04 	bl	3d8c <z_spin_lock_valid>
    4184:	b940      	cbnz	r0, 4198 <z_impl_k_sem_take+0x50>
    4186:	4924      	ldr	r1, [pc, #144]	; (4218 <z_impl_k_sem_take+0xd0>)
    4188:	4821      	ldr	r0, [pc, #132]	; (4210 <z_impl_k_sem_take+0xc8>)
    418a:	2281      	movs	r2, #129	; 0x81
    418c:	f004 f890 	bl	82b0 <printk>
    4190:	2181      	movs	r1, #129	; 0x81
    4192:	4821      	ldr	r0, [pc, #132]	; (4218 <z_impl_k_sem_take+0xd0>)
    4194:	f004 f958 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4198:	481e      	ldr	r0, [pc, #120]	; (4214 <z_impl_k_sem_take+0xcc>)
    419a:	f7ff fe13 	bl	3dc4 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    419e:	68a3      	ldr	r3, [r4, #8]
    41a0:	b1ab      	cbz	r3, 41ce <z_impl_k_sem_take+0x86>
		sem->count--;
    41a2:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    41a4:	481b      	ldr	r0, [pc, #108]	; (4214 <z_impl_k_sem_take+0xcc>)
    41a6:	60a3      	str	r3, [r4, #8]
    41a8:	f7ff fdfe 	bl	3da8 <z_spin_unlock_valid>
    41ac:	b940      	cbnz	r0, 41c0 <z_impl_k_sem_take+0x78>
    41ae:	491a      	ldr	r1, [pc, #104]	; (4218 <z_impl_k_sem_take+0xd0>)
    41b0:	4817      	ldr	r0, [pc, #92]	; (4210 <z_impl_k_sem_take+0xc8>)
    41b2:	22ac      	movs	r2, #172	; 0xac
    41b4:	f004 f87c 	bl	82b0 <printk>
    41b8:	21ac      	movs	r1, #172	; 0xac
    41ba:	4817      	ldr	r0, [pc, #92]	; (4218 <z_impl_k_sem_take+0xd0>)
    41bc:	f004 f944 	bl	8448 <assert_post_action>
	__asm__ volatile(
    41c0:	f385 8811 	msr	BASEPRI, r5
    41c4:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    41c8:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    41ca:	b003      	add	sp, #12
    41cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    41ce:	ea56 0307 	orrs.w	r3, r6, r7
    41d2:	d113      	bne.n	41fc <z_impl_k_sem_take+0xb4>
    41d4:	480f      	ldr	r0, [pc, #60]	; (4214 <z_impl_k_sem_take+0xcc>)
    41d6:	f7ff fde7 	bl	3da8 <z_spin_unlock_valid>
    41da:	b940      	cbnz	r0, 41ee <z_impl_k_sem_take+0xa6>
    41dc:	490e      	ldr	r1, [pc, #56]	; (4218 <z_impl_k_sem_take+0xd0>)
    41de:	480c      	ldr	r0, [pc, #48]	; (4210 <z_impl_k_sem_take+0xc8>)
    41e0:	22ac      	movs	r2, #172	; 0xac
    41e2:	f004 f865 	bl	82b0 <printk>
    41e6:	21ac      	movs	r1, #172	; 0xac
    41e8:	480b      	ldr	r0, [pc, #44]	; (4218 <z_impl_k_sem_take+0xd0>)
    41ea:	f004 f92d 	bl	8448 <assert_post_action>
    41ee:	f385 8811 	msr	BASEPRI, r5
    41f2:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    41f6:	f06f 000f 	mvn.w	r0, #15
    41fa:	e7e6      	b.n	41ca <z_impl_k_sem_take+0x82>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    41fc:	4622      	mov	r2, r4
    41fe:	4629      	mov	r1, r5
    4200:	e9cd 6700 	strd	r6, r7, [sp]
    4204:	4803      	ldr	r0, [pc, #12]	; (4214 <z_impl_k_sem_take+0xcc>)
    4206:	f000 fa13 	bl	4630 <z_pend_curr>
	return ret;
    420a:	e7de      	b.n	41ca <z_impl_k_sem_take+0x82>
    420c:	0000a05e 	.word	0x0000a05e
    4210:	0000914e 	.word	0x0000914e
    4214:	20000c64 	.word	0x20000c64
    4218:	00009188 	.word	0x00009188

0000421c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    421c:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    421e:	4c08      	ldr	r4, [pc, #32]	; (4240 <z_reset_time_slice+0x24>)
    4220:	6823      	ldr	r3, [r4, #0]
    4222:	b15b      	cbz	r3, 423c <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    4224:	f7fd fc98 	bl	1b58 <sys_clock_elapsed>
    4228:	4603      	mov	r3, r0
    422a:	6820      	ldr	r0, [r4, #0]
    422c:	4a05      	ldr	r2, [pc, #20]	; (4244 <z_reset_time_slice+0x28>)
    422e:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
    4230:	2100      	movs	r1, #0
	}
}
    4232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    4236:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    4238:	f001 b8e8 	b.w	540c <z_set_timeout_expiry>
}
    423c:	bd10      	pop	{r4, pc}
    423e:	bf00      	nop
    4240:	20000c74 	.word	0x20000c74
    4244:	20000c30 	.word	0x20000c30

00004248 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    4248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    424a:	4604      	mov	r4, r0
    424c:	460d      	mov	r5, r1
	__asm__ volatile(
    424e:	f04f 0320 	mov.w	r3, #32
    4252:	f3ef 8611 	mrs	r6, BASEPRI
    4256:	f383 8811 	msr	BASEPRI, r3
    425a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    425e:	481e      	ldr	r0, [pc, #120]	; (42d8 <k_sched_time_slice_set+0x90>)
    4260:	f7ff fd94 	bl	3d8c <z_spin_lock_valid>
    4264:	b940      	cbnz	r0, 4278 <k_sched_time_slice_set+0x30>
    4266:	491d      	ldr	r1, [pc, #116]	; (42dc <k_sched_time_slice_set+0x94>)
    4268:	481d      	ldr	r0, [pc, #116]	; (42e0 <k_sched_time_slice_set+0x98>)
    426a:	2281      	movs	r2, #129	; 0x81
    426c:	f004 f820 	bl	82b0 <printk>
    4270:	2181      	movs	r1, #129	; 0x81
    4272:	481a      	ldr	r0, [pc, #104]	; (42dc <k_sched_time_slice_set+0x94>)
    4274:	f004 f8e8 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4278:	4817      	ldr	r0, [pc, #92]	; (42d8 <k_sched_time_slice_set+0x90>)
    427a:	f7ff fda3 	bl	3dc4 <z_spin_lock_set_owner>
			return (uint32_t)((t * to_hz + off) / from_hz);
    427e:	f44f 4700 	mov.w	r7, #32768	; 0x8000
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    4282:	2200      	movs	r2, #0
    4284:	f240 30e7 	movw	r0, #999	; 0x3e7
    4288:	2100      	movs	r1, #0
    428a:	4b16      	ldr	r3, [pc, #88]	; (42e4 <k_sched_time_slice_set+0x9c>)
    428c:	fbe7 0104 	umlal	r0, r1, r7, r4
    4290:	611a      	str	r2, [r3, #16]
    4292:	2300      	movs	r3, #0
    4294:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4298:	f7fb ffd0 	bl	23c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    429c:	2c00      	cmp	r4, #0
    429e:	4b12      	ldr	r3, [pc, #72]	; (42e8 <k_sched_time_slice_set+0xa0>)
    42a0:	dc16      	bgt.n	42d0 <k_sched_time_slice_set+0x88>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    42a2:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    42a4:	4b11      	ldr	r3, [pc, #68]	; (42ec <k_sched_time_slice_set+0xa4>)
    42a6:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    42a8:	f7ff ffb8 	bl	421c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    42ac:	480a      	ldr	r0, [pc, #40]	; (42d8 <k_sched_time_slice_set+0x90>)
    42ae:	f7ff fd7b 	bl	3da8 <z_spin_unlock_valid>
    42b2:	b940      	cbnz	r0, 42c6 <k_sched_time_slice_set+0x7e>
    42b4:	4909      	ldr	r1, [pc, #36]	; (42dc <k_sched_time_slice_set+0x94>)
    42b6:	480a      	ldr	r0, [pc, #40]	; (42e0 <k_sched_time_slice_set+0x98>)
    42b8:	22ac      	movs	r2, #172	; 0xac
    42ba:	f003 fff9 	bl	82b0 <printk>
    42be:	21ac      	movs	r1, #172	; 0xac
    42c0:	4806      	ldr	r0, [pc, #24]	; (42dc <k_sched_time_slice_set+0x94>)
    42c2:	f004 f8c1 	bl	8448 <assert_post_action>
	__asm__ volatile(
    42c6:	f386 8811 	msr	BASEPRI, r6
    42ca:	f3bf 8f6f 	isb	sy
	}
}
    42ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    42d0:	2802      	cmp	r0, #2
    42d2:	bfb8      	it	lt
    42d4:	2002      	movlt	r0, #2
    42d6:	e7e4      	b.n	42a2 <k_sched_time_slice_set+0x5a>
    42d8:	20000c6c 	.word	0x20000c6c
    42dc:	00009188 	.word	0x00009188
    42e0:	0000914e 	.word	0x0000914e
    42e4:	20000c30 	.word	0x20000c30
    42e8:	20000c74 	.word	0x20000c74
    42ec:	20000c70 	.word	0x20000c70

000042f0 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    42f0:	b510      	push	{r4, lr}
    42f2:	4603      	mov	r3, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    42f4:	460c      	mov	r4, r1
    42f6:	b9c1      	cbnz	r1, 432a <z_reschedule+0x3a>
    42f8:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key.key) && need_swap()) {
    42fc:	b9aa      	cbnz	r2, 432a <z_reschedule+0x3a>
	new_thread = _kernel.ready_q.cache;
    42fe:	4a14      	ldr	r2, [pc, #80]	; (4350 <z_reschedule+0x60>)
	if (resched(key.key) && need_swap()) {
    4300:	6a51      	ldr	r1, [r2, #36]	; 0x24
    4302:	6892      	ldr	r2, [r2, #8]
    4304:	4291      	cmp	r1, r2
    4306:	d010      	beq.n	432a <z_reschedule+0x3a>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4308:	f7ff fd4e 	bl	3da8 <z_spin_unlock_valid>
    430c:	b940      	cbnz	r0, 4320 <z_reschedule+0x30>
    430e:	4911      	ldr	r1, [pc, #68]	; (4354 <z_reschedule+0x64>)
    4310:	4811      	ldr	r0, [pc, #68]	; (4358 <z_reschedule+0x68>)
    4312:	22c3      	movs	r2, #195	; 0xc3
    4314:	f003 ffcc 	bl	82b0 <printk>
    4318:	21c3      	movs	r1, #195	; 0xc3
    431a:	480e      	ldr	r0, [pc, #56]	; (4354 <z_reschedule+0x64>)
    431c:	f004 f894 	bl	8448 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    4320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ret = arch_swap(key);
    4324:	2000      	movs	r0, #0
    4326:	f7fd bee5 	b.w	20f4 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    432a:	4618      	mov	r0, r3
    432c:	f7ff fd3c 	bl	3da8 <z_spin_unlock_valid>
    4330:	b940      	cbnz	r0, 4344 <z_reschedule+0x54>
    4332:	4908      	ldr	r1, [pc, #32]	; (4354 <z_reschedule+0x64>)
    4334:	4808      	ldr	r0, [pc, #32]	; (4358 <z_reschedule+0x68>)
    4336:	22ac      	movs	r2, #172	; 0xac
    4338:	f003 ffba 	bl	82b0 <printk>
    433c:	21ac      	movs	r1, #172	; 0xac
    433e:	4805      	ldr	r0, [pc, #20]	; (4354 <z_reschedule+0x64>)
    4340:	f004 f882 	bl	8448 <assert_post_action>
    4344:	f384 8811 	msr	BASEPRI, r4
    4348:	f3bf 8f6f 	isb	sy
    434c:	bd10      	pop	{r4, pc}
    434e:	bf00      	nop
    4350:	20000c30 	.word	0x20000c30
    4354:	00009188 	.word	0x00009188
    4358:	0000914e 	.word	0x0000914e

0000435c <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    435c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    435e:	f04f 0320 	mov.w	r3, #32
    4362:	f3ef 8511 	mrs	r5, BASEPRI
    4366:	f383 8811 	msr	BASEPRI, r3
    436a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    436e:	4820      	ldr	r0, [pc, #128]	; (43f0 <k_sched_lock+0x94>)
    4370:	f7ff fd0c 	bl	3d8c <z_spin_lock_valid>
    4374:	b940      	cbnz	r0, 4388 <k_sched_lock+0x2c>
    4376:	491f      	ldr	r1, [pc, #124]	; (43f4 <k_sched_lock+0x98>)
    4378:	481f      	ldr	r0, [pc, #124]	; (43f8 <k_sched_lock+0x9c>)
    437a:	2281      	movs	r2, #129	; 0x81
    437c:	f003 ff98 	bl	82b0 <printk>
    4380:	2181      	movs	r1, #129	; 0x81
    4382:	481c      	ldr	r0, [pc, #112]	; (43f4 <k_sched_lock+0x98>)
    4384:	f004 f860 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4388:	4819      	ldr	r0, [pc, #100]	; (43f0 <k_sched_lock+0x94>)
    438a:	f7ff fd1b 	bl	3dc4 <z_spin_lock_set_owner>
    438e:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    4392:	b143      	cbz	r3, 43a6 <k_sched_lock+0x4a>
    4394:	4919      	ldr	r1, [pc, #100]	; (43fc <k_sched_lock+0xa0>)
    4396:	4818      	ldr	r0, [pc, #96]	; (43f8 <k_sched_lock+0x9c>)
    4398:	22fe      	movs	r2, #254	; 0xfe
    439a:	f003 ff89 	bl	82b0 <printk>
    439e:	21fe      	movs	r1, #254	; 0xfe
    43a0:	4816      	ldr	r0, [pc, #88]	; (43fc <k_sched_lock+0xa0>)
    43a2:	f004 f851 	bl	8448 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    43a6:	4c16      	ldr	r4, [pc, #88]	; (4400 <k_sched_lock+0xa4>)
    43a8:	68a2      	ldr	r2, [r4, #8]
    43aa:	7bd2      	ldrb	r2, [r2, #15]
    43ac:	2a01      	cmp	r2, #1
    43ae:	d108      	bne.n	43c2 <k_sched_lock+0x66>
    43b0:	4912      	ldr	r1, [pc, #72]	; (43fc <k_sched_lock+0xa0>)
    43b2:	4811      	ldr	r0, [pc, #68]	; (43f8 <k_sched_lock+0x9c>)
    43b4:	22ff      	movs	r2, #255	; 0xff
    43b6:	f003 ff7b 	bl	82b0 <printk>
    43ba:	21ff      	movs	r1, #255	; 0xff
    43bc:	480f      	ldr	r0, [pc, #60]	; (43fc <k_sched_lock+0xa0>)
    43be:	f004 f843 	bl	8448 <assert_post_action>
	--_current->base.sched_locked;
    43c2:	68a2      	ldr	r2, [r4, #8]
    43c4:	7bd3      	ldrb	r3, [r2, #15]
    43c6:	3b01      	subs	r3, #1
    43c8:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    43ca:	4809      	ldr	r0, [pc, #36]	; (43f0 <k_sched_lock+0x94>)
    43cc:	f7ff fcec 	bl	3da8 <z_spin_unlock_valid>
    43d0:	b940      	cbnz	r0, 43e4 <k_sched_lock+0x88>
    43d2:	4908      	ldr	r1, [pc, #32]	; (43f4 <k_sched_lock+0x98>)
    43d4:	4808      	ldr	r0, [pc, #32]	; (43f8 <k_sched_lock+0x9c>)
    43d6:	22ac      	movs	r2, #172	; 0xac
    43d8:	f003 ff6a 	bl	82b0 <printk>
    43dc:	21ac      	movs	r1, #172	; 0xac
    43de:	4805      	ldr	r0, [pc, #20]	; (43f4 <k_sched_lock+0x98>)
    43e0:	f004 f832 	bl	8448 <assert_post_action>
	__asm__ volatile(
    43e4:	f385 8811 	msr	BASEPRI, r5
    43e8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    43ec:	bd38      	pop	{r3, r4, r5, pc}
    43ee:	bf00      	nop
    43f0:	20000c6c 	.word	0x20000c6c
    43f4:	00009188 	.word	0x00009188
    43f8:	0000914e 	.word	0x0000914e
    43fc:	0000a033 	.word	0x0000a033
    4400:	20000c30 	.word	0x20000c30

00004404 <z_priq_dumb_remove>:
	sys_dlist_append(pq, &thread->base.qnode_dlist);
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4404:	4b0b      	ldr	r3, [pc, #44]	; (4434 <z_priq_dumb_remove+0x30>)
{
    4406:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4408:	4299      	cmp	r1, r3
{
    440a:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    440c:	d10a      	bne.n	4424 <z_priq_dumb_remove+0x20>
    440e:	490a      	ldr	r1, [pc, #40]	; (4438 <z_priq_dumb_remove+0x34>)
    4410:	480a      	ldr	r0, [pc, #40]	; (443c <z_priq_dumb_remove+0x38>)
    4412:	f44f 7271 	mov.w	r2, #964	; 0x3c4
    4416:	f003 ff4b 	bl	82b0 <printk>
    441a:	f44f 7171 	mov.w	r1, #964	; 0x3c4
    441e:	4806      	ldr	r0, [pc, #24]	; (4438 <z_priq_dumb_remove+0x34>)
    4420:	f004 f812 	bl	8448 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    4424:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    4428:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    442a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    442c:	2300      	movs	r3, #0
	node->prev = NULL;
    442e:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    4432:	bd10      	pop	{r4, pc}
    4434:	20000170 	.word	0x20000170
    4438:	0000a07e 	.word	0x0000a07e
    443c:	0000914e 	.word	0x0000914e

00004440 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    4440:	6883      	ldr	r3, [r0, #8]
{
    4442:	b510      	push	{r4, lr}
    4444:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    4446:	b953      	cbnz	r3, 445e <unpend_thread_no_timeout+0x1e>
    4448:	490a      	ldr	r1, [pc, #40]	; (4474 <unpend_thread_no_timeout+0x34>)
    444a:	480b      	ldr	r0, [pc, #44]	; (4478 <unpend_thread_no_timeout+0x38>)
    444c:	f240 224f 	movw	r2, #591	; 0x24f
    4450:	f003 ff2e 	bl	82b0 <printk>
    4454:	f240 214f 	movw	r1, #591	; 0x24f
    4458:	4806      	ldr	r0, [pc, #24]	; (4474 <unpend_thread_no_timeout+0x34>)
    445a:	f003 fff5 	bl	8448 <assert_post_action>
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
    445e:	4621      	mov	r1, r4
    4460:	68a0      	ldr	r0, [r4, #8]
    4462:	f7ff ffcf 	bl	4404 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4466:	7b63      	ldrb	r3, [r4, #13]
    4468:	f023 0302 	bic.w	r3, r3, #2
    446c:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    446e:	2300      	movs	r3, #0
    4470:	60a3      	str	r3, [r4, #8]
}
    4472:	bd10      	pop	{r4, pc}
    4474:	0000a07e 	.word	0x0000a07e
    4478:	0000914e 	.word	0x0000914e

0000447c <update_cache>:
{
    447c:	b538      	push	{r3, r4, r5, lr}
    447e:	4602      	mov	r2, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    4480:	4812      	ldr	r0, [pc, #72]	; (44cc <update_cache+0x50>)
    4482:	f004 fac2 	bl	8a0a <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    4486:	4d12      	ldr	r5, [pc, #72]	; (44d0 <update_cache+0x54>)
    4488:	4604      	mov	r4, r0
    448a:	b900      	cbnz	r0, 448e <update_cache+0x12>
    448c:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    448e:	b9aa      	cbnz	r2, 44bc <update_cache+0x40>
	__ASSERT(_current != NULL, "");
    4490:	68ab      	ldr	r3, [r5, #8]
    4492:	b943      	cbnz	r3, 44a6 <update_cache+0x2a>
    4494:	490f      	ldr	r1, [pc, #60]	; (44d4 <update_cache+0x58>)
    4496:	4810      	ldr	r0, [pc, #64]	; (44d8 <update_cache+0x5c>)
    4498:	2285      	movs	r2, #133	; 0x85
    449a:	f003 ff09 	bl	82b0 <printk>
    449e:	2185      	movs	r1, #133	; 0x85
    44a0:	480c      	ldr	r0, [pc, #48]	; (44d4 <update_cache+0x58>)
    44a2:	f003 ffd1 	bl	8448 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    44a6:	68ab      	ldr	r3, [r5, #8]
    44a8:	7b5a      	ldrb	r2, [r3, #13]
    44aa:	06d2      	lsls	r2, r2, #27
    44ac:	d106      	bne.n	44bc <update_cache+0x40>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    44ae:	69a2      	ldr	r2, [r4, #24]
    44b0:	b922      	cbnz	r2, 44bc <update_cache+0x40>
	if (is_preempt(_current) || is_metairq(thread)) {
    44b2:	89da      	ldrh	r2, [r3, #14]
    44b4:	2a7f      	cmp	r2, #127	; 0x7f
    44b6:	d901      	bls.n	44bc <update_cache+0x40>
		_kernel.ready_q.cache = _current;
    44b8:	626b      	str	r3, [r5, #36]	; 0x24
}
    44ba:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    44bc:	68ab      	ldr	r3, [r5, #8]
    44be:	42a3      	cmp	r3, r4
    44c0:	d001      	beq.n	44c6 <update_cache+0x4a>
			z_reset_time_slice();
    44c2:	f7ff feab 	bl	421c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    44c6:	626c      	str	r4, [r5, #36]	; 0x24
}
    44c8:	e7f7      	b.n	44ba <update_cache+0x3e>
    44ca:	bf00      	nop
    44cc:	20000c58 	.word	0x20000c58
    44d0:	20000c30 	.word	0x20000c30
    44d4:	0000a07e 	.word	0x0000a07e
    44d8:	0000914e 	.word	0x0000914e

000044dc <unready_thread>:
{
    44dc:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    44de:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    44e2:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    44e4:	2a00      	cmp	r2, #0
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    44e6:	7b43      	ldrb	r3, [r0, #13]
    44e8:	da06      	bge.n	44f8 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    44ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		_priq_run_remove(pq, thread);
    44ee:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
    44f0:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    44f2:	4806      	ldr	r0, [pc, #24]	; (450c <unready_thread+0x30>)
    44f4:	f7ff ff86 	bl	4404 <z_priq_dumb_remove>
	update_cache(thread == _current);
    44f8:	4b05      	ldr	r3, [pc, #20]	; (4510 <unready_thread+0x34>)
    44fa:	6898      	ldr	r0, [r3, #8]
    44fc:	1b03      	subs	r3, r0, r4
    44fe:	4258      	negs	r0, r3
    4500:	4158      	adcs	r0, r3
}
    4502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    4506:	f7ff bfb9 	b.w	447c <update_cache>
    450a:	bf00      	nop
    450c:	20000c58 	.word	0x20000c58
    4510:	20000c30 	.word	0x20000c30

00004514 <add_to_waitq_locked>:
{
    4514:	b538      	push	{r3, r4, r5, lr}
    4516:	4604      	mov	r4, r0
    4518:	460d      	mov	r5, r1
	unready_thread(thread);
    451a:	f7ff ffdf 	bl	44dc <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    451e:	7b63      	ldrb	r3, [r4, #13]
    4520:	f043 0302 	orr.w	r3, r3, #2
    4524:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    4526:	b325      	cbz	r5, 4572 <add_to_waitq_locked+0x5e>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4528:	4b18      	ldr	r3, [pc, #96]	; (458c <add_to_waitq_locked+0x78>)
		thread->base.pended_on = wait_q;
    452a:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    452c:	429c      	cmp	r4, r3
    452e:	d10a      	bne.n	4546 <add_to_waitq_locked+0x32>
    4530:	4917      	ldr	r1, [pc, #92]	; (4590 <add_to_waitq_locked+0x7c>)
    4532:	4818      	ldr	r0, [pc, #96]	; (4594 <add_to_waitq_locked+0x80>)
    4534:	f240 32b5 	movw	r2, #949	; 0x3b5
    4538:	f003 feba 	bl	82b0 <printk>
    453c:	f240 31b5 	movw	r1, #949	; 0x3b5
    4540:	4813      	ldr	r0, [pc, #76]	; (4590 <add_to_waitq_locked+0x7c>)
    4542:	f003 ff81 	bl	8448 <assert_post_action>
	return list->head == list;
    4546:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4548:	429d      	cmp	r5, r3
    454a:	bf08      	it	eq
    454c:	2300      	moveq	r3, #0
    454e:	2b00      	cmp	r3, #0
    4550:	bf38      	it	cc
    4552:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4554:	b19b      	cbz	r3, 457e <add_to_waitq_locked+0x6a>
	int32_t b1 = thread_1->base.prio;
    4556:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    455a:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    455e:	4291      	cmp	r1, r2
    4560:	d008      	beq.n	4574 <add_to_waitq_locked+0x60>
		return b2 - b1;
    4562:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    4564:	2a00      	cmp	r2, #0
    4566:	dd05      	ble.n	4574 <add_to_waitq_locked+0x60>
	sys_dnode_t *const prev = successor->prev;
    4568:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    456a:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    456e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4570:	605c      	str	r4, [r3, #4]
}
    4572:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    4574:	686a      	ldr	r2, [r5, #4]
    4576:	4293      	cmp	r3, r2
    4578:	d001      	beq.n	457e <add_to_waitq_locked+0x6a>
    457a:	681b      	ldr	r3, [r3, #0]
    457c:	e7ea      	b.n	4554 <add_to_waitq_locked+0x40>
	sys_dnode_t *const tail = list->tail;
    457e:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    4580:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    4584:	601c      	str	r4, [r3, #0]
	list->tail = node;
    4586:	606c      	str	r4, [r5, #4]
    4588:	e7f3      	b.n	4572 <add_to_waitq_locked+0x5e>
    458a:	bf00      	nop
    458c:	20000170 	.word	0x20000170
    4590:	0000a07e 	.word	0x0000a07e
    4594:	0000914e 	.word	0x0000914e

00004598 <pend>:
{
    4598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    459c:	4604      	mov	r4, r0
    459e:	460d      	mov	r5, r1
    45a0:	4616      	mov	r6, r2
    45a2:	461f      	mov	r7, r3
	__asm__ volatile(
    45a4:	f04f 0320 	mov.w	r3, #32
    45a8:	f3ef 8811 	mrs	r8, BASEPRI
    45ac:	f383 8811 	msr	BASEPRI, r3
    45b0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    45b4:	481a      	ldr	r0, [pc, #104]	; (4620 <pend+0x88>)
    45b6:	f7ff fbe9 	bl	3d8c <z_spin_lock_valid>
    45ba:	b940      	cbnz	r0, 45ce <pend+0x36>
    45bc:	4919      	ldr	r1, [pc, #100]	; (4624 <pend+0x8c>)
    45be:	481a      	ldr	r0, [pc, #104]	; (4628 <pend+0x90>)
    45c0:	2281      	movs	r2, #129	; 0x81
    45c2:	f003 fe75 	bl	82b0 <printk>
    45c6:	2181      	movs	r1, #129	; 0x81
    45c8:	4816      	ldr	r0, [pc, #88]	; (4624 <pend+0x8c>)
    45ca:	f003 ff3d 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    45ce:	4814      	ldr	r0, [pc, #80]	; (4620 <pend+0x88>)
    45d0:	f7ff fbf8 	bl	3dc4 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    45d4:	4620      	mov	r0, r4
    45d6:	4629      	mov	r1, r5
    45d8:	f7ff ff9c 	bl	4514 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    45dc:	4810      	ldr	r0, [pc, #64]	; (4620 <pend+0x88>)
    45de:	f7ff fbe3 	bl	3da8 <z_spin_unlock_valid>
    45e2:	b940      	cbnz	r0, 45f6 <pend+0x5e>
    45e4:	490f      	ldr	r1, [pc, #60]	; (4624 <pend+0x8c>)
    45e6:	4810      	ldr	r0, [pc, #64]	; (4628 <pend+0x90>)
    45e8:	22ac      	movs	r2, #172	; 0xac
    45ea:	f003 fe61 	bl	82b0 <printk>
    45ee:	21ac      	movs	r1, #172	; 0xac
    45f0:	480c      	ldr	r0, [pc, #48]	; (4624 <pend+0x8c>)
    45f2:	f003 ff29 	bl	8448 <assert_post_action>
	__asm__ volatile(
    45f6:	f388 8811 	msr	BASEPRI, r8
    45fa:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    45fe:	1c7b      	adds	r3, r7, #1
    4600:	bf08      	it	eq
    4602:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    4606:	d008      	beq.n	461a <pend+0x82>
    4608:	4632      	mov	r2, r6
    460a:	463b      	mov	r3, r7
    460c:	f104 0018 	add.w	r0, r4, #24
    4610:	4906      	ldr	r1, [pc, #24]	; (462c <pend+0x94>)
}
    4612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4616:	f000 bdcd 	b.w	51b4 <z_add_timeout>
    461a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    461e:	bf00      	nop
    4620:	20000c6c 	.word	0x20000c6c
    4624:	00009188 	.word	0x00009188
    4628:	0000914e 	.word	0x0000914e
    462c:	00004aed 	.word	0x00004aed

00004630 <z_pend_curr>:
{
    4630:	b538      	push	{r3, r4, r5, lr}
    4632:	4605      	mov	r5, r0
	pending_current = _current;
    4634:	4b0d      	ldr	r3, [pc, #52]	; (466c <z_pend_curr+0x3c>)
{
    4636:	460c      	mov	r4, r1
	pending_current = _current;
    4638:	6898      	ldr	r0, [r3, #8]
    463a:	4b0d      	ldr	r3, [pc, #52]	; (4670 <z_pend_curr+0x40>)
{
    463c:	4611      	mov	r1, r2
	pending_current = _current;
    463e:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    4640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4644:	f7ff ffa8 	bl	4598 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4648:	4628      	mov	r0, r5
    464a:	f7ff fbad 	bl	3da8 <z_spin_unlock_valid>
    464e:	b940      	cbnz	r0, 4662 <z_pend_curr+0x32>
    4650:	4908      	ldr	r1, [pc, #32]	; (4674 <z_pend_curr+0x44>)
    4652:	4809      	ldr	r0, [pc, #36]	; (4678 <z_pend_curr+0x48>)
    4654:	22c3      	movs	r2, #195	; 0xc3
    4656:	f003 fe2b 	bl	82b0 <printk>
    465a:	21c3      	movs	r1, #195	; 0xc3
    465c:	4805      	ldr	r0, [pc, #20]	; (4674 <z_pend_curr+0x44>)
    465e:	f003 fef3 	bl	8448 <assert_post_action>
    4662:	4620      	mov	r0, r4
}
    4664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4668:	f7fd bd44 	b.w	20f4 <arch_swap>
    466c:	20000c30 	.word	0x20000c30
    4670:	20000c68 	.word	0x20000c68
    4674:	00009188 	.word	0x00009188
    4678:	0000914e 	.word	0x0000914e

0000467c <z_impl_k_thread_suspend>:
{
    467c:	b570      	push	{r4, r5, r6, lr}
    467e:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    4680:	3018      	adds	r0, #24
    4682:	f000 fe51 	bl	5328 <z_abort_timeout>
	__asm__ volatile(
    4686:	f04f 0320 	mov.w	r3, #32
    468a:	f3ef 8611 	mrs	r6, BASEPRI
    468e:	f383 8811 	msr	BASEPRI, r3
    4692:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4696:	4820      	ldr	r0, [pc, #128]	; (4718 <z_impl_k_thread_suspend+0x9c>)
    4698:	f7ff fb78 	bl	3d8c <z_spin_lock_valid>
    469c:	b940      	cbnz	r0, 46b0 <z_impl_k_thread_suspend+0x34>
    469e:	491f      	ldr	r1, [pc, #124]	; (471c <z_impl_k_thread_suspend+0xa0>)
    46a0:	481f      	ldr	r0, [pc, #124]	; (4720 <z_impl_k_thread_suspend+0xa4>)
    46a2:	2281      	movs	r2, #129	; 0x81
    46a4:	f003 fe04 	bl	82b0 <printk>
    46a8:	2181      	movs	r1, #129	; 0x81
    46aa:	481c      	ldr	r0, [pc, #112]	; (471c <z_impl_k_thread_suspend+0xa0>)
    46ac:	f003 fecc 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    46b0:	4819      	ldr	r0, [pc, #100]	; (4718 <z_impl_k_thread_suspend+0x9c>)
    46b2:	f7ff fb87 	bl	3dc4 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    46b6:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    46ba:	7b63      	ldrb	r3, [r4, #13]
    46bc:	2a00      	cmp	r2, #0
    46be:	da06      	bge.n	46ce <z_impl_k_thread_suspend+0x52>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    46c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		_priq_run_remove(pq, thread);
    46c4:	4621      	mov	r1, r4
    46c6:	4817      	ldr	r0, [pc, #92]	; (4724 <z_impl_k_thread_suspend+0xa8>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    46c8:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    46ca:	f7ff fe9b 	bl	4404 <z_priq_dumb_remove>
		update_cache(thread == _current);
    46ce:	4d16      	ldr	r5, [pc, #88]	; (4728 <z_impl_k_thread_suspend+0xac>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    46d0:	7b63      	ldrb	r3, [r4, #13]
    46d2:	68a8      	ldr	r0, [r5, #8]
    46d4:	f043 0310 	orr.w	r3, r3, #16
    46d8:	7363      	strb	r3, [r4, #13]
    46da:	1b03      	subs	r3, r0, r4
    46dc:	4258      	negs	r0, r3
    46de:	4158      	adcs	r0, r3
    46e0:	f7ff fecc 	bl	447c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    46e4:	480c      	ldr	r0, [pc, #48]	; (4718 <z_impl_k_thread_suspend+0x9c>)
    46e6:	f7ff fb5f 	bl	3da8 <z_spin_unlock_valid>
    46ea:	b940      	cbnz	r0, 46fe <z_impl_k_thread_suspend+0x82>
    46ec:	490b      	ldr	r1, [pc, #44]	; (471c <z_impl_k_thread_suspend+0xa0>)
    46ee:	480c      	ldr	r0, [pc, #48]	; (4720 <z_impl_k_thread_suspend+0xa4>)
    46f0:	22ac      	movs	r2, #172	; 0xac
    46f2:	f003 fddd 	bl	82b0 <printk>
    46f6:	21ac      	movs	r1, #172	; 0xac
    46f8:	4808      	ldr	r0, [pc, #32]	; (471c <z_impl_k_thread_suspend+0xa0>)
    46fa:	f003 fea5 	bl	8448 <assert_post_action>
	__asm__ volatile(
    46fe:	f386 8811 	msr	BASEPRI, r6
    4702:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    4706:	68ab      	ldr	r3, [r5, #8]
    4708:	42a3      	cmp	r3, r4
    470a:	d103      	bne.n	4714 <z_impl_k_thread_suspend+0x98>
}
    470c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    4710:	f004 b971 	b.w	89f6 <z_reschedule_unlocked>
}
    4714:	bd70      	pop	{r4, r5, r6, pc}
    4716:	bf00      	nop
    4718:	20000c6c 	.word	0x20000c6c
    471c:	00009188 	.word	0x00009188
    4720:	0000914e 	.word	0x0000914e
    4724:	20000c58 	.word	0x20000c58
    4728:	20000c30 	.word	0x20000c30

0000472c <k_sched_unlock>:
{
    472c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    472e:	f04f 0320 	mov.w	r3, #32
    4732:	f3ef 8511 	mrs	r5, BASEPRI
    4736:	f383 8811 	msr	BASEPRI, r3
    473a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    473e:	4824      	ldr	r0, [pc, #144]	; (47d0 <k_sched_unlock+0xa4>)
    4740:	f7ff fb24 	bl	3d8c <z_spin_lock_valid>
    4744:	b940      	cbnz	r0, 4758 <k_sched_unlock+0x2c>
    4746:	4923      	ldr	r1, [pc, #140]	; (47d4 <k_sched_unlock+0xa8>)
    4748:	4823      	ldr	r0, [pc, #140]	; (47d8 <k_sched_unlock+0xac>)
    474a:	2281      	movs	r2, #129	; 0x81
    474c:	f003 fdb0 	bl	82b0 <printk>
    4750:	2181      	movs	r1, #129	; 0x81
    4752:	4820      	ldr	r0, [pc, #128]	; (47d4 <k_sched_unlock+0xa8>)
    4754:	f003 fe78 	bl	8448 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    4758:	4c20      	ldr	r4, [pc, #128]	; (47dc <k_sched_unlock+0xb0>)
	z_spin_lock_set_owner(l);
    475a:	481d      	ldr	r0, [pc, #116]	; (47d0 <k_sched_unlock+0xa4>)
    475c:	f7ff fb32 	bl	3dc4 <z_spin_lock_set_owner>
    4760:	68a2      	ldr	r2, [r4, #8]
    4762:	7bd2      	ldrb	r2, [r2, #15]
    4764:	b952      	cbnz	r2, 477c <k_sched_unlock+0x50>
    4766:	491e      	ldr	r1, [pc, #120]	; (47e0 <k_sched_unlock+0xb4>)
    4768:	481b      	ldr	r0, [pc, #108]	; (47d8 <k_sched_unlock+0xac>)
    476a:	f240 3252 	movw	r2, #850	; 0x352
    476e:	f003 fd9f 	bl	82b0 <printk>
    4772:	f240 3152 	movw	r1, #850	; 0x352
    4776:	481a      	ldr	r0, [pc, #104]	; (47e0 <k_sched_unlock+0xb4>)
    4778:	f003 fe66 	bl	8448 <assert_post_action>
    477c:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    4780:	b153      	cbz	r3, 4798 <k_sched_unlock+0x6c>
    4782:	4917      	ldr	r1, [pc, #92]	; (47e0 <k_sched_unlock+0xb4>)
    4784:	4814      	ldr	r0, [pc, #80]	; (47d8 <k_sched_unlock+0xac>)
    4786:	f240 3253 	movw	r2, #851	; 0x353
    478a:	f003 fd91 	bl	82b0 <printk>
    478e:	f240 3153 	movw	r1, #851	; 0x353
    4792:	4813      	ldr	r0, [pc, #76]	; (47e0 <k_sched_unlock+0xb4>)
    4794:	f003 fe58 	bl	8448 <assert_post_action>
		++_current->base.sched_locked;
    4798:	68a2      	ldr	r2, [r4, #8]
		update_cache(0);
    479a:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    479c:	7bd3      	ldrb	r3, [r2, #15]
    479e:	3301      	adds	r3, #1
    47a0:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    47a2:	f7ff fe6b 	bl	447c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    47a6:	480a      	ldr	r0, [pc, #40]	; (47d0 <k_sched_unlock+0xa4>)
    47a8:	f7ff fafe 	bl	3da8 <z_spin_unlock_valid>
    47ac:	b940      	cbnz	r0, 47c0 <k_sched_unlock+0x94>
    47ae:	4909      	ldr	r1, [pc, #36]	; (47d4 <k_sched_unlock+0xa8>)
    47b0:	4809      	ldr	r0, [pc, #36]	; (47d8 <k_sched_unlock+0xac>)
    47b2:	22ac      	movs	r2, #172	; 0xac
    47b4:	f003 fd7c 	bl	82b0 <printk>
    47b8:	21ac      	movs	r1, #172	; 0xac
    47ba:	4806      	ldr	r0, [pc, #24]	; (47d4 <k_sched_unlock+0xa8>)
    47bc:	f003 fe44 	bl	8448 <assert_post_action>
	__asm__ volatile(
    47c0:	f385 8811 	msr	BASEPRI, r5
    47c4:	f3bf 8f6f 	isb	sy
}
    47c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    47cc:	f004 b913 	b.w	89f6 <z_reschedule_unlocked>
    47d0:	20000c6c 	.word	0x20000c6c
    47d4:	00009188 	.word	0x00009188
    47d8:	0000914e 	.word	0x0000914e
    47dc:	20000c30 	.word	0x20000c30
    47e0:	0000a07e 	.word	0x0000a07e

000047e4 <move_thread_to_end_of_prio_q>:
{
    47e4:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    47e6:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    47ea:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    47ec:	2a00      	cmp	r2, #0
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    47ee:	7b43      	ldrb	r3, [r0, #13]
    47f0:	da06      	bge.n	4800 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    47f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		_priq_run_remove(pq, thread);
    47f6:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
    47f8:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    47fa:	4820      	ldr	r0, [pc, #128]	; (487c <move_thread_to_end_of_prio_q+0x98>)
    47fc:	f7ff fe02 	bl	4404 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4800:	7b63      	ldrb	r3, [r4, #13]
    4802:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4806:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4808:	4b1d      	ldr	r3, [pc, #116]	; (4880 <move_thread_to_end_of_prio_q+0x9c>)
    480a:	429c      	cmp	r4, r3
    480c:	d10a      	bne.n	4824 <move_thread_to_end_of_prio_q+0x40>
    480e:	491d      	ldr	r1, [pc, #116]	; (4884 <move_thread_to_end_of_prio_q+0xa0>)
    4810:	481d      	ldr	r0, [pc, #116]	; (4888 <move_thread_to_end_of_prio_q+0xa4>)
    4812:	f240 32b5 	movw	r2, #949	; 0x3b5
    4816:	f003 fd4b 	bl	82b0 <printk>
    481a:	f240 31b5 	movw	r1, #949	; 0x3b5
    481e:	4819      	ldr	r0, [pc, #100]	; (4884 <move_thread_to_end_of_prio_q+0xa0>)
    4820:	f003 fe12 	bl	8448 <assert_post_action>
	return list->head == list;
    4824:	4a19      	ldr	r2, [pc, #100]	; (488c <move_thread_to_end_of_prio_q+0xa8>)
    4826:	4611      	mov	r1, r2
    4828:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    482c:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
    482e:	428b      	cmp	r3, r1
    4830:	bf08      	it	eq
    4832:	2300      	moveq	r3, #0
    4834:	2b00      	cmp	r3, #0
    4836:	bf38      	it	cc
    4838:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    483a:	b1cb      	cbz	r3, 4870 <move_thread_to_end_of_prio_q+0x8c>
	int32_t b1 = thread_1->base.prio;
    483c:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4840:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    4844:	4286      	cmp	r6, r0
    4846:	d00f      	beq.n	4868 <move_thread_to_end_of_prio_q+0x84>
		return b2 - b1;
    4848:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    484a:	2800      	cmp	r0, #0
    484c:	dd0c      	ble.n	4868 <move_thread_to_end_of_prio_q+0x84>
	sys_dnode_t *const prev = successor->prev;
    484e:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    4850:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    4854:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    4856:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    4858:	6890      	ldr	r0, [r2, #8]
    485a:	1b03      	subs	r3, r0, r4
    485c:	4258      	negs	r0, r3
    485e:	4158      	adcs	r0, r3
}
    4860:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    4864:	f7ff be0a 	b.w	447c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4868:	42ab      	cmp	r3, r5
    486a:	d001      	beq.n	4870 <move_thread_to_end_of_prio_q+0x8c>
    486c:	681b      	ldr	r3, [r3, #0]
    486e:	e7e4      	b.n	483a <move_thread_to_end_of_prio_q+0x56>
	node->prev = tail;
    4870:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    4874:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4876:	62d4      	str	r4, [r2, #44]	; 0x2c
}
    4878:	e7ee      	b.n	4858 <move_thread_to_end_of_prio_q+0x74>
    487a:	bf00      	nop
    487c:	20000c58 	.word	0x20000c58
    4880:	20000170 	.word	0x20000170
    4884:	0000a07e 	.word	0x0000a07e
    4888:	0000914e 	.word	0x0000914e
    488c:	20000c30 	.word	0x20000c30

00004890 <z_time_slice>:
{
    4890:	b570      	push	{r4, r5, r6, lr}
    4892:	4604      	mov	r4, r0
	__asm__ volatile(
    4894:	f04f 0320 	mov.w	r3, #32
    4898:	f3ef 8511 	mrs	r5, BASEPRI
    489c:	f383 8811 	msr	BASEPRI, r3
    48a0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    48a4:	4825      	ldr	r0, [pc, #148]	; (493c <z_time_slice+0xac>)
    48a6:	f7ff fa71 	bl	3d8c <z_spin_lock_valid>
    48aa:	b940      	cbnz	r0, 48be <z_time_slice+0x2e>
    48ac:	4924      	ldr	r1, [pc, #144]	; (4940 <z_time_slice+0xb0>)
    48ae:	4825      	ldr	r0, [pc, #148]	; (4944 <z_time_slice+0xb4>)
    48b0:	2281      	movs	r2, #129	; 0x81
    48b2:	f003 fcfd 	bl	82b0 <printk>
    48b6:	2181      	movs	r1, #129	; 0x81
    48b8:	4821      	ldr	r0, [pc, #132]	; (4940 <z_time_slice+0xb0>)
    48ba:	f003 fdc5 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    48be:	481f      	ldr	r0, [pc, #124]	; (493c <z_time_slice+0xac>)
    48c0:	f7ff fa80 	bl	3dc4 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    48c4:	4b20      	ldr	r3, [pc, #128]	; (4948 <z_time_slice+0xb8>)
    48c6:	4a21      	ldr	r2, [pc, #132]	; (494c <z_time_slice+0xbc>)
    48c8:	6898      	ldr	r0, [r3, #8]
    48ca:	6811      	ldr	r1, [r2, #0]
    48cc:	4288      	cmp	r0, r1
    48ce:	4619      	mov	r1, r3
    48d0:	d113      	bne.n	48fa <z_time_slice+0x6a>
			z_reset_time_slice();
    48d2:	f7ff fca3 	bl	421c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    48d6:	4819      	ldr	r0, [pc, #100]	; (493c <z_time_slice+0xac>)
    48d8:	f7ff fa66 	bl	3da8 <z_spin_unlock_valid>
    48dc:	b940      	cbnz	r0, 48f0 <z_time_slice+0x60>
    48de:	4918      	ldr	r1, [pc, #96]	; (4940 <z_time_slice+0xb0>)
    48e0:	4818      	ldr	r0, [pc, #96]	; (4944 <z_time_slice+0xb4>)
    48e2:	22ac      	movs	r2, #172	; 0xac
    48e4:	f003 fce4 	bl	82b0 <printk>
    48e8:	21ac      	movs	r1, #172	; 0xac
    48ea:	4815      	ldr	r0, [pc, #84]	; (4940 <z_time_slice+0xb0>)
    48ec:	f003 fdac 	bl	8448 <assert_post_action>
	__asm__ volatile(
    48f0:	f385 8811 	msr	BASEPRI, r5
    48f4:	f3bf 8f6f 	isb	sy
}
    48f8:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    48fa:	2600      	movs	r6, #0
    48fc:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    48fe:	4a14      	ldr	r2, [pc, #80]	; (4950 <z_time_slice+0xc0>)
    4900:	6812      	ldr	r2, [r2, #0]
    4902:	b1ba      	cbz	r2, 4934 <z_time_slice+0xa4>
		&& !z_is_idle_thread_object(thread);
    4904:	89c2      	ldrh	r2, [r0, #14]
    4906:	2a7f      	cmp	r2, #127	; 0x7f
    4908:	d814      	bhi.n	4934 <z_time_slice+0xa4>
		&& !z_is_thread_prevented_from_running(thread)
    490a:	7b42      	ldrb	r2, [r0, #13]
    490c:	06d2      	lsls	r2, r2, #27
    490e:	d111      	bne.n	4934 <z_time_slice+0xa4>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4910:	4a10      	ldr	r2, [pc, #64]	; (4954 <z_time_slice+0xc4>)
    4912:	f990 600e 	ldrsb.w	r6, [r0, #14]
    4916:	6812      	ldr	r2, [r2, #0]
    4918:	4296      	cmp	r6, r2
    491a:	db0b      	blt.n	4934 <z_time_slice+0xa4>
		&& !z_is_idle_thread_object(thread);
    491c:	4a0e      	ldr	r2, [pc, #56]	; (4958 <z_time_slice+0xc8>)
    491e:	4290      	cmp	r0, r2
    4920:	d008      	beq.n	4934 <z_time_slice+0xa4>
		if (ticks >= _current_cpu->slice_ticks) {
    4922:	691a      	ldr	r2, [r3, #16]
    4924:	42a2      	cmp	r2, r4
    4926:	dc02      	bgt.n	492e <z_time_slice+0x9e>
			move_thread_to_end_of_prio_q(_current);
    4928:	f7ff ff5c 	bl	47e4 <move_thread_to_end_of_prio_q>
    492c:	e7d1      	b.n	48d2 <z_time_slice+0x42>
			_current_cpu->slice_ticks -= ticks;
    492e:	1b12      	subs	r2, r2, r4
    4930:	611a      	str	r2, [r3, #16]
    4932:	e7d0      	b.n	48d6 <z_time_slice+0x46>
		_current_cpu->slice_ticks = 0;
    4934:	2300      	movs	r3, #0
    4936:	610b      	str	r3, [r1, #16]
    4938:	e7cd      	b.n	48d6 <z_time_slice+0x46>
    493a:	bf00      	nop
    493c:	20000c6c 	.word	0x20000c6c
    4940:	00009188 	.word	0x00009188
    4944:	0000914e 	.word	0x0000914e
    4948:	20000c30 	.word	0x20000c30
    494c:	20000c68 	.word	0x20000c68
    4950:	20000c74 	.word	0x20000c74
    4954:	20000c70 	.word	0x20000c70
    4958:	20000170 	.word	0x20000170

0000495c <ready_thread>:
{
    495c:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    495e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    4962:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4964:	2a00      	cmp	r2, #0
    4966:	7b43      	ldrb	r3, [r0, #13]
    4968:	db3f      	blt.n	49ea <ready_thread+0x8e>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    496a:	06da      	lsls	r2, r3, #27
    496c:	d13d      	bne.n	49ea <ready_thread+0x8e>
	return !sys_dnode_is_linked(&to->node);
    496e:	6985      	ldr	r5, [r0, #24]
    4970:	2d00      	cmp	r5, #0
    4972:	d13a      	bne.n	49ea <ready_thread+0x8e>
	thread->base.thread_state |= _THREAD_QUEUED;
    4974:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4978:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    497a:	4b1c      	ldr	r3, [pc, #112]	; (49ec <ready_thread+0x90>)
    497c:	4298      	cmp	r0, r3
    497e:	d10a      	bne.n	4996 <ready_thread+0x3a>
    4980:	491b      	ldr	r1, [pc, #108]	; (49f0 <ready_thread+0x94>)
    4982:	481c      	ldr	r0, [pc, #112]	; (49f4 <ready_thread+0x98>)
    4984:	f240 32b5 	movw	r2, #949	; 0x3b5
    4988:	f003 fc92 	bl	82b0 <printk>
    498c:	f240 31b5 	movw	r1, #949	; 0x3b5
    4990:	4817      	ldr	r0, [pc, #92]	; (49f0 <ready_thread+0x94>)
    4992:	f003 fd59 	bl	8448 <assert_post_action>
	return list->head == list;
    4996:	4918      	ldr	r1, [pc, #96]	; (49f8 <ready_thread+0x9c>)
    4998:	460b      	mov	r3, r1
    499a:	f853 0f28 	ldr.w	r0, [r3, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    499e:	4298      	cmp	r0, r3
    49a0:	bf18      	it	ne
    49a2:	4605      	movne	r5, r0
    49a4:	2d00      	cmp	r5, #0
    49a6:	461a      	mov	r2, r3
    49a8:	462b      	mov	r3, r5
    49aa:	bf38      	it	cc
    49ac:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    49ae:	6acd      	ldr	r5, [r1, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    49b0:	b1b3      	cbz	r3, 49e0 <ready_thread+0x84>
	int32_t b1 = thread_1->base.prio;
    49b2:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    49b6:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    49ba:	4286      	cmp	r6, r0
    49bc:	d00c      	beq.n	49d8 <ready_thread+0x7c>
		return b2 - b1;
    49be:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    49c0:	2800      	cmp	r0, #0
    49c2:	dd09      	ble.n	49d8 <ready_thread+0x7c>
	sys_dnode_t *const prev = successor->prev;
    49c4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    49c6:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    49ca:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    49cc:	605c      	str	r4, [r3, #4]
		update_cache(0);
    49ce:	2000      	movs	r0, #0
}
    49d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    49d4:	f7ff bd52 	b.w	447c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    49d8:	42ab      	cmp	r3, r5
    49da:	d001      	beq.n	49e0 <ready_thread+0x84>
    49dc:	681b      	ldr	r3, [r3, #0]
    49de:	e7e7      	b.n	49b0 <ready_thread+0x54>
	node->prev = tail;
    49e0:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    49e4:	602c      	str	r4, [r5, #0]
	list->tail = node;
    49e6:	62cc      	str	r4, [r1, #44]	; 0x2c
}
    49e8:	e7f1      	b.n	49ce <ready_thread+0x72>
}
    49ea:	bd70      	pop	{r4, r5, r6, pc}
    49ec:	20000170 	.word	0x20000170
    49f0:	0000a07e 	.word	0x0000a07e
    49f4:	0000914e 	.word	0x0000914e
    49f8:	20000c30 	.word	0x20000c30

000049fc <z_ready_thread>:
{
    49fc:	b538      	push	{r3, r4, r5, lr}
    49fe:	4604      	mov	r4, r0
	__asm__ volatile(
    4a00:	f04f 0320 	mov.w	r3, #32
    4a04:	f3ef 8511 	mrs	r5, BASEPRI
    4a08:	f383 8811 	msr	BASEPRI, r3
    4a0c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4a10:	4812      	ldr	r0, [pc, #72]	; (4a5c <z_ready_thread+0x60>)
    4a12:	f7ff f9bb 	bl	3d8c <z_spin_lock_valid>
    4a16:	b940      	cbnz	r0, 4a2a <z_ready_thread+0x2e>
    4a18:	4911      	ldr	r1, [pc, #68]	; (4a60 <z_ready_thread+0x64>)
    4a1a:	4812      	ldr	r0, [pc, #72]	; (4a64 <z_ready_thread+0x68>)
    4a1c:	2281      	movs	r2, #129	; 0x81
    4a1e:	f003 fc47 	bl	82b0 <printk>
    4a22:	2181      	movs	r1, #129	; 0x81
    4a24:	480e      	ldr	r0, [pc, #56]	; (4a60 <z_ready_thread+0x64>)
    4a26:	f003 fd0f 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4a2a:	480c      	ldr	r0, [pc, #48]	; (4a5c <z_ready_thread+0x60>)
    4a2c:	f7ff f9ca 	bl	3dc4 <z_spin_lock_set_owner>
			ready_thread(thread);
    4a30:	4620      	mov	r0, r4
    4a32:	f7ff ff93 	bl	495c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4a36:	4809      	ldr	r0, [pc, #36]	; (4a5c <z_ready_thread+0x60>)
    4a38:	f7ff f9b6 	bl	3da8 <z_spin_unlock_valid>
    4a3c:	b940      	cbnz	r0, 4a50 <z_ready_thread+0x54>
    4a3e:	4908      	ldr	r1, [pc, #32]	; (4a60 <z_ready_thread+0x64>)
    4a40:	4808      	ldr	r0, [pc, #32]	; (4a64 <z_ready_thread+0x68>)
    4a42:	22ac      	movs	r2, #172	; 0xac
    4a44:	f003 fc34 	bl	82b0 <printk>
    4a48:	21ac      	movs	r1, #172	; 0xac
    4a4a:	4805      	ldr	r0, [pc, #20]	; (4a60 <z_ready_thread+0x64>)
    4a4c:	f003 fcfc 	bl	8448 <assert_post_action>
	__asm__ volatile(
    4a50:	f385 8811 	msr	BASEPRI, r5
    4a54:	f3bf 8f6f 	isb	sy
}
    4a58:	bd38      	pop	{r3, r4, r5, pc}
    4a5a:	bf00      	nop
    4a5c:	20000c6c 	.word	0x20000c6c
    4a60:	00009188 	.word	0x00009188
    4a64:	0000914e 	.word	0x0000914e

00004a68 <z_sched_start>:
{
    4a68:	b538      	push	{r3, r4, r5, lr}
    4a6a:	4604      	mov	r4, r0
	__asm__ volatile(
    4a6c:	f04f 0320 	mov.w	r3, #32
    4a70:	f3ef 8511 	mrs	r5, BASEPRI
    4a74:	f383 8811 	msr	BASEPRI, r3
    4a78:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4a7c:	4818      	ldr	r0, [pc, #96]	; (4ae0 <z_sched_start+0x78>)
    4a7e:	f7ff f985 	bl	3d8c <z_spin_lock_valid>
    4a82:	b940      	cbnz	r0, 4a96 <z_sched_start+0x2e>
    4a84:	4917      	ldr	r1, [pc, #92]	; (4ae4 <z_sched_start+0x7c>)
    4a86:	4818      	ldr	r0, [pc, #96]	; (4ae8 <z_sched_start+0x80>)
    4a88:	2281      	movs	r2, #129	; 0x81
    4a8a:	f003 fc11 	bl	82b0 <printk>
    4a8e:	2181      	movs	r1, #129	; 0x81
    4a90:	4814      	ldr	r0, [pc, #80]	; (4ae4 <z_sched_start+0x7c>)
    4a92:	f003 fcd9 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4a96:	4812      	ldr	r0, [pc, #72]	; (4ae0 <z_sched_start+0x78>)
    4a98:	f7ff f994 	bl	3dc4 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    4a9c:	7b63      	ldrb	r3, [r4, #13]
    4a9e:	075a      	lsls	r2, r3, #29
    4aa0:	d411      	bmi.n	4ac6 <z_sched_start+0x5e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4aa2:	480f      	ldr	r0, [pc, #60]	; (4ae0 <z_sched_start+0x78>)
    4aa4:	f7ff f980 	bl	3da8 <z_spin_unlock_valid>
    4aa8:	b940      	cbnz	r0, 4abc <z_sched_start+0x54>
    4aaa:	490e      	ldr	r1, [pc, #56]	; (4ae4 <z_sched_start+0x7c>)
    4aac:	480e      	ldr	r0, [pc, #56]	; (4ae8 <z_sched_start+0x80>)
    4aae:	22ac      	movs	r2, #172	; 0xac
    4ab0:	f003 fbfe 	bl	82b0 <printk>
    4ab4:	21ac      	movs	r1, #172	; 0xac
    4ab6:	480b      	ldr	r0, [pc, #44]	; (4ae4 <z_sched_start+0x7c>)
    4ab8:	f003 fcc6 	bl	8448 <assert_post_action>
	__asm__ volatile(
    4abc:	f385 8811 	msr	BASEPRI, r5
    4ac0:	f3bf 8f6f 	isb	sy
}
    4ac4:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4ac6:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    4aca:	4620      	mov	r0, r4
    4acc:	7363      	strb	r3, [r4, #13]
    4ace:	f7ff ff45 	bl	495c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4ad2:	4629      	mov	r1, r5
}
    4ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    4ad8:	4801      	ldr	r0, [pc, #4]	; (4ae0 <z_sched_start+0x78>)
    4ada:	f7ff bc09 	b.w	42f0 <z_reschedule>
    4ade:	bf00      	nop
    4ae0:	20000c6c 	.word	0x20000c6c
    4ae4:	00009188 	.word	0x00009188
    4ae8:	0000914e 	.word	0x0000914e

00004aec <z_thread_timeout>:
{
    4aec:	b570      	push	{r4, r5, r6, lr}
    4aee:	4604      	mov	r4, r0
	__asm__ volatile(
    4af0:	f04f 0320 	mov.w	r3, #32
    4af4:	f3ef 8611 	mrs	r6, BASEPRI
    4af8:	f383 8811 	msr	BASEPRI, r3
    4afc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4b00:	481b      	ldr	r0, [pc, #108]	; (4b70 <z_thread_timeout+0x84>)
    4b02:	f7ff f943 	bl	3d8c <z_spin_lock_valid>
    4b06:	b940      	cbnz	r0, 4b1a <z_thread_timeout+0x2e>
    4b08:	491a      	ldr	r1, [pc, #104]	; (4b74 <z_thread_timeout+0x88>)
    4b0a:	481b      	ldr	r0, [pc, #108]	; (4b78 <z_thread_timeout+0x8c>)
    4b0c:	2281      	movs	r2, #129	; 0x81
    4b0e:	f003 fbcf 	bl	82b0 <printk>
    4b12:	2181      	movs	r1, #129	; 0x81
    4b14:	4817      	ldr	r0, [pc, #92]	; (4b74 <z_thread_timeout+0x88>)
    4b16:	f003 fc97 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4b1a:	4815      	ldr	r0, [pc, #84]	; (4b70 <z_thread_timeout+0x84>)
    4b1c:	f7ff f952 	bl	3dc4 <z_spin_lock_set_owner>
		if (!killed) {
    4b20:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    4b24:	f013 0f28 	tst.w	r3, #40	; 0x28
    4b28:	d110      	bne.n	4b4c <z_thread_timeout+0x60>
			if (thread->base.pended_on != NULL) {
    4b2a:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    4b2e:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    4b32:	b113      	cbz	r3, 4b3a <z_thread_timeout+0x4e>
				unpend_thread_no_timeout(thread);
    4b34:	4628      	mov	r0, r5
    4b36:	f7ff fc83 	bl	4440 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    4b3a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
			ready_thread(thread);
    4b3e:	4628      	mov	r0, r5
    4b40:	f023 0314 	bic.w	r3, r3, #20
    4b44:	f804 3c0b 	strb.w	r3, [r4, #-11]
    4b48:	f7ff ff08 	bl	495c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4b4c:	4808      	ldr	r0, [pc, #32]	; (4b70 <z_thread_timeout+0x84>)
    4b4e:	f7ff f92b 	bl	3da8 <z_spin_unlock_valid>
    4b52:	b940      	cbnz	r0, 4b66 <z_thread_timeout+0x7a>
    4b54:	4907      	ldr	r1, [pc, #28]	; (4b74 <z_thread_timeout+0x88>)
    4b56:	4808      	ldr	r0, [pc, #32]	; (4b78 <z_thread_timeout+0x8c>)
    4b58:	22ac      	movs	r2, #172	; 0xac
    4b5a:	f003 fba9 	bl	82b0 <printk>
    4b5e:	21ac      	movs	r1, #172	; 0xac
    4b60:	4804      	ldr	r0, [pc, #16]	; (4b74 <z_thread_timeout+0x88>)
    4b62:	f003 fc71 	bl	8448 <assert_post_action>
	__asm__ volatile(
    4b66:	f386 8811 	msr	BASEPRI, r6
    4b6a:	f3bf 8f6f 	isb	sy
}
    4b6e:	bd70      	pop	{r4, r5, r6, pc}
    4b70:	20000c6c 	.word	0x20000c6c
    4b74:	00009188 	.word	0x00009188
    4b78:	0000914e 	.word	0x0000914e

00004b7c <z_set_prio>:
{
    4b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b7e:	4604      	mov	r4, r0
    4b80:	460e      	mov	r6, r1
	__asm__ volatile(
    4b82:	f04f 0320 	mov.w	r3, #32
    4b86:	f3ef 8711 	mrs	r7, BASEPRI
    4b8a:	f383 8811 	msr	BASEPRI, r3
    4b8e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4b92:	4838      	ldr	r0, [pc, #224]	; (4c74 <z_set_prio+0xf8>)
    4b94:	f7ff f8fa 	bl	3d8c <z_spin_lock_valid>
    4b98:	b940      	cbnz	r0, 4bac <z_set_prio+0x30>
    4b9a:	4937      	ldr	r1, [pc, #220]	; (4c78 <z_set_prio+0xfc>)
    4b9c:	4837      	ldr	r0, [pc, #220]	; (4c7c <z_set_prio+0x100>)
    4b9e:	2281      	movs	r2, #129	; 0x81
    4ba0:	f003 fb86 	bl	82b0 <printk>
    4ba4:	2181      	movs	r1, #129	; 0x81
    4ba6:	4834      	ldr	r0, [pc, #208]	; (4c78 <z_set_prio+0xfc>)
    4ba8:	f003 fc4e 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4bac:	4831      	ldr	r0, [pc, #196]	; (4c74 <z_set_prio+0xf8>)
    4bae:	f7ff f909 	bl	3dc4 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4bb2:	7b63      	ldrb	r3, [r4, #13]
	return (state & (_THREAD_PENDING | _THREAD_PRESTART | _THREAD_DEAD |
    4bb4:	b276      	sxtb	r6, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4bb6:	06da      	lsls	r2, r3, #27
    4bb8:	d158      	bne.n	4c6c <z_set_prio+0xf0>
    4bba:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    4bbc:	2d00      	cmp	r5, #0
    4bbe:	d155      	bne.n	4c6c <z_set_prio+0xf0>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4bc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4bc4:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    4bc6:	4621      	mov	r1, r4
    4bc8:	482d      	ldr	r0, [pc, #180]	; (4c80 <z_set_prio+0x104>)
    4bca:	f7ff fc1b 	bl	4404 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4bce:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    4bd0:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    4bd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4bd6:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4bd8:	4b2a      	ldr	r3, [pc, #168]	; (4c84 <z_set_prio+0x108>)
    4bda:	429c      	cmp	r4, r3
    4bdc:	d10a      	bne.n	4bf4 <z_set_prio+0x78>
    4bde:	492a      	ldr	r1, [pc, #168]	; (4c88 <z_set_prio+0x10c>)
    4be0:	4826      	ldr	r0, [pc, #152]	; (4c7c <z_set_prio+0x100>)
    4be2:	f240 32b5 	movw	r2, #949	; 0x3b5
    4be6:	f003 fb63 	bl	82b0 <printk>
    4bea:	f240 31b5 	movw	r1, #949	; 0x3b5
    4bee:	4826      	ldr	r0, [pc, #152]	; (4c88 <z_set_prio+0x10c>)
    4bf0:	f003 fc2a 	bl	8448 <assert_post_action>
	return list->head == list;
    4bf4:	4925      	ldr	r1, [pc, #148]	; (4c8c <z_set_prio+0x110>)
    4bf6:	460b      	mov	r3, r1
    4bf8:	f853 0f28 	ldr.w	r0, [r3, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4bfc:	4298      	cmp	r0, r3
    4bfe:	bf18      	it	ne
    4c00:	4605      	movne	r5, r0
    4c02:	2d00      	cmp	r5, #0
    4c04:	461a      	mov	r2, r3
    4c06:	462b      	mov	r3, r5
    4c08:	bf38      	it	cc
    4c0a:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4c0c:	6acd      	ldr	r5, [r1, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4c0e:	b343      	cbz	r3, 4c62 <z_set_prio+0xe6>
	int32_t b1 = thread_1->base.prio;
    4c10:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4c14:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    4c18:	4286      	cmp	r6, r0
    4c1a:	d01e      	beq.n	4c5a <z_set_prio+0xde>
		return b2 - b1;
    4c1c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4c1e:	2800      	cmp	r0, #0
    4c20:	dd1b      	ble.n	4c5a <z_set_prio+0xde>
	sys_dnode_t *const prev = successor->prev;
    4c22:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4c24:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4c28:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4c2a:	605c      	str	r4, [r3, #4]
			update_cache(1);
    4c2c:	2001      	movs	r0, #1
    4c2e:	f7ff fc25 	bl	447c <update_cache>
    4c32:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4c34:	480f      	ldr	r0, [pc, #60]	; (4c74 <z_set_prio+0xf8>)
    4c36:	f7ff f8b7 	bl	3da8 <z_spin_unlock_valid>
    4c3a:	b940      	cbnz	r0, 4c4e <z_set_prio+0xd2>
    4c3c:	490e      	ldr	r1, [pc, #56]	; (4c78 <z_set_prio+0xfc>)
    4c3e:	480f      	ldr	r0, [pc, #60]	; (4c7c <z_set_prio+0x100>)
    4c40:	22ac      	movs	r2, #172	; 0xac
    4c42:	f003 fb35 	bl	82b0 <printk>
    4c46:	21ac      	movs	r1, #172	; 0xac
    4c48:	480b      	ldr	r0, [pc, #44]	; (4c78 <z_set_prio+0xfc>)
    4c4a:	f003 fbfd 	bl	8448 <assert_post_action>
	__asm__ volatile(
    4c4e:	f387 8811 	msr	BASEPRI, r7
    4c52:	f3bf 8f6f 	isb	sy
}
    4c56:	4620      	mov	r0, r4
    4c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    4c5a:	42ab      	cmp	r3, r5
    4c5c:	d001      	beq.n	4c62 <z_set_prio+0xe6>
    4c5e:	681b      	ldr	r3, [r3, #0]
    4c60:	e7d5      	b.n	4c0e <z_set_prio+0x92>
	node->prev = tail;
    4c62:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    4c66:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4c68:	62cc      	str	r4, [r1, #44]	; 0x2c
}
    4c6a:	e7df      	b.n	4c2c <z_set_prio+0xb0>
			thread->base.prio = prio;
    4c6c:	73a6      	strb	r6, [r4, #14]
    4c6e:	2400      	movs	r4, #0
    4c70:	e7e0      	b.n	4c34 <z_set_prio+0xb8>
    4c72:	bf00      	nop
    4c74:	20000c6c 	.word	0x20000c6c
    4c78:	00009188 	.word	0x00009188
    4c7c:	0000914e 	.word	0x0000914e
    4c80:	20000c58 	.word	0x20000c58
    4c84:	20000170 	.word	0x20000170
    4c88:	0000a07e 	.word	0x0000a07e
    4c8c:	20000c30 	.word	0x20000c30

00004c90 <z_unpend_first_thread>:
{
    4c90:	b538      	push	{r3, r4, r5, lr}
    4c92:	4604      	mov	r4, r0
	__asm__ volatile(
    4c94:	f04f 0320 	mov.w	r3, #32
    4c98:	f3ef 8511 	mrs	r5, BASEPRI
    4c9c:	f383 8811 	msr	BASEPRI, r3
    4ca0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4ca4:	4816      	ldr	r0, [pc, #88]	; (4d00 <z_unpend_first_thread+0x70>)
    4ca6:	f7ff f871 	bl	3d8c <z_spin_lock_valid>
    4caa:	b940      	cbnz	r0, 4cbe <z_unpend_first_thread+0x2e>
    4cac:	4915      	ldr	r1, [pc, #84]	; (4d04 <z_unpend_first_thread+0x74>)
    4cae:	4816      	ldr	r0, [pc, #88]	; (4d08 <z_unpend_first_thread+0x78>)
    4cb0:	2281      	movs	r2, #129	; 0x81
    4cb2:	f003 fafd 	bl	82b0 <printk>
    4cb6:	2181      	movs	r1, #129	; 0x81
    4cb8:	4812      	ldr	r0, [pc, #72]	; (4d04 <z_unpend_first_thread+0x74>)
    4cba:	f003 fbc5 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4cbe:	4810      	ldr	r0, [pc, #64]	; (4d00 <z_unpend_first_thread+0x70>)
    4cc0:	f7ff f880 	bl	3dc4 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    4cc4:	4620      	mov	r0, r4
    4cc6:	f003 fea0 	bl	8a0a <z_priq_dumb_best>
		if (thread != NULL) {
    4cca:	4604      	mov	r4, r0
    4ccc:	b128      	cbz	r0, 4cda <z_unpend_first_thread+0x4a>
			unpend_thread_no_timeout(thread);
    4cce:	f7ff fbb7 	bl	4440 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4cd2:	f104 0018 	add.w	r0, r4, #24
    4cd6:	f000 fb27 	bl	5328 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4cda:	4809      	ldr	r0, [pc, #36]	; (4d00 <z_unpend_first_thread+0x70>)
    4cdc:	f7ff f864 	bl	3da8 <z_spin_unlock_valid>
    4ce0:	b940      	cbnz	r0, 4cf4 <z_unpend_first_thread+0x64>
    4ce2:	4908      	ldr	r1, [pc, #32]	; (4d04 <z_unpend_first_thread+0x74>)
    4ce4:	4808      	ldr	r0, [pc, #32]	; (4d08 <z_unpend_first_thread+0x78>)
    4ce6:	22ac      	movs	r2, #172	; 0xac
    4ce8:	f003 fae2 	bl	82b0 <printk>
    4cec:	21ac      	movs	r1, #172	; 0xac
    4cee:	4805      	ldr	r0, [pc, #20]	; (4d04 <z_unpend_first_thread+0x74>)
    4cf0:	f003 fbaa 	bl	8448 <assert_post_action>
	__asm__ volatile(
    4cf4:	f385 8811 	msr	BASEPRI, r5
    4cf8:	f3bf 8f6f 	isb	sy
}
    4cfc:	4620      	mov	r0, r4
    4cfe:	bd38      	pop	{r3, r4, r5, pc}
    4d00:	20000c6c 	.word	0x20000c6c
    4d04:	00009188 	.word	0x00009188
    4d08:	0000914e 	.word	0x0000914e

00004d0c <z_sched_init>:
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4d0c:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    4d0e:	4b04      	ldr	r3, [pc, #16]	; (4d20 <z_sched_init+0x14>)
    4d10:	4608      	mov	r0, r1
    4d12:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    4d16:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    4d1a:	f7ff ba95 	b.w	4248 <k_sched_time_slice_set>
    4d1e:	bf00      	nop
    4d20:	20000c30 	.word	0x20000c30

00004d24 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    4d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d26:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    4d2a:	b153      	cbz	r3, 4d42 <z_impl_k_yield+0x1e>
    4d2c:	4940      	ldr	r1, [pc, #256]	; (4e30 <z_impl_k_yield+0x10c>)
    4d2e:	4841      	ldr	r0, [pc, #260]	; (4e34 <z_impl_k_yield+0x110>)
    4d30:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
    4d34:	f003 fabc 	bl	82b0 <printk>
    4d38:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
    4d3c:	483c      	ldr	r0, [pc, #240]	; (4e30 <z_impl_k_yield+0x10c>)
    4d3e:	f003 fb83 	bl	8448 <assert_post_action>

	SYS_PORT_TRACING_FUNC(k_thread, yield);

	if (!z_is_idle_thread_object(_current)) {
    4d42:	4d3d      	ldr	r5, [pc, #244]	; (4e38 <z_impl_k_yield+0x114>)
    4d44:	4e3d      	ldr	r6, [pc, #244]	; (4e3c <z_impl_k_yield+0x118>)
    4d46:	68ab      	ldr	r3, [r5, #8]
    4d48:	42b3      	cmp	r3, r6
    4d4a:	d067      	beq.n	4e1c <z_impl_k_yield+0xf8>
	__asm__ volatile(
    4d4c:	f04f 0320 	mov.w	r3, #32
    4d50:	f3ef 8711 	mrs	r7, BASEPRI
    4d54:	f383 8811 	msr	BASEPRI, r3
    4d58:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4d5c:	4838      	ldr	r0, [pc, #224]	; (4e40 <z_impl_k_yield+0x11c>)
    4d5e:	f7ff f815 	bl	3d8c <z_spin_lock_valid>
    4d62:	b940      	cbnz	r0, 4d76 <z_impl_k_yield+0x52>
    4d64:	4937      	ldr	r1, [pc, #220]	; (4e44 <z_impl_k_yield+0x120>)
    4d66:	4833      	ldr	r0, [pc, #204]	; (4e34 <z_impl_k_yield+0x110>)
    4d68:	2281      	movs	r2, #129	; 0x81
    4d6a:	f003 faa1 	bl	82b0 <printk>
    4d6e:	2181      	movs	r1, #129	; 0x81
    4d70:	4834      	ldr	r0, [pc, #208]	; (4e44 <z_impl_k_yield+0x120>)
    4d72:	f003 fb69 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4d76:	4832      	ldr	r0, [pc, #200]	; (4e40 <z_impl_k_yield+0x11c>)
    4d78:	f7ff f824 	bl	3dc4 <z_spin_lock_set_owner>
		k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

		if (!IS_ENABLED(CONFIG_SMP) ||
			z_is_thread_queued(_current)) {
			dequeue_thread(&_kernel.ready_q.runq,
    4d7c:	68a9      	ldr	r1, [r5, #8]
		_priq_run_remove(pq, thread);
    4d7e:	4832      	ldr	r0, [pc, #200]	; (4e48 <z_impl_k_yield+0x124>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4d80:	7b4b      	ldrb	r3, [r1, #13]
    4d82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4d86:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    4d88:	f7ff fb3c 	bl	4404 <z_priq_dumb_remove>
					_current);
		}
		queue_thread(&_kernel.ready_q.runq, _current);
    4d8c:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4d8e:	7b63      	ldrb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4d90:	42b4      	cmp	r4, r6
	thread->base.thread_state |= _THREAD_QUEUED;
    4d92:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4d96:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4d98:	d10a      	bne.n	4db0 <z_impl_k_yield+0x8c>
    4d9a:	4925      	ldr	r1, [pc, #148]	; (4e30 <z_impl_k_yield+0x10c>)
    4d9c:	4825      	ldr	r0, [pc, #148]	; (4e34 <z_impl_k_yield+0x110>)
    4d9e:	f240 32b5 	movw	r2, #949	; 0x3b5
    4da2:	f003 fa85 	bl	82b0 <printk>
    4da6:	f240 31b5 	movw	r1, #949	; 0x3b5
    4daa:	4821      	ldr	r0, [pc, #132]	; (4e30 <z_impl_k_yield+0x10c>)
    4dac:	f003 fb4c 	bl	8448 <assert_post_action>
	return list->head == list;
    4db0:	6aab      	ldr	r3, [r5, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4db2:	4825      	ldr	r0, [pc, #148]	; (4e48 <z_impl_k_yield+0x124>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4db4:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4db6:	4283      	cmp	r3, r0
    4db8:	bf08      	it	eq
    4dba:	2300      	moveq	r3, #0
    4dbc:	2b00      	cmp	r3, #0
    4dbe:	bf38      	it	cc
    4dc0:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4dc2:	b333      	cbz	r3, 4e12 <z_impl_k_yield+0xee>
	int32_t b1 = thread_1->base.prio;
    4dc4:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4dc8:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    4dcc:	4296      	cmp	r6, r2
    4dce:	d01c      	beq.n	4e0a <z_impl_k_yield+0xe6>
		return b2 - b1;
    4dd0:	1b92      	subs	r2, r2, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4dd2:	2a00      	cmp	r2, #0
    4dd4:	dd19      	ble.n	4e0a <z_impl_k_yield+0xe6>
	sys_dnode_t *const prev = successor->prev;
    4dd6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4dd8:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4ddc:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4dde:	605c      	str	r4, [r3, #4]
		update_cache(1);
    4de0:	2001      	movs	r0, #1
    4de2:	f7ff fb4b 	bl	447c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4de6:	4816      	ldr	r0, [pc, #88]	; (4e40 <z_impl_k_yield+0x11c>)
    4de8:	f7fe ffde 	bl	3da8 <z_spin_unlock_valid>
    4dec:	b940      	cbnz	r0, 4e00 <z_impl_k_yield+0xdc>
    4dee:	4915      	ldr	r1, [pc, #84]	; (4e44 <z_impl_k_yield+0x120>)
    4df0:	4810      	ldr	r0, [pc, #64]	; (4e34 <z_impl_k_yield+0x110>)
    4df2:	22c3      	movs	r2, #195	; 0xc3
    4df4:	f003 fa5c 	bl	82b0 <printk>
    4df8:	21c3      	movs	r1, #195	; 0xc3
    4dfa:	4812      	ldr	r0, [pc, #72]	; (4e44 <z_impl_k_yield+0x120>)
    4dfc:	f003 fb24 	bl	8448 <assert_post_action>
    4e00:	4638      	mov	r0, r7
		z_swap(&sched_spinlock, key);
	} else {
		z_swap_unlocked();
	}
}
    4e02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4e06:	f7fd b975 	b.w	20f4 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    4e0a:	428b      	cmp	r3, r1
    4e0c:	d001      	beq.n	4e12 <z_impl_k_yield+0xee>
    4e0e:	681b      	ldr	r3, [r3, #0]
    4e10:	e7d7      	b.n	4dc2 <z_impl_k_yield+0x9e>
	node->prev = tail;
    4e12:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    4e16:	600c      	str	r4, [r1, #0]
	list->tail = node;
    4e18:	62ec      	str	r4, [r5, #44]	; 0x2c
}
    4e1a:	e7e1      	b.n	4de0 <z_impl_k_yield+0xbc>
    4e1c:	f04f 0320 	mov.w	r3, #32
    4e20:	f3ef 8011 	mrs	r0, BASEPRI
    4e24:	f383 8811 	msr	BASEPRI, r3
    4e28:	f3bf 8f6f 	isb	sy
    4e2c:	e7e9      	b.n	4e02 <z_impl_k_yield+0xde>
    4e2e:	bf00      	nop
    4e30:	0000a07e 	.word	0x0000a07e
    4e34:	0000914e 	.word	0x0000914e
    4e38:	20000c30 	.word	0x20000c30
    4e3c:	20000170 	.word	0x20000170
    4e40:	20000c6c 	.word	0x20000c6c
    4e44:	00009188 	.word	0x00009188
    4e48:	20000c58 	.word	0x20000c58

00004e4c <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    4e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4e50:	4606      	mov	r6, r0
    4e52:	460f      	mov	r7, r1
    4e54:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    4e58:	b153      	cbz	r3, 4e70 <z_tick_sleep+0x24>
    4e5a:	4935      	ldr	r1, [pc, #212]	; (4f30 <z_tick_sleep+0xe4>)
    4e5c:	4835      	ldr	r0, [pc, #212]	; (4f34 <z_tick_sleep+0xe8>)
    4e5e:	f240 42d1 	movw	r2, #1233	; 0x4d1
    4e62:	f003 fa25 	bl	82b0 <printk>
    4e66:	f240 41d1 	movw	r1, #1233	; 0x4d1
    4e6a:	4831      	ldr	r0, [pc, #196]	; (4f30 <z_tick_sleep+0xe4>)
    4e6c:	f003 faec 	bl	8448 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    4e70:	ea56 0307 	orrs.w	r3, r6, r7
    4e74:	d104      	bne.n	4e80 <z_tick_sleep+0x34>
	z_impl_k_yield();
    4e76:	f7ff ff55 	bl	4d24 <z_impl_k_yield>
		k_yield();
		return 0;
    4e7a:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    4e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4e80:	f003 fdcd 	bl	8a1e <sys_clock_tick_get_32>
    4e84:	1984      	adds	r4, r0, r6
    4e86:	f04f 0320 	mov.w	r3, #32
    4e8a:	f3ef 8811 	mrs	r8, BASEPRI
    4e8e:	f383 8811 	msr	BASEPRI, r3
    4e92:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4e96:	4828      	ldr	r0, [pc, #160]	; (4f38 <z_tick_sleep+0xec>)
    4e98:	f7fe ff78 	bl	3d8c <z_spin_lock_valid>
    4e9c:	b940      	cbnz	r0, 4eb0 <z_tick_sleep+0x64>
    4e9e:	4927      	ldr	r1, [pc, #156]	; (4f3c <z_tick_sleep+0xf0>)
    4ea0:	4824      	ldr	r0, [pc, #144]	; (4f34 <z_tick_sleep+0xe8>)
    4ea2:	2281      	movs	r2, #129	; 0x81
    4ea4:	f003 fa04 	bl	82b0 <printk>
    4ea8:	2181      	movs	r1, #129	; 0x81
    4eaa:	4824      	ldr	r0, [pc, #144]	; (4f3c <z_tick_sleep+0xf0>)
    4eac:	f003 facc 	bl	8448 <assert_post_action>
	pending_current = _current;
    4eb0:	4d23      	ldr	r5, [pc, #140]	; (4f40 <z_tick_sleep+0xf4>)
	z_spin_lock_set_owner(l);
    4eb2:	4821      	ldr	r0, [pc, #132]	; (4f38 <z_tick_sleep+0xec>)
    4eb4:	f7fe ff86 	bl	3dc4 <z_spin_lock_set_owner>
    4eb8:	68a8      	ldr	r0, [r5, #8]
    4eba:	4b22      	ldr	r3, [pc, #136]	; (4f44 <z_tick_sleep+0xf8>)
    4ebc:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    4ebe:	f7ff fb0d 	bl	44dc <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4ec2:	68a8      	ldr	r0, [r5, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4ec4:	4632      	mov	r2, r6
    4ec6:	463b      	mov	r3, r7
    4ec8:	3018      	adds	r0, #24
    4eca:	491f      	ldr	r1, [pc, #124]	; (4f48 <z_tick_sleep+0xfc>)
    4ecc:	f000 f972 	bl	51b4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4ed0:	68aa      	ldr	r2, [r5, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ed2:	4819      	ldr	r0, [pc, #100]	; (4f38 <z_tick_sleep+0xec>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4ed4:	7b53      	ldrb	r3, [r2, #13]
    4ed6:	f043 0310 	orr.w	r3, r3, #16
    4eda:	7353      	strb	r3, [r2, #13]
    4edc:	f7fe ff64 	bl	3da8 <z_spin_unlock_valid>
    4ee0:	b940      	cbnz	r0, 4ef4 <z_tick_sleep+0xa8>
    4ee2:	4916      	ldr	r1, [pc, #88]	; (4f3c <z_tick_sleep+0xf0>)
    4ee4:	4813      	ldr	r0, [pc, #76]	; (4f34 <z_tick_sleep+0xe8>)
    4ee6:	22c3      	movs	r2, #195	; 0xc3
    4ee8:	f003 f9e2 	bl	82b0 <printk>
    4eec:	21c3      	movs	r1, #195	; 0xc3
    4eee:	4813      	ldr	r0, [pc, #76]	; (4f3c <z_tick_sleep+0xf0>)
    4ef0:	f003 faaa 	bl	8448 <assert_post_action>
    4ef4:	4640      	mov	r0, r8
    4ef6:	f7fd f8fd 	bl	20f4 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    4efa:	68ab      	ldr	r3, [r5, #8]
    4efc:	7b5b      	ldrb	r3, [r3, #13]
    4efe:	06db      	lsls	r3, r3, #27
    4f00:	d50a      	bpl.n	4f18 <z_tick_sleep+0xcc>
    4f02:	490b      	ldr	r1, [pc, #44]	; (4f30 <z_tick_sleep+0xe4>)
    4f04:	480b      	ldr	r0, [pc, #44]	; (4f34 <z_tick_sleep+0xe8>)
    4f06:	f240 42ef 	movw	r2, #1263	; 0x4ef
    4f0a:	f003 f9d1 	bl	82b0 <printk>
    4f0e:	f240 41ef 	movw	r1, #1263	; 0x4ef
    4f12:	4807      	ldr	r0, [pc, #28]	; (4f30 <z_tick_sleep+0xe4>)
    4f14:	f003 fa98 	bl	8448 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4f18:	f003 fd81 	bl	8a1e <sys_clock_tick_get_32>
    4f1c:	1a20      	subs	r0, r4, r0
    4f1e:	eb64 0104 	sbc.w	r1, r4, r4
    4f22:	2800      	cmp	r0, #0
    4f24:	f171 0300 	sbcs.w	r3, r1, #0
    4f28:	bfb8      	it	lt
    4f2a:	2000      	movlt	r0, #0
    4f2c:	e7a6      	b.n	4e7c <z_tick_sleep+0x30>
    4f2e:	bf00      	nop
    4f30:	0000a07e 	.word	0x0000a07e
    4f34:	0000914e 	.word	0x0000914e
    4f38:	20000c6c 	.word	0x20000c6c
    4f3c:	00009188 	.word	0x00009188
    4f40:	20000c30 	.word	0x20000c30
    4f44:	20000c68 	.word	0x20000c68
    4f48:	00004aed 	.word	0x00004aed

00004f4c <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    4f4c:	b538      	push	{r3, r4, r5, lr}
    4f4e:	4604      	mov	r4, r0
    4f50:	460d      	mov	r5, r1
    4f52:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    4f56:	b153      	cbz	r3, 4f6e <z_impl_k_sleep+0x22>
    4f58:	4911      	ldr	r1, [pc, #68]	; (4fa0 <z_impl_k_sleep+0x54>)
    4f5a:	4812      	ldr	r0, [pc, #72]	; (4fa4 <z_impl_k_sleep+0x58>)
    4f5c:	f240 42fe 	movw	r2, #1278	; 0x4fe
    4f60:	f003 f9a6 	bl	82b0 <printk>
    4f64:	f240 41fe 	movw	r1, #1278	; 0x4fe
    4f68:	480d      	ldr	r0, [pc, #52]	; (4fa0 <z_impl_k_sleep+0x54>)
    4f6a:	f003 fa6d 	bl	8448 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4f6e:	1c6b      	adds	r3, r5, #1
    4f70:	bf08      	it	eq
    4f72:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    4f76:	d106      	bne.n	4f86 <z_impl_k_sleep+0x3a>
		k_thread_suspend(_current);
    4f78:	4b0b      	ldr	r3, [pc, #44]	; (4fa8 <z_impl_k_sleep+0x5c>)
    4f7a:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4f7c:	f7ff fb7e 	bl	467c <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    4f80:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    4f84:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    4f86:	4620      	mov	r0, r4
    4f88:	4629      	mov	r1, r5
    4f8a:	f7ff ff5f 	bl	4e4c <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    4f8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4f92:	fb80 3403 	smull	r3, r4, r0, r3
    4f96:	0bd8      	lsrs	r0, r3, #15
    4f98:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    4f9c:	e7f2      	b.n	4f84 <z_impl_k_sleep+0x38>
    4f9e:	bf00      	nop
    4fa0:	0000a07e 	.word	0x0000a07e
    4fa4:	0000914e 	.word	0x0000914e
    4fa8:	20000c30 	.word	0x20000c30

00004fac <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4fac:	4b01      	ldr	r3, [pc, #4]	; (4fb4 <z_impl_k_current_get+0x8>)
    4fae:	6898      	ldr	r0, [r3, #8]
    4fb0:	4770      	bx	lr
    4fb2:	bf00      	nop
    4fb4:	20000c30 	.word	0x20000c30

00004fb8 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4fbc:	4604      	mov	r4, r0
    4fbe:	f04f 0320 	mov.w	r3, #32
    4fc2:	f3ef 8611 	mrs	r6, BASEPRI
    4fc6:	f383 8811 	msr	BASEPRI, r3
    4fca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4fce:	483e      	ldr	r0, [pc, #248]	; (50c8 <z_thread_abort+0x110>)
    4fd0:	f7fe fedc 	bl	3d8c <z_spin_lock_valid>
    4fd4:	b940      	cbnz	r0, 4fe8 <z_thread_abort+0x30>
    4fd6:	493d      	ldr	r1, [pc, #244]	; (50cc <z_thread_abort+0x114>)
    4fd8:	483d      	ldr	r0, [pc, #244]	; (50d0 <z_thread_abort+0x118>)
    4fda:	2281      	movs	r2, #129	; 0x81
    4fdc:	f003 f968 	bl	82b0 <printk>
    4fe0:	2181      	movs	r1, #129	; 0x81
    4fe2:	483a      	ldr	r0, [pc, #232]	; (50cc <z_thread_abort+0x114>)
    4fe4:	f003 fa30 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    4fe8:	4837      	ldr	r0, [pc, #220]	; (50c8 <z_thread_abort+0x110>)
    4fea:	f7fe feeb 	bl	3dc4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4fee:	7b63      	ldrb	r3, [r4, #13]
    4ff0:	071a      	lsls	r2, r3, #28
    4ff2:	d512      	bpl.n	501a <z_thread_abort+0x62>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ff4:	4834      	ldr	r0, [pc, #208]	; (50c8 <z_thread_abort+0x110>)
    4ff6:	f7fe fed7 	bl	3da8 <z_spin_unlock_valid>
    4ffa:	b940      	cbnz	r0, 500e <z_thread_abort+0x56>
    4ffc:	4933      	ldr	r1, [pc, #204]	; (50cc <z_thread_abort+0x114>)
    4ffe:	4834      	ldr	r0, [pc, #208]	; (50d0 <z_thread_abort+0x118>)
    5000:	22ac      	movs	r2, #172	; 0xac
    5002:	f003 f955 	bl	82b0 <printk>
    5006:	21ac      	movs	r1, #172	; 0xac
    5008:	4830      	ldr	r0, [pc, #192]	; (50cc <z_thread_abort+0x114>)
    500a:	f003 fa1d 	bl	8448 <assert_post_action>
	__asm__ volatile(
    500e:	f386 8811 	msr	BASEPRI, r6
    5012:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    5016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    501a:	f023 0220 	bic.w	r2, r3, #32
    501e:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    5022:	09d2      	lsrs	r2, r2, #7
    5024:	d138      	bne.n	5098 <z_thread_abort+0xe0>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5026:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    5028:	68a3      	ldr	r3, [r4, #8]
    502a:	b113      	cbz	r3, 5032 <z_thread_abort+0x7a>
			unpend_thread_no_timeout(thread);
    502c:	4620      	mov	r0, r4
    502e:	f7ff fa07 	bl	4440 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    5032:	f104 0018 	add.w	r0, r4, #24
    5036:	f000 f977 	bl	5328 <z_abort_timeout>
    503a:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    503e:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
    5042:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5044:	42bd      	cmp	r5, r7
    5046:	d000      	beq.n	504a <z_thread_abort+0x92>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    5048:	bb85      	cbnz	r5, 50ac <z_thread_abort+0xf4>
		update_cache(1);
    504a:	2001      	movs	r0, #1
    504c:	f7ff fa16 	bl	447c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    5050:	4b20      	ldr	r3, [pc, #128]	; (50d4 <z_thread_abort+0x11c>)
    5052:	689b      	ldr	r3, [r3, #8]
    5054:	42a3      	cmp	r3, r4
    5056:	d1cd      	bne.n	4ff4 <z_thread_abort+0x3c>
    5058:	f3ef 8305 	mrs	r3, IPSR
    505c:	2b00      	cmp	r3, #0
    505e:	d1c9      	bne.n	4ff4 <z_thread_abort+0x3c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5060:	4819      	ldr	r0, [pc, #100]	; (50c8 <z_thread_abort+0x110>)
    5062:	f7fe fea1 	bl	3da8 <z_spin_unlock_valid>
    5066:	b940      	cbnz	r0, 507a <z_thread_abort+0xc2>
    5068:	4918      	ldr	r1, [pc, #96]	; (50cc <z_thread_abort+0x114>)
    506a:	4819      	ldr	r0, [pc, #100]	; (50d0 <z_thread_abort+0x118>)
    506c:	22c3      	movs	r2, #195	; 0xc3
    506e:	f003 f91f 	bl	82b0 <printk>
    5072:	21c3      	movs	r1, #195	; 0xc3
    5074:	4815      	ldr	r0, [pc, #84]	; (50cc <z_thread_abort+0x114>)
    5076:	f003 f9e7 	bl	8448 <assert_post_action>
    507a:	4630      	mov	r0, r6
    507c:	f7fd f83a 	bl	20f4 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    5080:	f240 6211 	movw	r2, #1553	; 0x611
    5084:	4914      	ldr	r1, [pc, #80]	; (50d8 <z_thread_abort+0x120>)
    5086:	4812      	ldr	r0, [pc, #72]	; (50d0 <z_thread_abort+0x118>)
    5088:	f003 f912 	bl	82b0 <printk>
    508c:	f240 6111 	movw	r1, #1553	; 0x611
    5090:	4811      	ldr	r0, [pc, #68]	; (50d8 <z_thread_abort+0x120>)
    5092:	f003 f9d9 	bl	8448 <assert_post_action>
    5096:	e7ad      	b.n	4ff4 <z_thread_abort+0x3c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5098:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    509c:	f043 0308 	orr.w	r3, r3, #8
		_priq_run_remove(pq, thread);
    50a0:	4621      	mov	r1, r4
    50a2:	480e      	ldr	r0, [pc, #56]	; (50dc <z_thread_abort+0x124>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    50a4:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    50a6:	f7ff f9ad 	bl	4404 <z_priq_dumb_remove>
}
    50aa:	e7bd      	b.n	5028 <z_thread_abort+0x70>
		unpend_thread_no_timeout(thread);
    50ac:	4628      	mov	r0, r5
    50ae:	f7ff f9c7 	bl	4440 <unpend_thread_no_timeout>
    50b2:	f105 0018 	add.w	r0, r5, #24
    50b6:	f000 f937 	bl	5328 <z_abort_timeout>
		ready_thread(thread);
    50ba:	4628      	mov	r0, r5
    50bc:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
    50c0:	f7ff fc4c 	bl	495c <ready_thread>
    50c4:	e7bd      	b.n	5042 <z_thread_abort+0x8a>
    50c6:	bf00      	nop
    50c8:	20000c6c 	.word	0x20000c6c
    50cc:	00009188 	.word	0x00009188
    50d0:	0000914e 	.word	0x0000914e
    50d4:	20000c30 	.word	0x20000c30
    50d8:	0000a07e 	.word	0x0000a07e
    50dc:	20000c58 	.word	0x20000c58

000050e0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    50e0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    50e2:	4806      	ldr	r0, [pc, #24]	; (50fc <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    50e4:	4a06      	ldr	r2, [pc, #24]	; (5100 <z_data_copy+0x20>)
    50e6:	4907      	ldr	r1, [pc, #28]	; (5104 <z_data_copy+0x24>)
    50e8:	1a12      	subs	r2, r2, r0
    50ea:	f003 fad5 	bl	8698 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    50ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    50f2:	4a05      	ldr	r2, [pc, #20]	; (5108 <z_data_copy+0x28>)
    50f4:	4905      	ldr	r1, [pc, #20]	; (510c <z_data_copy+0x2c>)
    50f6:	4806      	ldr	r0, [pc, #24]	; (5110 <z_data_copy+0x30>)
    50f8:	f003 bace 	b.w	8698 <memcpy>
    50fc:	20000000 	.word	0x20000000
    5100:	2000016c 	.word	0x2000016c
    5104:	0000a100 	.word	0x0000a100
    5108:	00000000 	.word	0x00000000
    510c:	0000a100 	.word	0x0000a100
    5110:	20000000 	.word	0x20000000

00005114 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    5114:	4b03      	ldr	r3, [pc, #12]	; (5124 <elapsed+0x10>)
    5116:	681b      	ldr	r3, [r3, #0]
    5118:	b90b      	cbnz	r3, 511e <elapsed+0xa>
    511a:	f7fc bd1d 	b.w	1b58 <sys_clock_elapsed>
}
    511e:	2000      	movs	r0, #0
    5120:	4770      	bx	lr
    5122:	bf00      	nop
    5124:	20000c78 	.word	0x20000c78

00005128 <remove_timeout>:
{
    5128:	b530      	push	{r4, r5, lr}
    512a:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    512c:	b168      	cbz	r0, 514a <remove_timeout+0x22>
    512e:	4a0a      	ldr	r2, [pc, #40]	; (5158 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    5130:	6852      	ldr	r2, [r2, #4]
    5132:	4290      	cmp	r0, r2
    5134:	d009      	beq.n	514a <remove_timeout+0x22>
	if (next(t) != NULL) {
    5136:	b143      	cbz	r3, 514a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    5138:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    513c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    5140:	1912      	adds	r2, r2, r4
    5142:	eb45 0101 	adc.w	r1, r5, r1
    5146:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    514a:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    514c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    514e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5150:	2300      	movs	r3, #0
	node->prev = NULL;
    5152:	e9c0 3300 	strd	r3, r3, [r0]
}
    5156:	bd30      	pop	{r4, r5, pc}
    5158:	20000044 	.word	0x20000044

0000515c <next_timeout>:

static int32_t next_timeout(void)
{
    515c:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    515e:	4b13      	ldr	r3, [pc, #76]	; (51ac <next_timeout+0x50>)
    5160:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5162:	429c      	cmp	r4, r3
    5164:	bf08      	it	eq
    5166:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    5168:	f7ff ffd4 	bl	5114 <elapsed>
    516c:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    516e:	b1bc      	cbz	r4, 51a0 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    5170:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    5174:	1b40      	subs	r0, r0, r5
    5176:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    517a:	2801      	cmp	r0, #1
    517c:	f171 0300 	sbcs.w	r3, r1, #0
    5180:	db11      	blt.n	51a6 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    5182:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    5186:	2300      	movs	r3, #0
    5188:	4282      	cmp	r2, r0
    518a:	eb73 0401 	sbcs.w	r4, r3, r1
    518e:	da00      	bge.n	5192 <next_timeout+0x36>
    5190:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    5192:	4b07      	ldr	r3, [pc, #28]	; (51b0 <next_timeout+0x54>)
    5194:	691b      	ldr	r3, [r3, #16]
    5196:	b113      	cbz	r3, 519e <next_timeout+0x42>
    5198:	4298      	cmp	r0, r3
    519a:	bfa8      	it	ge
    519c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    519e:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    51a0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    51a4:	e7f5      	b.n	5192 <next_timeout+0x36>
    51a6:	2000      	movs	r0, #0
    51a8:	e7f3      	b.n	5192 <next_timeout+0x36>
    51aa:	bf00      	nop
    51ac:	20000044 	.word	0x20000044
    51b0:	20000c30 	.word	0x20000c30

000051b4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    51b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    51b8:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    51ba:	1c6b      	adds	r3, r5, #1
    51bc:	bf08      	it	eq
    51be:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    51c2:	4682      	mov	sl, r0
    51c4:	468b      	mov	fp, r1
    51c6:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    51c8:	f000 809c 	beq.w	5304 <z_add_timeout+0x150>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    51cc:	6803      	ldr	r3, [r0, #0]
    51ce:	b143      	cbz	r3, 51e2 <z_add_timeout+0x2e>
    51d0:	494e      	ldr	r1, [pc, #312]	; (530c <z_add_timeout+0x158>)
    51d2:	484f      	ldr	r0, [pc, #316]	; (5310 <z_add_timeout+0x15c>)
    51d4:	225d      	movs	r2, #93	; 0x5d
    51d6:	f003 f86b 	bl	82b0 <printk>
    51da:	215d      	movs	r1, #93	; 0x5d
    51dc:	484b      	ldr	r0, [pc, #300]	; (530c <z_add_timeout+0x158>)
    51de:	f003 f933 	bl	8448 <assert_post_action>
	to->fn = fn;
    51e2:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    51e6:	f04f 0320 	mov.w	r3, #32
    51ea:	f3ef 8b11 	mrs	fp, BASEPRI
    51ee:	f383 8811 	msr	BASEPRI, r3
    51f2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    51f6:	4847      	ldr	r0, [pc, #284]	; (5314 <z_add_timeout+0x160>)
    51f8:	f7fe fdc8 	bl	3d8c <z_spin_lock_valid>
    51fc:	b940      	cbnz	r0, 5210 <z_add_timeout+0x5c>
    51fe:	4946      	ldr	r1, [pc, #280]	; (5318 <z_add_timeout+0x164>)
    5200:	4843      	ldr	r0, [pc, #268]	; (5310 <z_add_timeout+0x15c>)
    5202:	2281      	movs	r2, #129	; 0x81
    5204:	f003 f854 	bl	82b0 <printk>
    5208:	2181      	movs	r1, #129	; 0x81
    520a:	4843      	ldr	r0, [pc, #268]	; (5318 <z_add_timeout+0x164>)
    520c:	f003 f91c 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    5210:	4840      	ldr	r0, [pc, #256]	; (5314 <z_add_timeout+0x160>)
    5212:	f7fe fdd7 	bl	3dc4 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    5216:	f06f 0301 	mvn.w	r3, #1
    521a:	f04f 32ff 	mov.w	r2, #4294967295
    521e:	ebb3 0804 	subs.w	r8, r3, r4
    5222:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    5226:	f1b8 0f00 	cmp.w	r8, #0
    522a:	f179 0100 	sbcs.w	r1, r9, #0
    522e:	db1c      	blt.n	526a <z_add_timeout+0xb6>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    5230:	483a      	ldr	r0, [pc, #232]	; (531c <z_add_timeout+0x168>)
    5232:	e9d0 1000 	ldrd	r1, r0, [r0]
    5236:	1a5b      	subs	r3, r3, r1
    5238:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    523c:	1b1e      	subs	r6, r3, r4
    523e:	eb62 0705 	sbc.w	r7, r2, r5
    5242:	2e01      	cmp	r6, #1
    5244:	f177 0300 	sbcs.w	r3, r7, #0
    5248:	bfbc      	itt	lt
    524a:	2601      	movlt	r6, #1
    524c:	2700      	movlt	r7, #0
    524e:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    5252:	4a33      	ldr	r2, [pc, #204]	; (5320 <z_add_timeout+0x16c>)
    5254:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5258:	4293      	cmp	r3, r2
    525a:	d11d      	bne.n	5298 <z_add_timeout+0xe4>
	node->prev = tail;
    525c:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    5260:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    5264:	f8c2 a004 	str.w	sl, [r2, #4]
}
    5268:	e02c      	b.n	52c4 <z_add_timeout+0x110>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    526a:	f7ff ff53 	bl	5114 <elapsed>
    526e:	1c63      	adds	r3, r4, #1
    5270:	9300      	str	r3, [sp, #0]
    5272:	f145 0300 	adc.w	r3, r5, #0
    5276:	9301      	str	r3, [sp, #4]
    5278:	e9dd 2300 	ldrd	r2, r3, [sp]
    527c:	1812      	adds	r2, r2, r0
    527e:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    5282:	e9ca 2304 	strd	r2, r3, [sl, #16]
    5286:	e7e4      	b.n	5252 <z_add_timeout+0x9e>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    5288:	1be0      	subs	r0, r4, r7
    528a:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    528e:	42b3      	cmp	r3, r6
    5290:	e9ca 0104 	strd	r0, r1, [sl, #16]
    5294:	d0e2      	beq.n	525c <z_add_timeout+0xa8>
    5296:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    5298:	2b00      	cmp	r3, #0
    529a:	d0df      	beq.n	525c <z_add_timeout+0xa8>
			if (t->dticks > to->dticks) {
    529c:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    52a0:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    52a4:	42bc      	cmp	r4, r7
    52a6:	eb75 0108 	sbcs.w	r1, r5, r8
    52aa:	daed      	bge.n	5288 <z_add_timeout+0xd4>
				t->dticks -= to->dticks;
    52ac:	1b38      	subs	r0, r7, r4
    52ae:	eb68 0105 	sbc.w	r1, r8, r5
    52b2:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    52b6:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    52b8:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    52bc:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    52c0:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    52c4:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    52c6:	4293      	cmp	r3, r2
    52c8:	d00b      	beq.n	52e2 <z_add_timeout+0x12e>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    52ca:	459a      	cmp	sl, r3
    52cc:	d109      	bne.n	52e2 <z_add_timeout+0x12e>
			 * last announcement, and slice_ticks is based
			 * on that. It means the that time remaining for
			 * the next announcement can be lesser than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    52ce:	f7ff ff45 	bl	515c <next_timeout>

			if (next_time == 0 ||
    52d2:	b118      	cbz	r0, 52dc <z_add_timeout+0x128>
			    _current_cpu->slice_ticks != next_time) {
    52d4:	4b13      	ldr	r3, [pc, #76]	; (5324 <z_add_timeout+0x170>)
			if (next_time == 0 ||
    52d6:	691b      	ldr	r3, [r3, #16]
    52d8:	4283      	cmp	r3, r0
    52da:	d002      	beq.n	52e2 <z_add_timeout+0x12e>
				sys_clock_set_timeout(next_time, false);
    52dc:	2100      	movs	r1, #0
    52de:	f7fc fc09 	bl	1af4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    52e2:	480c      	ldr	r0, [pc, #48]	; (5314 <z_add_timeout+0x160>)
    52e4:	f7fe fd60 	bl	3da8 <z_spin_unlock_valid>
    52e8:	b940      	cbnz	r0, 52fc <z_add_timeout+0x148>
    52ea:	490b      	ldr	r1, [pc, #44]	; (5318 <z_add_timeout+0x164>)
    52ec:	4808      	ldr	r0, [pc, #32]	; (5310 <z_add_timeout+0x15c>)
    52ee:	22ac      	movs	r2, #172	; 0xac
    52f0:	f002 ffde 	bl	82b0 <printk>
    52f4:	21ac      	movs	r1, #172	; 0xac
    52f6:	4808      	ldr	r0, [pc, #32]	; (5318 <z_add_timeout+0x164>)
    52f8:	f003 f8a6 	bl	8448 <assert_post_action>
	__asm__ volatile(
    52fc:	f38b 8811 	msr	BASEPRI, fp
    5300:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    5304:	b003      	add	sp, #12
    5306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    530a:	bf00      	nop
    530c:	0000a0a0 	.word	0x0000a0a0
    5310:	0000914e 	.word	0x0000914e
    5314:	20000c7c 	.word	0x20000c7c
    5318:	00009188 	.word	0x00009188
    531c:	20000270 	.word	0x20000270
    5320:	20000044 	.word	0x20000044
    5324:	20000c30 	.word	0x20000c30

00005328 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    5328:	b538      	push	{r3, r4, r5, lr}
    532a:	4604      	mov	r4, r0
	__asm__ volatile(
    532c:	f04f 0320 	mov.w	r3, #32
    5330:	f3ef 8511 	mrs	r5, BASEPRI
    5334:	f383 8811 	msr	BASEPRI, r3
    5338:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    533c:	4815      	ldr	r0, [pc, #84]	; (5394 <z_abort_timeout+0x6c>)
    533e:	f7fe fd25 	bl	3d8c <z_spin_lock_valid>
    5342:	b940      	cbnz	r0, 5356 <z_abort_timeout+0x2e>
    5344:	4914      	ldr	r1, [pc, #80]	; (5398 <z_abort_timeout+0x70>)
    5346:	4815      	ldr	r0, [pc, #84]	; (539c <z_abort_timeout+0x74>)
    5348:	2281      	movs	r2, #129	; 0x81
    534a:	f002 ffb1 	bl	82b0 <printk>
    534e:	2181      	movs	r1, #129	; 0x81
    5350:	4811      	ldr	r0, [pc, #68]	; (5398 <z_abort_timeout+0x70>)
    5352:	f003 f879 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    5356:	480f      	ldr	r0, [pc, #60]	; (5394 <z_abort_timeout+0x6c>)
    5358:	f7fe fd34 	bl	3dc4 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    535c:	6823      	ldr	r3, [r4, #0]
    535e:	b1b3      	cbz	r3, 538e <z_abort_timeout+0x66>
			remove_timeout(to);
    5360:	4620      	mov	r0, r4
    5362:	f7ff fee1 	bl	5128 <remove_timeout>
			ret = 0;
    5366:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5368:	480a      	ldr	r0, [pc, #40]	; (5394 <z_abort_timeout+0x6c>)
    536a:	f7fe fd1d 	bl	3da8 <z_spin_unlock_valid>
    536e:	b940      	cbnz	r0, 5382 <z_abort_timeout+0x5a>
    5370:	4909      	ldr	r1, [pc, #36]	; (5398 <z_abort_timeout+0x70>)
    5372:	480a      	ldr	r0, [pc, #40]	; (539c <z_abort_timeout+0x74>)
    5374:	22ac      	movs	r2, #172	; 0xac
    5376:	f002 ff9b 	bl	82b0 <printk>
    537a:	21ac      	movs	r1, #172	; 0xac
    537c:	4806      	ldr	r0, [pc, #24]	; (5398 <z_abort_timeout+0x70>)
    537e:	f003 f863 	bl	8448 <assert_post_action>
	__asm__ volatile(
    5382:	f385 8811 	msr	BASEPRI, r5
    5386:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    538a:	4620      	mov	r0, r4
    538c:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    538e:	f06f 0415 	mvn.w	r4, #21
    5392:	e7e9      	b.n	5368 <z_abort_timeout+0x40>
    5394:	20000c7c 	.word	0x20000c7c
    5398:	00009188 	.word	0x00009188
    539c:	0000914e 	.word	0x0000914e

000053a0 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    53a0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    53a2:	f04f 0320 	mov.w	r3, #32
    53a6:	f3ef 8511 	mrs	r5, BASEPRI
    53aa:	f383 8811 	msr	BASEPRI, r3
    53ae:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    53b2:	4813      	ldr	r0, [pc, #76]	; (5400 <z_get_next_timeout_expiry+0x60>)
    53b4:	f7fe fcea 	bl	3d8c <z_spin_lock_valid>
    53b8:	b940      	cbnz	r0, 53cc <z_get_next_timeout_expiry+0x2c>
    53ba:	4912      	ldr	r1, [pc, #72]	; (5404 <z_get_next_timeout_expiry+0x64>)
    53bc:	4812      	ldr	r0, [pc, #72]	; (5408 <z_get_next_timeout_expiry+0x68>)
    53be:	2281      	movs	r2, #129	; 0x81
    53c0:	f002 ff76 	bl	82b0 <printk>
    53c4:	2181      	movs	r1, #129	; 0x81
    53c6:	480f      	ldr	r0, [pc, #60]	; (5404 <z_get_next_timeout_expiry+0x64>)
    53c8:	f003 f83e 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    53cc:	480c      	ldr	r0, [pc, #48]	; (5400 <z_get_next_timeout_expiry+0x60>)
    53ce:	f7fe fcf9 	bl	3dc4 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    53d2:	f7ff fec3 	bl	515c <next_timeout>
    53d6:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    53d8:	4809      	ldr	r0, [pc, #36]	; (5400 <z_get_next_timeout_expiry+0x60>)
    53da:	f7fe fce5 	bl	3da8 <z_spin_unlock_valid>
    53de:	b940      	cbnz	r0, 53f2 <z_get_next_timeout_expiry+0x52>
    53e0:	4908      	ldr	r1, [pc, #32]	; (5404 <z_get_next_timeout_expiry+0x64>)
    53e2:	4809      	ldr	r0, [pc, #36]	; (5408 <z_get_next_timeout_expiry+0x68>)
    53e4:	22ac      	movs	r2, #172	; 0xac
    53e6:	f002 ff63 	bl	82b0 <printk>
    53ea:	21ac      	movs	r1, #172	; 0xac
    53ec:	4805      	ldr	r0, [pc, #20]	; (5404 <z_get_next_timeout_expiry+0x64>)
    53ee:	f003 f82b 	bl	8448 <assert_post_action>
	__asm__ volatile(
    53f2:	f385 8811 	msr	BASEPRI, r5
    53f6:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    53fa:	4620      	mov	r0, r4
    53fc:	bd38      	pop	{r3, r4, r5, pc}
    53fe:	bf00      	nop
    5400:	20000c7c 	.word	0x20000c7c
    5404:	00009188 	.word	0x00009188
    5408:	0000914e 	.word	0x0000914e

0000540c <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    540c:	b570      	push	{r4, r5, r6, lr}
    540e:	4604      	mov	r4, r0
    5410:	460d      	mov	r5, r1
	__asm__ volatile(
    5412:	f04f 0320 	mov.w	r3, #32
    5416:	f3ef 8611 	mrs	r6, BASEPRI
    541a:	f383 8811 	msr	BASEPRI, r3
    541e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5422:	4816      	ldr	r0, [pc, #88]	; (547c <z_set_timeout_expiry+0x70>)
    5424:	f7fe fcb2 	bl	3d8c <z_spin_lock_valid>
    5428:	b940      	cbnz	r0, 543c <z_set_timeout_expiry+0x30>
    542a:	4915      	ldr	r1, [pc, #84]	; (5480 <z_set_timeout_expiry+0x74>)
    542c:	4815      	ldr	r0, [pc, #84]	; (5484 <z_set_timeout_expiry+0x78>)
    542e:	2281      	movs	r2, #129	; 0x81
    5430:	f002 ff3e 	bl	82b0 <printk>
    5434:	2181      	movs	r1, #129	; 0x81
    5436:	4812      	ldr	r0, [pc, #72]	; (5480 <z_set_timeout_expiry+0x74>)
    5438:	f003 f806 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    543c:	480f      	ldr	r0, [pc, #60]	; (547c <z_set_timeout_expiry+0x70>)
    543e:	f7fe fcc1 	bl	3dc4 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    5442:	f7ff fe8b 	bl	515c <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5446:	2801      	cmp	r0, #1
    5448:	dd05      	ble.n	5456 <z_set_timeout_expiry+0x4a>
    544a:	42a0      	cmp	r0, r4
    544c:	db03      	blt.n	5456 <z_set_timeout_expiry+0x4a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    544e:	4629      	mov	r1, r5
    5450:	4620      	mov	r0, r4
    5452:	f7fc fb4f 	bl	1af4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5456:	4809      	ldr	r0, [pc, #36]	; (547c <z_set_timeout_expiry+0x70>)
    5458:	f7fe fca6 	bl	3da8 <z_spin_unlock_valid>
    545c:	b940      	cbnz	r0, 5470 <z_set_timeout_expiry+0x64>
    545e:	4908      	ldr	r1, [pc, #32]	; (5480 <z_set_timeout_expiry+0x74>)
    5460:	4808      	ldr	r0, [pc, #32]	; (5484 <z_set_timeout_expiry+0x78>)
    5462:	22ac      	movs	r2, #172	; 0xac
    5464:	f002 ff24 	bl	82b0 <printk>
    5468:	21ac      	movs	r1, #172	; 0xac
    546a:	4805      	ldr	r0, [pc, #20]	; (5480 <z_set_timeout_expiry+0x74>)
    546c:	f002 ffec 	bl	8448 <assert_post_action>
	__asm__ volatile(
    5470:	f386 8811 	msr	BASEPRI, r6
    5474:	f3bf 8f6f 	isb	sy
		}
	}
}
    5478:	bd70      	pop	{r4, r5, r6, pc}
    547a:	bf00      	nop
    547c:	20000c7c 	.word	0x20000c7c
    5480:	00009188 	.word	0x00009188
    5484:	0000914e 	.word	0x0000914e

00005488 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    5488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    548c:	b085      	sub	sp, #20
    548e:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    5490:	f7ff f9fe 	bl	4890 <z_time_slice>
	__asm__ volatile(
    5494:	f04f 0320 	mov.w	r3, #32
    5498:	f3ef 8911 	mrs	r9, BASEPRI
    549c:	f383 8811 	msr	BASEPRI, r3
    54a0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    54a4:	484c      	ldr	r0, [pc, #304]	; (55d8 <sys_clock_announce+0x150>)
    54a6:	f7fe fc71 	bl	3d8c <z_spin_lock_valid>
    54aa:	b940      	cbnz	r0, 54be <sys_clock_announce+0x36>
    54ac:	494b      	ldr	r1, [pc, #300]	; (55dc <sys_clock_announce+0x154>)
    54ae:	484c      	ldr	r0, [pc, #304]	; (55e0 <sys_clock_announce+0x158>)
    54b0:	2281      	movs	r2, #129	; 0x81
    54b2:	f002 fefd 	bl	82b0 <printk>
    54b6:	2181      	movs	r1, #129	; 0x81
    54b8:	4848      	ldr	r0, [pc, #288]	; (55dc <sys_clock_announce+0x154>)
    54ba:	f002 ffc5 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    54be:	4f49      	ldr	r7, [pc, #292]	; (55e4 <sys_clock_announce+0x15c>)
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    54c0:	4e49      	ldr	r6, [pc, #292]	; (55e8 <sys_clock_announce+0x160>)
    54c2:	46bb      	mov	fp, r7
    54c4:	4844      	ldr	r0, [pc, #272]	; (55d8 <sys_clock_announce+0x150>)
	return list->head == list;
    54c6:	f8df a124 	ldr.w	sl, [pc, #292]	; 55ec <sys_clock_announce+0x164>
    54ca:	f7fe fc7b 	bl	3dc4 <z_spin_lock_set_owner>
    54ce:	6034      	str	r4, [r6, #0]
    54d0:	f8d6 c000 	ldr.w	ip, [r6]
    54d4:	f8da 8000 	ldr.w	r8, [sl]
    54d8:	4662      	mov	r2, ip
    54da:	e9d7 3400 	ldrd	r3, r4, [r7]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    54de:	45d0      	cmp	r8, sl
    54e0:	e9cd 3402 	strd	r3, r4, [sp, #8]
    54e4:	ea4f 73e2 	mov.w	r3, r2, asr #31
    54e8:	e9cd 2300 	strd	r2, r3, [sp]
    54ec:	d011      	beq.n	5512 <sys_clock_announce+0x8a>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    54ee:	f1b8 0f00 	cmp.w	r8, #0
    54f2:	d00e      	beq.n	5512 <sys_clock_announce+0x8a>
    54f4:	e9d8 1204 	ldrd	r1, r2, [r8, #16]
    54f8:	e9dd 3400 	ldrd	r3, r4, [sp]
    54fc:	428b      	cmp	r3, r1
    54fe:	eb74 0302 	sbcs.w	r3, r4, r2
    5502:	da2a      	bge.n	555a <sys_clock_announce+0xd2>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    5504:	9b00      	ldr	r3, [sp, #0]
    5506:	1ac8      	subs	r0, r1, r3
    5508:	9b01      	ldr	r3, [sp, #4]
    550a:	eb62 0103 	sbc.w	r1, r2, r3
    550e:	e9c8 0104 	strd	r0, r1, [r8, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    5512:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    5514:	9b00      	ldr	r3, [sp, #0]
    5516:	9a02      	ldr	r2, [sp, #8]
    5518:	9903      	ldr	r1, [sp, #12]
    551a:	189a      	adds	r2, r3, r2
    551c:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
    551e:	6034      	str	r4, [r6, #0]
	curr_tick += announce_remaining;
    5520:	eb41 0303 	adc.w	r3, r1, r3
    5524:	e9cb 2300 	strd	r2, r3, [fp]

	sys_clock_set_timeout(next_timeout(), false);
    5528:	f7ff fe18 	bl	515c <next_timeout>
    552c:	4621      	mov	r1, r4
    552e:	f7fc fae1 	bl	1af4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5532:	4829      	ldr	r0, [pc, #164]	; (55d8 <sys_clock_announce+0x150>)
    5534:	f7fe fc38 	bl	3da8 <z_spin_unlock_valid>
    5538:	b940      	cbnz	r0, 554c <sys_clock_announce+0xc4>
    553a:	4928      	ldr	r1, [pc, #160]	; (55dc <sys_clock_announce+0x154>)
    553c:	4828      	ldr	r0, [pc, #160]	; (55e0 <sys_clock_announce+0x158>)
    553e:	22ac      	movs	r2, #172	; 0xac
    5540:	f002 feb6 	bl	82b0 <printk>
    5544:	21ac      	movs	r1, #172	; 0xac
    5546:	4825      	ldr	r0, [pc, #148]	; (55dc <sys_clock_announce+0x154>)
    5548:	f002 ff7e 	bl	8448 <assert_post_action>
	__asm__ volatile(
    554c:	f389 8811 	msr	BASEPRI, r9
    5550:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    5554:	b005      	add	sp, #20
    5556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		t->dticks = 0;
    555a:	2200      	movs	r2, #0
		curr_tick += dt;
    555c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
		t->dticks = 0;
    5560:	2300      	movs	r3, #0
		curr_tick += dt;
    5562:	1864      	adds	r4, r4, r1
		announce_remaining -= dt;
    5564:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    5568:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
		announce_remaining -= dt;
    556c:	6030      	str	r0, [r6, #0]
		t->dticks = 0;
    556e:	e9c8 2304 	strd	r2, r3, [r8, #16]
		remove_timeout(t);
    5572:	4640      	mov	r0, r8
		curr_tick += dt;
    5574:	e9c7 4500 	strd	r4, r5, [r7]
		remove_timeout(t);
    5578:	f7ff fdd6 	bl	5128 <remove_timeout>
    557c:	4816      	ldr	r0, [pc, #88]	; (55d8 <sys_clock_announce+0x150>)
    557e:	f7fe fc13 	bl	3da8 <z_spin_unlock_valid>
    5582:	b940      	cbnz	r0, 5596 <sys_clock_announce+0x10e>
    5584:	4915      	ldr	r1, [pc, #84]	; (55dc <sys_clock_announce+0x154>)
    5586:	4816      	ldr	r0, [pc, #88]	; (55e0 <sys_clock_announce+0x158>)
    5588:	22ac      	movs	r2, #172	; 0xac
    558a:	f002 fe91 	bl	82b0 <printk>
    558e:	21ac      	movs	r1, #172	; 0xac
    5590:	4812      	ldr	r0, [pc, #72]	; (55dc <sys_clock_announce+0x154>)
    5592:	f002 ff59 	bl	8448 <assert_post_action>
    5596:	f389 8811 	msr	BASEPRI, r9
    559a:	f3bf 8f6f 	isb	sy
		t->fn(t);
    559e:	4640      	mov	r0, r8
    55a0:	f8d8 3008 	ldr.w	r3, [r8, #8]
    55a4:	4798      	blx	r3
	__asm__ volatile(
    55a6:	f04f 0320 	mov.w	r3, #32
    55aa:	f3ef 8911 	mrs	r9, BASEPRI
    55ae:	f383 8811 	msr	BASEPRI, r3
    55b2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    55b6:	4808      	ldr	r0, [pc, #32]	; (55d8 <sys_clock_announce+0x150>)
    55b8:	f7fe fbe8 	bl	3d8c <z_spin_lock_valid>
    55bc:	b940      	cbnz	r0, 55d0 <sys_clock_announce+0x148>
    55be:	4907      	ldr	r1, [pc, #28]	; (55dc <sys_clock_announce+0x154>)
    55c0:	4807      	ldr	r0, [pc, #28]	; (55e0 <sys_clock_announce+0x158>)
    55c2:	2281      	movs	r2, #129	; 0x81
    55c4:	f002 fe74 	bl	82b0 <printk>
    55c8:	2181      	movs	r1, #129	; 0x81
    55ca:	4804      	ldr	r0, [pc, #16]	; (55dc <sys_clock_announce+0x154>)
    55cc:	f002 ff3c 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    55d0:	4801      	ldr	r0, [pc, #4]	; (55d8 <sys_clock_announce+0x150>)
    55d2:	f7fe fbf7 	bl	3dc4 <z_spin_lock_set_owner>
	return k;
    55d6:	e77b      	b.n	54d0 <sys_clock_announce+0x48>
    55d8:	20000c7c 	.word	0x20000c7c
    55dc:	00009188 	.word	0x00009188
    55e0:	0000914e 	.word	0x0000914e
    55e4:	20000270 	.word	0x20000270
    55e8:	20000c78 	.word	0x20000c78
    55ec:	20000044 	.word	0x20000044

000055f0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    55f0:	b570      	push	{r4, r5, r6, lr}
    55f2:	f04f 0320 	mov.w	r3, #32
    55f6:	f3ef 8611 	mrs	r6, BASEPRI
    55fa:	f383 8811 	msr	BASEPRI, r3
    55fe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5602:	4816      	ldr	r0, [pc, #88]	; (565c <sys_clock_tick_get+0x6c>)
    5604:	f7fe fbc2 	bl	3d8c <z_spin_lock_valid>
    5608:	b940      	cbnz	r0, 561c <sys_clock_tick_get+0x2c>
    560a:	4915      	ldr	r1, [pc, #84]	; (5660 <sys_clock_tick_get+0x70>)
    560c:	4815      	ldr	r0, [pc, #84]	; (5664 <sys_clock_tick_get+0x74>)
    560e:	2281      	movs	r2, #129	; 0x81
    5610:	f002 fe4e 	bl	82b0 <printk>
    5614:	2181      	movs	r1, #129	; 0x81
    5616:	4812      	ldr	r0, [pc, #72]	; (5660 <sys_clock_tick_get+0x70>)
    5618:	f002 ff16 	bl	8448 <assert_post_action>
	z_spin_lock_set_owner(l);
    561c:	480f      	ldr	r0, [pc, #60]	; (565c <sys_clock_tick_get+0x6c>)
    561e:	f7fe fbd1 	bl	3dc4 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    5622:	f7fc fa99 	bl	1b58 <sys_clock_elapsed>
    5626:	4b10      	ldr	r3, [pc, #64]	; (5668 <sys_clock_tick_get+0x78>)
    5628:	e9d3 4500 	ldrd	r4, r5, [r3]
    562c:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    562e:	480b      	ldr	r0, [pc, #44]	; (565c <sys_clock_tick_get+0x6c>)
    5630:	f145 0500 	adc.w	r5, r5, #0
    5634:	f7fe fbb8 	bl	3da8 <z_spin_unlock_valid>
    5638:	b940      	cbnz	r0, 564c <sys_clock_tick_get+0x5c>
    563a:	4909      	ldr	r1, [pc, #36]	; (5660 <sys_clock_tick_get+0x70>)
    563c:	4809      	ldr	r0, [pc, #36]	; (5664 <sys_clock_tick_get+0x74>)
    563e:	22ac      	movs	r2, #172	; 0xac
    5640:	f002 fe36 	bl	82b0 <printk>
    5644:	21ac      	movs	r1, #172	; 0xac
    5646:	4806      	ldr	r0, [pc, #24]	; (5660 <sys_clock_tick_get+0x70>)
    5648:	f002 fefe 	bl	8448 <assert_post_action>
	__asm__ volatile(
    564c:	f386 8811 	msr	BASEPRI, r6
    5650:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    5654:	4620      	mov	r0, r4
    5656:	4629      	mov	r1, r5
    5658:	bd70      	pop	{r4, r5, r6, pc}
    565a:	bf00      	nop
    565c:	20000c7c 	.word	0x20000c7c
    5660:	00009188 	.word	0x00009188
    5664:	0000914e 	.word	0x0000914e
    5668:	20000270 	.word	0x20000270

0000566c <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    566c:	4a02      	ldr	r2, [pc, #8]	; (5678 <boot_banner+0xc>)
    566e:	4903      	ldr	r1, [pc, #12]	; (567c <boot_banner+0x10>)
    5670:	4803      	ldr	r0, [pc, #12]	; (5680 <boot_banner+0x14>)
    5672:	f002 be1d 	b.w	82b0 <printk>
    5676:	bf00      	nop
    5678:	000092f6 	.word	0x000092f6
    567c:	0000a0c4 	.word	0x0000a0c4
    5680:	0000a0d4 	.word	0x0000a0d4

00005684 <nrf_cc3xx_platform_init>:
    5684:	b510      	push	{r4, lr}
    5686:	4c0c      	ldr	r4, [pc, #48]	; (56b8 <nrf_cc3xx_platform_init+0x34>)
    5688:	6823      	ldr	r3, [r4, #0]
    568a:	b113      	cbz	r3, 5692 <nrf_cc3xx_platform_init+0xe>
    568c:	4b0b      	ldr	r3, [pc, #44]	; (56bc <nrf_cc3xx_platform_init+0x38>)
    568e:	681b      	ldr	r3, [r3, #0]
    5690:	b92b      	cbnz	r3, 569e <nrf_cc3xx_platform_init+0x1a>
    5692:	f000 faa5 	bl	5be0 <CC_LibInit>
    5696:	b930      	cbnz	r0, 56a6 <nrf_cc3xx_platform_init+0x22>
    5698:	2201      	movs	r2, #1
    569a:	4b08      	ldr	r3, [pc, #32]	; (56bc <nrf_cc3xx_platform_init+0x38>)
    569c:	601a      	str	r2, [r3, #0]
    569e:	2301      	movs	r3, #1
    56a0:	2000      	movs	r0, #0
    56a2:	6023      	str	r3, [r4, #0]
    56a4:	bd10      	pop	{r4, pc}
    56a6:	3801      	subs	r0, #1
    56a8:	2807      	cmp	r0, #7
    56aa:	d901      	bls.n	56b0 <nrf_cc3xx_platform_init+0x2c>
    56ac:	4804      	ldr	r0, [pc, #16]	; (56c0 <nrf_cc3xx_platform_init+0x3c>)
    56ae:	bd10      	pop	{r4, pc}
    56b0:	4b04      	ldr	r3, [pc, #16]	; (56c4 <nrf_cc3xx_platform_init+0x40>)
    56b2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    56b6:	bd10      	pop	{r4, pc}
    56b8:	20000c80 	.word	0x20000c80
    56bc:	20000c84 	.word	0x20000c84
    56c0:	ffff8ffe 	.word	0xffff8ffe
    56c4:	00008fa0 	.word	0x00008fa0

000056c8 <nrf_cc3xx_platform_abort>:
    56c8:	f3bf 8f4f 	dsb	sy
    56cc:	4905      	ldr	r1, [pc, #20]	; (56e4 <nrf_cc3xx_platform_abort+0x1c>)
    56ce:	4b06      	ldr	r3, [pc, #24]	; (56e8 <nrf_cc3xx_platform_abort+0x20>)
    56d0:	68ca      	ldr	r2, [r1, #12]
    56d2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    56d6:	4313      	orrs	r3, r2
    56d8:	60cb      	str	r3, [r1, #12]
    56da:	f3bf 8f4f 	dsb	sy
    56de:	bf00      	nop
    56e0:	e7fd      	b.n	56de <nrf_cc3xx_platform_abort+0x16>
    56e2:	bf00      	nop
    56e4:	e000ed00 	.word	0xe000ed00
    56e8:	05fa0004 	.word	0x05fa0004

000056ec <CC_PalAbort>:
    56ec:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    56f0:	2100      	movs	r1, #0
    56f2:	b430      	push	{r4, r5}
    56f4:	4a08      	ldr	r2, [pc, #32]	; (5718 <CC_PalAbort+0x2c>)
    56f6:	4c09      	ldr	r4, [pc, #36]	; (571c <CC_PalAbort+0x30>)
    56f8:	4d09      	ldr	r5, [pc, #36]	; (5720 <CC_PalAbort+0x34>)
    56fa:	6023      	str	r3, [r4, #0]
    56fc:	602b      	str	r3, [r5, #0]
    56fe:	6013      	str	r3, [r2, #0]
    5700:	60e3      	str	r3, [r4, #12]
    5702:	60eb      	str	r3, [r5, #12]
    5704:	60d3      	str	r3, [r2, #12]
    5706:	61a3      	str	r3, [r4, #24]
    5708:	4a06      	ldr	r2, [pc, #24]	; (5724 <CC_PalAbort+0x38>)
    570a:	4c07      	ldr	r4, [pc, #28]	; (5728 <CC_PalAbort+0x3c>)
    570c:	61ab      	str	r3, [r5, #24]
    570e:	6863      	ldr	r3, [r4, #4]
    5710:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    5714:	bc30      	pop	{r4, r5}
    5716:	4718      	bx	r3
    5718:	50845408 	.word	0x50845408
    571c:	50845400 	.word	0x50845400
    5720:	50845404 	.word	0x50845404
    5724:	50844000 	.word	0x50844000
    5728:	2000004c 	.word	0x2000004c

0000572c <nrf_cc3xx_platform_set_abort>:
    572c:	4b02      	ldr	r3, [pc, #8]	; (5738 <nrf_cc3xx_platform_set_abort+0xc>)
    572e:	e9d0 1200 	ldrd	r1, r2, [r0]
    5732:	e9c3 1200 	strd	r1, r2, [r3]
    5736:	4770      	bx	lr
    5738:	2000004c 	.word	0x2000004c

0000573c <nrf_cc3xx_platform_ctr_drbg_init>:
    573c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5740:	4c15      	ldr	r4, [pc, #84]	; (5798 <nrf_cc3xx_platform_ctr_drbg_init+0x5c>)
    5742:	f8df 805c 	ldr.w	r8, [pc, #92]	; 57a0 <nrf_cc3xx_platform_ctr_drbg_init+0x64>
    5746:	2800      	cmp	r0, #0
    5748:	bf18      	it	ne
    574a:	4604      	movne	r4, r0
    574c:	6820      	ldr	r0, [r4, #0]
    574e:	b083      	sub	sp, #12
    5750:	4540      	cmp	r0, r8
    5752:	d01d      	beq.n	5790 <nrf_cc3xx_platform_ctr_drbg_init+0x54>
    5754:	4616      	mov	r6, r2
    5756:	460d      	mov	r5, r1
    5758:	4620      	mov	r0, r4
    575a:	f44f 71de 	mov.w	r1, #444	; 0x1bc
    575e:	f104 0904 	add.w	r9, r4, #4
    5762:	f000 fe4f 	bl	6404 <mbedtls_platform_zeroize>
    5766:	f504 778c 	add.w	r7, r4, #280	; 0x118
    576a:	4648      	mov	r0, r9
    576c:	f000 f91c 	bl	59a8 <cc_mbedtls_entropy_init>
    5770:	4638      	mov	r0, r7
    5772:	f001 fa27 	bl	6bc4 <cc_mbedtls_ctr_drbg_init>
    5776:	464a      	mov	r2, r9
    5778:	4638      	mov	r0, r7
    577a:	462b      	mov	r3, r5
    577c:	4907      	ldr	r1, [pc, #28]	; (579c <nrf_cc3xx_platform_ctr_drbg_init+0x60>)
    577e:	9600      	str	r6, [sp, #0]
    5780:	f001 fa32 	bl	6be8 <cc_mbedtls_ctr_drbg_seed>
    5784:	b908      	cbnz	r0, 578a <nrf_cc3xx_platform_ctr_drbg_init+0x4e>
    5786:	f8c4 8000 	str.w	r8, [r4]
    578a:	b003      	add	sp, #12
    578c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5790:	2000      	movs	r0, #0
    5792:	b003      	add	sp, #12
    5794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5798:	20000c88 	.word	0x20000c88
    579c:	00005a29 	.word	0x00005a29
    57a0:	5ac9bca5 	.word	0x5ac9bca5

000057a4 <nrf_cc3xx_platform_ctr_drbg_get>:
    57a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    57a6:	4c0d      	ldr	r4, [pc, #52]	; (57dc <nrf_cc3xx_platform_ctr_drbg_get+0x38>)
    57a8:	4e0d      	ldr	r6, [pc, #52]	; (57e0 <nrf_cc3xx_platform_ctr_drbg_get+0x3c>)
    57aa:	2800      	cmp	r0, #0
    57ac:	bf08      	it	eq
    57ae:	4620      	moveq	r0, r4
    57b0:	6807      	ldr	r7, [r0, #0]
    57b2:	b083      	sub	sp, #12
    57b4:	42b7      	cmp	r7, r6
    57b6:	d10e      	bne.n	57d6 <nrf_cc3xx_platform_ctr_drbg_get+0x32>
    57b8:	2600      	movs	r6, #0
    57ba:	461d      	mov	r5, r3
    57bc:	f500 708c 	add.w	r0, r0, #280	; 0x118
    57c0:	4633      	mov	r3, r6
    57c2:	9600      	str	r6, [sp, #0]
    57c4:	4614      	mov	r4, r2
    57c6:	f001 fa61 	bl	6c8c <cc_mbedtls_ctr_drbg_random_with_add>
    57ca:	2800      	cmp	r0, #0
    57cc:	bf18      	it	ne
    57ce:	4634      	movne	r4, r6
    57d0:	602c      	str	r4, [r5, #0]
    57d2:	b003      	add	sp, #12
    57d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57d6:	4803      	ldr	r0, [pc, #12]	; (57e4 <nrf_cc3xx_platform_ctr_drbg_get+0x40>)
    57d8:	e7fb      	b.n	57d2 <nrf_cc3xx_platform_ctr_drbg_get+0x2e>
    57da:	bf00      	nop
    57dc:	20000c88 	.word	0x20000c88
    57e0:	5ac9bca5 	.word	0x5ac9bca5
    57e4:	ffff8fe8 	.word	0xffff8fe8

000057e8 <mutex_unlock>:
    57e8:	b148      	cbz	r0, 57fe <mutex_unlock+0x16>
    57ea:	6843      	ldr	r3, [r0, #4]
    57ec:	b12b      	cbz	r3, 57fa <mutex_unlock+0x12>
    57ee:	f3bf 8f5f 	dmb	sy
    57f2:	2300      	movs	r3, #0
    57f4:	6003      	str	r3, [r0, #0]
    57f6:	4618      	mov	r0, r3
    57f8:	4770      	bx	lr
    57fa:	4802      	ldr	r0, [pc, #8]	; (5804 <mutex_unlock+0x1c>)
    57fc:	4770      	bx	lr
    57fe:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5802:	4770      	bx	lr
    5804:	ffff8fea 	.word	0xffff8fea

00005808 <mutex_free>:
    5808:	b510      	push	{r4, lr}
    580a:	4604      	mov	r4, r0
    580c:	b128      	cbz	r0, 581a <mutex_free+0x12>
    580e:	6863      	ldr	r3, [r4, #4]
    5810:	b113      	cbz	r3, 5818 <mutex_free+0x10>
    5812:	2300      	movs	r3, #0
    5814:	6023      	str	r3, [r4, #0]
    5816:	6063      	str	r3, [r4, #4]
    5818:	bd10      	pop	{r4, pc}
    581a:	4b02      	ldr	r3, [pc, #8]	; (5824 <mutex_free+0x1c>)
    581c:	4802      	ldr	r0, [pc, #8]	; (5828 <mutex_free+0x20>)
    581e:	685b      	ldr	r3, [r3, #4]
    5820:	4798      	blx	r3
    5822:	e7f4      	b.n	580e <mutex_free+0x6>
    5824:	2000004c 	.word	0x2000004c
    5828:	00008fc0 	.word	0x00008fc0

0000582c <mutex_init>:
    582c:	b510      	push	{r4, lr}
    582e:	4604      	mov	r4, r0
    5830:	b130      	cbz	r0, 5840 <mutex_init+0x14>
    5832:	2200      	movs	r2, #0
    5834:	6863      	ldr	r3, [r4, #4]
    5836:	6022      	str	r2, [r4, #0]
    5838:	f043 0301 	orr.w	r3, r3, #1
    583c:	6063      	str	r3, [r4, #4]
    583e:	bd10      	pop	{r4, pc}
    5840:	4801      	ldr	r0, [pc, #4]	; (5848 <mutex_init+0x1c>)
    5842:	f7ff ff53 	bl	56ec <CC_PalAbort>
    5846:	e7f4      	b.n	5832 <mutex_init+0x6>
    5848:	00008fe8 	.word	0x00008fe8

0000584c <mutex_lock>:
    584c:	b180      	cbz	r0, 5870 <mutex_lock+0x24>
    584e:	6843      	ldr	r3, [r0, #4]
    5850:	b163      	cbz	r3, 586c <mutex_lock+0x20>
    5852:	2201      	movs	r2, #1
    5854:	e8d0 3fef 	ldaex	r3, [r0]
    5858:	e8c0 2fe1 	stlex	r1, r2, [r0]
    585c:	2900      	cmp	r1, #0
    585e:	d1f9      	bne.n	5854 <mutex_lock+0x8>
    5860:	2b01      	cmp	r3, #1
    5862:	d0f7      	beq.n	5854 <mutex_lock+0x8>
    5864:	f3bf 8f5f 	dmb	sy
    5868:	2000      	movs	r0, #0
    586a:	4770      	bx	lr
    586c:	4802      	ldr	r0, [pc, #8]	; (5878 <mutex_lock+0x2c>)
    586e:	4770      	bx	lr
    5870:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5874:	4770      	bx	lr
    5876:	bf00      	nop
    5878:	ffff8fea 	.word	0xffff8fea

0000587c <nrf_cc3xx_platform_set_mutexes>:
    587c:	b470      	push	{r4, r5, r6}
    587e:	4b0b      	ldr	r3, [pc, #44]	; (58ac <nrf_cc3xx_platform_set_mutexes+0x30>)
    5880:	6806      	ldr	r6, [r0, #0]
    5882:	68c2      	ldr	r2, [r0, #12]
    5884:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    5888:	e9c3 4202 	strd	r4, r2, [r3, #8]
    588c:	e9c3 6500 	strd	r6, r5, [r3]
    5890:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    5894:	680e      	ldr	r6, [r1, #0]
    5896:	4b06      	ldr	r3, [pc, #24]	; (58b0 <nrf_cc3xx_platform_set_mutexes+0x34>)
    5898:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    589c:	e9c3 6500 	strd	r6, r5, [r3]
    58a0:	e9c3 4002 	strd	r4, r0, [r3, #8]
    58a4:	611a      	str	r2, [r3, #16]
    58a6:	bc70      	pop	{r4, r5, r6}
    58a8:	4770      	bx	lr
    58aa:	bf00      	nop
    58ac:	2000005c 	.word	0x2000005c
    58b0:	2000006c 	.word	0x2000006c

000058b4 <entropy_update>:
    58b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    58b8:	2b20      	cmp	r3, #32
    58ba:	461d      	mov	r5, r3
    58bc:	4606      	mov	r6, r0
    58be:	4689      	mov	r9, r1
    58c0:	4690      	mov	r8, r2
    58c2:	b08b      	sub	sp, #44	; 0x2c
    58c4:	d826      	bhi.n	5914 <entropy_update+0x60>
    58c6:	b2db      	uxtb	r3, r3
    58c8:	af02      	add	r7, sp, #8
    58ca:	6831      	ldr	r1, [r6, #0]
    58cc:	f88d 9004 	strb.w	r9, [sp, #4]
    58d0:	f88d 3005 	strb.w	r3, [sp, #5]
    58d4:	f106 0904 	add.w	r9, r6, #4
    58d8:	b921      	cbnz	r1, 58e4 <entropy_update+0x30>
    58da:	4648      	mov	r0, r9
    58dc:	f000 fe3c 	bl	6558 <cc_mbedtls_sha256_starts_ret>
    58e0:	4604      	mov	r4, r0
    58e2:	b940      	cbnz	r0, 58f6 <entropy_update+0x42>
    58e4:	2301      	movs	r3, #1
    58e6:	2202      	movs	r2, #2
    58e8:	4648      	mov	r0, r9
    58ea:	6033      	str	r3, [r6, #0]
    58ec:	a901      	add	r1, sp, #4
    58ee:	f000 fe47 	bl	6580 <cc_mbedtls_sha256_update_ret>
    58f2:	4604      	mov	r4, r0
    58f4:	b138      	cbz	r0, 5906 <entropy_update+0x52>
    58f6:	4638      	mov	r0, r7
    58f8:	2120      	movs	r1, #32
    58fa:	f000 fd83 	bl	6404 <mbedtls_platform_zeroize>
    58fe:	4620      	mov	r0, r4
    5900:	b00b      	add	sp, #44	; 0x2c
    5902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5906:	462a      	mov	r2, r5
    5908:	4641      	mov	r1, r8
    590a:	4648      	mov	r0, r9
    590c:	f000 fe38 	bl	6580 <cc_mbedtls_sha256_update_ret>
    5910:	4604      	mov	r4, r0
    5912:	e7f0      	b.n	58f6 <entropy_update+0x42>
    5914:	af02      	add	r7, sp, #8
    5916:	4619      	mov	r1, r3
    5918:	4610      	mov	r0, r2
    591a:	2300      	movs	r3, #0
    591c:	463a      	mov	r2, r7
    591e:	f001 fa8f 	bl	6e40 <cc_mbedtls_sha256_ret>
    5922:	4604      	mov	r4, r0
    5924:	2800      	cmp	r0, #0
    5926:	d1e6      	bne.n	58f6 <entropy_update+0x42>
    5928:	2320      	movs	r3, #32
    592a:	46b8      	mov	r8, r7
    592c:	461d      	mov	r5, r3
    592e:	e7cc      	b.n	58ca <entropy_update+0x16>

00005930 <entropy_gather_internal.part.0>:
    5930:	b5f0      	push	{r4, r5, r6, r7, lr}
    5932:	f8d0 30f4 	ldr.w	r3, [r0, #244]	; 0xf4
    5936:	b0a7      	sub	sp, #156	; 0x9c
    5938:	2b00      	cmp	r3, #0
    593a:	bfd8      	it	le
    593c:	ae02      	addle	r6, sp, #8
    593e:	dd2c      	ble.n	599a <entropy_gather_internal.part.0+0x6a>
    5940:	4605      	mov	r5, r0
    5942:	2300      	movs	r3, #0
    5944:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
    5948:	ae02      	add	r6, sp, #8
    594a:	9301      	str	r3, [sp, #4]
    594c:	f1a4 0701 	sub.w	r7, r4, #1
    5950:	4631      	mov	r1, r6
    5952:	f8d5 40f8 	ldr.w	r4, [r5, #248]	; 0xf8
    5956:	2290      	movs	r2, #144	; 0x90
    5958:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
    595c:	ab01      	add	r3, sp, #4
    595e:	fab7 f787 	clz	r7, r7
    5962:	47a0      	blx	r4
    5964:	097f      	lsrs	r7, r7, #5
    5966:	4604      	mov	r4, r0
    5968:	b910      	cbnz	r0, 5970 <entropy_gather_internal.part.0+0x40>
    596a:	9b01      	ldr	r3, [sp, #4]
    596c:	b93b      	cbnz	r3, 597e <entropy_gather_internal.part.0+0x4e>
    596e:	b1a7      	cbz	r7, 599a <entropy_gather_internal.part.0+0x6a>
    5970:	4630      	mov	r0, r6
    5972:	2190      	movs	r1, #144	; 0x90
    5974:	f000 fd46 	bl	6404 <mbedtls_platform_zeroize>
    5978:	4620      	mov	r0, r4
    597a:	b027      	add	sp, #156	; 0x9c
    597c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    597e:	4601      	mov	r1, r0
    5980:	4632      	mov	r2, r6
    5982:	4628      	mov	r0, r5
    5984:	f7ff ff96 	bl	58b4 <entropy_update>
    5988:	b950      	cbnz	r0, 59a0 <entropy_gather_internal.part.0+0x70>
    598a:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
    598e:	9a01      	ldr	r2, [sp, #4]
    5990:	4413      	add	r3, r2
    5992:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
    5996:	2f00      	cmp	r7, #0
    5998:	d1ea      	bne.n	5970 <entropy_gather_internal.part.0+0x40>
    599a:	f06f 043c 	mvn.w	r4, #60	; 0x3c
    599e:	e7e7      	b.n	5970 <entropy_gather_internal.part.0+0x40>
    59a0:	4604      	mov	r4, r0
    59a2:	4620      	mov	r0, r4
    59a4:	b027      	add	sp, #156	; 0x9c
    59a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000059a8 <cc_mbedtls_entropy_init>:
    59a8:	b570      	push	{r4, r5, r6, lr}
    59aa:	2500      	movs	r5, #0
    59ac:	4604      	mov	r4, r0
    59ae:	4629      	mov	r1, r5
    59b0:	2214      	movs	r2, #20
    59b2:	f8c0 50f4 	str.w	r5, [r0, #244]	; 0xf4
    59b6:	30f8      	adds	r0, #248	; 0xf8
    59b8:	f002 fe99 	bl	86ee <memset>
    59bc:	4b16      	ldr	r3, [pc, #88]	; (5a18 <cc_mbedtls_entropy_init+0x70>)
    59be:	f504 7686 	add.w	r6, r4, #268	; 0x10c
    59c2:	681b      	ldr	r3, [r3, #0]
    59c4:	4630      	mov	r0, r6
    59c6:	4798      	blx	r3
    59c8:	4620      	mov	r0, r4
    59ca:	f840 5b04 	str.w	r5, [r0], #4
    59ce:	f000 fda9 	bl	6524 <cc_mbedtls_sha256_init>
    59d2:	4b12      	ldr	r3, [pc, #72]	; (5a1c <cc_mbedtls_entropy_init+0x74>)
    59d4:	4630      	mov	r0, r6
    59d6:	681b      	ldr	r3, [r3, #0]
    59d8:	4798      	blx	r3
    59da:	b9d8      	cbnz	r0, 5a14 <cc_mbedtls_entropy_init+0x6c>
    59dc:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    59e0:	42ab      	cmp	r3, r5
    59e2:	dc11      	bgt.n	5a08 <cc_mbedtls_entropy_init+0x60>
    59e4:	2101      	movs	r1, #1
    59e6:	2520      	movs	r5, #32
    59e8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    59ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    59f0:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    59f4:	480a      	ldr	r0, [pc, #40]	; (5a20 <cc_mbedtls_entropy_init+0x78>)
    59f6:	440b      	add	r3, r1
    59f8:	f8c2 5104 	str.w	r5, [r2, #260]	; 0x104
    59fc:	f8c2 00f8 	str.w	r0, [r2, #248]	; 0xf8
    5a00:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
    5a04:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
    5a08:	4b06      	ldr	r3, [pc, #24]	; (5a24 <cc_mbedtls_entropy_init+0x7c>)
    5a0a:	4630      	mov	r0, r6
    5a0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5a10:	681b      	ldr	r3, [r3, #0]
    5a12:	4718      	bx	r3
    5a14:	bd70      	pop	{r4, r5, r6, pc}
    5a16:	bf00      	nop
    5a18:	200000b0 	.word	0x200000b0
    5a1c:	200000b4 	.word	0x200000b4
    5a20:	00006419 	.word	0x00006419
    5a24:	200000b8 	.word	0x200000b8

00005a28 <cc_mbedtls_entropy_func>:
    5a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5a2c:	2a20      	cmp	r2, #32
    5a2e:	b088      	sub	sp, #32
    5a30:	d878      	bhi.n	5b24 <cc_mbedtls_entropy_func+0xfc>
    5a32:	4b3e      	ldr	r3, [pc, #248]	; (5b2c <cc_mbedtls_entropy_func+0x104>)
    5a34:	f500 7986 	add.w	r9, r0, #268	; 0x10c
    5a38:	4604      	mov	r4, r0
    5a3a:	681b      	ldr	r3, [r3, #0]
    5a3c:	4648      	mov	r0, r9
    5a3e:	4617      	mov	r7, r2
    5a40:	4688      	mov	r8, r1
    5a42:	4798      	blx	r3
    5a44:	4605      	mov	r5, r0
    5a46:	bb40      	cbnz	r0, 5a9a <cc_mbedtls_entropy_func+0x72>
    5a48:	f240 1601 	movw	r6, #257	; 0x101
    5a4c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5a50:	2b00      	cmp	r3, #0
    5a52:	d063      	beq.n	5b1c <cc_mbedtls_entropy_func+0xf4>
    5a54:	4620      	mov	r0, r4
    5a56:	f7ff ff6b 	bl	5930 <entropy_gather_internal.part.0>
    5a5a:	4605      	mov	r5, r0
    5a5c:	2800      	cmp	r0, #0
    5a5e:	d15f      	bne.n	5b20 <cc_mbedtls_entropy_func+0xf8>
    5a60:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5a64:	2b00      	cmp	r3, #0
    5a66:	dd07      	ble.n	5a78 <cc_mbedtls_entropy_func+0x50>
    5a68:	e9d4 0240 	ldrd	r0, r2, [r4, #256]	; 0x100
    5a6c:	4290      	cmp	r0, r2
    5a6e:	d303      	bcc.n	5a78 <cc_mbedtls_entropy_func+0x50>
    5a70:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
    5a74:	2a01      	cmp	r2, #1
    5a76:	d014      	beq.n	5aa2 <cc_mbedtls_entropy_func+0x7a>
    5a78:	3e01      	subs	r6, #1
    5a7a:	d1e9      	bne.n	5a50 <cc_mbedtls_entropy_func+0x28>
    5a7c:	f06f 053b 	mvn.w	r5, #59	; 0x3b
    5a80:	466e      	mov	r6, sp
    5a82:	4630      	mov	r0, r6
    5a84:	2120      	movs	r1, #32
    5a86:	f000 fcbd 	bl	6404 <mbedtls_platform_zeroize>
    5a8a:	4b29      	ldr	r3, [pc, #164]	; (5b30 <cc_mbedtls_entropy_func+0x108>)
    5a8c:	4648      	mov	r0, r9
    5a8e:	681b      	ldr	r3, [r3, #0]
    5a90:	4798      	blx	r3
    5a92:	2800      	cmp	r0, #0
    5a94:	bf18      	it	ne
    5a96:	f06f 051d 	mvnne.w	r5, #29
    5a9a:	4628      	mov	r0, r5
    5a9c:	b008      	add	sp, #32
    5a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5aa2:	281f      	cmp	r0, #31
    5aa4:	d9e8      	bls.n	5a78 <cc_mbedtls_entropy_func+0x50>
    5aa6:	466e      	mov	r6, sp
    5aa8:	4629      	mov	r1, r5
    5aaa:	2220      	movs	r2, #32
    5aac:	4630      	mov	r0, r6
    5aae:	f104 0a04 	add.w	sl, r4, #4
    5ab2:	f002 fe1c 	bl	86ee <memset>
    5ab6:	4631      	mov	r1, r6
    5ab8:	4650      	mov	r0, sl
    5aba:	f000 fd69 	bl	6590 <cc_mbedtls_sha256_finish_ret>
    5abe:	4605      	mov	r5, r0
    5ac0:	2800      	cmp	r0, #0
    5ac2:	d1de      	bne.n	5a82 <cc_mbedtls_entropy_func+0x5a>
    5ac4:	4650      	mov	r0, sl
    5ac6:	f000 fd41 	bl	654c <cc_mbedtls_sha256_free>
    5aca:	4650      	mov	r0, sl
    5acc:	f000 fd2a 	bl	6524 <cc_mbedtls_sha256_init>
    5ad0:	4629      	mov	r1, r5
    5ad2:	4650      	mov	r0, sl
    5ad4:	f000 fd40 	bl	6558 <cc_mbedtls_sha256_starts_ret>
    5ad8:	4605      	mov	r5, r0
    5ada:	2800      	cmp	r0, #0
    5adc:	d1d1      	bne.n	5a82 <cc_mbedtls_entropy_func+0x5a>
    5ade:	4650      	mov	r0, sl
    5ae0:	2220      	movs	r2, #32
    5ae2:	4631      	mov	r1, r6
    5ae4:	f000 fd4c 	bl	6580 <cc_mbedtls_sha256_update_ret>
    5ae8:	4605      	mov	r5, r0
    5aea:	2800      	cmp	r0, #0
    5aec:	d1c9      	bne.n	5a82 <cc_mbedtls_entropy_func+0x5a>
    5aee:	4603      	mov	r3, r0
    5af0:	4632      	mov	r2, r6
    5af2:	2120      	movs	r1, #32
    5af4:	4630      	mov	r0, r6
    5af6:	f001 f9a3 	bl	6e40 <cc_mbedtls_sha256_ret>
    5afa:	4605      	mov	r5, r0
    5afc:	2800      	cmp	r0, #0
    5afe:	d1c0      	bne.n	5a82 <cc_mbedtls_entropy_func+0x5a>
    5b00:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
    5b04:	463a      	mov	r2, r7
    5b06:	2b00      	cmp	r3, #0
    5b08:	bfc8      	it	gt
    5b0a:	2300      	movgt	r3, #0
    5b0c:	4640      	mov	r0, r8
    5b0e:	4631      	mov	r1, r6
    5b10:	bfc8      	it	gt
    5b12:	f8c4 3100 	strgt.w	r3, [r4, #256]	; 0x100
    5b16:	f002 fdbf 	bl	8698 <memcpy>
    5b1a:	e7b2      	b.n	5a82 <cc_mbedtls_entropy_func+0x5a>
    5b1c:	f06f 053f 	mvn.w	r5, #63	; 0x3f
    5b20:	466e      	mov	r6, sp
    5b22:	e7ae      	b.n	5a82 <cc_mbedtls_entropy_func+0x5a>
    5b24:	f06f 053b 	mvn.w	r5, #59	; 0x3b
    5b28:	e7b7      	b.n	5a9a <cc_mbedtls_entropy_func+0x72>
    5b2a:	bf00      	nop
    5b2c:	200000b4 	.word	0x200000b4
    5b30:	200000b8 	.word	0x200000b8

00005b34 <RndStartupTest.constprop.0>:
    5b34:	2100      	movs	r1, #0
    5b36:	b530      	push	{r4, r5, lr}
    5b38:	b08d      	sub	sp, #52	; 0x34
    5b3a:	2228      	movs	r2, #40	; 0x28
    5b3c:	a802      	add	r0, sp, #8
    5b3e:	9101      	str	r1, [sp, #4]
    5b40:	f002 fdd5 	bl	86ee <memset>
    5b44:	a802      	add	r0, sp, #8
    5b46:	f001 f9a3 	bl	6e90 <RNG_PLAT_SetUserRngParameters>
    5b4a:	4604      	mov	r4, r0
    5b4c:	b110      	cbz	r0, 5b54 <RndStartupTest.constprop.0+0x20>
    5b4e:	4620      	mov	r0, r4
    5b50:	b00d      	add	sp, #52	; 0x34
    5b52:	bd30      	pop	{r4, r5, pc}
    5b54:	4d1b      	ldr	r5, [pc, #108]	; (5bc4 <RndStartupTest.constprop.0+0x90>)
    5b56:	f04f 31ff 	mov.w	r1, #4294967295
    5b5a:	6828      	ldr	r0, [r5, #0]
    5b5c:	f000 f924 	bl	5da8 <CC_PalMutexLock>
    5b60:	bb58      	cbnz	r0, 5bba <RndStartupTest.constprop.0+0x86>
    5b62:	4b19      	ldr	r3, [pc, #100]	; (5bc8 <RndStartupTest.constprop.0+0x94>)
    5b64:	6818      	ldr	r0, [r3, #0]
    5b66:	f010 0001 	ands.w	r0, r0, #1
    5b6a:	d117      	bne.n	5b9c <RndStartupTest.constprop.0+0x68>
    5b6c:	f000 f94c 	bl	5e08 <CC_PalPowerSaveModeSelect>
    5b70:	b9f8      	cbnz	r0, 5bb2 <RndStartupTest.constprop.0+0x7e>
    5b72:	4a16      	ldr	r2, [pc, #88]	; (5bcc <RndStartupTest.constprop.0+0x98>)
    5b74:	a902      	add	r1, sp, #8
    5b76:	a801      	add	r0, sp, #4
    5b78:	f000 fc36 	bl	63e8 <LLF_RND_RunTrngStartupTest>
    5b7c:	4604      	mov	r4, r0
    5b7e:	2001      	movs	r0, #1
    5b80:	f000 f942 	bl	5e08 <CC_PalPowerSaveModeSelect>
    5b84:	b988      	cbnz	r0, 5baa <RndStartupTest.constprop.0+0x76>
    5b86:	6828      	ldr	r0, [r5, #0]
    5b88:	f000 f916 	bl	5db8 <CC_PalMutexUnlock>
    5b8c:	2800      	cmp	r0, #0
    5b8e:	d0de      	beq.n	5b4e <RndStartupTest.constprop.0+0x1a>
    5b90:	480f      	ldr	r0, [pc, #60]	; (5bd0 <RndStartupTest.constprop.0+0x9c>)
    5b92:	f7ff fdab 	bl	56ec <CC_PalAbort>
    5b96:	4620      	mov	r0, r4
    5b98:	b00d      	add	sp, #52	; 0x34
    5b9a:	bd30      	pop	{r4, r5, pc}
    5b9c:	6828      	ldr	r0, [r5, #0]
    5b9e:	2405      	movs	r4, #5
    5ba0:	f000 f90a 	bl	5db8 <CC_PalMutexUnlock>
    5ba4:	2800      	cmp	r0, #0
    5ba6:	d0d2      	beq.n	5b4e <RndStartupTest.constprop.0+0x1a>
    5ba8:	e7f2      	b.n	5b90 <RndStartupTest.constprop.0+0x5c>
    5baa:	480a      	ldr	r0, [pc, #40]	; (5bd4 <RndStartupTest.constprop.0+0xa0>)
    5bac:	f7ff fd9e 	bl	56ec <CC_PalAbort>
    5bb0:	e7e9      	b.n	5b86 <RndStartupTest.constprop.0+0x52>
    5bb2:	4809      	ldr	r0, [pc, #36]	; (5bd8 <RndStartupTest.constprop.0+0xa4>)
    5bb4:	f7ff fd9a 	bl	56ec <CC_PalAbort>
    5bb8:	e7db      	b.n	5b72 <RndStartupTest.constprop.0+0x3e>
    5bba:	4808      	ldr	r0, [pc, #32]	; (5bdc <RndStartupTest.constprop.0+0xa8>)
    5bbc:	f7ff fd96 	bl	56ec <CC_PalAbort>
    5bc0:	e7cf      	b.n	5b62 <RndStartupTest.constprop.0+0x2e>
    5bc2:	bf00      	nop
    5bc4:	200000ac 	.word	0x200000ac
    5bc8:	50846e34 	.word	0x50846e34
    5bcc:	20000ebc 	.word	0x20000ebc
    5bd0:	00009064 	.word	0x00009064
    5bd4:	00009044 	.word	0x00009044
    5bd8:	00009024 	.word	0x00009024
    5bdc:	0000900c 	.word	0x0000900c

00005be0 <CC_LibInit>:
    5be0:	b510      	push	{r4, lr}
    5be2:	b082      	sub	sp, #8
    5be4:	f000 f82a 	bl	5c3c <CC_HalInit>
    5be8:	b9d0      	cbnz	r0, 5c20 <CC_LibInit+0x40>
    5bea:	f000 f849 	bl	5c80 <CC_PalInit>
    5bee:	b9e8      	cbnz	r0, 5c2c <CC_LibInit+0x4c>
    5bf0:	4b10      	ldr	r3, [pc, #64]	; (5c34 <CC_LibInit+0x54>)
    5bf2:	6018      	str	r0, [r3, #0]
    5bf4:	f7ff ff9e 	bl	5b34 <RndStartupTest.constprop.0>
    5bf8:	4604      	mov	r4, r0
    5bfa:	b968      	cbnz	r0, 5c18 <CC_LibInit+0x38>
    5bfc:	4602      	mov	r2, r0
    5bfe:	4601      	mov	r1, r0
    5c00:	f7ff fd9c 	bl	573c <nrf_cc3xx_platform_ctr_drbg_init>
    5c04:	b940      	cbnz	r0, 5c18 <CC_LibInit+0x38>
    5c06:	2268      	movs	r2, #104	; 0x68
    5c08:	490b      	ldr	r1, [pc, #44]	; (5c38 <CC_LibInit+0x58>)
    5c0a:	ab01      	add	r3, sp, #4
    5c0c:	f7ff fdca 	bl	57a4 <nrf_cc3xx_platform_ctr_drbg_get>
    5c10:	b910      	cbnz	r0, 5c18 <CC_LibInit+0x38>
    5c12:	4620      	mov	r0, r4
    5c14:	b002      	add	sp, #8
    5c16:	bd10      	pop	{r4, pc}
    5c18:	2405      	movs	r4, #5
    5c1a:	4620      	mov	r0, r4
    5c1c:	b002      	add	sp, #8
    5c1e:	bd10      	pop	{r4, pc}
    5c20:	2403      	movs	r4, #3
    5c22:	f000 f85b 	bl	5cdc <CC_PalTerminate>
    5c26:	4620      	mov	r0, r4
    5c28:	b002      	add	sp, #8
    5c2a:	bd10      	pop	{r4, pc}
    5c2c:	2404      	movs	r4, #4
    5c2e:	4620      	mov	r0, r4
    5c30:	b002      	add	sp, #8
    5c32:	bd10      	pop	{r4, pc}
    5c34:	50845a0c 	.word	0x50845a0c
    5c38:	20000e54 	.word	0x20000e54

00005c3c <CC_HalInit>:
    5c3c:	2000      	movs	r0, #0
    5c3e:	4770      	bx	lr

00005c40 <CC_HalClearInterruptBit>:
    5c40:	0543      	lsls	r3, r0, #21
    5c42:	d503      	bpl.n	5c4c <CC_HalClearInterruptBit+0xc>
    5c44:	f04f 32ff 	mov.w	r2, #4294967295
    5c48:	4b02      	ldr	r3, [pc, #8]	; (5c54 <CC_HalClearInterruptBit+0x14>)
    5c4a:	601a      	str	r2, [r3, #0]
    5c4c:	4b02      	ldr	r3, [pc, #8]	; (5c58 <CC_HalClearInterruptBit+0x18>)
    5c4e:	6018      	str	r0, [r3, #0]
    5c50:	4770      	bx	lr
    5c52:	bf00      	nop
    5c54:	50845108 	.word	0x50845108
    5c58:	50845a08 	.word	0x50845a08

00005c5c <CC_HalMaskInterrupt>:
    5c5c:	4b01      	ldr	r3, [pc, #4]	; (5c64 <CC_HalMaskInterrupt+0x8>)
    5c5e:	6018      	str	r0, [r3, #0]
    5c60:	4770      	bx	lr
    5c62:	bf00      	nop
    5c64:	50845a04 	.word	0x50845a04

00005c68 <CC_HalWaitInterrupt>:
    5c68:	b108      	cbz	r0, 5c6e <CC_HalWaitInterrupt+0x6>
    5c6a:	f000 b875 	b.w	5d58 <CC_PalWaitInterrupt>
    5c6e:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    5c72:	4770      	bx	lr

00005c74 <CC_HalWaitInterruptRND>:
    5c74:	b108      	cbz	r0, 5c7a <CC_HalWaitInterruptRND+0x6>
    5c76:	f000 b84f 	b.w	5d18 <CC_PalWaitInterruptRND>
    5c7a:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    5c7e:	4770      	bx	lr

00005c80 <CC_PalInit>:
    5c80:	b510      	push	{r4, lr}
    5c82:	4811      	ldr	r0, [pc, #68]	; (5cc8 <CC_PalInit+0x48>)
    5c84:	f000 f87c 	bl	5d80 <CC_PalMutexCreate>
    5c88:	b100      	cbz	r0, 5c8c <CC_PalInit+0xc>
    5c8a:	bd10      	pop	{r4, pc}
    5c8c:	480f      	ldr	r0, [pc, #60]	; (5ccc <CC_PalInit+0x4c>)
    5c8e:	f000 f877 	bl	5d80 <CC_PalMutexCreate>
    5c92:	2800      	cmp	r0, #0
    5c94:	d1f9      	bne.n	5c8a <CC_PalInit+0xa>
    5c96:	4c0e      	ldr	r4, [pc, #56]	; (5cd0 <CC_PalInit+0x50>)
    5c98:	4620      	mov	r0, r4
    5c9a:	f000 f871 	bl	5d80 <CC_PalMutexCreate>
    5c9e:	2800      	cmp	r0, #0
    5ca0:	d1f3      	bne.n	5c8a <CC_PalInit+0xa>
    5ca2:	4b0c      	ldr	r3, [pc, #48]	; (5cd4 <CC_PalInit+0x54>)
    5ca4:	480c      	ldr	r0, [pc, #48]	; (5cd8 <CC_PalInit+0x58>)
    5ca6:	601c      	str	r4, [r3, #0]
    5ca8:	f000 f86a 	bl	5d80 <CC_PalMutexCreate>
    5cac:	4601      	mov	r1, r0
    5cae:	2800      	cmp	r0, #0
    5cb0:	d1eb      	bne.n	5c8a <CC_PalInit+0xa>
    5cb2:	f000 f82d 	bl	5d10 <CC_PalDmaInit>
    5cb6:	4604      	mov	r4, r0
    5cb8:	b108      	cbz	r0, 5cbe <CC_PalInit+0x3e>
    5cba:	4620      	mov	r0, r4
    5cbc:	bd10      	pop	{r4, pc}
    5cbe:	f000 f885 	bl	5dcc <CC_PalPowerSaveModeInit>
    5cc2:	4620      	mov	r0, r4
    5cc4:	e7fa      	b.n	5cbc <CC_PalInit+0x3c>
    5cc6:	bf00      	nop
    5cc8:	200000a8 	.word	0x200000a8
    5ccc:	2000009c 	.word	0x2000009c
    5cd0:	200000a4 	.word	0x200000a4
    5cd4:	200000ac 	.word	0x200000ac
    5cd8:	200000a0 	.word	0x200000a0

00005cdc <CC_PalTerminate>:
    5cdc:	b508      	push	{r3, lr}
    5cde:	4808      	ldr	r0, [pc, #32]	; (5d00 <CC_PalTerminate+0x24>)
    5ce0:	f000 f858 	bl	5d94 <CC_PalMutexDestroy>
    5ce4:	4807      	ldr	r0, [pc, #28]	; (5d04 <CC_PalTerminate+0x28>)
    5ce6:	f000 f855 	bl	5d94 <CC_PalMutexDestroy>
    5cea:	4807      	ldr	r0, [pc, #28]	; (5d08 <CC_PalTerminate+0x2c>)
    5cec:	f000 f852 	bl	5d94 <CC_PalMutexDestroy>
    5cf0:	4806      	ldr	r0, [pc, #24]	; (5d0c <CC_PalTerminate+0x30>)
    5cf2:	f000 f84f 	bl	5d94 <CC_PalMutexDestroy>
    5cf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5cfa:	f000 b80b 	b.w	5d14 <CC_PalDmaTerminate>
    5cfe:	bf00      	nop
    5d00:	200000a8 	.word	0x200000a8
    5d04:	2000009c 	.word	0x2000009c
    5d08:	200000a4 	.word	0x200000a4
    5d0c:	200000a0 	.word	0x200000a0

00005d10 <CC_PalDmaInit>:
    5d10:	2000      	movs	r0, #0
    5d12:	4770      	bx	lr

00005d14 <CC_PalDmaTerminate>:
    5d14:	4770      	bx	lr
    5d16:	bf00      	nop

00005d18 <CC_PalWaitInterruptRND>:
    5d18:	b410      	push	{r4}
    5d1a:	4602      	mov	r2, r0
    5d1c:	4c0a      	ldr	r4, [pc, #40]	; (5d48 <CC_PalWaitInterruptRND+0x30>)
    5d1e:	e001      	b.n	5d24 <CC_PalWaitInterruptRND+0xc>
    5d20:	4213      	tst	r3, r2
    5d22:	d106      	bne.n	5d32 <CC_PalWaitInterruptRND+0x1a>
    5d24:	6823      	ldr	r3, [r4, #0]
    5d26:	f413 7080 	ands.w	r0, r3, #256	; 0x100
    5d2a:	d0f9      	beq.n	5d20 <CC_PalWaitInterruptRND+0x8>
    5d2c:	2001      	movs	r0, #1
    5d2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    5d32:	b121      	cbz	r1, 5d3e <CC_PalWaitInterruptRND+0x26>
    5d34:	4b05      	ldr	r3, [pc, #20]	; (5d4c <CC_PalWaitInterruptRND+0x34>)
    5d36:	4c06      	ldr	r4, [pc, #24]	; (5d50 <CC_PalWaitInterruptRND+0x38>)
    5d38:	681b      	ldr	r3, [r3, #0]
    5d3a:	600b      	str	r3, [r1, #0]
    5d3c:	6023      	str	r3, [r4, #0]
    5d3e:	4b05      	ldr	r3, [pc, #20]	; (5d54 <CC_PalWaitInterruptRND+0x3c>)
    5d40:	601a      	str	r2, [r3, #0]
    5d42:	bc10      	pop	{r4}
    5d44:	4770      	bx	lr
    5d46:	bf00      	nop
    5d48:	50845a00 	.word	0x50845a00
    5d4c:	50845104 	.word	0x50845104
    5d50:	50845108 	.word	0x50845108
    5d54:	50845a08 	.word	0x50845a08

00005d58 <CC_PalWaitInterrupt>:
    5d58:	4602      	mov	r2, r0
    5d5a:	4907      	ldr	r1, [pc, #28]	; (5d78 <CC_PalWaitInterrupt+0x20>)
    5d5c:	e001      	b.n	5d62 <CC_PalWaitInterrupt+0xa>
    5d5e:	421a      	tst	r2, r3
    5d60:	d106      	bne.n	5d70 <CC_PalWaitInterrupt+0x18>
    5d62:	680b      	ldr	r3, [r1, #0]
    5d64:	f413 7080 	ands.w	r0, r3, #256	; 0x100
    5d68:	d0f9      	beq.n	5d5e <CC_PalWaitInterrupt+0x6>
    5d6a:	2001      	movs	r0, #1
    5d6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    5d70:	4b02      	ldr	r3, [pc, #8]	; (5d7c <CC_PalWaitInterrupt+0x24>)
    5d72:	601a      	str	r2, [r3, #0]
    5d74:	4770      	bx	lr
    5d76:	bf00      	nop
    5d78:	50845a00 	.word	0x50845a00
    5d7c:	50845a08 	.word	0x50845a08

00005d80 <CC_PalMutexCreate>:
    5d80:	b508      	push	{r3, lr}
    5d82:	4b03      	ldr	r3, [pc, #12]	; (5d90 <CC_PalMutexCreate+0x10>)
    5d84:	6802      	ldr	r2, [r0, #0]
    5d86:	681b      	ldr	r3, [r3, #0]
    5d88:	6810      	ldr	r0, [r2, #0]
    5d8a:	4798      	blx	r3
    5d8c:	2000      	movs	r0, #0
    5d8e:	bd08      	pop	{r3, pc}
    5d90:	2000005c 	.word	0x2000005c

00005d94 <CC_PalMutexDestroy>:
    5d94:	b508      	push	{r3, lr}
    5d96:	4b03      	ldr	r3, [pc, #12]	; (5da4 <CC_PalMutexDestroy+0x10>)
    5d98:	6802      	ldr	r2, [r0, #0]
    5d9a:	685b      	ldr	r3, [r3, #4]
    5d9c:	6810      	ldr	r0, [r2, #0]
    5d9e:	4798      	blx	r3
    5da0:	2000      	movs	r0, #0
    5da2:	bd08      	pop	{r3, pc}
    5da4:	2000005c 	.word	0x2000005c

00005da8 <CC_PalMutexLock>:
    5da8:	4b02      	ldr	r3, [pc, #8]	; (5db4 <CC_PalMutexLock+0xc>)
    5daa:	6802      	ldr	r2, [r0, #0]
    5dac:	689b      	ldr	r3, [r3, #8]
    5dae:	6810      	ldr	r0, [r2, #0]
    5db0:	4718      	bx	r3
    5db2:	bf00      	nop
    5db4:	2000005c 	.word	0x2000005c

00005db8 <CC_PalMutexUnlock>:
    5db8:	b508      	push	{r3, lr}
    5dba:	4b03      	ldr	r3, [pc, #12]	; (5dc8 <CC_PalMutexUnlock+0x10>)
    5dbc:	6802      	ldr	r2, [r0, #0]
    5dbe:	68db      	ldr	r3, [r3, #12]
    5dc0:	6810      	ldr	r0, [r2, #0]
    5dc2:	4798      	blx	r3
    5dc4:	2000      	movs	r0, #0
    5dc6:	bd08      	pop	{r3, pc}
    5dc8:	2000005c 	.word	0x2000005c

00005dcc <CC_PalPowerSaveModeInit>:
    5dcc:	b570      	push	{r4, r5, r6, lr}
    5dce:	4c09      	ldr	r4, [pc, #36]	; (5df4 <CC_PalPowerSaveModeInit+0x28>)
    5dd0:	4d09      	ldr	r5, [pc, #36]	; (5df8 <CC_PalPowerSaveModeInit+0x2c>)
    5dd2:	6920      	ldr	r0, [r4, #16]
    5dd4:	68ab      	ldr	r3, [r5, #8]
    5dd6:	4798      	blx	r3
    5dd8:	b118      	cbz	r0, 5de2 <CC_PalPowerSaveModeInit+0x16>
    5dda:	4b08      	ldr	r3, [pc, #32]	; (5dfc <CC_PalPowerSaveModeInit+0x30>)
    5ddc:	4808      	ldr	r0, [pc, #32]	; (5e00 <CC_PalPowerSaveModeInit+0x34>)
    5dde:	685b      	ldr	r3, [r3, #4]
    5de0:	4798      	blx	r3
    5de2:	2100      	movs	r1, #0
    5de4:	4a07      	ldr	r2, [pc, #28]	; (5e04 <CC_PalPowerSaveModeInit+0x38>)
    5de6:	68eb      	ldr	r3, [r5, #12]
    5de8:	6011      	str	r1, [r2, #0]
    5dea:	6920      	ldr	r0, [r4, #16]
    5dec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5df0:	4718      	bx	r3
    5df2:	bf00      	nop
    5df4:	2000006c 	.word	0x2000006c
    5df8:	2000005c 	.word	0x2000005c
    5dfc:	2000004c 	.word	0x2000004c
    5e00:	0000907c 	.word	0x0000907c
    5e04:	200010dc 	.word	0x200010dc

00005e08 <CC_PalPowerSaveModeSelect>:
    5e08:	b570      	push	{r4, r5, r6, lr}
    5e0a:	4d1a      	ldr	r5, [pc, #104]	; (5e74 <CC_PalPowerSaveModeSelect+0x6c>)
    5e0c:	4e1a      	ldr	r6, [pc, #104]	; (5e78 <CC_PalPowerSaveModeSelect+0x70>)
    5e0e:	4604      	mov	r4, r0
    5e10:	68b2      	ldr	r2, [r6, #8]
    5e12:	6928      	ldr	r0, [r5, #16]
    5e14:	4790      	blx	r2
    5e16:	b9f0      	cbnz	r0, 5e56 <CC_PalPowerSaveModeSelect+0x4e>
    5e18:	b15c      	cbz	r4, 5e32 <CC_PalPowerSaveModeSelect+0x2a>
    5e1a:	4c18      	ldr	r4, [pc, #96]	; (5e7c <CC_PalPowerSaveModeSelect+0x74>)
    5e1c:	6823      	ldr	r3, [r4, #0]
    5e1e:	b1ab      	cbz	r3, 5e4c <CC_PalPowerSaveModeSelect+0x44>
    5e20:	2b01      	cmp	r3, #1
    5e22:	d01a      	beq.n	5e5a <CC_PalPowerSaveModeSelect+0x52>
    5e24:	3b01      	subs	r3, #1
    5e26:	6023      	str	r3, [r4, #0]
    5e28:	6928      	ldr	r0, [r5, #16]
    5e2a:	68f3      	ldr	r3, [r6, #12]
    5e2c:	4798      	blx	r3
    5e2e:	2000      	movs	r0, #0
    5e30:	bd70      	pop	{r4, r5, r6, pc}
    5e32:	4c12      	ldr	r4, [pc, #72]	; (5e7c <CC_PalPowerSaveModeSelect+0x74>)
    5e34:	6821      	ldr	r1, [r4, #0]
    5e36:	b939      	cbnz	r1, 5e48 <CC_PalPowerSaveModeSelect+0x40>
    5e38:	2001      	movs	r0, #1
    5e3a:	4b11      	ldr	r3, [pc, #68]	; (5e80 <CC_PalPowerSaveModeSelect+0x78>)
    5e3c:	4a11      	ldr	r2, [pc, #68]	; (5e84 <CC_PalPowerSaveModeSelect+0x7c>)
    5e3e:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    5e42:	6813      	ldr	r3, [r2, #0]
    5e44:	2b00      	cmp	r3, #0
    5e46:	d1fc      	bne.n	5e42 <CC_PalPowerSaveModeSelect+0x3a>
    5e48:	3101      	adds	r1, #1
    5e4a:	6021      	str	r1, [r4, #0]
    5e4c:	68f3      	ldr	r3, [r6, #12]
    5e4e:	6928      	ldr	r0, [r5, #16]
    5e50:	4798      	blx	r3
    5e52:	2000      	movs	r0, #0
    5e54:	bd70      	pop	{r4, r5, r6, pc}
    5e56:	480c      	ldr	r0, [pc, #48]	; (5e88 <CC_PalPowerSaveModeSelect+0x80>)
    5e58:	bd70      	pop	{r4, r5, r6, pc}
    5e5a:	4a0a      	ldr	r2, [pc, #40]	; (5e84 <CC_PalPowerSaveModeSelect+0x7c>)
    5e5c:	6813      	ldr	r3, [r2, #0]
    5e5e:	2b00      	cmp	r3, #0
    5e60:	d1fc      	bne.n	5e5c <CC_PalPowerSaveModeSelect+0x54>
    5e62:	4a07      	ldr	r2, [pc, #28]	; (5e80 <CC_PalPowerSaveModeSelect+0x78>)
    5e64:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    5e68:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    5e6c:	f7ff fef6 	bl	5c5c <CC_HalMaskInterrupt>
    5e70:	6823      	ldr	r3, [r4, #0]
    5e72:	e7d7      	b.n	5e24 <CC_PalPowerSaveModeSelect+0x1c>
    5e74:	2000006c 	.word	0x2000006c
    5e78:	2000005c 	.word	0x2000005c
    5e7c:	200010dc 	.word	0x200010dc
    5e80:	50844000 	.word	0x50844000
    5e84:	50845910 	.word	0x50845910
    5e88:	ffff8fe9 	.word	0xffff8fe9

00005e8c <mutex_init>:
    5e8c:	4b01      	ldr	r3, [pc, #4]	; (5e94 <mutex_init+0x8>)
    5e8e:	681b      	ldr	r3, [r3, #0]
    5e90:	4718      	bx	r3
    5e92:	bf00      	nop
    5e94:	2000005c 	.word	0x2000005c

00005e98 <mutex_lock>:
    5e98:	4b01      	ldr	r3, [pc, #4]	; (5ea0 <mutex_lock+0x8>)
    5e9a:	689b      	ldr	r3, [r3, #8]
    5e9c:	4718      	bx	r3
    5e9e:	bf00      	nop
    5ea0:	2000005c 	.word	0x2000005c

00005ea4 <mutex_unlock>:
    5ea4:	4b01      	ldr	r3, [pc, #4]	; (5eac <mutex_unlock+0x8>)
    5ea6:	68db      	ldr	r3, [r3, #12]
    5ea8:	4718      	bx	r3
    5eaa:	bf00      	nop
    5eac:	2000005c 	.word	0x2000005c

00005eb0 <startTrngHW>:
    5eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5eb2:	2800      	cmp	r0, #0
    5eb4:	d070      	beq.n	5f98 <startTrngHW+0xe8>
    5eb6:	460c      	mov	r4, r1
    5eb8:	2900      	cmp	r1, #0
    5eba:	d06d      	beq.n	5f98 <startTrngHW+0xe8>
    5ebc:	461d      	mov	r5, r3
    5ebe:	2b00      	cmp	r3, #0
    5ec0:	d06a      	beq.n	5f98 <startTrngHW+0xe8>
    5ec2:	4606      	mov	r6, r0
    5ec4:	b11a      	cbz	r2, 5ece <startTrngHW+0x1e>
    5ec6:	2201      	movs	r2, #1
    5ec8:	2300      	movs	r3, #0
    5eca:	602a      	str	r2, [r5, #0]
    5ecc:	6003      	str	r3, [r0, #0]
    5ece:	682b      	ldr	r3, [r5, #0]
    5ed0:	2b00      	cmp	r3, #0
    5ed2:	d05e      	beq.n	5f92 <startTrngHW+0xe2>
    5ed4:	4629      	mov	r1, r5
    5ed6:	4620      	mov	r0, r4
    5ed8:	f001 f8a2 	bl	7020 <LLF_RND_GetFastestRosc>
    5edc:	4607      	mov	r7, r0
    5ede:	2800      	cmp	r0, #0
    5ee0:	d158      	bne.n	5f94 <startTrngHW+0xe4>
    5ee2:	4621      	mov	r1, r4
    5ee4:	6828      	ldr	r0, [r5, #0]
    5ee6:	f001 f87d 	bl	6fe4 <LLF_RND_GetRoscSampleCnt>
    5eea:	4607      	mov	r7, r0
    5eec:	2800      	cmp	r0, #0
    5eee:	d151      	bne.n	5f94 <startTrngHW+0xe4>
    5ef0:	682b      	ldr	r3, [r5, #0]
    5ef2:	2b08      	cmp	r3, #8
    5ef4:	d05e      	beq.n	5fb4 <startTrngHW+0x104>
    5ef6:	2b04      	cmp	r3, #4
    5ef8:	d05f      	beq.n	5fba <startTrngHW+0x10a>
    5efa:	f1a3 0e02 	sub.w	lr, r3, #2
    5efe:	fabe fe8e 	clz	lr, lr
    5f02:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
    5f06:	2301      	movs	r3, #1
    5f08:	469c      	mov	ip, r3
    5f0a:	4a2d      	ldr	r2, [pc, #180]	; (5fc0 <startTrngHW+0x110>)
    5f0c:	492d      	ldr	r1, [pc, #180]	; (5fc4 <startTrngHW+0x114>)
    5f0e:	6013      	str	r3, [r2, #0]
    5f10:	4610      	mov	r0, r2
    5f12:	600b      	str	r3, [r1, #0]
    5f14:	3a94      	subs	r2, #148	; 0x94
    5f16:	f8c0 c000 	str.w	ip, [r0]
    5f1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5f1c:	6013      	str	r3, [r2, #0]
    5f1e:	6811      	ldr	r1, [r2, #0]
    5f20:	428b      	cmp	r3, r1
    5f22:	d1f8      	bne.n	5f16 <startTrngHW+0x66>
    5f24:	2200      	movs	r2, #0
    5f26:	f06f 011b 	mvn.w	r1, #27
    5f2a:	f04f 30ff 	mov.w	r0, #4294967295
    5f2e:	4b26      	ldr	r3, [pc, #152]	; (5fc8 <startTrngHW+0x118>)
    5f30:	601a      	str	r2, [r3, #0]
    5f32:	4a26      	ldr	r2, [pc, #152]	; (5fcc <startTrngHW+0x11c>)
    5f34:	6010      	str	r0, [r2, #0]
    5f36:	f843 1c2c 	str.w	r1, [r3, #-44]
    5f3a:	f8c2 e004 	str.w	lr, [r2, #4]
    5f3e:	f8d3 08d8 	ldr.w	r0, [r3, #2264]	; 0x8d8
    5f42:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    5f46:	f7ff fe89 	bl	5c5c <CC_HalMaskInterrupt>
    5f4a:	220a      	movs	r2, #10
    5f4c:	4b20      	ldr	r3, [pc, #128]	; (5fd0 <startTrngHW+0x120>)
    5f4e:	601a      	str	r2, [r3, #0]
    5f50:	9a06      	ldr	r2, [sp, #24]
    5f52:	6923      	ldr	r3, [r4, #16]
    5f54:	2a01      	cmp	r2, #1
    5f56:	6a61      	ldr	r1, [r4, #36]	; 0x24
    5f58:	d021      	beq.n	5f9e <startTrngHW+0xee>
    5f5a:	4a1e      	ldr	r2, [pc, #120]	; (5fd4 <startTrngHW+0x124>)
    5f5c:	fba2 2303 	umull	r2, r3, r2, r3
    5f60:	091b      	lsrs	r3, r3, #4
    5f62:	2201      	movs	r2, #1
    5f64:	fb03 f301 	mul.w	r3, r3, r1
    5f68:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    5f6c:	491a      	ldr	r1, [pc, #104]	; (5fd8 <startTrngHW+0x128>)
    5f6e:	03db      	lsls	r3, r3, #15
    5f70:	099b      	lsrs	r3, r3, #6
    5f72:	600b      	str	r3, [r1, #0]
    5f74:	4b14      	ldr	r3, [pc, #80]	; (5fc8 <startTrngHW+0x118>)
    5f76:	4638      	mov	r0, r7
    5f78:	601a      	str	r2, [r3, #0]
    5f7a:	6833      	ldr	r3, [r6, #0]
    5f7c:	682a      	ldr	r2, [r5, #0]
    5f7e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5f82:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    5f86:	6033      	str	r3, [r6, #0]
    5f88:	682a      	ldr	r2, [r5, #0]
    5f8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    5f8e:	6033      	str	r3, [r6, #0]
    5f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5f92:	4f12      	ldr	r7, [pc, #72]	; (5fdc <startTrngHW+0x12c>)
    5f94:	4638      	mov	r0, r7
    5f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5f98:	4f11      	ldr	r7, [pc, #68]	; (5fe0 <startTrngHW+0x130>)
    5f9a:	4638      	mov	r0, r7
    5f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5f9e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    5fa2:	f8d3 2c0c 	ldr.w	r2, [r3, #3084]	; 0xc0c
    5fa6:	3201      	adds	r2, #1
    5fa8:	d002      	beq.n	5fb0 <startTrngHW+0x100>
    5faa:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    5fae:	e7d4      	b.n	5f5a <startTrngHW+0xaa>
    5fb0:	2316      	movs	r3, #22
    5fb2:	e7d6      	b.n	5f62 <startTrngHW+0xb2>
    5fb4:	f04f 0e03 	mov.w	lr, #3
    5fb8:	e7a5      	b.n	5f06 <startTrngHW+0x56>
    5fba:	f04f 0e02 	mov.w	lr, #2
    5fbe:	e7a2      	b.n	5f06 <startTrngHW+0x56>
    5fc0:	508451c4 	.word	0x508451c4
    5fc4:	50845140 	.word	0x50845140
    5fc8:	5084512c 	.word	0x5084512c
    5fcc:	50845108 	.word	0x50845108
    5fd0:	50845138 	.word	0x50845138
    5fd4:	aaaaaaab 	.word	0xaaaaaaab
    5fd8:	508451d8 	.word	0x508451d8
    5fdc:	00f10c31 	.word	0x00f10c31
    5fe0:	00f10c35 	.word	0x00f10c35

00005fe4 <LLF_RND_RepetitionCounterTest.part.0>:
    5fe4:	b4f0      	push	{r4, r5, r6, r7}
    5fe6:	2400      	movs	r4, #0
    5fe8:	00c9      	lsls	r1, r1, #3
    5fea:	4626      	mov	r6, r4
    5fec:	4627      	mov	r7, r4
    5fee:	f101 3cff 	add.w	ip, r1, #4294967295
    5ff2:	e006      	b.n	6002 <LLF_RND_RepetitionCounterTest.part.0+0x1e>
    5ff4:	429f      	cmp	r7, r3
    5ff6:	d015      	beq.n	6024 <LLF_RND_RepetitionCounterTest.part.0+0x40>
    5ff8:	2601      	movs	r6, #1
    5ffa:	4565      	cmp	r5, ip
    5ffc:	d818      	bhi.n	6030 <LLF_RND_RepetitionCounterTest.part.0+0x4c>
    5ffe:	462c      	mov	r4, r5
    6000:	461f      	mov	r7, r3
    6002:	0963      	lsrs	r3, r4, #5
    6004:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    6008:	f004 011f 	and.w	r1, r4, #31
    600c:	40cb      	lsrs	r3, r1
    600e:	291f      	cmp	r1, #31
    6010:	f104 0501 	add.w	r5, r4, #1
    6014:	bf18      	it	ne
    6016:	f003 0301 	andne.w	r3, r3, #1
    601a:	2c00      	cmp	r4, #0
    601c:	d1ea      	bne.n	5ff4 <LLF_RND_RepetitionCounterTest.part.0+0x10>
    601e:	2601      	movs	r6, #1
    6020:	4635      	mov	r5, r6
    6022:	e7ec      	b.n	5ffe <LLF_RND_RepetitionCounterTest.part.0+0x1a>
    6024:	3601      	adds	r6, #1
    6026:	4296      	cmp	r6, r2
    6028:	d1e7      	bne.n	5ffa <LLF_RND_RepetitionCounterTest.part.0+0x16>
    602a:	4803      	ldr	r0, [pc, #12]	; (6038 <LLF_RND_RepetitionCounterTest.part.0+0x54>)
    602c:	bcf0      	pop	{r4, r5, r6, r7}
    602e:	4770      	bx	lr
    6030:	2000      	movs	r0, #0
    6032:	bcf0      	pop	{r4, r5, r6, r7}
    6034:	4770      	bx	lr
    6036:	bf00      	nop
    6038:	00f10c36 	.word	0x00f10c36

0000603c <LLF_RND_AdaptiveProportionTest>:
    603c:	2800      	cmp	r0, #0
    603e:	d05f      	beq.n	6100 <LLF_RND_AdaptiveProportionTest+0xc4>
    6040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6044:	1e4c      	subs	r4, r1, #1
    6046:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    604a:	d226      	bcs.n	609a <LLF_RND_AdaptiveProportionTest+0x5e>
    604c:	b32b      	cbz	r3, 609a <LLF_RND_AdaptiveProportionTest+0x5e>
    604e:	b322      	cbz	r2, 609a <LLF_RND_AdaptiveProportionTest+0x5e>
    6050:	00cc      	lsls	r4, r1, #3
    6052:	2b01      	cmp	r3, #1
    6054:	f104 3eff 	add.w	lr, r4, #4294967295
    6058:	d02f      	beq.n	60ba <LLF_RND_AdaptiveProportionTest+0x7e>
    605a:	2100      	movs	r1, #0
    605c:	468c      	mov	ip, r1
    605e:	460f      	mov	r7, r1
    6060:	460d      	mov	r5, r1
    6062:	f103 38ff 	add.w	r8, r3, #4294967295
    6066:	094c      	lsrs	r4, r1, #5
    6068:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
    606c:	f001 061f 	and.w	r6, r1, #31
    6070:	40f4      	lsrs	r4, r6
    6072:	2e1f      	cmp	r6, #31
    6074:	bf18      	it	ne
    6076:	f004 0401 	andne.w	r4, r4, #1
    607a:	b921      	cbnz	r1, 6086 <LLF_RND_AdaptiveProportionTest+0x4a>
    607c:	2501      	movs	r5, #1
    607e:	46ac      	mov	ip, r5
    6080:	4629      	mov	r1, r5
    6082:	4627      	mov	r7, r4
    6084:	e7ef      	b.n	6066 <LLF_RND_AdaptiveProportionTest+0x2a>
    6086:	42ab      	cmp	r3, r5
    6088:	d013      	beq.n	60b2 <LLF_RND_AdaptiveProportionTest+0x76>
    608a:	42a7      	cmp	r7, r4
    608c:	d101      	bne.n	6092 <LLF_RND_AdaptiveProportionTest+0x56>
    608e:	f10c 0c01 	add.w	ip, ip, #1
    6092:	4545      	cmp	r5, r8
    6094:	d104      	bne.n	60a0 <LLF_RND_AdaptiveProportionTest+0x64>
    6096:	4562      	cmp	r2, ip
    6098:	d202      	bcs.n	60a0 <LLF_RND_AdaptiveProportionTest+0x64>
    609a:	481a      	ldr	r0, [pc, #104]	; (6104 <LLF_RND_AdaptiveProportionTest+0xc8>)
    609c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    60a0:	463c      	mov	r4, r7
    60a2:	3101      	adds	r1, #1
    60a4:	458e      	cmp	lr, r1
    60a6:	f105 0501 	add.w	r5, r5, #1
    60aa:	d2ea      	bcs.n	6082 <LLF_RND_AdaptiveProportionTest+0x46>
    60ac:	2000      	movs	r0, #0
    60ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    60b2:	2500      	movs	r5, #0
    60b4:	f04f 0c01 	mov.w	ip, #1
    60b8:	e7f3      	b.n	60a2 <LLF_RND_AdaptiveProportionTest+0x66>
    60ba:	2600      	movs	r6, #0
    60bc:	46b4      	mov	ip, r6
    60be:	4637      	mov	r7, r6
    60c0:	4631      	mov	r1, r6
    60c2:	094b      	lsrs	r3, r1, #5
    60c4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    60c8:	f001 051f 	and.w	r5, r1, #31
    60cc:	40eb      	lsrs	r3, r5
    60ce:	2d1f      	cmp	r5, #31
    60d0:	bf18      	it	ne
    60d2:	f003 0301 	andne.w	r3, r3, #1
    60d6:	b139      	cbz	r1, 60e8 <LLF_RND_AdaptiveProportionTest+0xac>
    60d8:	b95f      	cbnz	r7, 60f2 <LLF_RND_AdaptiveProportionTest+0xb6>
    60da:	459c      	cmp	ip, r3
    60dc:	d001      	beq.n	60e2 <LLF_RND_AdaptiveProportionTest+0xa6>
    60de:	4663      	mov	r3, ip
    60e0:	e008      	b.n	60f4 <LLF_RND_AdaptiveProportionTest+0xb8>
    60e2:	4663      	mov	r3, ip
    60e4:	3601      	adds	r6, #1
    60e6:	e005      	b.n	60f4 <LLF_RND_AdaptiveProportionTest+0xb8>
    60e8:	2601      	movs	r6, #1
    60ea:	4631      	mov	r1, r6
    60ec:	469c      	mov	ip, r3
    60ee:	2701      	movs	r7, #1
    60f0:	e7e7      	b.n	60c2 <LLF_RND_AdaptiveProportionTest+0x86>
    60f2:	463e      	mov	r6, r7
    60f4:	42b2      	cmp	r2, r6
    60f6:	d3d0      	bcc.n	609a <LLF_RND_AdaptiveProportionTest+0x5e>
    60f8:	3101      	adds	r1, #1
    60fa:	42a1      	cmp	r1, r4
    60fc:	d1f6      	bne.n	60ec <LLF_RND_AdaptiveProportionTest+0xb0>
    60fe:	e7d5      	b.n	60ac <LLF_RND_AdaptiveProportionTest+0x70>
    6100:	4800      	ldr	r0, [pc, #0]	; (6104 <LLF_RND_AdaptiveProportionTest+0xc8>)
    6102:	4770      	bx	lr
    6104:	00f10c37 	.word	0x00f10c37

00006108 <getTrngSource>:
    6108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    610c:	b08d      	sub	sp, #52	; 0x34
    610e:	9e18      	ldr	r6, [sp, #96]	; 0x60
    6110:	4607      	mov	r7, r0
    6112:	460c      	mov	r4, r1
    6114:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    6116:	2e00      	cmp	r6, #0
    6118:	d14c      	bne.n	61b4 <getTrngSource+0xac>
    611a:	f8d1 b010 	ldr.w	fp, [r1, #16]
    611e:	2100      	movs	r1, #0
    6120:	601d      	str	r5, [r3, #0]
    6122:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6124:	6019      	str	r1, [r3, #0]
    6126:	2a00      	cmp	r2, #0
    6128:	f000 811e 	beq.w	6368 <getTrngSource+0x260>
    612c:	4a9a      	ldr	r2, [pc, #616]	; (6398 <getTrngSource+0x290>)
    612e:	4b9b      	ldr	r3, [pc, #620]	; (639c <getTrngSource+0x294>)
    6130:	6811      	ldr	r1, [r2, #0]
    6132:	6a62      	ldr	r2, [r4, #36]	; 0x24
    6134:	681b      	ldr	r3, [r3, #0]
    6136:	429a      	cmp	r2, r3
    6138:	d147      	bne.n	61ca <getTrngSource+0xc2>
    613a:	290a      	cmp	r1, #10
    613c:	d145      	bne.n	61ca <getTrngSource+0xc2>
    613e:	78fb      	ldrb	r3, [r7, #3]
    6140:	9304      	str	r3, [sp, #16]
    6142:	2304      	movs	r3, #4
    6144:	46b8      	mov	r8, r7
    6146:	9302      	str	r3, [sp, #8]
    6148:	4b95      	ldr	r3, [pc, #596]	; (63a0 <getTrngSource+0x298>)
    614a:	fba3 230b 	umull	r2, r3, r3, fp
    614e:	ea4f 0a93 	mov.w	sl, r3, lsr #2
    6152:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
    6156:	f105 0208 	add.w	r2, r5, #8
    615a:	9203      	str	r2, [sp, #12]
    615c:	ebab 0a43 	sub.w	sl, fp, r3, lsl #1
    6160:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6162:	f8c3 b000 	str.w	fp, [r3]
    6166:	f1bb 0f00 	cmp.w	fp, #0
    616a:	f000 80c3 	beq.w	62f4 <getTrngSource+0x1ec>
    616e:	465d      	mov	r5, fp
    6170:	f04f 0900 	mov.w	r9, #0
    6174:	9e03      	ldr	r6, [sp, #12]
    6176:	f000 ff63 	bl	7040 <LLF_RND_TurnOffTrng>
    617a:	2300      	movs	r3, #0
    617c:	9305      	str	r3, [sp, #20]
    617e:	f1b8 0f00 	cmp.w	r8, #0
    6182:	f000 80e5 	beq.w	6350 <getTrngSource+0x248>
    6186:	2c00      	cmp	r4, #0
    6188:	f000 80e2 	beq.w	6350 <getTrngSource+0x248>
    618c:	9b04      	ldr	r3, [sp, #16]
    618e:	2b00      	cmp	r3, #0
    6190:	f000 80dc 	beq.w	634c <getTrngSource+0x244>
    6194:	4620      	mov	r0, r4
    6196:	a904      	add	r1, sp, #16
    6198:	f000 ff42 	bl	7020 <LLF_RND_GetFastestRosc>
    619c:	b1b8      	cbz	r0, 61ce <getTrngSource+0xc6>
    619e:	4b81      	ldr	r3, [pc, #516]	; (63a4 <getTrngSource+0x29c>)
    61a0:	4298      	cmp	r0, r3
    61a2:	f040 80a7 	bne.w	62f4 <getTrngSource+0x1ec>
    61a6:	9002      	str	r0, [sp, #8]
    61a8:	f000 ff4a 	bl	7040 <LLF_RND_TurnOffTrng>
    61ac:	9802      	ldr	r0, [sp, #8]
    61ae:	b00d      	add	sp, #52	; 0x34
    61b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    61b4:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    61b8:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    61bc:	3001      	adds	r0, #1
    61be:	bf0c      	ite	eq
    61c0:	f44f 7b04 	moveq.w	fp, #528	; 0x210
    61c4:	f8d1 bc0c 	ldrne.w	fp, [r1, #3084]	; 0xc0c
    61c8:	e7a9      	b.n	611e <getTrngSource+0x16>
    61ca:	4877      	ldr	r0, [pc, #476]	; (63a8 <getTrngSource+0x2a0>)
    61cc:	e7eb      	b.n	61a6 <getTrngSource+0x9e>
    61ce:	4621      	mov	r1, r4
    61d0:	9804      	ldr	r0, [sp, #16]
    61d2:	f000 ff07 	bl	6fe4 <LLF_RND_GetRoscSampleCnt>
    61d6:	2800      	cmp	r0, #0
    61d8:	d1e1      	bne.n	619e <getTrngSource+0x96>
    61da:	9904      	ldr	r1, [sp, #16]
    61dc:	2908      	cmp	r1, #8
    61de:	f000 80b9 	beq.w	6354 <getTrngSource+0x24c>
    61e2:	2904      	cmp	r1, #4
    61e4:	f000 80b8 	beq.w	6358 <getTrngSource+0x250>
    61e8:	f1a1 0102 	sub.w	r1, r1, #2
    61ec:	fab1 f181 	clz	r1, r1
    61f0:	0949      	lsrs	r1, r1, #5
    61f2:	2301      	movs	r3, #1
    61f4:	4618      	mov	r0, r3
    61f6:	4f6d      	ldr	r7, [pc, #436]	; (63ac <getTrngSource+0x2a4>)
    61f8:	603b      	str	r3, [r7, #0]
    61fa:	f847 3c84 	str.w	r3, [r7, #-132]
    61fe:	4b6b      	ldr	r3, [pc, #428]	; (63ac <getTrngSource+0x2a4>)
    6200:	4f66      	ldr	r7, [pc, #408]	; (639c <getTrngSource+0x294>)
    6202:	6018      	str	r0, [r3, #0]
    6204:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6206:	603b      	str	r3, [r7, #0]
    6208:	683f      	ldr	r7, [r7, #0]
    620a:	42bb      	cmp	r3, r7
    620c:	d1f7      	bne.n	61fe <getTrngSource+0xf6>
    620e:	2000      	movs	r0, #0
    6210:	f04f 33ff 	mov.w	r3, #4294967295
    6214:	f06f 071b 	mvn.w	r7, #27
    6218:	4a65      	ldr	r2, [pc, #404]	; (63b0 <getTrngSource+0x2a8>)
    621a:	6010      	str	r0, [r2, #0]
    621c:	4865      	ldr	r0, [pc, #404]	; (63b4 <getTrngSource+0x2ac>)
    621e:	f842 3c24 	str.w	r3, [r2, #-36]
    6222:	4b65      	ldr	r3, [pc, #404]	; (63b8 <getTrngSource+0x2b0>)
    6224:	f842 7c2c 	str.w	r7, [r2, #-44]
    6228:	6001      	str	r1, [r0, #0]
    622a:	6818      	ldr	r0, [r3, #0]
    622c:	4f5c      	ldr	r7, [pc, #368]	; (63a0 <getTrngSource+0x298>)
    622e:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    6232:	f7ff fd13 	bl	5c5c <CC_HalMaskInterrupt>
    6236:	210a      	movs	r1, #10
    6238:	2201      	movs	r2, #1
    623a:	4b57      	ldr	r3, [pc, #348]	; (6398 <getTrngSource+0x290>)
    623c:	485f      	ldr	r0, [pc, #380]	; (63bc <getTrngSource+0x2b4>)
    623e:	6019      	str	r1, [r3, #0]
    6240:	6921      	ldr	r1, [r4, #16]
    6242:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6244:	fba7 c101 	umull	ip, r1, r7, r1
    6248:	0909      	lsrs	r1, r1, #4
    624a:	fb03 f301 	mul.w	r3, r3, r1
    624e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    6252:	03db      	lsls	r3, r3, #15
    6254:	099b      	lsrs	r3, r3, #6
    6256:	6003      	str	r3, [r0, #0]
    6258:	4b55      	ldr	r3, [pc, #340]	; (63b0 <getTrngSource+0x2a8>)
    625a:	a805      	add	r0, sp, #20
    625c:	601a      	str	r2, [r3, #0]
    625e:	9904      	ldr	r1, [sp, #16]
    6260:	f8d8 2000 	ldr.w	r2, [r8]
    6264:	020b      	lsls	r3, r1, #8
    6266:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    626a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    626e:	4313      	orrs	r3, r2
    6270:	f8c8 3000 	str.w	r3, [r8]
    6274:	f000 fea6 	bl	6fc4 <LLF_RND_WaitRngInterrupt>
    6278:	9b05      	ldr	r3, [sp, #20]
    627a:	f003 031a 	and.w	r3, r3, #26
    627e:	4303      	orrs	r3, r0
    6280:	d138      	bne.n	62f4 <getTrngSource+0x1ec>
    6282:	4b4f      	ldr	r3, [pc, #316]	; (63c0 <getTrngSource+0x2b8>)
    6284:	fba7 2705 	umull	r2, r7, r7, r5
    6288:	681a      	ldr	r2, [r3, #0]
    628a:	3314      	adds	r3, #20
    628c:	9206      	str	r2, [sp, #24]
    628e:	f853 2c10 	ldr.w	r2, [r3, #-16]
    6292:	ebb9 0f97 	cmp.w	r9, r7, lsr #2
    6296:	9207      	str	r2, [sp, #28]
    6298:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    629c:	9208      	str	r2, [sp, #32]
    629e:	f853 2c08 	ldr.w	r2, [r3, #-8]
    62a2:	9209      	str	r2, [sp, #36]	; 0x24
    62a4:	f853 2c04 	ldr.w	r2, [r3, #-4]
    62a8:	920a      	str	r2, [sp, #40]	; 0x28
    62aa:	681b      	ldr	r3, [r3, #0]
    62ac:	930b      	str	r3, [sp, #44]	; 0x2c
    62ae:	d102      	bne.n	62b6 <getTrngSource+0x1ae>
    62b0:	f1ba 0f00 	cmp.w	sl, #0
    62b4:	d141      	bne.n	633a <getTrngSource+0x232>
    62b6:	2218      	movs	r2, #24
    62b8:	4630      	mov	r0, r6
    62ba:	eb0d 0102 	add.w	r1, sp, r2
    62be:	f000 fe25 	bl	6f0c <CC_PalMemCopyPlat>
    62c2:	3d18      	subs	r5, #24
    62c4:	3618      	adds	r6, #24
    62c6:	f109 0901 	add.w	r9, r9, #1
    62ca:	2d00      	cmp	r5, #0
    62cc:	f47f af53 	bne.w	6176 <getTrngSource+0x6e>
    62d0:	f5bb 7f04 	cmp.w	fp, #528	; 0x210
    62d4:	d85d      	bhi.n	6392 <getTrngSource+0x28a>
    62d6:	9d03      	ldr	r5, [sp, #12]
    62d8:	4659      	mov	r1, fp
    62da:	4628      	mov	r0, r5
    62dc:	6962      	ldr	r2, [r4, #20]
    62de:	f7ff fe81 	bl	5fe4 <LLF_RND_RepetitionCounterTest.part.0>
    62e2:	2800      	cmp	r0, #0
    62e4:	d04b      	beq.n	637e <getTrngSource+0x276>
    62e6:	2300      	movs	r3, #0
    62e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    62ea:	6013      	str	r3, [r2, #0]
    62ec:	4b2d      	ldr	r3, [pc, #180]	; (63a4 <getTrngSource+0x29c>)
    62ee:	4298      	cmp	r0, r3
    62f0:	f43f af59 	beq.w	61a6 <getTrngSource+0x9e>
    62f4:	9d04      	ldr	r5, [sp, #16]
    62f6:	2d08      	cmp	r5, #8
    62f8:	d034      	beq.n	6364 <getTrngSource+0x25c>
    62fa:	2200      	movs	r2, #0
    62fc:	ab04      	add	r3, sp, #16
    62fe:	4621      	mov	r1, r4
    6300:	4640      	mov	r0, r8
    6302:	006d      	lsls	r5, r5, #1
    6304:	9200      	str	r2, [sp, #0]
    6306:	9504      	str	r5, [sp, #16]
    6308:	f7ff fdd2 	bl	5eb0 <startTrngHW>
    630c:	4b2d      	ldr	r3, [pc, #180]	; (63c4 <getTrngSource+0x2bc>)
    630e:	4298      	cmp	r0, r3
    6310:	d024      	beq.n	635c <getTrngSource+0x254>
    6312:	2800      	cmp	r0, #0
    6314:	f47f af47 	bne.w	61a6 <getTrngSource+0x9e>
    6318:	f8d8 2000 	ldr.w	r2, [r8]
    631c:	0a13      	lsrs	r3, r2, #8
    631e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    6322:	4313      	orrs	r3, r2
    6324:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    6328:	f8c8 3000 	str.w	r3, [r8]
    632c:	9b02      	ldr	r3, [sp, #8]
    632e:	3b01      	subs	r3, #1
    6330:	9302      	str	r3, [sp, #8]
    6332:	f47f af15 	bne.w	6160 <getTrngSource+0x58>
    6336:	2000      	movs	r0, #0
    6338:	e735      	b.n	61a6 <getTrngSource+0x9e>
    633a:	4630      	mov	r0, r6
    633c:	4652      	mov	r2, sl
    633e:	a906      	add	r1, sp, #24
    6340:	f000 fde4 	bl	6f0c <CC_PalMemCopyPlat>
    6344:	eba5 050a 	sub.w	r5, r5, sl
    6348:	4456      	add	r6, sl
    634a:	e7bc      	b.n	62c6 <getTrngSource+0x1be>
    634c:	481d      	ldr	r0, [pc, #116]	; (63c4 <getTrngSource+0x2bc>)
    634e:	e726      	b.n	619e <getTrngSource+0x96>
    6350:	481d      	ldr	r0, [pc, #116]	; (63c8 <getTrngSource+0x2c0>)
    6352:	e724      	b.n	619e <getTrngSource+0x96>
    6354:	2103      	movs	r1, #3
    6356:	e74c      	b.n	61f2 <getTrngSource+0xea>
    6358:	2102      	movs	r1, #2
    635a:	e74a      	b.n	61f2 <getTrngSource+0xea>
    635c:	6a23      	ldr	r3, [r4, #32]
    635e:	2b00      	cmp	r3, #0
    6360:	f43f af21 	beq.w	61a6 <getTrngSource+0x9e>
    6364:	4819      	ldr	r0, [pc, #100]	; (63cc <getTrngSource+0x2c4>)
    6366:	e71e      	b.n	61a6 <getTrngSource+0x9e>
    6368:	2201      	movs	r2, #1
    636a:	4621      	mov	r1, r4
    636c:	4638      	mov	r0, r7
    636e:	9600      	str	r6, [sp, #0]
    6370:	ab04      	add	r3, sp, #16
    6372:	f7ff fd9d 	bl	5eb0 <startTrngHW>
    6376:	2800      	cmp	r0, #0
    6378:	f43f aee3 	beq.w	6142 <getTrngSource+0x3a>
    637c:	e713      	b.n	61a6 <getTrngSource+0x9e>
    637e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    6382:	4659      	mov	r1, fp
    6384:	4628      	mov	r0, r5
    6386:	69a2      	ldr	r2, [r4, #24]
    6388:	f7ff fe58 	bl	603c <LLF_RND_AdaptiveProportionTest>
    638c:	2800      	cmp	r0, #0
    638e:	d1aa      	bne.n	62e6 <getTrngSource+0x1de>
    6390:	e7d1      	b.n	6336 <getTrngSource+0x22e>
    6392:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6394:	601d      	str	r5, [r3, #0]
    6396:	e7ad      	b.n	62f4 <getTrngSource+0x1ec>
    6398:	50845138 	.word	0x50845138
    639c:	50845130 	.word	0x50845130
    63a0:	aaaaaaab 	.word	0xaaaaaaab
    63a4:	00f10c02 	.word	0x00f10c02
    63a8:	00f10c30 	.word	0x00f10c30
    63ac:	508451c4 	.word	0x508451c4
    63b0:	5084512c 	.word	0x5084512c
    63b4:	5084510c 	.word	0x5084510c
    63b8:	50845a04 	.word	0x50845a04
    63bc:	508451d8 	.word	0x508451d8
    63c0:	50845114 	.word	0x50845114
    63c4:	00f10c31 	.word	0x00f10c31
    63c8:	00f10c35 	.word	0x00f10c35
    63cc:	00f10c32 	.word	0x00f10c32

000063d0 <LLF_RND_GetTrngSource>:
    63d0:	2300      	movs	r3, #0
    63d2:	b430      	push	{r4, r5}
    63d4:	e9dd 4503 	ldrd	r4, r5, [sp, #12]
    63d8:	9304      	str	r3, [sp, #16]
    63da:	9b02      	ldr	r3, [sp, #8]
    63dc:	e9cd 4502 	strd	r4, r5, [sp, #8]
    63e0:	bc30      	pop	{r4, r5}
    63e2:	f7ff be91 	b.w	6108 <getTrngSource>
    63e6:	bf00      	nop

000063e8 <LLF_RND_RunTrngStartupTest>:
    63e8:	b510      	push	{r4, lr}
    63ea:	2401      	movs	r4, #1
    63ec:	b086      	sub	sp, #24
    63ee:	ab05      	add	r3, sp, #20
    63f0:	e9cd 2401 	strd	r2, r4, [sp, #4]
    63f4:	9300      	str	r3, [sp, #0]
    63f6:	2200      	movs	r2, #0
    63f8:	ab04      	add	r3, sp, #16
    63fa:	f7ff fe85 	bl	6108 <getTrngSource>
    63fe:	b006      	add	sp, #24
    6400:	bd10      	pop	{r4, pc}
    6402:	bf00      	nop

00006404 <mbedtls_platform_zeroize>:
    6404:	b138      	cbz	r0, 6416 <mbedtls_platform_zeroize+0x12>
    6406:	b131      	cbz	r1, 6416 <mbedtls_platform_zeroize+0x12>
    6408:	2200      	movs	r2, #0
    640a:	4401      	add	r1, r0
    640c:	4603      	mov	r3, r0
    640e:	3001      	adds	r0, #1
    6410:	4281      	cmp	r1, r0
    6412:	701a      	strb	r2, [r3, #0]
    6414:	d1fa      	bne.n	640c <mbedtls_platform_zeroize+0x8>
    6416:	4770      	bx	lr

00006418 <mbedtls_hardware_poll>:
    6418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    641c:	b088      	sub	sp, #32
    641e:	9205      	str	r2, [sp, #20]
    6420:	2900      	cmp	r1, #0
    6422:	d069      	beq.n	64f8 <mbedtls_hardware_poll+0xe0>
    6424:	461c      	mov	r4, r3
    6426:	2b00      	cmp	r3, #0
    6428:	d066      	beq.n	64f8 <mbedtls_hardware_poll+0xe0>
    642a:	4615      	mov	r5, r2
    642c:	2a00      	cmp	r2, #0
    642e:	d063      	beq.n	64f8 <mbedtls_hardware_poll+0xe0>
    6430:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 6520 <mbedtls_hardware_poll+0x108>
    6434:	460e      	mov	r6, r1
    6436:	f8d8 0000 	ldr.w	r0, [r8]
    643a:	f04f 31ff 	mov.w	r1, #4294967295
    643e:	f7ff fcb3 	bl	5da8 <CC_PalMutexLock>
    6442:	2800      	cmp	r0, #0
    6444:	d149      	bne.n	64da <mbedtls_hardware_poll+0xc2>
    6446:	4b2e      	ldr	r3, [pc, #184]	; (6500 <mbedtls_hardware_poll+0xe8>)
    6448:	6818      	ldr	r0, [r3, #0]
    644a:	f010 0001 	ands.w	r0, r0, #1
    644e:	d018      	beq.n	6482 <mbedtls_hardware_poll+0x6a>
    6450:	f04f 37ff 	mov.w	r7, #4294967295
    6454:	f44f 7108 	mov.w	r1, #544	; 0x220
    6458:	482a      	ldr	r0, [pc, #168]	; (6504 <mbedtls_hardware_poll+0xec>)
    645a:	f7ff ffd3 	bl	6404 <mbedtls_platform_zeroize>
    645e:	2104      	movs	r1, #4
    6460:	4829      	ldr	r0, [pc, #164]	; (6508 <mbedtls_hardware_poll+0xf0>)
    6462:	f7ff ffcf 	bl	6404 <mbedtls_platform_zeroize>
    6466:	4829      	ldr	r0, [pc, #164]	; (650c <mbedtls_hardware_poll+0xf4>)
    6468:	2128      	movs	r1, #40	; 0x28
    646a:	f7ff ffcb 	bl	6404 <mbedtls_platform_zeroize>
    646e:	f8d8 0000 	ldr.w	r0, [r8]
    6472:	f7ff fca1 	bl	5db8 <CC_PalMutexUnlock>
    6476:	2800      	cmp	r0, #0
    6478:	d133      	bne.n	64e2 <mbedtls_hardware_poll+0xca>
    647a:	4638      	mov	r0, r7
    647c:	b008      	add	sp, #32
    647e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6482:	f7ff fcc1 	bl	5e08 <CC_PalPowerSaveModeSelect>
    6486:	2800      	cmp	r0, #0
    6488:	d132      	bne.n	64f0 <mbedtls_hardware_poll+0xd8>
    648a:	4820      	ldr	r0, [pc, #128]	; (650c <mbedtls_hardware_poll+0xf4>)
    648c:	f000 fd00 	bl	6e90 <RNG_PLAT_SetUserRngParameters>
    6490:	b9c0      	cbnz	r0, 64c4 <mbedtls_hardware_poll+0xac>
    6492:	491c      	ldr	r1, [pc, #112]	; (6504 <mbedtls_hardware_poll+0xec>)
    6494:	ab07      	add	r3, sp, #28
    6496:	4602      	mov	r2, r0
    6498:	9003      	str	r0, [sp, #12]
    649a:	9102      	str	r1, [sp, #8]
    649c:	9300      	str	r3, [sp, #0]
    649e:	491b      	ldr	r1, [pc, #108]	; (650c <mbedtls_hardware_poll+0xf4>)
    64a0:	4819      	ldr	r0, [pc, #100]	; (6508 <mbedtls_hardware_poll+0xf0>)
    64a2:	9401      	str	r4, [sp, #4]
    64a4:	ab05      	add	r3, sp, #20
    64a6:	f7ff ff93 	bl	63d0 <LLF_RND_GetTrngSource>
    64aa:	b958      	cbnz	r0, 64c4 <mbedtls_hardware_poll+0xac>
    64ac:	6823      	ldr	r3, [r4, #0]
    64ae:	42ab      	cmp	r3, r5
    64b0:	d308      	bcc.n	64c4 <mbedtls_hardware_poll+0xac>
    64b2:	9907      	ldr	r1, [sp, #28]
    64b4:	4607      	mov	r7, r0
    64b6:	462a      	mov	r2, r5
    64b8:	4630      	mov	r0, r6
    64ba:	3108      	adds	r1, #8
    64bc:	f000 fd26 	bl	6f0c <CC_PalMemCopyPlat>
    64c0:	6025      	str	r5, [r4, #0]
    64c2:	e001      	b.n	64c8 <mbedtls_hardware_poll+0xb0>
    64c4:	f04f 37ff 	mov.w	r7, #4294967295
    64c8:	2001      	movs	r0, #1
    64ca:	f7ff fc9d 	bl	5e08 <CC_PalPowerSaveModeSelect>
    64ce:	2800      	cmp	r0, #0
    64d0:	d0c0      	beq.n	6454 <mbedtls_hardware_poll+0x3c>
    64d2:	480f      	ldr	r0, [pc, #60]	; (6510 <mbedtls_hardware_poll+0xf8>)
    64d4:	f7ff f90a 	bl	56ec <CC_PalAbort>
    64d8:	e7bc      	b.n	6454 <mbedtls_hardware_poll+0x3c>
    64da:	480e      	ldr	r0, [pc, #56]	; (6514 <mbedtls_hardware_poll+0xfc>)
    64dc:	f7ff f906 	bl	56ec <CC_PalAbort>
    64e0:	e7b1      	b.n	6446 <mbedtls_hardware_poll+0x2e>
    64e2:	480d      	ldr	r0, [pc, #52]	; (6518 <mbedtls_hardware_poll+0x100>)
    64e4:	f7ff f902 	bl	56ec <CC_PalAbort>
    64e8:	4638      	mov	r0, r7
    64ea:	b008      	add	sp, #32
    64ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    64f0:	480a      	ldr	r0, [pc, #40]	; (651c <mbedtls_hardware_poll+0x104>)
    64f2:	f7ff f8fb 	bl	56ec <CC_PalAbort>
    64f6:	e7c8      	b.n	648a <mbedtls_hardware_poll+0x72>
    64f8:	f04f 37ff 	mov.w	r7, #4294967295
    64fc:	e7bd      	b.n	647a <mbedtls_hardware_poll+0x62>
    64fe:	bf00      	nop
    6500:	50846e34 	.word	0x50846e34
    6504:	200010e4 	.word	0x200010e4
    6508:	200010e0 	.word	0x200010e0
    650c:	20001304 	.word	0x20001304
    6510:	00009044 	.word	0x00009044
    6514:	0000900c 	.word	0x0000900c
    6518:	0000909c 	.word	0x0000909c
    651c:	00009024 	.word	0x00009024
    6520:	200000ac 	.word	0x200000ac

00006524 <cc_mbedtls_sha256_init>:
    6524:	b510      	push	{r4, lr}
    6526:	4604      	mov	r4, r0
    6528:	b128      	cbz	r0, 6536 <cc_mbedtls_sha256_init+0x12>
    652a:	4620      	mov	r0, r4
    652c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6530:	21f0      	movs	r1, #240	; 0xf0
    6532:	f000 bcef 	b.w	6f14 <CC_PalMemSetZeroPlat>
    6536:	4804      	ldr	r0, [pc, #16]	; (6548 <cc_mbedtls_sha256_init+0x24>)
    6538:	f7ff f8d8 	bl	56ec <CC_PalAbort>
    653c:	4620      	mov	r0, r4
    653e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6542:	21f0      	movs	r1, #240	; 0xf0
    6544:	f000 bce6 	b.w	6f14 <CC_PalMemSetZeroPlat>
    6548:	000090b4 	.word	0x000090b4

0000654c <cc_mbedtls_sha256_free>:
    654c:	b110      	cbz	r0, 6554 <cc_mbedtls_sha256_free+0x8>
    654e:	21f0      	movs	r1, #240	; 0xf0
    6550:	f7ff bf58 	b.w	6404 <mbedtls_platform_zeroize>
    6554:	4770      	bx	lr
    6556:	bf00      	nop

00006558 <cc_mbedtls_sha256_starts_ret>:
    6558:	b508      	push	{r3, lr}
    655a:	b161      	cbz	r1, 6576 <cc_mbedtls_sha256_starts_ret+0x1e>
    655c:	2901      	cmp	r1, #1
    655e:	d107      	bne.n	6570 <cc_mbedtls_sha256_starts_ret+0x18>
    6560:	2102      	movs	r1, #2
    6562:	f000 f839 	bl	65d8 <mbedtls_sha_starts_internal>
    6566:	2800      	cmp	r0, #0
    6568:	bf18      	it	ne
    656a:	f06f 0036 	mvnne.w	r0, #54	; 0x36
    656e:	bd08      	pop	{r3, pc}
    6570:	f06f 0036 	mvn.w	r0, #54	; 0x36
    6574:	bd08      	pop	{r3, pc}
    6576:	2101      	movs	r1, #1
    6578:	f000 f82e 	bl	65d8 <mbedtls_sha_starts_internal>
    657c:	e7f3      	b.n	6566 <cc_mbedtls_sha256_starts_ret+0xe>
    657e:	bf00      	nop

00006580 <cc_mbedtls_sha256_update_ret>:
    6580:	b508      	push	{r3, lr}
    6582:	f000 f86b 	bl	665c <mbedtls_sha_update_internal>
    6586:	2800      	cmp	r0, #0
    6588:	bf18      	it	ne
    658a:	f06f 0036 	mvnne.w	r0, #54	; 0x36
    658e:	bd08      	pop	{r3, pc}

00006590 <cc_mbedtls_sha256_finish_ret>:
    6590:	b570      	push	{r4, r5, r6, lr}
    6592:	b1e8      	cbz	r0, 65d0 <cc_mbedtls_sha256_finish_ret+0x40>
    6594:	460e      	mov	r6, r1
    6596:	b1d9      	cbz	r1, 65d0 <cc_mbedtls_sha256_finish_ret+0x40>
    6598:	4604      	mov	r4, r0
    659a:	f000 f831 	bl	6600 <mbedtls_sha_finish_internal>
    659e:	4605      	mov	r5, r0
    65a0:	b9b0      	cbnz	r0, 65d0 <cc_mbedtls_sha256_finish_ret+0x40>
    65a2:	6823      	ldr	r3, [r4, #0]
    65a4:	2b01      	cmp	r3, #1
    65a6:	d00b      	beq.n	65c0 <cc_mbedtls_sha256_finish_ret+0x30>
    65a8:	2b02      	cmp	r3, #2
    65aa:	d001      	beq.n	65b0 <cc_mbedtls_sha256_finish_ret+0x20>
    65ac:	4628      	mov	r0, r5
    65ae:	bd70      	pop	{r4, r5, r6, pc}
    65b0:	4630      	mov	r0, r6
    65b2:	221c      	movs	r2, #28
    65b4:	f104 0108 	add.w	r1, r4, #8
    65b8:	f000 fca8 	bl	6f0c <CC_PalMemCopyPlat>
    65bc:	4628      	mov	r0, r5
    65be:	bd70      	pop	{r4, r5, r6, pc}
    65c0:	4630      	mov	r0, r6
    65c2:	2220      	movs	r2, #32
    65c4:	f104 0108 	add.w	r1, r4, #8
    65c8:	f000 fca0 	bl	6f0c <CC_PalMemCopyPlat>
    65cc:	4628      	mov	r0, r5
    65ce:	bd70      	pop	{r4, r5, r6, pc}
    65d0:	f06f 0536 	mvn.w	r5, #54	; 0x36
    65d4:	e7ea      	b.n	65ac <cc_mbedtls_sha256_finish_ret+0x1c>
    65d6:	bf00      	nop

000065d8 <mbedtls_sha_starts_internal>:
    65d8:	b178      	cbz	r0, 65fa <mbedtls_sha_starts_internal+0x22>
    65da:	b538      	push	{r3, r4, r5, lr}
    65dc:	460d      	mov	r5, r1
    65de:	21f0      	movs	r1, #240	; 0xf0
    65e0:	4604      	mov	r4, r0
    65e2:	f000 fc97 	bl	6f14 <CC_PalMemSetZeroPlat>
    65e6:	2340      	movs	r3, #64	; 0x40
    65e8:	4620      	mov	r0, r4
    65ea:	6025      	str	r5, [r4, #0]
    65ec:	65e3      	str	r3, [r4, #92]	; 0x5c
    65ee:	f000 fd6f 	bl	70d0 <InitHashDrv>
    65f2:	3800      	subs	r0, #0
    65f4:	bf18      	it	ne
    65f6:	2001      	movne	r0, #1
    65f8:	bd38      	pop	{r3, r4, r5, pc}
    65fa:	2001      	movs	r0, #1
    65fc:	4770      	bx	lr
    65fe:	bf00      	nop

00006600 <mbedtls_sha_finish_internal>:
    6600:	b570      	push	{r4, r5, r6, lr}
    6602:	6e05      	ldr	r5, [r0, #96]	; 0x60
    6604:	b0a4      	sub	sp, #144	; 0x90
    6606:	4604      	mov	r4, r0
    6608:	ae04      	add	r6, sp, #16
    660a:	b9e5      	cbnz	r5, 6646 <mbedtls_sha_finish_internal+0x46>
    660c:	2201      	movs	r2, #1
    660e:	2300      	movs	r3, #0
    6610:	6062      	str	r2, [r4, #4]
    6612:	4630      	mov	r0, r6
    6614:	4629      	mov	r1, r5
    6616:	e9cd 3300 	strd	r3, r3, [sp]
    661a:	aa02      	add	r2, sp, #8
    661c:	f000 fd26 	bl	706c <SetDataBuffersInfo>
    6620:	b110      	cbz	r0, 6628 <mbedtls_sha_finish_internal+0x28>
    6622:	2001      	movs	r0, #1
    6624:	b024      	add	sp, #144	; 0x90
    6626:	bd70      	pop	{r4, r5, r6, pc}
    6628:	462a      	mov	r2, r5
    662a:	4620      	mov	r0, r4
    662c:	a902      	add	r1, sp, #8
    662e:	f000 fd79 	bl	7124 <ProcessHashDrv>
    6632:	2800      	cmp	r0, #0
    6634:	d1f5      	bne.n	6622 <mbedtls_sha_finish_internal+0x22>
    6636:	4620      	mov	r0, r4
    6638:	f000 fe92 	bl	7360 <FinishHashDrv>
    663c:	2800      	cmp	r0, #0
    663e:	d1f0      	bne.n	6622 <mbedtls_sha_finish_internal+0x22>
    6640:	6620      	str	r0, [r4, #96]	; 0x60
    6642:	b024      	add	sp, #144	; 0x90
    6644:	bd70      	pop	{r4, r5, r6, pc}
    6646:	2d80      	cmp	r5, #128	; 0x80
    6648:	462a      	mov	r2, r5
    664a:	4630      	mov	r0, r6
    664c:	bf28      	it	cs
    664e:	2280      	movcs	r2, #128	; 0x80
    6650:	f104 0164 	add.w	r1, r4, #100	; 0x64
    6654:	f000 fc5a 	bl	6f0c <CC_PalMemCopyPlat>
    6658:	6e25      	ldr	r5, [r4, #96]	; 0x60
    665a:	e7d7      	b.n	660c <mbedtls_sha_finish_internal+0xc>

0000665c <mbedtls_sha_update_internal>:
    665c:	2800      	cmp	r0, #0
    665e:	d055      	beq.n	670c <mbedtls_sha_update_internal+0xb0>
    6660:	b5f0      	push	{r4, r5, r6, r7, lr}
    6662:	4615      	mov	r5, r2
    6664:	b0a5      	sub	sp, #148	; 0x94
    6666:	b1b2      	cbz	r2, 6696 <mbedtls_sha_update_internal+0x3a>
    6668:	460e      	mov	r6, r1
    666a:	b351      	cbz	r1, 66c2 <mbedtls_sha_update_internal+0x66>
    666c:	4604      	mov	r4, r0
    666e:	e9d0 3017 	ldrd	r3, r0, [r0, #92]	; 0x5c
    6672:	1a1a      	subs	r2, r3, r0
    6674:	fbb2 f7f3 	udiv	r7, r2, r3
    6678:	fb03 2717 	mls	r7, r3, r7, r2
    667c:	42af      	cmp	r7, r5
    667e:	bf28      	it	cs
    6680:	462f      	movcs	r7, r5
    6682:	2f00      	cmp	r7, #0
    6684:	d144      	bne.n	6710 <mbedtls_sha_update_internal+0xb4>
    6686:	4283      	cmp	r3, r0
    6688:	d008      	beq.n	669c <mbedtls_sha_update_internal+0x40>
    668a:	fbb5 f7f3 	udiv	r7, r5, r3
    668e:	fb03 f707 	mul.w	r7, r3, r7
    6692:	b9cf      	cbnz	r7, 66c8 <mbedtls_sha_update_internal+0x6c>
    6694:	bb6d      	cbnz	r5, 66f2 <mbedtls_sha_update_internal+0x96>
    6696:	4628      	mov	r0, r5
    6698:	b025      	add	sp, #148	; 0x94
    669a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    669c:	2b80      	cmp	r3, #128	; 0x80
    669e:	bf28      	it	cs
    66a0:	2380      	movcs	r3, #128	; 0x80
    66a2:	f104 0164 	add.w	r1, r4, #100	; 0x64
    66a6:	461a      	mov	r2, r3
    66a8:	a804      	add	r0, sp, #16
    66aa:	f000 fc2f 	bl	6f0c <CC_PalMemCopyPlat>
    66ae:	2300      	movs	r3, #0
    66b0:	e9cd 3300 	strd	r3, r3, [sp]
    66b4:	a804      	add	r0, sp, #16
    66b6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    66b8:	aa02      	add	r2, sp, #8
    66ba:	f000 fcd7 	bl	706c <SetDataBuffersInfo>
    66be:	2800      	cmp	r0, #0
    66c0:	d033      	beq.n	672a <mbedtls_sha_update_internal+0xce>
    66c2:	2001      	movs	r0, #1
    66c4:	b025      	add	sp, #148	; 0x94
    66c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66c8:	2300      	movs	r3, #0
    66ca:	4639      	mov	r1, r7
    66cc:	4630      	mov	r0, r6
    66ce:	e9cd 3300 	strd	r3, r3, [sp]
    66d2:	aa02      	add	r2, sp, #8
    66d4:	f000 fcca 	bl	706c <SetDataBuffersInfo>
    66d8:	2800      	cmp	r0, #0
    66da:	d1f2      	bne.n	66c2 <mbedtls_sha_update_internal+0x66>
    66dc:	463a      	mov	r2, r7
    66de:	4620      	mov	r0, r4
    66e0:	a902      	add	r1, sp, #8
    66e2:	f000 fd1f 	bl	7124 <ProcessHashDrv>
    66e6:	2800      	cmp	r0, #0
    66e8:	d1eb      	bne.n	66c2 <mbedtls_sha_update_internal+0x66>
    66ea:	1bed      	subs	r5, r5, r7
    66ec:	443e      	add	r6, r7
    66ee:	2d00      	cmp	r5, #0
    66f0:	d0d1      	beq.n	6696 <mbedtls_sha_update_internal+0x3a>
    66f2:	6e20      	ldr	r0, [r4, #96]	; 0x60
    66f4:	462a      	mov	r2, r5
    66f6:	3019      	adds	r0, #25
    66f8:	4631      	mov	r1, r6
    66fa:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    66fe:	f000 fc05 	bl	6f0c <CC_PalMemCopyPlat>
    6702:	6e22      	ldr	r2, [r4, #96]	; 0x60
    6704:	2000      	movs	r0, #0
    6706:	442a      	add	r2, r5
    6708:	6622      	str	r2, [r4, #96]	; 0x60
    670a:	e7c5      	b.n	6698 <mbedtls_sha_update_internal+0x3c>
    670c:	2001      	movs	r0, #1
    670e:	4770      	bx	lr
    6710:	f104 0364 	add.w	r3, r4, #100	; 0x64
    6714:	4418      	add	r0, r3
    6716:	463a      	mov	r2, r7
    6718:	f000 fbf8 	bl	6f0c <CC_PalMemCopyPlat>
    671c:	e9d4 3017 	ldrd	r3, r0, [r4, #92]	; 0x5c
    6720:	4438      	add	r0, r7
    6722:	443e      	add	r6, r7
    6724:	1bed      	subs	r5, r5, r7
    6726:	6620      	str	r0, [r4, #96]	; 0x60
    6728:	e7ad      	b.n	6686 <mbedtls_sha_update_internal+0x2a>
    672a:	4620      	mov	r0, r4
    672c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    672e:	a902      	add	r1, sp, #8
    6730:	f000 fcf8 	bl	7124 <ProcessHashDrv>
    6734:	2800      	cmp	r0, #0
    6736:	d1c4      	bne.n	66c2 <mbedtls_sha_update_internal+0x66>
    6738:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    673a:	6620      	str	r0, [r4, #96]	; 0x60
    673c:	e7a5      	b.n	668a <mbedtls_sha_update_internal+0x2e>
    673e:	bf00      	nop

00006740 <ctr_drbg_update_internal>:
    6740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6744:	b08c      	sub	sp, #48	; 0x30
    6746:	4604      	mov	r4, r0
    6748:	460d      	mov	r5, r1
    674a:	4668      	mov	r0, sp
    674c:	2230      	movs	r2, #48	; 0x30
    674e:	2100      	movs	r1, #0
    6750:	f001 ffcd 	bl	86ee <memset>
    6754:	466f      	mov	r7, sp
    6756:	f104 0620 	add.w	r6, r4, #32
    675a:	7be2      	ldrb	r2, [r4, #15]
    675c:	3201      	adds	r2, #1
    675e:	b2d2      	uxtb	r2, r2
    6760:	73e2      	strb	r2, [r4, #15]
    6762:	2a00      	cmp	r2, #0
    6764:	d14d      	bne.n	6802 <ctr_drbg_update_internal+0xc2>
    6766:	7ba2      	ldrb	r2, [r4, #14]
    6768:	3201      	adds	r2, #1
    676a:	b2d2      	uxtb	r2, r2
    676c:	73a2      	strb	r2, [r4, #14]
    676e:	2a00      	cmp	r2, #0
    6770:	d147      	bne.n	6802 <ctr_drbg_update_internal+0xc2>
    6772:	7b63      	ldrb	r3, [r4, #13]
    6774:	3301      	adds	r3, #1
    6776:	b2db      	uxtb	r3, r3
    6778:	7363      	strb	r3, [r4, #13]
    677a:	2b00      	cmp	r3, #0
    677c:	d141      	bne.n	6802 <ctr_drbg_update_internal+0xc2>
    677e:	7b23      	ldrb	r3, [r4, #12]
    6780:	3301      	adds	r3, #1
    6782:	b2db      	uxtb	r3, r3
    6784:	7323      	strb	r3, [r4, #12]
    6786:	2b00      	cmp	r3, #0
    6788:	d13b      	bne.n	6802 <ctr_drbg_update_internal+0xc2>
    678a:	7ae3      	ldrb	r3, [r4, #11]
    678c:	3301      	adds	r3, #1
    678e:	b2db      	uxtb	r3, r3
    6790:	72e3      	strb	r3, [r4, #11]
    6792:	2b00      	cmp	r3, #0
    6794:	d135      	bne.n	6802 <ctr_drbg_update_internal+0xc2>
    6796:	7aa3      	ldrb	r3, [r4, #10]
    6798:	3301      	adds	r3, #1
    679a:	b2db      	uxtb	r3, r3
    679c:	72a3      	strb	r3, [r4, #10]
    679e:	2b00      	cmp	r3, #0
    67a0:	d12f      	bne.n	6802 <ctr_drbg_update_internal+0xc2>
    67a2:	7a63      	ldrb	r3, [r4, #9]
    67a4:	3301      	adds	r3, #1
    67a6:	b2db      	uxtb	r3, r3
    67a8:	7263      	strb	r3, [r4, #9]
    67aa:	bb53      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67ac:	7a23      	ldrb	r3, [r4, #8]
    67ae:	3301      	adds	r3, #1
    67b0:	b2db      	uxtb	r3, r3
    67b2:	7223      	strb	r3, [r4, #8]
    67b4:	bb2b      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67b6:	79e3      	ldrb	r3, [r4, #7]
    67b8:	3301      	adds	r3, #1
    67ba:	b2db      	uxtb	r3, r3
    67bc:	71e3      	strb	r3, [r4, #7]
    67be:	bb03      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67c0:	79a3      	ldrb	r3, [r4, #6]
    67c2:	3301      	adds	r3, #1
    67c4:	b2db      	uxtb	r3, r3
    67c6:	71a3      	strb	r3, [r4, #6]
    67c8:	b9db      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67ca:	7963      	ldrb	r3, [r4, #5]
    67cc:	3301      	adds	r3, #1
    67ce:	b2db      	uxtb	r3, r3
    67d0:	7163      	strb	r3, [r4, #5]
    67d2:	b9b3      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67d4:	7923      	ldrb	r3, [r4, #4]
    67d6:	3301      	adds	r3, #1
    67d8:	b2db      	uxtb	r3, r3
    67da:	7123      	strb	r3, [r4, #4]
    67dc:	b98b      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67de:	78e3      	ldrb	r3, [r4, #3]
    67e0:	3301      	adds	r3, #1
    67e2:	b2db      	uxtb	r3, r3
    67e4:	70e3      	strb	r3, [r4, #3]
    67e6:	b963      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67e8:	78a3      	ldrb	r3, [r4, #2]
    67ea:	3301      	adds	r3, #1
    67ec:	b2db      	uxtb	r3, r3
    67ee:	70a3      	strb	r3, [r4, #2]
    67f0:	b93b      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67f2:	7863      	ldrb	r3, [r4, #1]
    67f4:	3301      	adds	r3, #1
    67f6:	b2db      	uxtb	r3, r3
    67f8:	7063      	strb	r3, [r4, #1]
    67fa:	b913      	cbnz	r3, 6802 <ctr_drbg_update_internal+0xc2>
    67fc:	7823      	ldrb	r3, [r4, #0]
    67fe:	3301      	adds	r3, #1
    6800:	7023      	strb	r3, [r4, #0]
    6802:	463b      	mov	r3, r7
    6804:	4622      	mov	r2, r4
    6806:	2101      	movs	r1, #1
    6808:	4630      	mov	r0, r6
    680a:	f000 fe21 	bl	7450 <cc_mbedtls_aes_crypt_ecb>
    680e:	4680      	mov	r8, r0
    6810:	2800      	cmp	r0, #0
    6812:	d13b      	bne.n	688c <ctr_drbg_update_internal+0x14c>
    6814:	3710      	adds	r7, #16
    6816:	ab0c      	add	r3, sp, #48	; 0x30
    6818:	429f      	cmp	r7, r3
    681a:	d19e      	bne.n	675a <ctr_drbg_update_internal+0x1a>
    681c:	9901      	ldr	r1, [sp, #4]
    681e:	682b      	ldr	r3, [r5, #0]
    6820:	9800      	ldr	r0, [sp, #0]
    6822:	686a      	ldr	r2, [r5, #4]
    6824:	4058      	eors	r0, r3
    6826:	404a      	eors	r2, r1
    6828:	68ab      	ldr	r3, [r5, #8]
    682a:	9902      	ldr	r1, [sp, #8]
    682c:	9000      	str	r0, [sp, #0]
    682e:	4059      	eors	r1, r3
    6830:	9803      	ldr	r0, [sp, #12]
    6832:	68eb      	ldr	r3, [r5, #12]
    6834:	9201      	str	r2, [sp, #4]
    6836:	4043      	eors	r3, r0
    6838:	692a      	ldr	r2, [r5, #16]
    683a:	9804      	ldr	r0, [sp, #16]
    683c:	9102      	str	r1, [sp, #8]
    683e:	4050      	eors	r0, r2
    6840:	9905      	ldr	r1, [sp, #20]
    6842:	696a      	ldr	r2, [r5, #20]
    6844:	9303      	str	r3, [sp, #12]
    6846:	4051      	eors	r1, r2
    6848:	69ab      	ldr	r3, [r5, #24]
    684a:	9a06      	ldr	r2, [sp, #24]
    684c:	9004      	str	r0, [sp, #16]
    684e:	405a      	eors	r2, r3
    6850:	9807      	ldr	r0, [sp, #28]
    6852:	69eb      	ldr	r3, [r5, #28]
    6854:	9105      	str	r1, [sp, #20]
    6856:	4058      	eors	r0, r3
    6858:	9908      	ldr	r1, [sp, #32]
    685a:	6a2b      	ldr	r3, [r5, #32]
    685c:	9206      	str	r2, [sp, #24]
    685e:	4059      	eors	r1, r3
    6860:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6862:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    6864:	9007      	str	r0, [sp, #28]
    6866:	405a      	eors	r2, r3
    6868:	980a      	ldr	r0, [sp, #40]	; 0x28
    686a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    686c:	9108      	str	r1, [sp, #32]
    686e:	4043      	eors	r3, r0
    6870:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
    6874:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6876:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    6878:	4630      	mov	r0, r6
    687a:	4053      	eors	r3, r2
    687c:	4669      	mov	r1, sp
    687e:	f44f 7280 	mov.w	r2, #256	; 0x100
    6882:	930b      	str	r3, [sp, #44]	; 0x2c
    6884:	f000 fdc2 	bl	740c <cc_mbedtls_aes_setkey_enc>
    6888:	4680      	mov	r8, r0
    688a:	b138      	cbz	r0, 689c <ctr_drbg_update_internal+0x15c>
    688c:	4668      	mov	r0, sp
    688e:	2130      	movs	r1, #48	; 0x30
    6890:	f7ff fdb8 	bl	6404 <mbedtls_platform_zeroize>
    6894:	4640      	mov	r0, r8
    6896:	b00c      	add	sp, #48	; 0x30
    6898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    689c:	4620      	mov	r0, r4
    689e:	2210      	movs	r2, #16
    68a0:	a908      	add	r1, sp, #32
    68a2:	f001 fef9 	bl	8698 <memcpy>
    68a6:	e7f1      	b.n	688c <ctr_drbg_update_internal+0x14c>

000068a8 <mbedtls_ctr_drbg_reseed_internal>:
    68a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    68ac:	4605      	mov	r5, r0
    68ae:	6980      	ldr	r0, [r0, #24]
    68b0:	b0b9      	sub	sp, #228	; 0xe4
    68b2:	f5b0 7fc0 	cmp.w	r0, #384	; 0x180
    68b6:	f200 8179 	bhi.w	6bac <mbedtls_ctr_drbg_reseed_internal+0x304>
    68ba:	4699      	mov	r9, r3
    68bc:	f5c0 73c0 	rsb	r3, r0, #384	; 0x180
    68c0:	454b      	cmp	r3, r9
    68c2:	f0c0 8173 	bcc.w	6bac <mbedtls_ctr_drbg_reseed_internal+0x304>
    68c6:	f5c9 74c0 	rsb	r4, r9, #384	; 0x180
    68ca:	1a20      	subs	r0, r4, r0
    68cc:	4290      	cmp	r0, r2
    68ce:	4690      	mov	r8, r2
    68d0:	f0c0 816c 	bcc.w	6bac <mbedtls_ctr_drbg_reseed_internal+0x304>
    68d4:	4cb8      	ldr	r4, [pc, #736]	; (6bb8 <mbedtls_ctr_drbg_reseed_internal+0x310>)
    68d6:	f44f 72c0 	mov.w	r2, #384	; 0x180
    68da:	460f      	mov	r7, r1
    68dc:	4620      	mov	r0, r4
    68de:	2100      	movs	r1, #0
    68e0:	f001 ff05 	bl	86ee <memset>
    68e4:	4621      	mov	r1, r4
    68e6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    68ea:	69aa      	ldr	r2, [r5, #24]
    68ec:	f8d5 0098 	ldr.w	r0, [r5, #152]	; 0x98
    68f0:	4798      	blx	r3
    68f2:	4682      	mov	sl, r0
    68f4:	2800      	cmp	r0, #0
    68f6:	f040 815c 	bne.w	6bb2 <mbedtls_ctr_drbg_reseed_internal+0x30a>
    68fa:	69ae      	ldr	r6, [r5, #24]
    68fc:	f1b9 0f00 	cmp.w	r9, #0
    6900:	d00a      	beq.n	6918 <mbedtls_ctr_drbg_reseed_internal+0x70>
    6902:	464a      	mov	r2, r9
    6904:	4621      	mov	r1, r4
    6906:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    690a:	f8d5 0098 	ldr.w	r0, [r5, #152]	; 0x98
    690e:	4798      	blx	r3
    6910:	2800      	cmp	r0, #0
    6912:	f040 814e 	bne.w	6bb2 <mbedtls_ctr_drbg_reseed_internal+0x30a>
    6916:	444e      	add	r6, r9
    6918:	b11f      	cbz	r7, 6922 <mbedtls_ctr_drbg_reseed_internal+0x7a>
    691a:	f1b8 0f00 	cmp.w	r8, #0
    691e:	f040 8121 	bne.w	6b64 <mbedtls_ctr_drbg_reseed_internal+0x2bc>
    6922:	f5b6 7fc0 	cmp.w	r6, #384	; 0x180
    6926:	bf88      	it	hi
    6928:	f06f 0b37 	mvnhi.w	fp, #55	; 0x37
    692c:	f200 8111 	bhi.w	6b52 <mbedtls_ctr_drbg_reseed_internal+0x2aa>
    6930:	4fa2      	ldr	r7, [pc, #648]	; (6bbc <mbedtls_ctr_drbg_reseed_internal+0x314>)
    6932:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    6936:	2100      	movs	r1, #0
    6938:	4638      	mov	r0, r7
    693a:	f001 fed8 	bl	86ee <memset>
    693e:	a81b      	add	r0, sp, #108	; 0x6c
    6940:	f000 fd4e 	bl	73e0 <cc_mbedtls_aes_init>
    6944:	2330      	movs	r3, #48	; 0x30
    6946:	2200      	movs	r2, #0
    6948:	ba71      	rev16	r1, r6
    694a:	823a      	strh	r2, [r7, #16]
    694c:	8279      	strh	r1, [r7, #18]
    694e:	4632      	mov	r2, r6
    6950:	75fb      	strb	r3, [r7, #23]
    6952:	4999      	ldr	r1, [pc, #612]	; (6bb8 <mbedtls_ctr_drbg_reseed_internal+0x310>)
    6954:	f107 0018 	add.w	r0, r7, #24
    6958:	f001 fe9e 	bl	8698 <memcpy>
    695c:	2280      	movs	r2, #128	; 0x80
    695e:	19bb      	adds	r3, r7, r6
    6960:	761a      	strb	r2, [r3, #24]
    6962:	f10d 031b 	add.w	r3, sp, #27
    6966:	f803 af01 	strb.w	sl, [r3, #1]!
    696a:	f10a 0a01 	add.w	sl, sl, #1
    696e:	f1ba 0f20 	cmp.w	sl, #32
    6972:	d1f8      	bne.n	6966 <mbedtls_ctr_drbg_reseed_internal+0xbe>
    6974:	f44f 7280 	mov.w	r2, #256	; 0x100
    6978:	a907      	add	r1, sp, #28
    697a:	a81b      	add	r0, sp, #108	; 0x6c
    697c:	f000 fd46 	bl	740c <cc_mbedtls_aes_setkey_enc>
    6980:	4683      	mov	fp, r0
    6982:	2800      	cmp	r0, #0
    6984:	f040 80f5 	bne.w	6b72 <mbedtls_ctr_drbg_reseed_internal+0x2ca>
    6988:	9001      	str	r0, [sp, #4]
    698a:	3619      	adds	r6, #25
    698c:	f10d 080c 	add.w	r8, sp, #12
    6990:	f10d 0a3c 	add.w	sl, sp, #60	; 0x3c
    6994:	2210      	movs	r2, #16
    6996:	2100      	movs	r1, #0
    6998:	4640      	mov	r0, r8
    699a:	f001 fea8 	bl	86ee <memset>
    699e:	46b1      	mov	r9, r6
    69a0:	4c87      	ldr	r4, [pc, #540]	; (6bc0 <mbedtls_ctr_drbg_reseed_internal+0x318>)
    69a2:	f89d 200c 	ldrb.w	r2, [sp, #12]
    69a6:	f814 3c10 	ldrb.w	r3, [r4, #-16]
    69aa:	f89d c00d 	ldrb.w	ip, [sp, #13]
    69ae:	f814 1c0f 	ldrb.w	r1, [r4, #-15]
    69b2:	f89d 000e 	ldrb.w	r0, [sp, #14]
    69b6:	4053      	eors	r3, r2
    69b8:	f814 2c0e 	ldrb.w	r2, [r4, #-14]
    69bc:	ea8c 0c01 	eor.w	ip, ip, r1
    69c0:	4050      	eors	r0, r2
    69c2:	f89d 100f 	ldrb.w	r1, [sp, #15]
    69c6:	f814 2c0d 	ldrb.w	r2, [r4, #-13]
    69ca:	f89d e010 	ldrb.w	lr, [sp, #16]
    69ce:	4051      	eors	r1, r2
    69d0:	f814 2c0c 	ldrb.w	r2, [r4, #-12]
    69d4:	f88d 300c 	strb.w	r3, [sp, #12]
    69d8:	ea8e 0202 	eor.w	r2, lr, r2
    69dc:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    69e0:	f89d e011 	ldrb.w	lr, [sp, #17]
    69e4:	f88d c00d 	strb.w	ip, [sp, #13]
    69e8:	ea8e 0303 	eor.w	r3, lr, r3
    69ec:	f814 cc0a 	ldrb.w	ip, [r4, #-10]
    69f0:	f89d e012 	ldrb.w	lr, [sp, #18]
    69f4:	f88d 000e 	strb.w	r0, [sp, #14]
    69f8:	ea8e 0c0c 	eor.w	ip, lr, ip
    69fc:	f814 0c09 	ldrb.w	r0, [r4, #-9]
    6a00:	f89d e013 	ldrb.w	lr, [sp, #19]
    6a04:	f88d 100f 	strb.w	r1, [sp, #15]
    6a08:	ea8e 0000 	eor.w	r0, lr, r0
    6a0c:	f814 1c08 	ldrb.w	r1, [r4, #-8]
    6a10:	f89d e014 	ldrb.w	lr, [sp, #20]
    6a14:	f88d 2010 	strb.w	r2, [sp, #16]
    6a18:	ea8e 0101 	eor.w	r1, lr, r1
    6a1c:	f814 2c07 	ldrb.w	r2, [r4, #-7]
    6a20:	f89d e015 	ldrb.w	lr, [sp, #21]
    6a24:	f88d 3011 	strb.w	r3, [sp, #17]
    6a28:	ea8e 0202 	eor.w	r2, lr, r2
    6a2c:	f89d 3016 	ldrb.w	r3, [sp, #22]
    6a30:	f814 ec06 	ldrb.w	lr, [r4, #-6]
    6a34:	f88d c012 	strb.w	ip, [sp, #18]
    6a38:	ea83 030e 	eor.w	r3, r3, lr
    6a3c:	f88d 0013 	strb.w	r0, [sp, #19]
    6a40:	f88d 1014 	strb.w	r1, [sp, #20]
    6a44:	f88d 2015 	strb.w	r2, [sp, #21]
    6a48:	f88d 3016 	strb.w	r3, [sp, #22]
    6a4c:	f89d 1017 	ldrb.w	r1, [sp, #23]
    6a50:	f814 3c05 	ldrb.w	r3, [r4, #-5]
    6a54:	f89d c018 	ldrb.w	ip, [sp, #24]
    6a58:	f89d 0019 	ldrb.w	r0, [sp, #25]
    6a5c:	404b      	eors	r3, r1
    6a5e:	f814 2c04 	ldrb.w	r2, [r4, #-4]
    6a62:	f814 1c03 	ldrb.w	r1, [r4, #-3]
    6a66:	ea8c 0202 	eor.w	r2, ip, r2
    6a6a:	4041      	eors	r1, r0
    6a6c:	f89d c01a 	ldrb.w	ip, [sp, #26]
    6a70:	f814 0c02 	ldrb.w	r0, [r4, #-2]
    6a74:	f89d e01b 	ldrb.w	lr, [sp, #27]
    6a78:	ea8c 0000 	eor.w	r0, ip, r0
    6a7c:	f814 cc01 	ldrb.w	ip, [r4, #-1]
    6a80:	f88d 3017 	strb.w	r3, [sp, #23]
    6a84:	ea8e 0c0c 	eor.w	ip, lr, ip
    6a88:	f88d 2018 	strb.w	r2, [sp, #24]
    6a8c:	f88d 1019 	strb.w	r1, [sp, #25]
    6a90:	f88d 001a 	strb.w	r0, [sp, #26]
    6a94:	4643      	mov	r3, r8
    6a96:	4642      	mov	r2, r8
    6a98:	2101      	movs	r1, #1
    6a9a:	a81b      	add	r0, sp, #108	; 0x6c
    6a9c:	f88d c01b 	strb.w	ip, [sp, #27]
    6aa0:	f000 fcd6 	bl	7450 <cc_mbedtls_aes_crypt_ecb>
    6aa4:	f1b9 0f10 	cmp.w	r9, #16
    6aa8:	4683      	mov	fp, r0
    6aaa:	bf94      	ite	ls
    6aac:	eba9 0909 	subls.w	r9, r9, r9
    6ab0:	f1a9 0910 	subhi.w	r9, r9, #16
    6ab4:	2800      	cmp	r0, #0
    6ab6:	d160      	bne.n	6b7a <mbedtls_ctr_drbg_reseed_internal+0x2d2>
    6ab8:	3410      	adds	r4, #16
    6aba:	f1b9 0f00 	cmp.w	r9, #0
    6abe:	f47f af70 	bne.w	69a2 <mbedtls_ctr_drbg_reseed_internal+0xfa>
    6ac2:	9c01      	ldr	r4, [sp, #4]
    6ac4:	2210      	movs	r2, #16
    6ac6:	4641      	mov	r1, r8
    6ac8:	eb0a 0004 	add.w	r0, sl, r4
    6acc:	f001 fde4 	bl	8698 <memcpy>
    6ad0:	78fb      	ldrb	r3, [r7, #3]
    6ad2:	f104 0210 	add.w	r2, r4, #16
    6ad6:	3301      	adds	r3, #1
    6ad8:	2a30      	cmp	r2, #48	; 0x30
    6ada:	9201      	str	r2, [sp, #4]
    6adc:	70fb      	strb	r3, [r7, #3]
    6ade:	f47f af59 	bne.w	6994 <mbedtls_ctr_drbg_reseed_internal+0xec>
    6ae2:	f44f 7280 	mov.w	r2, #256	; 0x100
    6ae6:	4651      	mov	r1, sl
    6ae8:	a81b      	add	r0, sp, #108	; 0x6c
    6aea:	f000 fc8f 	bl	740c <cc_mbedtls_aes_setkey_enc>
    6aee:	4683      	mov	fp, r0
    6af0:	2800      	cmp	r0, #0
    6af2:	d142      	bne.n	6b7a <mbedtls_ctr_drbg_reseed_internal+0x2d2>
    6af4:	4c30      	ldr	r4, [pc, #192]	; (6bb8 <mbedtls_ctr_drbg_reseed_internal+0x310>)
    6af6:	f104 0630 	add.w	r6, r4, #48	; 0x30
    6afa:	ab17      	add	r3, sp, #92	; 0x5c
    6afc:	461a      	mov	r2, r3
    6afe:	2101      	movs	r1, #1
    6b00:	a81b      	add	r0, sp, #108	; 0x6c
    6b02:	f000 fca5 	bl	7450 <cc_mbedtls_aes_crypt_ecb>
    6b06:	4683      	mov	fp, r0
    6b08:	bbb8      	cbnz	r0, 6b7a <mbedtls_ctr_drbg_reseed_internal+0x2d2>
    6b0a:	2210      	movs	r2, #16
    6b0c:	4620      	mov	r0, r4
    6b0e:	a917      	add	r1, sp, #92	; 0x5c
    6b10:	4414      	add	r4, r2
    6b12:	f001 fdc1 	bl	8698 <memcpy>
    6b16:	42b4      	cmp	r4, r6
    6b18:	d1ef      	bne.n	6afa <mbedtls_ctr_drbg_reseed_internal+0x252>
    6b1a:	a81b      	add	r0, sp, #108	; 0x6c
    6b1c:	f000 fc70 	bl	7400 <cc_mbedtls_aes_free>
    6b20:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
    6b24:	4825      	ldr	r0, [pc, #148]	; (6bbc <mbedtls_ctr_drbg_reseed_internal+0x314>)
    6b26:	f7ff fc6d 	bl	6404 <mbedtls_platform_zeroize>
    6b2a:	4650      	mov	r0, sl
    6b2c:	2130      	movs	r1, #48	; 0x30
    6b2e:	f7ff fc69 	bl	6404 <mbedtls_platform_zeroize>
    6b32:	2120      	movs	r1, #32
    6b34:	a807      	add	r0, sp, #28
    6b36:	f7ff fc65 	bl	6404 <mbedtls_platform_zeroize>
    6b3a:	4640      	mov	r0, r8
    6b3c:	2110      	movs	r1, #16
    6b3e:	f7ff fc61 	bl	6404 <mbedtls_platform_zeroize>
    6b42:	4628      	mov	r0, r5
    6b44:	491c      	ldr	r1, [pc, #112]	; (6bb8 <mbedtls_ctr_drbg_reseed_internal+0x310>)
    6b46:	f7ff fdfb 	bl	6740 <ctr_drbg_update_internal>
    6b4a:	4683      	mov	fp, r0
    6b4c:	b908      	cbnz	r0, 6b52 <mbedtls_ctr_drbg_reseed_internal+0x2aa>
    6b4e:	2201      	movs	r2, #1
    6b50:	612a      	str	r2, [r5, #16]
    6b52:	f44f 71c0 	mov.w	r1, #384	; 0x180
    6b56:	4818      	ldr	r0, [pc, #96]	; (6bb8 <mbedtls_ctr_drbg_reseed_internal+0x310>)
    6b58:	f7ff fc54 	bl	6404 <mbedtls_platform_zeroize>
    6b5c:	4658      	mov	r0, fp
    6b5e:	b039      	add	sp, #228	; 0xe4
    6b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6b64:	19a0      	adds	r0, r4, r6
    6b66:	4639      	mov	r1, r7
    6b68:	4642      	mov	r2, r8
    6b6a:	f001 fd95 	bl	8698 <memcpy>
    6b6e:	4446      	add	r6, r8
    6b70:	e6d7      	b.n	6922 <mbedtls_ctr_drbg_reseed_internal+0x7a>
    6b72:	f10d 080c 	add.w	r8, sp, #12
    6b76:	f10d 0a3c 	add.w	sl, sp, #60	; 0x3c
    6b7a:	a81b      	add	r0, sp, #108	; 0x6c
    6b7c:	f000 fc40 	bl	7400 <cc_mbedtls_aes_free>
    6b80:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
    6b84:	480d      	ldr	r0, [pc, #52]	; (6bbc <mbedtls_ctr_drbg_reseed_internal+0x314>)
    6b86:	f7ff fc3d 	bl	6404 <mbedtls_platform_zeroize>
    6b8a:	4650      	mov	r0, sl
    6b8c:	2130      	movs	r1, #48	; 0x30
    6b8e:	f7ff fc39 	bl	6404 <mbedtls_platform_zeroize>
    6b92:	a807      	add	r0, sp, #28
    6b94:	2120      	movs	r1, #32
    6b96:	f7ff fc35 	bl	6404 <mbedtls_platform_zeroize>
    6b9a:	4640      	mov	r0, r8
    6b9c:	2110      	movs	r1, #16
    6b9e:	f7ff fc31 	bl	6404 <mbedtls_platform_zeroize>
    6ba2:	2130      	movs	r1, #48	; 0x30
    6ba4:	4804      	ldr	r0, [pc, #16]	; (6bb8 <mbedtls_ctr_drbg_reseed_internal+0x310>)
    6ba6:	f7ff fc2d 	bl	6404 <mbedtls_platform_zeroize>
    6baa:	e7d2      	b.n	6b52 <mbedtls_ctr_drbg_reseed_internal+0x2aa>
    6bac:	f06f 0b37 	mvn.w	fp, #55	; 0x37
    6bb0:	e7d4      	b.n	6b5c <mbedtls_ctr_drbg_reseed_internal+0x2b4>
    6bb2:	f06f 0b33 	mvn.w	fp, #51	; 0x33
    6bb6:	e7d1      	b.n	6b5c <mbedtls_ctr_drbg_reseed_internal+0x2b4>
    6bb8:	200014cc 	.word	0x200014cc
    6bbc:	2000132c 	.word	0x2000132c
    6bc0:	2000133c 	.word	0x2000133c

00006bc4 <cc_mbedtls_ctr_drbg_init>:
    6bc4:	b510      	push	{r4, lr}
    6bc6:	22a4      	movs	r2, #164	; 0xa4
    6bc8:	2100      	movs	r1, #0
    6bca:	4604      	mov	r4, r0
    6bcc:	f001 fd8f 	bl	86ee <memset>
    6bd0:	f04f 32ff 	mov.w	r2, #4294967295
    6bd4:	4b03      	ldr	r3, [pc, #12]	; (6be4 <cc_mbedtls_ctr_drbg_init+0x20>)
    6bd6:	6122      	str	r2, [r4, #16]
    6bd8:	f104 009c 	add.w	r0, r4, #156	; 0x9c
    6bdc:	681b      	ldr	r3, [r3, #0]
    6bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6be2:	4718      	bx	r3
    6be4:	200000b0 	.word	0x200000b0

00006be8 <cc_mbedtls_ctr_drbg_seed>:
    6be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6bec:	4604      	mov	r4, r0
    6bee:	460f      	mov	r7, r1
    6bf0:	4615      	mov	r5, r2
    6bf2:	b088      	sub	sp, #32
    6bf4:	2220      	movs	r2, #32
    6bf6:	2100      	movs	r1, #0
    6bf8:	f100 0820 	add.w	r8, r0, #32
    6bfc:	4668      	mov	r0, sp
    6bfe:	461e      	mov	r6, r3
    6c00:	f001 fd75 	bl	86ee <memset>
    6c04:	4640      	mov	r0, r8
    6c06:	f000 fbeb 	bl	73e0 <cc_mbedtls_aes_init>
    6c0a:	69a0      	ldr	r0, [r4, #24]
    6c0c:	e9c4 7525 	strd	r7, r5, [r4, #148]	; 0x94
    6c10:	b9d8      	cbnz	r0, 6c4a <cc_mbedtls_ctr_drbg_seed+0x62>
    6c12:	2020      	movs	r0, #32
    6c14:	6927      	ldr	r7, [r4, #16]
    6c16:	61a0      	str	r0, [r4, #24]
    6c18:	2f00      	cmp	r7, #0
    6c1a:	db1d      	blt.n	6c58 <cc_mbedtls_ctr_drbg_seed+0x70>
    6c1c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
    6c20:	4669      	mov	r1, sp
    6c22:	4640      	mov	r0, r8
    6c24:	f44f 7280 	mov.w	r2, #256	; 0x100
    6c28:	61e3      	str	r3, [r4, #28]
    6c2a:	f000 fbef 	bl	740c <cc_mbedtls_aes_setkey_enc>
    6c2e:	4605      	mov	r5, r0
    6c30:	b938      	cbnz	r0, 6c42 <cc_mbedtls_ctr_drbg_seed+0x5a>
    6c32:	4b14      	ldr	r3, [pc, #80]	; (6c84 <cc_mbedtls_ctr_drbg_seed+0x9c>)
    6c34:	f104 089c 	add.w	r8, r4, #156	; 0x9c
    6c38:	4640      	mov	r0, r8
    6c3a:	681b      	ldr	r3, [r3, #0]
    6c3c:	4798      	blx	r3
    6c3e:	4605      	mov	r5, r0
    6c40:	b168      	cbz	r0, 6c5e <cc_mbedtls_ctr_drbg_seed+0x76>
    6c42:	4628      	mov	r0, r5
    6c44:	b008      	add	sp, #32
    6c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6c4a:	6927      	ldr	r7, [r4, #16]
    6c4c:	2f00      	cmp	r7, #0
    6c4e:	dae5      	bge.n	6c1c <cc_mbedtls_ctr_drbg_seed+0x34>
    6c50:	282f      	cmp	r0, #47	; 0x2f
    6c52:	bf88      	it	hi
    6c54:	2700      	movhi	r7, #0
    6c56:	d8e1      	bhi.n	6c1c <cc_mbedtls_ctr_drbg_seed+0x34>
    6c58:	3001      	adds	r0, #1
    6c5a:	0847      	lsrs	r7, r0, #1
    6c5c:	e7de      	b.n	6c1c <cc_mbedtls_ctr_drbg_seed+0x34>
    6c5e:	463b      	mov	r3, r7
    6c60:	4631      	mov	r1, r6
    6c62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6c64:	4620      	mov	r0, r4
    6c66:	f7ff fe1f 	bl	68a8 <mbedtls_ctr_drbg_reseed_internal>
    6c6a:	4b07      	ldr	r3, [pc, #28]	; (6c88 <cc_mbedtls_ctr_drbg_seed+0xa0>)
    6c6c:	4605      	mov	r5, r0
    6c6e:	681b      	ldr	r3, [r3, #0]
    6c70:	4640      	mov	r0, r8
    6c72:	4798      	blx	r3
    6c74:	2800      	cmp	r0, #0
    6c76:	bf18      	it	ne
    6c78:	4605      	movne	r5, r0
    6c7a:	4628      	mov	r0, r5
    6c7c:	b008      	add	sp, #32
    6c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6c82:	bf00      	nop
    6c84:	200000b4 	.word	0x200000b4
    6c88:	200000b8 	.word	0x200000b8

00006c8c <cc_mbedtls_ctr_drbg_random_with_add>:
    6c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6c90:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    6c94:	b090      	sub	sp, #64	; 0x40
    6c96:	9f18      	ldr	r7, [sp, #96]	; 0x60
    6c98:	f200 80cb 	bhi.w	6e32 <cc_mbedtls_ctr_drbg_random_with_add+0x1a6>
    6c9c:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
    6ca0:	f200 80c4 	bhi.w	6e2c <cc_mbedtls_ctr_drbg_random_with_add+0x1a0>
    6ca4:	4604      	mov	r4, r0
    6ca6:	4615      	mov	r5, r2
    6ca8:	460e      	mov	r6, r1
    6caa:	2230      	movs	r2, #48	; 0x30
    6cac:	2100      	movs	r1, #0
    6cae:	a804      	add	r0, sp, #16
    6cb0:	4698      	mov	r8, r3
    6cb2:	f001 fd1c 	bl	86ee <memset>
    6cb6:	6921      	ldr	r1, [r4, #16]
    6cb8:	69e2      	ldr	r2, [r4, #28]
    6cba:	4291      	cmp	r1, r2
    6cbc:	f300 8087 	bgt.w	6dce <cc_mbedtls_ctr_drbg_random_with_add+0x142>
    6cc0:	6963      	ldr	r3, [r4, #20]
    6cc2:	2b00      	cmp	r3, #0
    6cc4:	f040 8083 	bne.w	6dce <cc_mbedtls_ctr_drbg_random_with_add+0x142>
    6cc8:	2f00      	cmp	r7, #0
    6cca:	f040 80a7 	bne.w	6e1c <cc_mbedtls_ctr_drbg_random_with_add+0x190>
    6cce:	466f      	mov	r7, sp
    6cd0:	2d00      	cmp	r5, #0
    6cd2:	f000 8098 	beq.w	6e06 <cc_mbedtls_ctr_drbg_random_with_add+0x17a>
    6cd6:	466f      	mov	r7, sp
    6cd8:	f104 0820 	add.w	r8, r4, #32
    6cdc:	e00e      	b.n	6cfc <cc_mbedtls_ctr_drbg_random_with_add+0x70>
    6cde:	2d10      	cmp	r5, #16
    6ce0:	46a9      	mov	r9, r5
    6ce2:	bf28      	it	cs
    6ce4:	f04f 0910 	movcs.w	r9, #16
    6ce8:	4630      	mov	r0, r6
    6cea:	4639      	mov	r1, r7
    6cec:	464a      	mov	r2, r9
    6cee:	f001 fcd3 	bl	8698 <memcpy>
    6cf2:	ebb5 0509 	subs.w	r5, r5, r9
    6cf6:	444e      	add	r6, r9
    6cf8:	f000 8085 	beq.w	6e06 <cc_mbedtls_ctr_drbg_random_with_add+0x17a>
    6cfc:	7be3      	ldrb	r3, [r4, #15]
    6cfe:	3301      	adds	r3, #1
    6d00:	b2db      	uxtb	r3, r3
    6d02:	73e3      	strb	r3, [r4, #15]
    6d04:	2b00      	cmp	r3, #0
    6d06:	d14d      	bne.n	6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d08:	7ba3      	ldrb	r3, [r4, #14]
    6d0a:	3301      	adds	r3, #1
    6d0c:	b2db      	uxtb	r3, r3
    6d0e:	73a3      	strb	r3, [r4, #14]
    6d10:	2b00      	cmp	r3, #0
    6d12:	d147      	bne.n	6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d14:	7b63      	ldrb	r3, [r4, #13]
    6d16:	3301      	adds	r3, #1
    6d18:	b2db      	uxtb	r3, r3
    6d1a:	7363      	strb	r3, [r4, #13]
    6d1c:	2b00      	cmp	r3, #0
    6d1e:	d141      	bne.n	6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d20:	7b23      	ldrb	r3, [r4, #12]
    6d22:	3301      	adds	r3, #1
    6d24:	b2db      	uxtb	r3, r3
    6d26:	7323      	strb	r3, [r4, #12]
    6d28:	2b00      	cmp	r3, #0
    6d2a:	d13b      	bne.n	6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d2c:	7ae3      	ldrb	r3, [r4, #11]
    6d2e:	3301      	adds	r3, #1
    6d30:	b2db      	uxtb	r3, r3
    6d32:	72e3      	strb	r3, [r4, #11]
    6d34:	2b00      	cmp	r3, #0
    6d36:	d135      	bne.n	6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d38:	7aa3      	ldrb	r3, [r4, #10]
    6d3a:	3301      	adds	r3, #1
    6d3c:	b2db      	uxtb	r3, r3
    6d3e:	72a3      	strb	r3, [r4, #10]
    6d40:	2b00      	cmp	r3, #0
    6d42:	d12f      	bne.n	6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d44:	7a63      	ldrb	r3, [r4, #9]
    6d46:	3301      	adds	r3, #1
    6d48:	b2db      	uxtb	r3, r3
    6d4a:	7263      	strb	r3, [r4, #9]
    6d4c:	bb53      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d4e:	7a23      	ldrb	r3, [r4, #8]
    6d50:	3301      	adds	r3, #1
    6d52:	b2db      	uxtb	r3, r3
    6d54:	7223      	strb	r3, [r4, #8]
    6d56:	bb2b      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d58:	79e3      	ldrb	r3, [r4, #7]
    6d5a:	3301      	adds	r3, #1
    6d5c:	b2db      	uxtb	r3, r3
    6d5e:	71e3      	strb	r3, [r4, #7]
    6d60:	bb03      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d62:	79a3      	ldrb	r3, [r4, #6]
    6d64:	3301      	adds	r3, #1
    6d66:	b2db      	uxtb	r3, r3
    6d68:	71a3      	strb	r3, [r4, #6]
    6d6a:	b9db      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d6c:	7963      	ldrb	r3, [r4, #5]
    6d6e:	3301      	adds	r3, #1
    6d70:	b2db      	uxtb	r3, r3
    6d72:	7163      	strb	r3, [r4, #5]
    6d74:	b9b3      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d76:	7923      	ldrb	r3, [r4, #4]
    6d78:	3301      	adds	r3, #1
    6d7a:	b2db      	uxtb	r3, r3
    6d7c:	7123      	strb	r3, [r4, #4]
    6d7e:	b98b      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d80:	78e3      	ldrb	r3, [r4, #3]
    6d82:	3301      	adds	r3, #1
    6d84:	b2db      	uxtb	r3, r3
    6d86:	70e3      	strb	r3, [r4, #3]
    6d88:	b963      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d8a:	78a3      	ldrb	r3, [r4, #2]
    6d8c:	3301      	adds	r3, #1
    6d8e:	b2db      	uxtb	r3, r3
    6d90:	70a3      	strb	r3, [r4, #2]
    6d92:	b93b      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d94:	7863      	ldrb	r3, [r4, #1]
    6d96:	3301      	adds	r3, #1
    6d98:	b2db      	uxtb	r3, r3
    6d9a:	7063      	strb	r3, [r4, #1]
    6d9c:	b913      	cbnz	r3, 6da4 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
    6d9e:	7823      	ldrb	r3, [r4, #0]
    6da0:	3301      	adds	r3, #1
    6da2:	7023      	strb	r3, [r4, #0]
    6da4:	463b      	mov	r3, r7
    6da6:	4622      	mov	r2, r4
    6da8:	2101      	movs	r1, #1
    6daa:	4640      	mov	r0, r8
    6dac:	f000 fb50 	bl	7450 <cc_mbedtls_aes_crypt_ecb>
    6db0:	4681      	mov	r9, r0
    6db2:	2800      	cmp	r0, #0
    6db4:	d093      	beq.n	6cde <cc_mbedtls_ctr_drbg_random_with_add+0x52>
    6db6:	2130      	movs	r1, #48	; 0x30
    6db8:	a804      	add	r0, sp, #16
    6dba:	f7ff fb23 	bl	6404 <mbedtls_platform_zeroize>
    6dbe:	4638      	mov	r0, r7
    6dc0:	2110      	movs	r1, #16
    6dc2:	f7ff fb1f 	bl	6404 <mbedtls_platform_zeroize>
    6dc6:	4648      	mov	r0, r9
    6dc8:	b010      	add	sp, #64	; 0x40
    6dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6dce:	4b1a      	ldr	r3, [pc, #104]	; (6e38 <cc_mbedtls_ctr_drbg_random_with_add+0x1ac>)
    6dd0:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
    6dd4:	4650      	mov	r0, sl
    6dd6:	681b      	ldr	r3, [r3, #0]
    6dd8:	4798      	blx	r3
    6dda:	4681      	mov	r9, r0
    6ddc:	2800      	cmp	r0, #0
    6dde:	d1f2      	bne.n	6dc6 <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
    6de0:	4603      	mov	r3, r0
    6de2:	463a      	mov	r2, r7
    6de4:	4641      	mov	r1, r8
    6de6:	4620      	mov	r0, r4
    6de8:	f7ff fd5e 	bl	68a8 <mbedtls_ctr_drbg_reseed_internal>
    6dec:	4b13      	ldr	r3, [pc, #76]	; (6e3c <cc_mbedtls_ctr_drbg_random_with_add+0x1b0>)
    6dee:	4607      	mov	r7, r0
    6df0:	681b      	ldr	r3, [r3, #0]
    6df2:	4650      	mov	r0, sl
    6df4:	4798      	blx	r3
    6df6:	4681      	mov	r9, r0
    6df8:	2800      	cmp	r0, #0
    6dfa:	d1e4      	bne.n	6dc6 <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
    6dfc:	2f00      	cmp	r7, #0
    6dfe:	f43f af66 	beq.w	6cce <cc_mbedtls_ctr_drbg_random_with_add+0x42>
    6e02:	46b9      	mov	r9, r7
    6e04:	e7df      	b.n	6dc6 <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
    6e06:	4620      	mov	r0, r4
    6e08:	a904      	add	r1, sp, #16
    6e0a:	f7ff fc99 	bl	6740 <ctr_drbg_update_internal>
    6e0e:	4681      	mov	r9, r0
    6e10:	2800      	cmp	r0, #0
    6e12:	d1d0      	bne.n	6db6 <cc_mbedtls_ctr_drbg_random_with_add+0x12a>
    6e14:	6923      	ldr	r3, [r4, #16]
    6e16:	3301      	adds	r3, #1
    6e18:	6123      	str	r3, [r4, #16]
    6e1a:	e7cc      	b.n	6db6 <cc_mbedtls_ctr_drbg_random_with_add+0x12a>
    6e1c:	4b06      	ldr	r3, [pc, #24]	; (6e38 <cc_mbedtls_ctr_drbg_random_with_add+0x1ac>)
    6e1e:	f104 009c 	add.w	r0, r4, #156	; 0x9c
    6e22:	681b      	ldr	r3, [r3, #0]
    6e24:	4798      	blx	r3
    6e26:	466f      	mov	r7, sp
    6e28:	4681      	mov	r9, r0
    6e2a:	e7c4      	b.n	6db6 <cc_mbedtls_ctr_drbg_random_with_add+0x12a>
    6e2c:	f06f 0937 	mvn.w	r9, #55	; 0x37
    6e30:	e7c9      	b.n	6dc6 <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
    6e32:	f06f 0935 	mvn.w	r9, #53	; 0x35
    6e36:	e7c6      	b.n	6dc6 <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
    6e38:	200000b4 	.word	0x200000b4
    6e3c:	200000b8 	.word	0x200000b8

00006e40 <cc_mbedtls_sha256_ret>:
    6e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6e42:	461c      	mov	r4, r3
    6e44:	4605      	mov	r5, r0
    6e46:	4811      	ldr	r0, [pc, #68]	; (6e8c <cc_mbedtls_sha256_ret+0x4c>)
    6e48:	460e      	mov	r6, r1
    6e4a:	4617      	mov	r7, r2
    6e4c:	f7ff fb6a 	bl	6524 <cc_mbedtls_sha256_init>
    6e50:	4621      	mov	r1, r4
    6e52:	480e      	ldr	r0, [pc, #56]	; (6e8c <cc_mbedtls_sha256_ret+0x4c>)
    6e54:	f7ff fb80 	bl	6558 <cc_mbedtls_sha256_starts_ret>
    6e58:	4604      	mov	r4, r0
    6e5a:	b120      	cbz	r0, 6e66 <cc_mbedtls_sha256_ret+0x26>
    6e5c:	480b      	ldr	r0, [pc, #44]	; (6e8c <cc_mbedtls_sha256_ret+0x4c>)
    6e5e:	f7ff fb75 	bl	654c <cc_mbedtls_sha256_free>
    6e62:	4620      	mov	r0, r4
    6e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6e66:	4632      	mov	r2, r6
    6e68:	4629      	mov	r1, r5
    6e6a:	4808      	ldr	r0, [pc, #32]	; (6e8c <cc_mbedtls_sha256_ret+0x4c>)
    6e6c:	f7ff fb88 	bl	6580 <cc_mbedtls_sha256_update_ret>
    6e70:	4604      	mov	r4, r0
    6e72:	2800      	cmp	r0, #0
    6e74:	d1f2      	bne.n	6e5c <cc_mbedtls_sha256_ret+0x1c>
    6e76:	4639      	mov	r1, r7
    6e78:	4804      	ldr	r0, [pc, #16]	; (6e8c <cc_mbedtls_sha256_ret+0x4c>)
    6e7a:	f7ff fb89 	bl	6590 <cc_mbedtls_sha256_finish_ret>
    6e7e:	4604      	mov	r4, r0
    6e80:	4802      	ldr	r0, [pc, #8]	; (6e8c <cc_mbedtls_sha256_ret+0x4c>)
    6e82:	f7ff fb63 	bl	654c <cc_mbedtls_sha256_free>
    6e86:	4620      	mov	r0, r4
    6e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6e8a:	bf00      	nop
    6e8c:	2000164c 	.word	0x2000164c

00006e90 <RNG_PLAT_SetUserRngParameters>:
    6e90:	231c      	movs	r3, #28
    6e92:	b530      	push	{r4, r5, lr}
    6e94:	b083      	sub	sp, #12
    6e96:	a901      	add	r1, sp, #4
    6e98:	4604      	mov	r4, r0
    6e9a:	9301      	str	r3, [sp, #4]
    6e9c:	f000 f83e 	bl	6f1c <CC_PalTrngParamGet>
    6ea0:	4605      	mov	r5, r0
    6ea2:	b938      	cbnz	r0, 6eb4 <RNG_PLAT_SetUserRngParameters+0x24>
    6ea4:	9b01      	ldr	r3, [sp, #4]
    6ea6:	2b1c      	cmp	r3, #28
    6ea8:	d007      	beq.n	6eba <RNG_PLAT_SetUserRngParameters+0x2a>
    6eaa:	4d16      	ldr	r5, [pc, #88]	; (6f04 <RNG_PLAT_SetUserRngParameters+0x74>)
    6eac:	4620      	mov	r0, r4
    6eae:	211c      	movs	r1, #28
    6eb0:	f000 f830 	bl	6f14 <CC_PalMemSetZeroPlat>
    6eb4:	4628      	mov	r0, r5
    6eb6:	b003      	add	sp, #12
    6eb8:	bd30      	pop	{r4, r5, pc}
    6eba:	2101      	movs	r1, #1
    6ebc:	e9d4 3200 	ldrd	r3, r2, [r4]
    6ec0:	3b00      	subs	r3, #0
    6ec2:	bf18      	it	ne
    6ec4:	2301      	movne	r3, #1
    6ec6:	61e1      	str	r1, [r4, #28]
    6ec8:	b10a      	cbz	r2, 6ece <RNG_PLAT_SetUserRngParameters+0x3e>
    6eca:	f043 0302 	orr.w	r3, r3, #2
    6ece:	68a2      	ldr	r2, [r4, #8]
    6ed0:	b932      	cbnz	r2, 6ee0 <RNG_PLAT_SetUserRngParameters+0x50>
    6ed2:	68e2      	ldr	r2, [r4, #12]
    6ed4:	b942      	cbnz	r2, 6ee8 <RNG_PLAT_SetUserRngParameters+0x58>
    6ed6:	e9c4 3208 	strd	r3, r2, [r4, #32]
    6eda:	b98b      	cbnz	r3, 6f00 <RNG_PLAT_SetUserRngParameters+0x70>
    6edc:	4d0a      	ldr	r5, [pc, #40]	; (6f08 <RNG_PLAT_SetUserRngParameters+0x78>)
    6ede:	e7e5      	b.n	6eac <RNG_PLAT_SetUserRngParameters+0x1c>
    6ee0:	68e2      	ldr	r2, [r4, #12]
    6ee2:	f043 0304 	orr.w	r3, r3, #4
    6ee6:	b13a      	cbz	r2, 6ef8 <RNG_PLAT_SetUserRngParameters+0x68>
    6ee8:	2200      	movs	r2, #0
    6eea:	4628      	mov	r0, r5
    6eec:	f043 0308 	orr.w	r3, r3, #8
    6ef0:	e9c4 3208 	strd	r3, r2, [r4, #32]
    6ef4:	b003      	add	sp, #12
    6ef6:	bd30      	pop	{r4, r5, pc}
    6ef8:	4615      	mov	r5, r2
    6efa:	e9c4 3208 	strd	r3, r2, [r4, #32]
    6efe:	e7d9      	b.n	6eb4 <RNG_PLAT_SetUserRngParameters+0x24>
    6f00:	4615      	mov	r5, r2
    6f02:	e7d7      	b.n	6eb4 <RNG_PLAT_SetUserRngParameters+0x24>
    6f04:	00f00c37 	.word	0x00f00c37
    6f08:	00f00c0e 	.word	0x00f00c0e

00006f0c <CC_PalMemCopyPlat>:
    6f0c:	f001 bbad 	b.w	866a <memmove>

00006f10 <CC_PalMemSetPlat>:
    6f10:	f001 bbed 	b.w	86ee <memset>

00006f14 <CC_PalMemSetZeroPlat>:
    6f14:	460a      	mov	r2, r1
    6f16:	2100      	movs	r1, #0
    6f18:	f001 bbe9 	b.w	86ee <memset>

00006f1c <CC_PalTrngParamGet>:
    6f1c:	b118      	cbz	r0, 6f26 <CC_PalTrngParamGet+0xa>
    6f1e:	b111      	cbz	r1, 6f26 <CC_PalTrngParamGet+0xa>
    6f20:	680b      	ldr	r3, [r1, #0]
    6f22:	2b1c      	cmp	r3, #28
    6f24:	d001      	beq.n	6f2a <CC_PalTrngParamGet+0xe>
    6f26:	2001      	movs	r0, #1
    6f28:	4770      	bx	lr
    6f2a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6f2e:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    6f32:	3201      	adds	r2, #1
    6f34:	bf0c      	ite	eq
    6f36:	f240 52dc 	movweq	r2, #1500	; 0x5dc
    6f3a:	f8d3 2c10 	ldrne.w	r2, [r3, #3088]	; 0xc10
    6f3e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6f42:	6002      	str	r2, [r0, #0]
    6f44:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    6f48:	3201      	adds	r2, #1
    6f4a:	bf0c      	ite	eq
    6f4c:	f240 52dc 	movweq	r2, #1500	; 0x5dc
    6f50:	f8d3 2c14 	ldrne.w	r2, [r3, #3092]	; 0xc14
    6f54:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6f58:	6042      	str	r2, [r0, #4]
    6f5a:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    6f5e:	3201      	adds	r2, #1
    6f60:	bf0c      	ite	eq
    6f62:	f640 0234 	movweq	r2, #2100	; 0x834
    6f66:	f8d3 2c18 	ldrne.w	r2, [r3, #3096]	; 0xc18
    6f6a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6f6e:	6082      	str	r2, [r0, #8]
    6f70:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    6f74:	3201      	adds	r2, #1
    6f76:	bf0c      	ite	eq
    6f78:	f640 0234 	movweq	r2, #2100	; 0x834
    6f7c:	f8d3 2c1c 	ldrne.w	r2, [r3, #3100]	; 0xc1c
    6f80:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6f84:	60c2      	str	r2, [r0, #12]
    6f86:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    6f8a:	3201      	adds	r2, #1
    6f8c:	bf0c      	ite	eq
    6f8e:	2290      	moveq	r2, #144	; 0x90
    6f90:	f8d3 2c00 	ldrne.w	r2, [r3, #3072]	; 0xc00
    6f94:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6f98:	6102      	str	r2, [r0, #16]
    6f9a:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    6f9e:	3201      	adds	r2, #1
    6fa0:	bf0c      	ite	eq
    6fa2:	2251      	moveq	r2, #81	; 0x51
    6fa4:	f8d3 2c04 	ldrne.w	r2, [r3, #3076]	; 0xc04
    6fa8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6fac:	6142      	str	r2, [r0, #20]
    6fae:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    6fb2:	3201      	adds	r2, #1
    6fb4:	bf0c      	ite	eq
    6fb6:	f240 3337 	movweq	r3, #823	; 0x337
    6fba:	f8d3 3c08 	ldrne.w	r3, [r3, #3080]	; 0xc08
    6fbe:	6183      	str	r3, [r0, #24]
    6fc0:	2000      	movs	r0, #0
    6fc2:	4770      	bx	lr

00006fc4 <LLF_RND_WaitRngInterrupt>:
    6fc4:	4601      	mov	r1, r0
    6fc6:	b508      	push	{r3, lr}
    6fc8:	f44f 6080 	mov.w	r0, #1024	; 0x400
    6fcc:	f7fe fe52 	bl	5c74 <CC_HalWaitInterruptRND>
    6fd0:	2300      	movs	r3, #0
    6fd2:	4902      	ldr	r1, [pc, #8]	; (6fdc <LLF_RND_WaitRngInterrupt+0x18>)
    6fd4:	4a02      	ldr	r2, [pc, #8]	; (6fe0 <LLF_RND_WaitRngInterrupt+0x1c>)
    6fd6:	600b      	str	r3, [r1, #0]
    6fd8:	6013      	str	r3, [r2, #0]
    6fda:	bd08      	pop	{r3, pc}
    6fdc:	508451c8 	.word	0x508451c8
    6fe0:	5084512c 	.word	0x5084512c

00006fe4 <LLF_RND_GetRoscSampleCnt>:
    6fe4:	3801      	subs	r0, #1
    6fe6:	2807      	cmp	r0, #7
    6fe8:	d805      	bhi.n	6ff6 <LLF_RND_GetRoscSampleCnt+0x12>
    6fea:	e8df f000 	tbb	[pc, r0]
    6fee:	0e0a      	.short	0x0e0a
    6ff0:	04041204 	.word	0x04041204
    6ff4:	0604      	.short	0x0604
    6ff6:	4809      	ldr	r0, [pc, #36]	; (701c <LLF_RND_GetRoscSampleCnt+0x38>)
    6ff8:	4770      	bx	lr
    6ffa:	68cb      	ldr	r3, [r1, #12]
    6ffc:	2000      	movs	r0, #0
    6ffe:	624b      	str	r3, [r1, #36]	; 0x24
    7000:	4770      	bx	lr
    7002:	680b      	ldr	r3, [r1, #0]
    7004:	2000      	movs	r0, #0
    7006:	624b      	str	r3, [r1, #36]	; 0x24
    7008:	4770      	bx	lr
    700a:	684b      	ldr	r3, [r1, #4]
    700c:	2000      	movs	r0, #0
    700e:	624b      	str	r3, [r1, #36]	; 0x24
    7010:	4770      	bx	lr
    7012:	688b      	ldr	r3, [r1, #8]
    7014:	2000      	movs	r0, #0
    7016:	624b      	str	r3, [r1, #36]	; 0x24
    7018:	4770      	bx	lr
    701a:	bf00      	nop
    701c:	00f10c31 	.word	0x00f10c31

00007020 <LLF_RND_GetFastestRosc>:
    7020:	680b      	ldr	r3, [r1, #0]
    7022:	e002      	b.n	702a <LLF_RND_GetFastestRosc+0xa>
    7024:	2b08      	cmp	r3, #8
    7026:	600b      	str	r3, [r1, #0]
    7028:	d806      	bhi.n	7038 <LLF_RND_GetFastestRosc+0x18>
    702a:	6a02      	ldr	r2, [r0, #32]
    702c:	4213      	tst	r3, r2
    702e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7032:	d0f7      	beq.n	7024 <LLF_RND_GetFastestRosc+0x4>
    7034:	2000      	movs	r0, #0
    7036:	4770      	bx	lr
    7038:	4800      	ldr	r0, [pc, #0]	; (703c <LLF_RND_GetFastestRosc+0x1c>)
    703a:	4770      	bx	lr
    703c:	00f10c31 	.word	0x00f10c31

00007040 <LLF_RND_TurnOffTrng>:
    7040:	b508      	push	{r3, lr}
    7042:	2300      	movs	r3, #0
    7044:	4a06      	ldr	r2, [pc, #24]	; (7060 <LLF_RND_TurnOffTrng+0x20>)
    7046:	4907      	ldr	r1, [pc, #28]	; (7064 <LLF_RND_TurnOffTrng+0x24>)
    7048:	f44f 6080 	mov.w	r0, #1024	; 0x400
    704c:	600b      	str	r3, [r1, #0]
    704e:	6013      	str	r3, [r2, #0]
    7050:	f7fe fdf6 	bl	5c40 <CC_HalClearInterruptBit>
    7054:	f04f 32ff 	mov.w	r2, #4294967295
    7058:	4b03      	ldr	r3, [pc, #12]	; (7068 <LLF_RND_TurnOffTrng+0x28>)
    705a:	601a      	str	r2, [r3, #0]
    705c:	bd08      	pop	{r3, pc}
    705e:	bf00      	nop
    7060:	508451c4 	.word	0x508451c4
    7064:	5084512c 	.word	0x5084512c
    7068:	50845108 	.word	0x50845108

0000706c <SetDataBuffersInfo>:
    706c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7070:	2400      	movs	r4, #0
    7072:	b082      	sub	sp, #8
    7074:	4615      	mov	r5, r2
    7076:	461e      	mov	r6, r3
    7078:	2201      	movs	r2, #1
    707a:	f10d 0307 	add.w	r3, sp, #7
    707e:	4607      	mov	r7, r0
    7080:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
    7084:	f88d 4007 	strb.w	r4, [sp, #7]
    7088:	f000 fa0c 	bl	74a4 <CC_PalDataBufferAttrGet>
    708c:	b9d0      	cbnz	r0, 70c4 <SetDataBuffersInfo+0x58>
    708e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7092:	4604      	mov	r4, r0
    7094:	602f      	str	r7, [r5, #0]
    7096:	712b      	strb	r3, [r5, #4]
    7098:	f1b8 0f00 	cmp.w	r8, #0
    709c:	d00e      	beq.n	70bc <SetDataBuffersInfo+0x50>
    709e:	b14e      	cbz	r6, 70b4 <SetDataBuffersInfo+0x48>
    70a0:	4602      	mov	r2, r0
    70a2:	9908      	ldr	r1, [sp, #32]
    70a4:	4630      	mov	r0, r6
    70a6:	f10d 0307 	add.w	r3, sp, #7
    70aa:	f000 f9fb 	bl	74a4 <CC_PalDataBufferAttrGet>
    70ae:	b948      	cbnz	r0, 70c4 <SetDataBuffersInfo+0x58>
    70b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    70b4:	f8c8 6000 	str.w	r6, [r8]
    70b8:	f888 3004 	strb.w	r3, [r8, #4]
    70bc:	4620      	mov	r0, r4
    70be:	b002      	add	sp, #8
    70c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    70c4:	f44f 0475 	mov.w	r4, #16056320	; 0xf50000
    70c8:	4620      	mov	r0, r4
    70ca:	b002      	add	sp, #8
    70cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000070d0 <InitHashDrv>:
    70d0:	b1e8      	cbz	r0, 710e <InitHashDrv+0x3e>
    70d2:	b510      	push	{r4, lr}
    70d4:	6804      	ldr	r4, [r0, #0]
    70d6:	2c01      	cmp	r4, #1
    70d8:	d004      	beq.n	70e4 <InitHashDrv+0x14>
    70da:	2c02      	cmp	r4, #2
    70dc:	d010      	beq.n	7100 <InitHashDrv+0x30>
    70de:	b144      	cbz	r4, 70f2 <InitHashDrv+0x22>
    70e0:	480c      	ldr	r0, [pc, #48]	; (7114 <InitHashDrv+0x44>)
    70e2:	bd10      	pop	{r4, pc}
    70e4:	2220      	movs	r2, #32
    70e6:	490c      	ldr	r1, [pc, #48]	; (7118 <InitHashDrv+0x48>)
    70e8:	3008      	adds	r0, #8
    70ea:	f7ff ff0f 	bl	6f0c <CC_PalMemCopyPlat>
    70ee:	2000      	movs	r0, #0
    70f0:	bd10      	pop	{r4, pc}
    70f2:	2214      	movs	r2, #20
    70f4:	4909      	ldr	r1, [pc, #36]	; (711c <InitHashDrv+0x4c>)
    70f6:	3008      	adds	r0, #8
    70f8:	f7ff ff08 	bl	6f0c <CC_PalMemCopyPlat>
    70fc:	4620      	mov	r0, r4
    70fe:	bd10      	pop	{r4, pc}
    7100:	2220      	movs	r2, #32
    7102:	4907      	ldr	r1, [pc, #28]	; (7120 <InitHashDrv+0x50>)
    7104:	3008      	adds	r0, #8
    7106:	f7ff ff01 	bl	6f0c <CC_PalMemCopyPlat>
    710a:	2000      	movs	r0, #0
    710c:	bd10      	pop	{r4, pc}
    710e:	f44f 0073 	mov.w	r0, #15925248	; 0xf30000
    7112:	4770      	bx	lr
    7114:	00f30001 	.word	0x00f30001
    7118:	000090f8 	.word	0x000090f8
    711c:	000090c4 	.word	0x000090c4
    7120:	000090d8 	.word	0x000090d8

00007124 <ProcessHashDrv>:
    7124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7128:	2900      	cmp	r1, #0
    712a:	f000 80e4 	beq.w	72f6 <ProcessHashDrv+0x1d2>
    712e:	4604      	mov	r4, r0
    7130:	2800      	cmp	r0, #0
    7132:	f000 80e4 	beq.w	72fe <ProcessHashDrv+0x1da>
    7136:	6803      	ldr	r3, [r0, #0]
    7138:	4690      	mov	r8, r2
    713a:	460f      	mov	r7, r1
    713c:	2b00      	cmp	r3, #0
    713e:	f000 80ae 	beq.w	729e <ProcessHashDrv+0x17a>
    7142:	3b01      	subs	r3, #1
    7144:	2b01      	cmp	r3, #1
    7146:	f200 80c2 	bhi.w	72ce <ProcessHashDrv+0x1aa>
    714a:	f04f 31ff 	mov.w	r1, #4294967295
    714e:	486d      	ldr	r0, [pc, #436]	; (7304 <ProcessHashDrv+0x1e0>)
    7150:	f04f 0902 	mov.w	r9, #2
    7154:	f7fe fe28 	bl	5da8 <CC_PalMutexLock>
    7158:	2800      	cmp	r0, #0
    715a:	f040 80aa 	bne.w	72b2 <ProcessHashDrv+0x18e>
    715e:	2000      	movs	r0, #0
    7160:	f7fe fe52 	bl	5e08 <CC_PalPowerSaveModeSelect>
    7164:	4606      	mov	r6, r0
    7166:	2800      	cmp	r0, #0
    7168:	f040 80ad 	bne.w	72c6 <ProcessHashDrv+0x1a2>
    716c:	4b66      	ldr	r3, [pc, #408]	; (7308 <ProcessHashDrv+0x1e4>)
    716e:	681d      	ldr	r5, [r3, #0]
    7170:	2d00      	cmp	r5, #0
    7172:	d1fc      	bne.n	716e <ProcessHashDrv+0x4a>
    7174:	f04f 30ff 	mov.w	r0, #4294967295
    7178:	f7fe fd62 	bl	5c40 <CC_HalClearInterruptBit>
    717c:	4b63      	ldr	r3, [pc, #396]	; (730c <ProcessHashDrv+0x1e8>)
    717e:	6818      	ldr	r0, [r3, #0]
    7180:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
    7184:	f7fe fd6a 	bl	5c5c <CC_HalMaskInterrupt>
    7188:	2301      	movs	r3, #1
    718a:	2007      	movs	r0, #7
    718c:	4a60      	ldr	r2, [pc, #384]	; (7310 <ProcessHashDrv+0x1ec>)
    718e:	4961      	ldr	r1, [pc, #388]	; (7314 <ProcessHashDrv+0x1f0>)
    7190:	6013      	str	r3, [r2, #0]
    7192:	600b      	str	r3, [r1, #0]
    7194:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
    7198:	f8c2 025c 	str.w	r0, [r2, #604]	; 0x25c
    719c:	f841 3c5c 	str.w	r3, [r1, #-92]
    71a0:	6015      	str	r5, [r2, #0]
    71a2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    71a4:	4b5c      	ldr	r3, [pc, #368]	; (7318 <ProcessHashDrv+0x1f4>)
    71a6:	6019      	str	r1, [r3, #0]
    71a8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    71aa:	f8c2 112c 	str.w	r1, [r2, #300]	; 0x12c
    71ae:	f843 9c0c 	str.w	r9, [r3, #-12]
    71b2:	6823      	ldr	r3, [r4, #0]
    71b4:	f502 7296 	add.w	r2, r2, #300	; 0x12c
    71b8:	b163      	cbz	r3, 71d4 <ProcessHashDrv+0xb0>
    71ba:	3b01      	subs	r3, #1
    71bc:	2b01      	cmp	r3, #1
    71be:	d818      	bhi.n	71f2 <ProcessHashDrv+0xce>
    71c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
    71c2:	4b56      	ldr	r3, [pc, #344]	; (731c <ProcessHashDrv+0x1f8>)
    71c4:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
    71c8:	6019      	str	r1, [r3, #0]
    71ca:	6a21      	ldr	r1, [r4, #32]
    71cc:	6011      	str	r1, [r2, #0]
    71ce:	69e2      	ldr	r2, [r4, #28]
    71d0:	f843 2c08 	str.w	r2, [r3, #-8]
    71d4:	69a1      	ldr	r1, [r4, #24]
    71d6:	4b52      	ldr	r3, [pc, #328]	; (7320 <ProcessHashDrv+0x1fc>)
    71d8:	4a52      	ldr	r2, [pc, #328]	; (7324 <ProcessHashDrv+0x200>)
    71da:	6019      	str	r1, [r3, #0]
    71dc:	6961      	ldr	r1, [r4, #20]
    71de:	6011      	str	r1, [r2, #0]
    71e0:	6921      	ldr	r1, [r4, #16]
    71e2:	f843 1c08 	str.w	r1, [r3, #-8]
    71e6:	68e1      	ldr	r1, [r4, #12]
    71e8:	f842 1c08 	str.w	r1, [r2, #-8]
    71ec:	68a2      	ldr	r2, [r4, #8]
    71ee:	f843 2c10 	str.w	r2, [r3, #-16]
    71f2:	f1b8 0f00 	cmp.w	r8, #0
    71f6:	d04e      	beq.n	7296 <ProcessHashDrv+0x172>
    71f8:	6863      	ldr	r3, [r4, #4]
    71fa:	484b      	ldr	r0, [pc, #300]	; (7328 <ProcessHashDrv+0x204>)
    71fc:	2b01      	cmp	r3, #1
    71fe:	bf04      	itt	eq
    7200:	4a4a      	ldreq	r2, [pc, #296]	; (732c <ProcessHashDrv+0x208>)
    7202:	6013      	streq	r3, [r2, #0]
    7204:	793b      	ldrb	r3, [r7, #4]
    7206:	6839      	ldr	r1, [r7, #0]
    7208:	005b      	lsls	r3, r3, #1
    720a:	f003 0302 	and.w	r3, r3, #2
    720e:	6003      	str	r3, [r0, #0]
    7210:	4a47      	ldr	r2, [pc, #284]	; (7330 <ProcessHashDrv+0x20c>)
    7212:	4b48      	ldr	r3, [pc, #288]	; (7334 <ProcessHashDrv+0x210>)
    7214:	6011      	str	r1, [r2, #0]
    7216:	f44f 6000 	mov.w	r0, #2048	; 0x800
    721a:	f8c3 8000 	str.w	r8, [r3]
    721e:	f7fe fd23 	bl	5c68 <CC_HalWaitInterrupt>
    7222:	4606      	mov	r6, r0
    7224:	6823      	ldr	r3, [r4, #0]
    7226:	b15b      	cbz	r3, 7240 <ProcessHashDrv+0x11c>
    7228:	3b01      	subs	r3, #1
    722a:	2b01      	cmp	r3, #1
    722c:	d816      	bhi.n	725c <ProcessHashDrv+0x138>
    722e:	4b3b      	ldr	r3, [pc, #236]	; (731c <ProcessHashDrv+0x1f8>)
    7230:	4a41      	ldr	r2, [pc, #260]	; (7338 <ProcessHashDrv+0x214>)
    7232:	6819      	ldr	r1, [r3, #0]
    7234:	3b08      	subs	r3, #8
    7236:	6261      	str	r1, [r4, #36]	; 0x24
    7238:	6812      	ldr	r2, [r2, #0]
    723a:	6222      	str	r2, [r4, #32]
    723c:	681b      	ldr	r3, [r3, #0]
    723e:	61e3      	str	r3, [r4, #28]
    7240:	4b37      	ldr	r3, [pc, #220]	; (7320 <ProcessHashDrv+0x1fc>)
    7242:	4a38      	ldr	r2, [pc, #224]	; (7324 <ProcessHashDrv+0x200>)
    7244:	6819      	ldr	r1, [r3, #0]
    7246:	3a08      	subs	r2, #8
    7248:	61a1      	str	r1, [r4, #24]
    724a:	6891      	ldr	r1, [r2, #8]
    724c:	3b10      	subs	r3, #16
    724e:	6161      	str	r1, [r4, #20]
    7250:	6899      	ldr	r1, [r3, #8]
    7252:	6121      	str	r1, [r4, #16]
    7254:	6812      	ldr	r2, [r2, #0]
    7256:	60e2      	str	r2, [r4, #12]
    7258:	681b      	ldr	r3, [r3, #0]
    725a:	60a3      	str	r3, [r4, #8]
    725c:	2001      	movs	r0, #1
    725e:	2300      	movs	r3, #0
    7260:	492d      	ldr	r1, [pc, #180]	; (7318 <ProcessHashDrv+0x1f4>)
    7262:	4a36      	ldr	r2, [pc, #216]	; (733c <ProcessHashDrv+0x218>)
    7264:	6809      	ldr	r1, [r1, #0]
    7266:	64a1      	str	r1, [r4, #72]	; 0x48
    7268:	6812      	ldr	r2, [r2, #0]
    726a:	4935      	ldr	r1, [pc, #212]	; (7340 <ProcessHashDrv+0x21c>)
    726c:	64e2      	str	r2, [r4, #76]	; 0x4c
    726e:	6008      	str	r0, [r1, #0]
    7270:	4a2e      	ldr	r2, [pc, #184]	; (732c <ProcessHashDrv+0x208>)
    7272:	4834      	ldr	r0, [pc, #208]	; (7344 <ProcessHashDrv+0x220>)
    7274:	6013      	str	r3, [r2, #0]
    7276:	6003      	str	r3, [r0, #0]
    7278:	654b      	str	r3, [r1, #84]	; 0x54
    727a:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c
    727e:	bba6      	cbnz	r6, 72ea <ProcessHashDrv+0x1c6>
    7280:	2001      	movs	r0, #1
    7282:	f7fe fdc1 	bl	5e08 <CC_PalPowerSaveModeSelect>
    7286:	bb60      	cbnz	r0, 72e2 <ProcessHashDrv+0x1be>
    7288:	481e      	ldr	r0, [pc, #120]	; (7304 <ProcessHashDrv+0x1e0>)
    728a:	f7fe fd95 	bl	5db8 <CC_PalMutexUnlock>
    728e:	bb10      	cbnz	r0, 72d6 <ProcessHashDrv+0x1b2>
    7290:	4630      	mov	r0, r6
    7292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7296:	2204      	movs	r2, #4
    7298:	4b2a      	ldr	r3, [pc, #168]	; (7344 <ProcessHashDrv+0x220>)
    729a:	601a      	str	r2, [r3, #0]
    729c:	e7c2      	b.n	7224 <ProcessHashDrv+0x100>
    729e:	f04f 31ff 	mov.w	r1, #4294967295
    72a2:	4818      	ldr	r0, [pc, #96]	; (7304 <ProcessHashDrv+0x1e0>)
    72a4:	f04f 0901 	mov.w	r9, #1
    72a8:	f7fe fd7e 	bl	5da8 <CC_PalMutexLock>
    72ac:	2800      	cmp	r0, #0
    72ae:	f43f af56 	beq.w	715e <ProcessHashDrv+0x3a>
    72b2:	4825      	ldr	r0, [pc, #148]	; (7348 <ProcessHashDrv+0x224>)
    72b4:	f7fe fa1a 	bl	56ec <CC_PalAbort>
    72b8:	2000      	movs	r0, #0
    72ba:	f7fe fda5 	bl	5e08 <CC_PalPowerSaveModeSelect>
    72be:	4606      	mov	r6, r0
    72c0:	2800      	cmp	r0, #0
    72c2:	f43f af53 	beq.w	716c <ProcessHashDrv+0x48>
    72c6:	4821      	ldr	r0, [pc, #132]	; (734c <ProcessHashDrv+0x228>)
    72c8:	f7fe fa10 	bl	56ec <CC_PalAbort>
    72cc:	e74e      	b.n	716c <ProcessHashDrv+0x48>
    72ce:	4e20      	ldr	r6, [pc, #128]	; (7350 <ProcessHashDrv+0x22c>)
    72d0:	4630      	mov	r0, r6
    72d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    72d6:	481f      	ldr	r0, [pc, #124]	; (7354 <ProcessHashDrv+0x230>)
    72d8:	f7fe fa08 	bl	56ec <CC_PalAbort>
    72dc:	4630      	mov	r0, r6
    72de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    72e2:	481d      	ldr	r0, [pc, #116]	; (7358 <ProcessHashDrv+0x234>)
    72e4:	f7fe fa02 	bl	56ec <CC_PalAbort>
    72e8:	e7ce      	b.n	7288 <ProcessHashDrv+0x164>
    72ea:	2110      	movs	r1, #16
    72ec:	f104 0008 	add.w	r0, r4, #8
    72f0:	f7ff fe10 	bl	6f14 <CC_PalMemSetZeroPlat>
    72f4:	e7c4      	b.n	7280 <ProcessHashDrv+0x15c>
    72f6:	4e19      	ldr	r6, [pc, #100]	; (735c <ProcessHashDrv+0x238>)
    72f8:	4630      	mov	r0, r6
    72fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    72fe:	f44f 0673 	mov.w	r6, #15925248	; 0xf30000
    7302:	e7c5      	b.n	7290 <ProcessHashDrv+0x16c>
    7304:	200000a8 	.word	0x200000a8
    7308:	50845910 	.word	0x50845910
    730c:	50845a04 	.word	0x50845a04
    7310:	50845818 	.word	0x50845818
    7314:	50845820 	.word	0x50845820
    7318:	508457cc 	.word	0x508457cc
    731c:	5084565c 	.word	0x5084565c
    7320:	50845650 	.word	0x50845650
    7324:	5084564c 	.word	0x5084564c
    7328:	50845b0c 	.word	0x50845b0c
    732c:	50845684 	.word	0x50845684
    7330:	50845c28 	.word	0x50845c28
    7334:	50845c2c 	.word	0x50845c2c
    7338:	50845658 	.word	0x50845658
    733c:	508457d0 	.word	0x508457d0
    7340:	508457c4 	.word	0x508457c4
    7344:	508457c8 	.word	0x508457c8
    7348:	0000900c 	.word	0x0000900c
    734c:	00009024 	.word	0x00009024
    7350:	00f30001 	.word	0x00f30001
    7354:	00009064 	.word	0x00009064
    7358:	00009044 	.word	0x00009044
    735c:	00f30003 	.word	0x00f30003

00007360 <FinishHashDrv>:
    7360:	2800      	cmp	r0, #0
    7362:	d03a      	beq.n	73da <FinishHashDrv+0x7a>
    7364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7368:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
    736c:	fa92 f882 	rev.w	r8, r2
    7370:	fa93 fe83 	rev.w	lr, r3
    7374:	6a02      	ldr	r2, [r0, #32]
    7376:	6a43      	ldr	r3, [r0, #36]	; 0x24
    7378:	e9d0 4104 	ldrd	r4, r1, [r0, #16]
    737c:	ba12      	rev	r2, r2
    737e:	ba24      	rev	r4, r4
    7380:	ba1b      	rev	r3, r3
    7382:	6104      	str	r4, [r0, #16]
    7384:	6202      	str	r2, [r0, #32]
    7386:	6a84      	ldr	r4, [r0, #40]	; 0x28
    7388:	6b82      	ldr	r2, [r0, #56]	; 0x38
    738a:	6243      	str	r3, [r0, #36]	; 0x24
    738c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    738e:	e9d0 6502 	ldrd	r6, r5, [r0, #8]
    7392:	ba09      	rev	r1, r1
    7394:	ba36      	rev	r6, r6
    7396:	ba2d      	rev	r5, r5
    7398:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
    739a:	6086      	str	r6, [r0, #8]
    739c:	60c5      	str	r5, [r0, #12]
    739e:	6b06      	ldr	r6, [r0, #48]	; 0x30
    73a0:	6b45      	ldr	r5, [r0, #52]	; 0x34
    73a2:	6141      	str	r1, [r0, #20]
    73a4:	fa94 fc84 	rev.w	ip, r4
    73a8:	ba19      	rev	r1, r3
    73aa:	ba14      	rev	r4, r2
    73ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
    73ae:	6c02      	ldr	r2, [r0, #64]	; 0x40
    73b0:	ba3f      	rev	r7, r7
    73b2:	ba36      	rev	r6, r6
    73b4:	ba2d      	rev	r5, r5
    73b6:	ba12      	rev	r2, r2
    73b8:	ba1b      	rev	r3, r3
    73ba:	e9c0 650c 	strd	r6, r5, [r0, #48]	; 0x30
    73be:	e9c0 410e 	strd	r4, r1, [r0, #56]	; 0x38
    73c2:	f8c0 8018 	str.w	r8, [r0, #24]
    73c6:	f8c0 e01c 	str.w	lr, [r0, #28]
    73ca:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
    73ce:	62c7      	str	r7, [r0, #44]	; 0x2c
    73d0:	e9c0 2310 	strd	r2, r3, [r0, #64]	; 0x40
    73d4:	2000      	movs	r0, #0
    73d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    73da:	f44f 0073 	mov.w	r0, #15925248	; 0xf30000
    73de:	4770      	bx	lr

000073e0 <cc_mbedtls_aes_init>:
    73e0:	b510      	push	{r4, lr}
    73e2:	4604      	mov	r4, r0
    73e4:	b130      	cbz	r0, 73f4 <cc_mbedtls_aes_init+0x14>
    73e6:	2200      	movs	r2, #0
    73e8:	2301      	movs	r3, #1
    73ea:	e9c4 2215 	strd	r2, r2, [r4, #84]	; 0x54
    73ee:	e9c4 3317 	strd	r3, r3, [r4, #92]	; 0x5c
    73f2:	bd10      	pop	{r4, pc}
    73f4:	4801      	ldr	r0, [pc, #4]	; (73fc <cc_mbedtls_aes_init+0x1c>)
    73f6:	f7fe f979 	bl	56ec <CC_PalAbort>
    73fa:	e7f4      	b.n	73e6 <cc_mbedtls_aes_init+0x6>
    73fc:	00009118 	.word	0x00009118

00007400 <cc_mbedtls_aes_free>:
    7400:	b118      	cbz	r0, 740a <cc_mbedtls_aes_free+0xa>
    7402:	2274      	movs	r2, #116	; 0x74
    7404:	2100      	movs	r1, #0
    7406:	f7ff bd83 	b.w	6f10 <CC_PalMemSetPlat>
    740a:	4770      	bx	lr

0000740c <cc_mbedtls_aes_setkey_enc>:
    740c:	b1e8      	cbz	r0, 744a <cc_mbedtls_aes_setkey_enc+0x3e>
    740e:	b1c9      	cbz	r1, 7444 <cc_mbedtls_aes_setkey_enc+0x38>
    7410:	b508      	push	{r3, lr}
    7412:	2300      	movs	r3, #0
    7414:	2ac0      	cmp	r2, #192	; 0xc0
    7416:	6383      	str	r3, [r0, #56]	; 0x38
    7418:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    741c:	d00f      	beq.n	743e <cc_mbedtls_aes_setkey_enc+0x32>
    741e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    7422:	d004      	beq.n	742e <cc_mbedtls_aes_setkey_enc+0x22>
    7424:	2a80      	cmp	r2, #128	; 0x80
    7426:	d003      	beq.n	7430 <cc_mbedtls_aes_setkey_enc+0x24>
    7428:	f06f 001f 	mvn.w	r0, #31
    742c:	bd08      	pop	{r3, pc}
    742e:	2302      	movs	r3, #2
    7430:	6303      	str	r3, [r0, #48]	; 0x30
    7432:	08d2      	lsrs	r2, r2, #3
    7434:	3010      	adds	r0, #16
    7436:	f7ff fd69 	bl	6f0c <CC_PalMemCopyPlat>
    743a:	2000      	movs	r0, #0
    743c:	bd08      	pop	{r3, pc}
    743e:	2301      	movs	r3, #1
    7440:	6303      	str	r3, [r0, #48]	; 0x30
    7442:	e7f6      	b.n	7432 <cc_mbedtls_aes_setkey_enc+0x26>
    7444:	f06f 001f 	mvn.w	r0, #31
    7448:	4770      	bx	lr
    744a:	f06f 0021 	mvn.w	r0, #33	; 0x21
    744e:	4770      	bx	lr

00007450 <cc_mbedtls_aes_crypt_ecb>:
    7450:	b328      	cbz	r0, 749e <cc_mbedtls_aes_crypt_ecb+0x4e>
    7452:	b322      	cbz	r2, 749e <cc_mbedtls_aes_crypt_ecb+0x4e>
    7454:	b31b      	cbz	r3, 749e <cc_mbedtls_aes_crypt_ecb+0x4e>
    7456:	2901      	cmp	r1, #1
    7458:	d821      	bhi.n	749e <cc_mbedtls_aes_crypt_ecb+0x4e>
    745a:	b570      	push	{r4, r5, r6, lr}
    745c:	4604      	mov	r4, r0
    745e:	6b81      	ldr	r1, [r0, #56]	; 0x38
    7460:	b086      	sub	sp, #24
    7462:	d017      	beq.n	7494 <cc_mbedtls_aes_crypt_ecb+0x44>
    7464:	2901      	cmp	r1, #1
    7466:	d117      	bne.n	7498 <cc_mbedtls_aes_crypt_ecb+0x48>
    7468:	2510      	movs	r5, #16
    746a:	2100      	movs	r1, #0
    746c:	eb0d 0605 	add.w	r6, sp, r5
    7470:	6361      	str	r1, [r4, #52]	; 0x34
    7472:	4610      	mov	r0, r2
    7474:	4629      	mov	r1, r5
    7476:	9500      	str	r5, [sp, #0]
    7478:	aa02      	add	r2, sp, #8
    747a:	9601      	str	r6, [sp, #4]
    747c:	f7ff fdf6 	bl	706c <SetDataBuffersInfo>
    7480:	b950      	cbnz	r0, 7498 <cc_mbedtls_aes_crypt_ecb+0x48>
    7482:	462b      	mov	r3, r5
    7484:	4632      	mov	r2, r6
    7486:	4620      	mov	r0, r4
    7488:	a902      	add	r1, sp, #8
    748a:	f000 f897 	bl	75bc <ProcessAesDrv>
    748e:	b918      	cbnz	r0, 7498 <cc_mbedtls_aes_crypt_ecb+0x48>
    7490:	b006      	add	sp, #24
    7492:	bd70      	pop	{r4, r5, r6, pc}
    7494:	2900      	cmp	r1, #0
    7496:	d0e7      	beq.n	7468 <cc_mbedtls_aes_crypt_ecb+0x18>
    7498:	f06f 0021 	mvn.w	r0, #33	; 0x21
    749c:	e7f8      	b.n	7490 <cc_mbedtls_aes_crypt_ecb+0x40>
    749e:	f06f 0021 	mvn.w	r0, #33	; 0x21
    74a2:	4770      	bx	lr

000074a4 <CC_PalDataBufferAttrGet>:
    74a4:	2000      	movs	r0, #0
    74a6:	7018      	strb	r0, [r3, #0]
    74a8:	4770      	bx	lr
    74aa:	bf00      	nop

000074ac <LoadAesKey>:
    74ac:	2800      	cmp	r0, #0
    74ae:	d06e      	beq.n	758e <LoadAesKey+0xe2>
    74b0:	b538      	push	{r3, r4, r5, lr}
    74b2:	4604      	mov	r4, r0
    74b4:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    74b8:	2800      	cmp	r0, #0
    74ba:	d04a      	beq.n	7552 <LoadAesKey+0xa6>
    74bc:	2802      	cmp	r0, #2
    74be:	d01e      	beq.n	74fe <LoadAesKey+0x52>
    74c0:	4834      	ldr	r0, [pc, #208]	; (7594 <LoadAesKey+0xe8>)
    74c2:	4d35      	ldr	r5, [pc, #212]	; (7598 <LoadAesKey+0xec>)
    74c4:	682b      	ldr	r3, [r5, #0]
    74c6:	4a35      	ldr	r2, [pc, #212]	; (759c <LoadAesKey+0xf0>)
    74c8:	6819      	ldr	r1, [r3, #0]
    74ca:	4b35      	ldr	r3, [pc, #212]	; (75a0 <LoadAesKey+0xf4>)
    74cc:	6011      	str	r1, [r2, #0]
    74ce:	682a      	ldr	r2, [r5, #0]
    74d0:	4934      	ldr	r1, [pc, #208]	; (75a4 <LoadAesKey+0xf8>)
    74d2:	6854      	ldr	r4, [r2, #4]
    74d4:	4a34      	ldr	r2, [pc, #208]	; (75a8 <LoadAesKey+0xfc>)
    74d6:	601c      	str	r4, [r3, #0]
    74d8:	682c      	ldr	r4, [r5, #0]
    74da:	68a4      	ldr	r4, [r4, #8]
    74dc:	600c      	str	r4, [r1, #0]
    74de:	682c      	ldr	r4, [r5, #0]
    74e0:	68e4      	ldr	r4, [r4, #12]
    74e2:	6014      	str	r4, [r2, #0]
    74e4:	682c      	ldr	r4, [r5, #0]
    74e6:	6924      	ldr	r4, [r4, #16]
    74e8:	60dc      	str	r4, [r3, #12]
    74ea:	682c      	ldr	r4, [r5, #0]
    74ec:	6964      	ldr	r4, [r4, #20]
    74ee:	60cc      	str	r4, [r1, #12]
    74f0:	6829      	ldr	r1, [r5, #0]
    74f2:	6989      	ldr	r1, [r1, #24]
    74f4:	60d1      	str	r1, [r2, #12]
    74f6:	682a      	ldr	r2, [r5, #0]
    74f8:	69d2      	ldr	r2, [r2, #28]
    74fa:	619a      	str	r2, [r3, #24]
    74fc:	bd38      	pop	{r3, r4, r5, pc}
    74fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7500:	6c20      	ldr	r0, [r4, #64]	; 0x40
    7502:	f000 fbdf 	bl	7cc4 <kmu_validate_slot_and_size_no_kdr>
    7506:	4d24      	ldr	r5, [pc, #144]	; (7598 <LoadAesKey+0xec>)
    7508:	2800      	cmp	r0, #0
    750a:	d1db      	bne.n	74c4 <LoadAesKey+0x18>
    750c:	6829      	ldr	r1, [r5, #0]
    750e:	4a23      	ldr	r2, [pc, #140]	; (759c <LoadAesKey+0xf0>)
    7510:	6808      	ldr	r0, [r1, #0]
    7512:	4b23      	ldr	r3, [pc, #140]	; (75a0 <LoadAesKey+0xf4>)
    7514:	6010      	str	r0, [r2, #0]
    7516:	6828      	ldr	r0, [r5, #0]
    7518:	4922      	ldr	r1, [pc, #136]	; (75a4 <LoadAesKey+0xf8>)
    751a:	6840      	ldr	r0, [r0, #4]
    751c:	6018      	str	r0, [r3, #0]
    751e:	6828      	ldr	r0, [r5, #0]
    7520:	6880      	ldr	r0, [r0, #8]
    7522:	6008      	str	r0, [r1, #0]
    7524:	6828      	ldr	r0, [r5, #0]
    7526:	68c0      	ldr	r0, [r0, #12]
    7528:	60d0      	str	r0, [r2, #12]
    752a:	6828      	ldr	r0, [r5, #0]
    752c:	6900      	ldr	r0, [r0, #16]
    752e:	60d8      	str	r0, [r3, #12]
    7530:	6828      	ldr	r0, [r5, #0]
    7532:	6940      	ldr	r0, [r0, #20]
    7534:	60c8      	str	r0, [r1, #12]
    7536:	6829      	ldr	r1, [r5, #0]
    7538:	6989      	ldr	r1, [r1, #24]
    753a:	6191      	str	r1, [r2, #24]
    753c:	682a      	ldr	r2, [r5, #0]
    753e:	69d2      	ldr	r2, [r2, #28]
    7540:	619a      	str	r2, [r3, #24]
    7542:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7544:	6c20      	ldr	r0, [r4, #64]	; 0x40
    7546:	f000 fbd5 	bl	7cf4 <kmu_load_key_aes>
    754a:	2800      	cmp	r0, #0
    754c:	d1ba      	bne.n	74c4 <LoadAesKey+0x18>
    754e:	2000      	movs	r0, #0
    7550:	bd38      	pop	{r3, r4, r5, pc}
    7552:	6921      	ldr	r1, [r4, #16]
    7554:	4a11      	ldr	r2, [pc, #68]	; (759c <LoadAesKey+0xf0>)
    7556:	4b12      	ldr	r3, [pc, #72]	; (75a0 <LoadAesKey+0xf4>)
    7558:	6011      	str	r1, [r2, #0]
    755a:	6961      	ldr	r1, [r4, #20]
    755c:	6019      	str	r1, [r3, #0]
    755e:	69a1      	ldr	r1, [r4, #24]
    7560:	6091      	str	r1, [r2, #8]
    7562:	69e2      	ldr	r2, [r4, #28]
    7564:	609a      	str	r2, [r3, #8]
    7566:	6b23      	ldr	r3, [r4, #48]	; 0x30
    7568:	3b01      	subs	r3, #1
    756a:	2b01      	cmp	r3, #1
    756c:	d8ef      	bhi.n	754e <LoadAesKey+0xa2>
    756e:	6a21      	ldr	r1, [r4, #32]
    7570:	4a0e      	ldr	r2, [pc, #56]	; (75ac <LoadAesKey+0x100>)
    7572:	4b0f      	ldr	r3, [pc, #60]	; (75b0 <LoadAesKey+0x104>)
    7574:	6011      	str	r1, [r2, #0]
    7576:	6a62      	ldr	r2, [r4, #36]	; 0x24
    7578:	601a      	str	r2, [r3, #0]
    757a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    757c:	2b02      	cmp	r3, #2
    757e:	d1e6      	bne.n	754e <LoadAesKey+0xa2>
    7580:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    7582:	4a0c      	ldr	r2, [pc, #48]	; (75b4 <LoadAesKey+0x108>)
    7584:	4b0c      	ldr	r3, [pc, #48]	; (75b8 <LoadAesKey+0x10c>)
    7586:	6011      	str	r1, [r2, #0]
    7588:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    758a:	601a      	str	r2, [r3, #0]
    758c:	bd38      	pop	{r3, r4, r5, pc}
    758e:	f44f 0071 	mov.w	r0, #15794176	; 0xf10000
    7592:	4770      	bx	lr
    7594:	00f10009 	.word	0x00f10009
    7598:	20000098 	.word	0x20000098
    759c:	50845400 	.word	0x50845400
    75a0:	50845404 	.word	0x50845404
    75a4:	50845408 	.word	0x50845408
    75a8:	5084540c 	.word	0x5084540c
    75ac:	50845410 	.word	0x50845410
    75b0:	50845414 	.word	0x50845414
    75b4:	50845418 	.word	0x50845418
    75b8:	5084541c 	.word	0x5084541c

000075bc <ProcessAesDrv>:
    75bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    75c0:	b087      	sub	sp, #28
    75c2:	2900      	cmp	r1, #0
    75c4:	f000 80ae 	beq.w	7724 <ProcessAesDrv+0x168>
    75c8:	4616      	mov	r6, r2
    75ca:	2a00      	cmp	r2, #0
    75cc:	f000 80aa 	beq.w	7724 <ProcessAesDrv+0x168>
    75d0:	4604      	mov	r4, r0
    75d2:	2800      	cmp	r0, #0
    75d4:	f000 814c 	beq.w	7870 <ProcessAesDrv+0x2b4>
    75d8:	461f      	mov	r7, r3
    75da:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    75dc:	460d      	mov	r5, r1
    75de:	2b00      	cmp	r3, #0
    75e0:	d13c      	bne.n	765c <ProcessAesDrv+0xa0>
    75e2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    75e6:	d23e      	bcs.n	7666 <ProcessAesDrv+0xaa>
    75e8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
    75ec:	2b04      	cmp	r3, #4
    75ee:	f000 8105 	beq.w	77fc <ProcessAesDrv+0x240>
    75f2:	f04f 0900 	mov.w	r9, #0
    75f6:	f04f 31ff 	mov.w	r1, #4294967295
    75fa:	48ac      	ldr	r0, [pc, #688]	; (78ac <ProcessAesDrv+0x2f0>)
    75fc:	f7fe fbd4 	bl	5da8 <CC_PalMutexLock>
    7600:	2800      	cmp	r0, #0
    7602:	f040 80e3 	bne.w	77cc <ProcessAesDrv+0x210>
    7606:	2000      	movs	r0, #0
    7608:	f7fe fbfe 	bl	5e08 <CC_PalPowerSaveModeSelect>
    760c:	2800      	cmp	r0, #0
    760e:	f040 80e6 	bne.w	77de <ProcessAesDrv+0x222>
    7612:	2301      	movs	r3, #1
    7614:	49a6      	ldr	r1, [pc, #664]	; (78b0 <ProcessAesDrv+0x2f4>)
    7616:	4aa7      	ldr	r2, [pc, #668]	; (78b4 <ProcessAesDrv+0x2f8>)
    7618:	600b      	str	r3, [r1, #0]
    761a:	6013      	str	r3, [r2, #0]
    761c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    761e:	2b03      	cmp	r3, #3
    7620:	dc27      	bgt.n	7672 <ProcessAesDrv+0xb6>
    7622:	2b00      	cmp	r3, #0
    7624:	da28      	bge.n	7678 <ProcessAesDrv+0xbc>
    7626:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 7910 <ProcessAesDrv+0x354>
    762a:	f1b9 0f00 	cmp.w	r9, #0
    762e:	f040 8085 	bne.w	773c <ProcessAesDrv+0x180>
    7632:	2300      	movs	r3, #0
    7634:	499e      	ldr	r1, [pc, #632]	; (78b0 <ProcessAesDrv+0x2f4>)
    7636:	4a9f      	ldr	r2, [pc, #636]	; (78b4 <ProcessAesDrv+0x2f8>)
    7638:	600b      	str	r3, [r1, #0]
    763a:	2001      	movs	r0, #1
    763c:	6013      	str	r3, [r2, #0]
    763e:	f7fe fbe3 	bl	5e08 <CC_PalPowerSaveModeSelect>
    7642:	2800      	cmp	r0, #0
    7644:	f040 80d6 	bne.w	77f4 <ProcessAesDrv+0x238>
    7648:	4898      	ldr	r0, [pc, #608]	; (78ac <ProcessAesDrv+0x2f0>)
    764a:	f7fe fbb5 	bl	5db8 <CC_PalMutexUnlock>
    764e:	2800      	cmp	r0, #0
    7650:	f040 80c9 	bne.w	77e6 <ProcessAesDrv+0x22a>
    7654:	4640      	mov	r0, r8
    7656:	b007      	add	sp, #28
    7658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    765c:	2b01      	cmp	r3, #1
    765e:	d1c3      	bne.n	75e8 <ProcessAesDrv+0x2c>
    7660:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
    7664:	d3c0      	bcc.n	75e8 <ProcessAesDrv+0x2c>
    7666:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 7914 <ProcessAesDrv+0x358>
    766a:	4640      	mov	r0, r8
    766c:	b007      	add	sp, #28
    766e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7672:	3b06      	subs	r3, #6
    7674:	2b01      	cmp	r3, #1
    7676:	d8d6      	bhi.n	7626 <ProcessAesDrv+0x6a>
    7678:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    767a:	2b01      	cmp	r3, #1
    767c:	f200 80f5 	bhi.w	786a <ProcessAesDrv+0x2ae>
    7680:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    7682:	2b01      	cmp	r3, #1
    7684:	d854      	bhi.n	7730 <ProcessAesDrv+0x174>
    7686:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7688:	2b01      	cmp	r3, #1
    768a:	f200 816a 	bhi.w	7962 <ProcessAesDrv+0x3a6>
    768e:	4a8a      	ldr	r2, [pc, #552]	; (78b8 <ProcessAesDrv+0x2fc>)
    7690:	6813      	ldr	r3, [r2, #0]
    7692:	2b00      	cmp	r3, #0
    7694:	d1fc      	bne.n	7690 <ProcessAesDrv+0xd4>
    7696:	f04f 30ff 	mov.w	r0, #4294967295
    769a:	9304      	str	r3, [sp, #16]
    769c:	f7fe fad0 	bl	5c40 <CC_HalClearInterruptBit>
    76a0:	4a86      	ldr	r2, [pc, #536]	; (78bc <ProcessAesDrv+0x300>)
    76a2:	6810      	ldr	r0, [r2, #0]
    76a4:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
    76a8:	f7fe fad8 	bl	5c5c <CC_HalMaskInterrupt>
    76ac:	2001      	movs	r0, #1
    76ae:	4984      	ldr	r1, [pc, #528]	; (78c0 <ProcessAesDrv+0x304>)
    76b0:	4a84      	ldr	r2, [pc, #528]	; (78c4 <ProcessAesDrv+0x308>)
    76b2:	6008      	str	r0, [r1, #0]
    76b4:	9b04      	ldr	r3, [sp, #16]
    76b6:	6013      	str	r3, [r2, #0]
    76b8:	6b62      	ldr	r2, [r4, #52]	; 0x34
    76ba:	f022 0104 	bic.w	r1, r2, #4
    76be:	2903      	cmp	r1, #3
    76c0:	bf18      	it	ne
    76c2:	6ba3      	ldrne	r3, [r4, #56]	; 0x38
    76c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
    76c6:	bf18      	it	ne
    76c8:	4003      	andne	r3, r0
    76ca:	2902      	cmp	r1, #2
    76cc:	f200 814c 	bhi.w	7968 <ProcessAesDrv+0x3ac>
    76d0:	0092      	lsls	r2, r2, #2
    76d2:	f002 021c 	and.w	r2, r2, #28
    76d6:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    76da:	497b      	ldr	r1, [pc, #492]	; (78c8 <ProcessAesDrv+0x30c>)
    76dc:	4313      	orrs	r3, r2
    76de:	600b      	str	r3, [r1, #0]
    76e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    76e2:	2b07      	cmp	r3, #7
    76e4:	d102      	bne.n	76ec <ProcessAesDrv+0x130>
    76e6:	2201      	movs	r2, #1
    76e8:	4b78      	ldr	r3, [pc, #480]	; (78cc <ProcessAesDrv+0x310>)
    76ea:	601a      	str	r2, [r3, #0]
    76ec:	4620      	mov	r0, r4
    76ee:	f7ff fedd 	bl	74ac <LoadAesKey>
    76f2:	4680      	mov	r8, r0
    76f4:	2800      	cmp	r0, #0
    76f6:	d198      	bne.n	762a <ProcessAesDrv+0x6e>
    76f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    76fa:	2b07      	cmp	r3, #7
    76fc:	d893      	bhi.n	7626 <ProcessAesDrv+0x6a>
    76fe:	a201      	add	r2, pc, #4	; (adr r2, 7704 <ProcessAesDrv+0x148>)
    7700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7704:	00007763 	.word	0x00007763
    7708:	0000774f 	.word	0x0000774f
    770c:	00007877 	.word	0x00007877
    7710:	0000774f 	.word	0x0000774f
    7714:	00007627 	.word	0x00007627
    7718:	00007627 	.word	0x00007627
    771c:	00007877 	.word	0x00007877
    7720:	0000774f 	.word	0x0000774f
    7724:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 7918 <ProcessAesDrv+0x35c>
    7728:	4640      	mov	r0, r8
    772a:	b007      	add	sp, #28
    772c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7730:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 791c <ProcessAesDrv+0x360>
    7734:	f1b9 0f00 	cmp.w	r9, #0
    7738:	f43f af7b 	beq.w	7632 <ProcessAesDrv+0x76>
    773c:	2304      	movs	r3, #4
    773e:	2120      	movs	r1, #32
    7740:	f104 0010 	add.w	r0, r4, #16
    7744:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    7748:	f7ff fbe4 	bl	6f14 <CC_PalMemSetZeroPlat>
    774c:	e771      	b.n	7632 <ProcessAesDrv+0x76>
    774e:	6821      	ldr	r1, [r4, #0]
    7750:	4a5f      	ldr	r2, [pc, #380]	; (78d0 <ProcessAesDrv+0x314>)
    7752:	4b60      	ldr	r3, [pc, #384]	; (78d4 <ProcessAesDrv+0x318>)
    7754:	6011      	str	r1, [r2, #0]
    7756:	6861      	ldr	r1, [r4, #4]
    7758:	6019      	str	r1, [r3, #0]
    775a:	68a1      	ldr	r1, [r4, #8]
    775c:	6091      	str	r1, [r2, #8]
    775e:	68e2      	ldr	r2, [r4, #12]
    7760:	609a      	str	r2, [r3, #8]
    7762:	792b      	ldrb	r3, [r5, #4]
    7764:	7932      	ldrb	r2, [r6, #4]
    7766:	005b      	lsls	r3, r3, #1
    7768:	f002 0201 	and.w	r2, r2, #1
    776c:	495a      	ldr	r1, [pc, #360]	; (78d8 <ProcessAesDrv+0x31c>)
    776e:	f003 0302 	and.w	r3, r3, #2
    7772:	4313      	orrs	r3, r2
    7774:	6830      	ldr	r0, [r6, #0]
    7776:	682a      	ldr	r2, [r5, #0]
    7778:	600b      	str	r3, [r1, #0]
    777a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    777c:	f023 0304 	bic.w	r3, r3, #4
    7780:	2b03      	cmp	r3, #3
    7782:	d007      	beq.n	7794 <ProcessAesDrv+0x1d8>
    7784:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7786:	2b01      	cmp	r3, #1
    7788:	f000 80e3 	beq.w	7952 <ProcessAesDrv+0x396>
    778c:	4953      	ldr	r1, [pc, #332]	; (78dc <ProcessAesDrv+0x320>)
    778e:	4b54      	ldr	r3, [pc, #336]	; (78e0 <ProcessAesDrv+0x324>)
    7790:	6008      	str	r0, [r1, #0]
    7792:	601f      	str	r7, [r3, #0]
    7794:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    7796:	f44f 6000 	mov.w	r0, #2048	; 0x800
    779a:	2b01      	cmp	r3, #1
    779c:	bf07      	ittee	eq
    779e:	4951      	ldreq	r1, [pc, #324]	; (78e4 <ProcessAesDrv+0x328>)
    77a0:	4b51      	ldreq	r3, [pc, #324]	; (78e8 <ProcessAesDrv+0x32c>)
    77a2:	4952      	ldrne	r1, [pc, #328]	; (78ec <ProcessAesDrv+0x330>)
    77a4:	4b52      	ldrne	r3, [pc, #328]	; (78f0 <ProcessAesDrv+0x334>)
    77a6:	600a      	str	r2, [r1, #0]
    77a8:	601f      	str	r7, [r3, #0]
    77aa:	f7fe fa5d 	bl	5c68 <CC_HalWaitInterrupt>
    77ae:	4680      	mov	r8, r0
    77b0:	2800      	cmp	r0, #0
    77b2:	f47f af3a 	bne.w	762a <ProcessAesDrv+0x6e>
    77b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
    77b8:	3b01      	subs	r3, #1
    77ba:	2b06      	cmp	r3, #6
    77bc:	f200 80c6 	bhi.w	794c <ProcessAesDrv+0x390>
    77c0:	e8df f003 	tbb	[pc, r3]
    77c4:	c4b8ccb8 	.word	0xc4b8ccb8
    77c8:	ccc4      	.short	0xccc4
    77ca:	b8          	.byte	0xb8
    77cb:	00          	.byte	0x00
    77cc:	4849      	ldr	r0, [pc, #292]	; (78f4 <ProcessAesDrv+0x338>)
    77ce:	f7fd ff8d 	bl	56ec <CC_PalAbort>
    77d2:	2000      	movs	r0, #0
    77d4:	f7fe fb18 	bl	5e08 <CC_PalPowerSaveModeSelect>
    77d8:	2800      	cmp	r0, #0
    77da:	f43f af1a 	beq.w	7612 <ProcessAesDrv+0x56>
    77de:	4846      	ldr	r0, [pc, #280]	; (78f8 <ProcessAesDrv+0x33c>)
    77e0:	f7fd ff84 	bl	56ec <CC_PalAbort>
    77e4:	e715      	b.n	7612 <ProcessAesDrv+0x56>
    77e6:	4845      	ldr	r0, [pc, #276]	; (78fc <ProcessAesDrv+0x340>)
    77e8:	f7fd ff80 	bl	56ec <CC_PalAbort>
    77ec:	4640      	mov	r0, r8
    77ee:	b007      	add	sp, #28
    77f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    77f4:	4842      	ldr	r0, [pc, #264]	; (7900 <ProcessAesDrv+0x344>)
    77f6:	f7fd ff79 	bl	56ec <CC_PalAbort>
    77fa:	e725      	b.n	7648 <ProcessAesDrv+0x8c>
    77fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
    77fe:	6c20      	ldr	r0, [r4, #64]	; 0x40
    7800:	f000 fa4a 	bl	7c98 <kmu_validate_slot_and_size>
    7804:	bb70      	cbnz	r0, 7864 <ProcessAesDrv+0x2a8>
    7806:	f8df 8118 	ldr.w	r8, [pc, #280]	; 7920 <ProcessAesDrv+0x364>
    780a:	f8df b118 	ldr.w	fp, [pc, #280]	; 7924 <ProcessAesDrv+0x368>
    780e:	f8d8 3000 	ldr.w	r3, [r8]
    7812:	f8df a114 	ldr.w	sl, [pc, #276]	; 7928 <ProcessAesDrv+0x36c>
    7816:	681b      	ldr	r3, [r3, #0]
    7818:	f8df 9110 	ldr.w	r9, [pc, #272]	; 792c <ProcessAesDrv+0x370>
    781c:	f8cb 3000 	str.w	r3, [fp]
    7820:	f8d8 3000 	ldr.w	r3, [r8]
    7824:	4a37      	ldr	r2, [pc, #220]	; (7904 <ProcessAesDrv+0x348>)
    7826:	685b      	ldr	r3, [r3, #4]
    7828:	f8ca 3000 	str.w	r3, [sl]
    782c:	f8d8 3000 	ldr.w	r3, [r8]
    7830:	689b      	ldr	r3, [r3, #8]
    7832:	f8c9 3000 	str.w	r3, [r9]
    7836:	f8d8 3000 	ldr.w	r3, [r8]
    783a:	68db      	ldr	r3, [r3, #12]
    783c:	6013      	str	r3, [r2, #0]
    783e:	f8d8 3000 	ldr.w	r3, [r8]
    7842:	691b      	ldr	r3, [r3, #16]
    7844:	6053      	str	r3, [r2, #4]
    7846:	f8d8 3000 	ldr.w	r3, [r8]
    784a:	695b      	ldr	r3, [r3, #20]
    784c:	6093      	str	r3, [r2, #8]
    784e:	f8d8 3000 	ldr.w	r3, [r8]
    7852:	699b      	ldr	r3, [r3, #24]
    7854:	60d3      	str	r3, [r2, #12]
    7856:	f8d8 3000 	ldr.w	r3, [r8]
    785a:	69db      	ldr	r3, [r3, #28]
    785c:	6113      	str	r3, [r2, #16]
    785e:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7860:	2902      	cmp	r1, #2
    7862:	d90c      	bls.n	787e <ProcessAesDrv+0x2c2>
    7864:	f04f 0901 	mov.w	r9, #1
    7868:	e6c5      	b.n	75f6 <ProcessAesDrv+0x3a>
    786a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 7930 <ProcessAesDrv+0x374>
    786e:	e6dc      	b.n	762a <ProcessAesDrv+0x6e>
    7870:	f44f 0871 	mov.w	r8, #15794176	; 0xf10000
    7874:	e6ee      	b.n	7654 <ProcessAesDrv+0x98>
    7876:	6821      	ldr	r1, [r4, #0]
    7878:	4a23      	ldr	r2, [pc, #140]	; (7908 <ProcessAesDrv+0x34c>)
    787a:	4b24      	ldr	r3, [pc, #144]	; (790c <ProcessAesDrv+0x350>)
    787c:	e76a      	b.n	7754 <ProcessAesDrv+0x198>
    787e:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
    7882:	9300      	str	r3, [sp, #0]
    7884:	f104 0310 	add.w	r3, r4, #16
    7888:	e9cd 2301 	strd	r2, r3, [sp, #4]
    788c:	00c8      	lsls	r0, r1, #3
    788e:	3010      	adds	r0, #16
    7890:	9003      	str	r0, [sp, #12]
    7892:	9004      	str	r0, [sp, #16]
    7894:	9305      	str	r3, [sp, #20]
    7896:	6c20      	ldr	r0, [r4, #64]	; 0x40
    7898:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
    789c:	f000 fbfe 	bl	809c <kmu_derive_cmac>
    78a0:	2800      	cmp	r0, #0
    78a2:	d164      	bne.n	796e <ProcessAesDrv+0x3b2>
    78a4:	2300      	movs	r3, #0
    78a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    78aa:	e7db      	b.n	7864 <ProcessAesDrv+0x2a8>
    78ac:	200000a8 	.word	0x200000a8
    78b0:	50845810 	.word	0x50845810
    78b4:	50845820 	.word	0x50845820
    78b8:	50845910 	.word	0x50845910
    78bc:	50845a04 	.word	0x50845a04
    78c0:	50845900 	.word	0x50845900
    78c4:	508454bc 	.word	0x508454bc
    78c8:	508454c0 	.word	0x508454c0
    78cc:	5084547c 	.word	0x5084547c
    78d0:	50845440 	.word	0x50845440
    78d4:	50845444 	.word	0x50845444
    78d8:	50845b0c 	.word	0x50845b0c
    78dc:	50845d30 	.word	0x50845d30
    78e0:	50845d34 	.word	0x50845d34
    78e4:	50845c28 	.word	0x50845c28
    78e8:	50845c2c 	.word	0x50845c2c
    78ec:	50845c30 	.word	0x50845c30
    78f0:	50845c34 	.word	0x50845c34
    78f4:	0000900c 	.word	0x0000900c
    78f8:	00009024 	.word	0x00009024
    78fc:	00009064 	.word	0x00009064
    7900:	00009044 	.word	0x00009044
    7904:	5084540c 	.word	0x5084540c
    7908:	50845460 	.word	0x50845460
    790c:	50845464 	.word	0x50845464
    7910:	00f10001 	.word	0x00f10001
    7914:	00f10005 	.word	0x00f10005
    7918:	00f1000b 	.word	0x00f1000b
    791c:	00f10003 	.word	0x00f10003
    7920:	20000098 	.word	0x20000098
    7924:	50845400 	.word	0x50845400
    7928:	50845404 	.word	0x50845404
    792c:	50845408 	.word	0x50845408
    7930:	00f10002 	.word	0x00f10002
    7934:	4a22      	ldr	r2, [pc, #136]	; (79c0 <ProcessAesDrv+0x404>)
    7936:	4b23      	ldr	r3, [pc, #140]	; (79c4 <ProcessAesDrv+0x408>)
    7938:	6811      	ldr	r1, [r2, #0]
    793a:	3208      	adds	r2, #8
    793c:	6021      	str	r1, [r4, #0]
    793e:	6819      	ldr	r1, [r3, #0]
    7940:	3308      	adds	r3, #8
    7942:	6061      	str	r1, [r4, #4]
    7944:	6812      	ldr	r2, [r2, #0]
    7946:	60a2      	str	r2, [r4, #8]
    7948:	681b      	ldr	r3, [r3, #0]
    794a:	60e3      	str	r3, [r4, #12]
    794c:	2301      	movs	r3, #1
    794e:	65a3      	str	r3, [r4, #88]	; 0x58
    7950:	e66b      	b.n	762a <ProcessAesDrv+0x6e>
    7952:	4b1d      	ldr	r3, [pc, #116]	; (79c8 <ProcessAesDrv+0x40c>)
    7954:	f8c1 021c 	str.w	r0, [r1, #540]	; 0x21c
    7958:	601f      	str	r7, [r3, #0]
    795a:	e71b      	b.n	7794 <ProcessAesDrv+0x1d8>
    795c:	4a1b      	ldr	r2, [pc, #108]	; (79cc <ProcessAesDrv+0x410>)
    795e:	4b1c      	ldr	r3, [pc, #112]	; (79d0 <ProcessAesDrv+0x414>)
    7960:	e7ea      	b.n	7938 <ProcessAesDrv+0x37c>
    7962:	f8df 8074 	ldr.w	r8, [pc, #116]	; 79d8 <ProcessAesDrv+0x41c>
    7966:	e660      	b.n	762a <ProcessAesDrv+0x6e>
    7968:	f8df 8070 	ldr.w	r8, [pc, #112]	; 79dc <ProcessAesDrv+0x420>
    796c:	e65d      	b.n	762a <ProcessAesDrv+0x6e>
    796e:	f8d8 3000 	ldr.w	r3, [r8]
    7972:	9904      	ldr	r1, [sp, #16]
    7974:	681b      	ldr	r3, [r3, #0]
    7976:	9805      	ldr	r0, [sp, #20]
    7978:	f8cb 3000 	str.w	r3, [fp]
    797c:	f8d8 3000 	ldr.w	r3, [r8]
    7980:	4a14      	ldr	r2, [pc, #80]	; (79d4 <ProcessAesDrv+0x418>)
    7982:	685b      	ldr	r3, [r3, #4]
    7984:	f8ca 3000 	str.w	r3, [sl]
    7988:	f8d8 3000 	ldr.w	r3, [r8]
    798c:	689b      	ldr	r3, [r3, #8]
    798e:	f8c9 3000 	str.w	r3, [r9]
    7992:	f8d8 3000 	ldr.w	r3, [r8]
    7996:	68db      	ldr	r3, [r3, #12]
    7998:	6013      	str	r3, [r2, #0]
    799a:	f8d8 3000 	ldr.w	r3, [r8]
    799e:	691b      	ldr	r3, [r3, #16]
    79a0:	6053      	str	r3, [r2, #4]
    79a2:	f8d8 3000 	ldr.w	r3, [r8]
    79a6:	695b      	ldr	r3, [r3, #20]
    79a8:	6093      	str	r3, [r2, #8]
    79aa:	f8d8 3000 	ldr.w	r3, [r8]
    79ae:	699b      	ldr	r3, [r3, #24]
    79b0:	60d3      	str	r3, [r2, #12]
    79b2:	f8d8 3000 	ldr.w	r3, [r8]
    79b6:	69db      	ldr	r3, [r3, #28]
    79b8:	6113      	str	r3, [r2, #16]
    79ba:	f7ff faab 	bl	6f14 <CC_PalMemSetZeroPlat>
    79be:	e771      	b.n	78a4 <ProcessAesDrv+0x2e8>
    79c0:	50845440 	.word	0x50845440
    79c4:	50845444 	.word	0x50845444
    79c8:	50845d2c 	.word	0x50845d2c
    79cc:	50845460 	.word	0x50845460
    79d0:	50845464 	.word	0x50845464
    79d4:	5084540c 	.word	0x5084540c
    79d8:	00f10004 	.word	0x00f10004
    79dc:	00f10006 	.word	0x00f10006

000079e0 <FinishAesDrv>:
    79e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    79e4:	b309      	cbz	r1, 7a2a <FinishAesDrv+0x4a>
    79e6:	b302      	cbz	r2, 7a2a <FinishAesDrv+0x4a>
    79e8:	4604      	mov	r4, r0
    79ea:	2800      	cmp	r0, #0
    79ec:	f000 80a3 	beq.w	7b36 <FinishAesDrv+0x156>
    79f0:	461d      	mov	r5, r3
    79f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    79f4:	460e      	mov	r6, r1
    79f6:	2b07      	cmp	r3, #7
    79f8:	d01b      	beq.n	7a32 <FinishAesDrv+0x52>
    79fa:	b95d      	cbnz	r5, 7a14 <FinishAesDrv+0x34>
    79fc:	2b03      	cmp	r3, #3
    79fe:	d110      	bne.n	7a22 <FinishAesDrv+0x42>
    7a00:	6d83      	ldr	r3, [r0, #88]	; 0x58
    7a02:	b973      	cbnz	r3, 7a22 <FinishAesDrv+0x42>
    7a04:	e9c0 5519 	strd	r5, r5, [r0, #100]	; 0x64
    7a08:	e9c0 551b 	strd	r5, r5, [r0, #108]	; 0x6c
    7a0c:	2510      	movs	r5, #16
    7a0e:	f100 0364 	add.w	r3, r0, #100	; 0x64
    7a12:	600b      	str	r3, [r1, #0]
    7a14:	462b      	mov	r3, r5
    7a16:	4631      	mov	r1, r6
    7a18:	4620      	mov	r0, r4
    7a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7a1e:	f7ff bdcd 	b.w	75bc <ProcessAesDrv>
    7a22:	462f      	mov	r7, r5
    7a24:	4638      	mov	r0, r7
    7a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7a2a:	4f7e      	ldr	r7, [pc, #504]	; (7c24 <FinishAesDrv+0x244>)
    7a2c:	4638      	mov	r0, r7
    7a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7a32:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    7a34:	2b00      	cmp	r3, #0
    7a36:	f040 8081 	bne.w	7b3c <FinishAesDrv+0x15c>
    7a3a:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
    7a3e:	f080 8083 	bcs.w	7b48 <FinishAesDrv+0x168>
    7a42:	b915      	cbnz	r5, 7a4a <FinishAesDrv+0x6a>
    7a44:	6da3      	ldr	r3, [r4, #88]	; 0x58
    7a46:	2b00      	cmp	r3, #0
    7a48:	d17e      	bne.n	7b48 <FinishAesDrv+0x168>
    7a4a:	f04f 31ff 	mov.w	r1, #4294967295
    7a4e:	4876      	ldr	r0, [pc, #472]	; (7c28 <FinishAesDrv+0x248>)
    7a50:	f7fe f9aa 	bl	5da8 <CC_PalMutexLock>
    7a54:	2800      	cmp	r0, #0
    7a56:	f040 80c1 	bne.w	7bdc <FinishAesDrv+0x1fc>
    7a5a:	2000      	movs	r0, #0
    7a5c:	f7fe f9d4 	bl	5e08 <CC_PalPowerSaveModeSelect>
    7a60:	2800      	cmp	r0, #0
    7a62:	f040 80c3 	bne.w	7bec <FinishAesDrv+0x20c>
    7a66:	2301      	movs	r3, #1
    7a68:	4970      	ldr	r1, [pc, #448]	; (7c2c <FinishAesDrv+0x24c>)
    7a6a:	4a71      	ldr	r2, [pc, #452]	; (7c30 <FinishAesDrv+0x250>)
    7a6c:	600b      	str	r3, [r1, #0]
    7a6e:	6013      	str	r3, [r2, #0]
    7a70:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7a72:	2b03      	cmp	r3, #3
    7a74:	dd48      	ble.n	7b08 <FinishAesDrv+0x128>
    7a76:	3b06      	subs	r3, #6
    7a78:	2b01      	cmp	r3, #1
    7a7a:	d847      	bhi.n	7b0c <FinishAesDrv+0x12c>
    7a7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    7a7e:	2b01      	cmp	r3, #1
    7a80:	d864      	bhi.n	7b4c <FinishAesDrv+0x16c>
    7a82:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    7a84:	2b01      	cmp	r3, #1
    7a86:	f200 80b5 	bhi.w	7bf4 <FinishAesDrv+0x214>
    7a8a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7a8c:	2b01      	cmp	r3, #1
    7a8e:	f200 80b3 	bhi.w	7bf8 <FinishAesDrv+0x218>
    7a92:	4b68      	ldr	r3, [pc, #416]	; (7c34 <FinishAesDrv+0x254>)
    7a94:	681f      	ldr	r7, [r3, #0]
    7a96:	2f00      	cmp	r7, #0
    7a98:	d1fc      	bne.n	7a94 <FinishAesDrv+0xb4>
    7a9a:	f04f 30ff 	mov.w	r0, #4294967295
    7a9e:	f7fe f8cf 	bl	5c40 <CC_HalClearInterruptBit>
    7aa2:	4b65      	ldr	r3, [pc, #404]	; (7c38 <FinishAesDrv+0x258>)
    7aa4:	6818      	ldr	r0, [r3, #0]
    7aa6:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
    7aaa:	f7fe f8d7 	bl	5c5c <CC_HalMaskInterrupt>
    7aae:	2101      	movs	r1, #1
    7ab0:	4a62      	ldr	r2, [pc, #392]	; (7c3c <FinishAesDrv+0x25c>)
    7ab2:	4b63      	ldr	r3, [pc, #396]	; (7c40 <FinishAesDrv+0x260>)
    7ab4:	6011      	str	r1, [r2, #0]
    7ab6:	601f      	str	r7, [r3, #0]
    7ab8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7aba:	f023 0204 	bic.w	r2, r3, #4
    7abe:	2a03      	cmp	r2, #3
    7ac0:	bf18      	it	ne
    7ac2:	6ba7      	ldrne	r7, [r4, #56]	; 0x38
    7ac4:	6b22      	ldr	r2, [r4, #48]	; 0x30
    7ac6:	bf18      	it	ne
    7ac8:	400f      	andne	r7, r1
    7aca:	2a02      	cmp	r2, #2
    7acc:	f200 80a7 	bhi.w	7c1e <FinishAesDrv+0x23e>
    7ad0:	009b      	lsls	r3, r3, #2
    7ad2:	f003 031c 	and.w	r3, r3, #28
    7ad6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
    7ada:	4a5a      	ldr	r2, [pc, #360]	; (7c44 <FinishAesDrv+0x264>)
    7adc:	431f      	orrs	r7, r3
    7ade:	6017      	str	r7, [r2, #0]
    7ae0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7ae2:	2b07      	cmp	r3, #7
    7ae4:	d102      	bne.n	7aec <FinishAesDrv+0x10c>
    7ae6:	2201      	movs	r2, #1
    7ae8:	4b57      	ldr	r3, [pc, #348]	; (7c48 <FinishAesDrv+0x268>)
    7aea:	601a      	str	r2, [r3, #0]
    7aec:	4620      	mov	r0, r4
    7aee:	f7ff fcdd 	bl	74ac <LoadAesKey>
    7af2:	4607      	mov	r7, r0
    7af4:	b958      	cbnz	r0, 7b0e <FinishAesDrv+0x12e>
    7af6:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7af8:	2b07      	cmp	r3, #7
    7afa:	d807      	bhi.n	7b0c <FinishAesDrv+0x12c>
    7afc:	e8df f003 	tbb	[pc, r3]
    7b00:	28672832 	.word	0x28672832
    7b04:	28670606 	.word	0x28670606
    7b08:	2b00      	cmp	r3, #0
    7b0a:	dab7      	bge.n	7a7c <FinishAesDrv+0x9c>
    7b0c:	4f4f      	ldr	r7, [pc, #316]	; (7c4c <FinishAesDrv+0x26c>)
    7b0e:	2300      	movs	r3, #0
    7b10:	4946      	ldr	r1, [pc, #280]	; (7c2c <FinishAesDrv+0x24c>)
    7b12:	4a47      	ldr	r2, [pc, #284]	; (7c30 <FinishAesDrv+0x250>)
    7b14:	600b      	str	r3, [r1, #0]
    7b16:	2001      	movs	r0, #1
    7b18:	6013      	str	r3, [r2, #0]
    7b1a:	f7fe f975 	bl	5e08 <CC_PalPowerSaveModeSelect>
    7b1e:	2800      	cmp	r0, #0
    7b20:	d160      	bne.n	7be4 <FinishAesDrv+0x204>
    7b22:	4841      	ldr	r0, [pc, #260]	; (7c28 <FinishAesDrv+0x248>)
    7b24:	f7fe f948 	bl	5db8 <CC_PalMutexUnlock>
    7b28:	2800      	cmp	r0, #0
    7b2a:	f43f af7b 	beq.w	7a24 <FinishAesDrv+0x44>
    7b2e:	4848      	ldr	r0, [pc, #288]	; (7c50 <FinishAesDrv+0x270>)
    7b30:	f7fd fddc 	bl	56ec <CC_PalAbort>
    7b34:	e776      	b.n	7a24 <FinishAesDrv+0x44>
    7b36:	f44f 0771 	mov.w	r7, #15794176	; 0xf10000
    7b3a:	e773      	b.n	7a24 <FinishAesDrv+0x44>
    7b3c:	2b01      	cmp	r3, #1
    7b3e:	d180      	bne.n	7a42 <FinishAesDrv+0x62>
    7b40:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
    7b44:	f4ff af7d 	bcc.w	7a42 <FinishAesDrv+0x62>
    7b48:	4f42      	ldr	r7, [pc, #264]	; (7c54 <FinishAesDrv+0x274>)
    7b4a:	e76b      	b.n	7a24 <FinishAesDrv+0x44>
    7b4c:	4f42      	ldr	r7, [pc, #264]	; (7c58 <FinishAesDrv+0x278>)
    7b4e:	e7de      	b.n	7b0e <FinishAesDrv+0x12e>
    7b50:	6821      	ldr	r1, [r4, #0]
    7b52:	4a42      	ldr	r2, [pc, #264]	; (7c5c <FinishAesDrv+0x27c>)
    7b54:	4b42      	ldr	r3, [pc, #264]	; (7c60 <FinishAesDrv+0x280>)
    7b56:	6011      	str	r1, [r2, #0]
    7b58:	6861      	ldr	r1, [r4, #4]
    7b5a:	6019      	str	r1, [r3, #0]
    7b5c:	68a1      	ldr	r1, [r4, #8]
    7b5e:	6091      	str	r1, [r2, #8]
    7b60:	68e2      	ldr	r2, [r4, #12]
    7b62:	609a      	str	r2, [r3, #8]
    7b64:	2201      	movs	r2, #1
    7b66:	4938      	ldr	r1, [pc, #224]	; (7c48 <FinishAesDrv+0x268>)
    7b68:	4b35      	ldr	r3, [pc, #212]	; (7c40 <FinishAesDrv+0x260>)
    7b6a:	600a      	str	r2, [r1, #0]
    7b6c:	601d      	str	r5, [r3, #0]
    7b6e:	7933      	ldrb	r3, [r6, #4]
    7b70:	6830      	ldr	r0, [r6, #0]
    7b72:	4093      	lsls	r3, r2
    7b74:	f003 0302 	and.w	r3, r3, #2
    7b78:	f8c1 3690 	str.w	r3, [r1, #1680]	; 0x690
    7b7c:	2d00      	cmp	r5, #0
    7b7e:	d13d      	bne.n	7bfc <FinishAesDrv+0x21c>
    7b80:	6da3      	ldr	r3, [r4, #88]	; 0x58
    7b82:	b90b      	cbnz	r3, 7b88 <FinishAesDrv+0x1a8>
    7b84:	4b37      	ldr	r3, [pc, #220]	; (7c64 <FinishAesDrv+0x284>)
    7b86:	601a      	str	r2, [r3, #0]
    7b88:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7b8a:	3b01      	subs	r3, #1
    7b8c:	2b06      	cmp	r3, #6
    7b8e:	d8be      	bhi.n	7b0e <FinishAesDrv+0x12e>
    7b90:	a201      	add	r2, pc, #4	; (adr r2, 7b98 <FinishAesDrv+0x1b8>)
    7b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7b96:	bf00      	nop
    7b98:	00007bb5 	.word	0x00007bb5
    7b9c:	00007bd7 	.word	0x00007bd7
    7ba0:	00007bb5 	.word	0x00007bb5
    7ba4:	00007b0f 	.word	0x00007b0f
    7ba8:	00007b0f 	.word	0x00007b0f
    7bac:	00007bd7 	.word	0x00007bd7
    7bb0:	00007bb5 	.word	0x00007bb5
    7bb4:	4a29      	ldr	r2, [pc, #164]	; (7c5c <FinishAesDrv+0x27c>)
    7bb6:	4b2a      	ldr	r3, [pc, #168]	; (7c60 <FinishAesDrv+0x280>)
    7bb8:	6811      	ldr	r1, [r2, #0]
    7bba:	3208      	adds	r2, #8
    7bbc:	6021      	str	r1, [r4, #0]
    7bbe:	6819      	ldr	r1, [r3, #0]
    7bc0:	3308      	adds	r3, #8
    7bc2:	6061      	str	r1, [r4, #4]
    7bc4:	6812      	ldr	r2, [r2, #0]
    7bc6:	60a2      	str	r2, [r4, #8]
    7bc8:	681b      	ldr	r3, [r3, #0]
    7bca:	60e3      	str	r3, [r4, #12]
    7bcc:	e79f      	b.n	7b0e <FinishAesDrv+0x12e>
    7bce:	6821      	ldr	r1, [r4, #0]
    7bd0:	4a25      	ldr	r2, [pc, #148]	; (7c68 <FinishAesDrv+0x288>)
    7bd2:	4b26      	ldr	r3, [pc, #152]	; (7c6c <FinishAesDrv+0x28c>)
    7bd4:	e7bf      	b.n	7b56 <FinishAesDrv+0x176>
    7bd6:	4a24      	ldr	r2, [pc, #144]	; (7c68 <FinishAesDrv+0x288>)
    7bd8:	4b24      	ldr	r3, [pc, #144]	; (7c6c <FinishAesDrv+0x28c>)
    7bda:	e7ed      	b.n	7bb8 <FinishAesDrv+0x1d8>
    7bdc:	4824      	ldr	r0, [pc, #144]	; (7c70 <FinishAesDrv+0x290>)
    7bde:	f7fd fd85 	bl	56ec <CC_PalAbort>
    7be2:	e73a      	b.n	7a5a <FinishAesDrv+0x7a>
    7be4:	4823      	ldr	r0, [pc, #140]	; (7c74 <FinishAesDrv+0x294>)
    7be6:	f7fd fd81 	bl	56ec <CC_PalAbort>
    7bea:	e79a      	b.n	7b22 <FinishAesDrv+0x142>
    7bec:	4822      	ldr	r0, [pc, #136]	; (7c78 <FinishAesDrv+0x298>)
    7bee:	f7fd fd7d 	bl	56ec <CC_PalAbort>
    7bf2:	e738      	b.n	7a66 <FinishAesDrv+0x86>
    7bf4:	4f21      	ldr	r7, [pc, #132]	; (7c7c <FinishAesDrv+0x29c>)
    7bf6:	e78a      	b.n	7b0e <FinishAesDrv+0x12e>
    7bf8:	4f21      	ldr	r7, [pc, #132]	; (7c80 <FinishAesDrv+0x2a0>)
    7bfa:	e788      	b.n	7b0e <FinishAesDrv+0x12e>
    7bfc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    7bfe:	2b01      	cmp	r3, #1
    7c00:	bf07      	ittee	eq
    7c02:	4a20      	ldreq	r2, [pc, #128]	; (7c84 <FinishAesDrv+0x2a4>)
    7c04:	4b20      	ldreq	r3, [pc, #128]	; (7c88 <FinishAesDrv+0x2a8>)
    7c06:	4a21      	ldrne	r2, [pc, #132]	; (7c8c <FinishAesDrv+0x2ac>)
    7c08:	4b21      	ldrne	r3, [pc, #132]	; (7c90 <FinishAesDrv+0x2b0>)
    7c0a:	6010      	str	r0, [r2, #0]
    7c0c:	f44f 6000 	mov.w	r0, #2048	; 0x800
    7c10:	601d      	str	r5, [r3, #0]
    7c12:	f7fe f829 	bl	5c68 <CC_HalWaitInterrupt>
    7c16:	2800      	cmp	r0, #0
    7c18:	d0b6      	beq.n	7b88 <FinishAesDrv+0x1a8>
    7c1a:	4607      	mov	r7, r0
    7c1c:	e777      	b.n	7b0e <FinishAesDrv+0x12e>
    7c1e:	4f1d      	ldr	r7, [pc, #116]	; (7c94 <FinishAesDrv+0x2b4>)
    7c20:	e775      	b.n	7b0e <FinishAesDrv+0x12e>
    7c22:	bf00      	nop
    7c24:	00f1000b 	.word	0x00f1000b
    7c28:	200000a8 	.word	0x200000a8
    7c2c:	50845810 	.word	0x50845810
    7c30:	50845820 	.word	0x50845820
    7c34:	50845910 	.word	0x50845910
    7c38:	50845a04 	.word	0x50845a04
    7c3c:	50845900 	.word	0x50845900
    7c40:	508454bc 	.word	0x508454bc
    7c44:	508454c0 	.word	0x508454c0
    7c48:	5084547c 	.word	0x5084547c
    7c4c:	00f10001 	.word	0x00f10001
    7c50:	00009064 	.word	0x00009064
    7c54:	00f10005 	.word	0x00f10005
    7c58:	00f10002 	.word	0x00f10002
    7c5c:	50845440 	.word	0x50845440
    7c60:	50845444 	.word	0x50845444
    7c64:	50845524 	.word	0x50845524
    7c68:	50845460 	.word	0x50845460
    7c6c:	50845464 	.word	0x50845464
    7c70:	0000900c 	.word	0x0000900c
    7c74:	00009044 	.word	0x00009044
    7c78:	00009024 	.word	0x00009024
    7c7c:	00f10003 	.word	0x00f10003
    7c80:	00f10004 	.word	0x00f10004
    7c84:	50845c28 	.word	0x50845c28
    7c88:	50845c2c 	.word	0x50845c2c
    7c8c:	50845c30 	.word	0x50845c30
    7c90:	50845c34 	.word	0x50845c34
    7c94:	00f10006 	.word	0x00f10006

00007c98 <kmu_validate_slot_and_size>:
    7c98:	287f      	cmp	r0, #127	; 0x7f
    7c9a:	d809      	bhi.n	7cb0 <kmu_validate_slot_and_size+0x18>
    7c9c:	b151      	cbz	r1, 7cb4 <kmu_validate_slot_and_size+0x1c>
    7c9e:	3901      	subs	r1, #1
    7ca0:	2902      	cmp	r1, #2
    7ca2:	d809      	bhi.n	7cb8 <kmu_validate_slot_and_size+0x20>
    7ca4:	4905      	ldr	r1, [pc, #20]	; (7cbc <kmu_validate_slot_and_size+0x24>)
    7ca6:	287f      	cmp	r0, #127	; 0x7f
    7ca8:	bf0c      	ite	eq
    7caa:	4608      	moveq	r0, r1
    7cac:	2000      	movne	r0, #0
    7cae:	4770      	bx	lr
    7cb0:	4802      	ldr	r0, [pc, #8]	; (7cbc <kmu_validate_slot_and_size+0x24>)
    7cb2:	4770      	bx	lr
    7cb4:	4608      	mov	r0, r1
    7cb6:	4770      	bx	lr
    7cb8:	4801      	ldr	r0, [pc, #4]	; (7cc0 <kmu_validate_slot_and_size+0x28>)
    7cba:	4770      	bx	lr
    7cbc:	00f70001 	.word	0x00f70001
    7cc0:	00f70003 	.word	0x00f70003

00007cc4 <kmu_validate_slot_and_size_no_kdr>:
    7cc4:	1e83      	subs	r3, r0, #2
    7cc6:	2b7d      	cmp	r3, #125	; 0x7d
    7cc8:	d80b      	bhi.n	7ce2 <kmu_validate_slot_and_size_no_kdr+0x1e>
    7cca:	b141      	cbz	r1, 7cde <kmu_validate_slot_and_size_no_kdr+0x1a>
    7ccc:	3901      	subs	r1, #1
    7cce:	2902      	cmp	r1, #2
    7cd0:	d809      	bhi.n	7ce6 <kmu_validate_slot_and_size_no_kdr+0x22>
    7cd2:	4906      	ldr	r1, [pc, #24]	; (7cec <kmu_validate_slot_and_size_no_kdr+0x28>)
    7cd4:	287f      	cmp	r0, #127	; 0x7f
    7cd6:	bf0c      	ite	eq
    7cd8:	4608      	moveq	r0, r1
    7cda:	2000      	movne	r0, #0
    7cdc:	4770      	bx	lr
    7cde:	4608      	mov	r0, r1
    7ce0:	4770      	bx	lr
    7ce2:	4802      	ldr	r0, [pc, #8]	; (7cec <kmu_validate_slot_and_size_no_kdr+0x28>)
    7ce4:	4770      	bx	lr
    7ce6:	4802      	ldr	r0, [pc, #8]	; (7cf0 <kmu_validate_slot_and_size_no_kdr+0x2c>)
    7ce8:	4770      	bx	lr
    7cea:	bf00      	nop
    7cec:	00f70001 	.word	0x00f70001
    7cf0:	00f70003 	.word	0x00f70003

00007cf4 <kmu_load_key_aes>:
    7cf4:	b470      	push	{r4, r5, r6}
    7cf6:	2901      	cmp	r1, #1
    7cf8:	b08f      	sub	sp, #60	; 0x3c
    7cfa:	d009      	beq.n	7d10 <kmu_load_key_aes+0x1c>
    7cfc:	2902      	cmp	r1, #2
    7cfe:	f000 80af 	beq.w	7e60 <kmu_load_key_aes+0x16c>
    7d02:	2900      	cmp	r1, #0
    7d04:	f000 80d7 	beq.w	7eb6 <__kernel_ram_size+0x26>
    7d08:	4898      	ldr	r0, [pc, #608]	; (7f6c <__kernel_ram_size+0xdc>)
    7d0a:	b00f      	add	sp, #60	; 0x3c
    7d0c:	bc70      	pop	{r4, r5, r6}
    7d0e:	4770      	bx	lr
    7d10:	2200      	movs	r2, #0
    7d12:	4b97      	ldr	r3, [pc, #604]	; (7f70 <__kernel_ram_size+0xe0>)
    7d14:	4c97      	ldr	r4, [pc, #604]	; (7f74 <__kernel_ram_size+0xe4>)
    7d16:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
    7d1a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    7d1e:	f8d3 5108 	ldr.w	r5, [r3, #264]	; 0x108
    7d22:	00c4      	lsls	r4, r0, #3
    7d24:	9506      	str	r5, [sp, #24]
    7d26:	9d06      	ldr	r5, [sp, #24]
    7d28:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    7d2c:	f8d3 5100 	ldr.w	r5, [r3, #256]	; 0x100
    7d30:	f504 047f 	add.w	r4, r4, #16711680	; 0xff0000
    7d34:	9506      	str	r5, [sp, #24]
    7d36:	9d06      	ldr	r5, [sp, #24]
    7d38:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    7d3c:	f8d3 5104 	ldr.w	r5, [r3, #260]	; 0x104
    7d40:	1c42      	adds	r2, r0, #1
    7d42:	9506      	str	r5, [sp, #24]
    7d44:	9d06      	ldr	r5, [sp, #24]
    7d46:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
    7d4a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    7d4e:	f8d4 5400 	ldr.w	r5, [r4, #1024]	; 0x400
    7d52:	4a89      	ldr	r2, [pc, #548]	; (7f78 <__kernel_ram_size+0xe8>)
    7d54:	9507      	str	r5, [sp, #28]
    7d56:	9d07      	ldr	r5, [sp, #28]
    7d58:	4295      	cmp	r5, r2
    7d5a:	f040 80a8 	bne.w	7eae <__kernel_ram_size+0x1e>
    7d5e:	461a      	mov	r2, r3
    7d60:	6019      	str	r1, [r3, #0]
    7d62:	e005      	b.n	7d70 <kmu_load_key_aes+0x7c>
    7d64:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d68:	b9db      	cbnz	r3, 7da2 <kmu_load_key_aes+0xae>
    7d6a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7d6e:	b9c3      	cbnz	r3, 7da2 <kmu_load_key_aes+0xae>
    7d70:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    7d74:	3b00      	subs	r3, #0
    7d76:	bf18      	it	ne
    7d78:	2301      	movne	r3, #1
    7d7a:	f88d 3004 	strb.w	r3, [sp, #4]
    7d7e:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    7d82:	3b00      	subs	r3, #0
    7d84:	bf18      	it	ne
    7d86:	2301      	movne	r3, #1
    7d88:	f88d 3005 	strb.w	r3, [sp, #5]
    7d8c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    7d90:	3b00      	subs	r3, #0
    7d92:	bf18      	it	ne
    7d94:	2301      	movne	r3, #1
    7d96:	f88d 3006 	strb.w	r3, [sp, #6]
    7d9a:	f89d 3004 	ldrb.w	r3, [sp, #4]
    7d9e:	2b00      	cmp	r3, #0
    7da0:	d0e0      	beq.n	7d64 <kmu_load_key_aes+0x70>
    7da2:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7da6:	2b00      	cmp	r3, #0
    7da8:	f040 816b 	bne.w	8082 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x82>
    7dac:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7db0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    7db4:	2b00      	cmp	r3, #0
    7db6:	d14f      	bne.n	7e58 <kmu_load_key_aes+0x164>
    7db8:	2101      	movs	r1, #1
    7dba:	4b6d      	ldr	r3, [pc, #436]	; (7f70 <__kernel_ram_size+0xe0>)
    7dbc:	4d6d      	ldr	r5, [pc, #436]	; (7f74 <__kernel_ram_size+0xe4>)
    7dbe:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    7dc2:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
    7dc6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    7dca:	f8d3 5108 	ldr.w	r5, [r3, #264]	; 0x108
    7dce:	3002      	adds	r0, #2
    7dd0:	9508      	str	r5, [sp, #32]
    7dd2:	9d08      	ldr	r5, [sp, #32]
    7dd4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    7dd8:	f8d3 6100 	ldr.w	r6, [r3, #256]	; 0x100
    7ddc:	4d67      	ldr	r5, [pc, #412]	; (7f7c <__kernel_ram_size+0xec>)
    7dde:	9608      	str	r6, [sp, #32]
    7de0:	9e08      	ldr	r6, [sp, #32]
    7de2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    7de6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    7dea:	9208      	str	r2, [sp, #32]
    7dec:	9a08      	ldr	r2, [sp, #32]
    7dee:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    7df2:	f8d4 2408 	ldr.w	r2, [r4, #1032]	; 0x408
    7df6:	9209      	str	r2, [sp, #36]	; 0x24
    7df8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7dfa:	42aa      	cmp	r2, r5
    7dfc:	d157      	bne.n	7eae <__kernel_ram_size+0x1e>
    7dfe:	461a      	mov	r2, r3
    7e00:	6019      	str	r1, [r3, #0]
    7e02:	e005      	b.n	7e10 <kmu_load_key_aes+0x11c>
    7e04:	f89d 3008 	ldrb.w	r3, [sp, #8]
    7e08:	b9db      	cbnz	r3, 7e42 <kmu_load_key_aes+0x14e>
    7e0a:	f89d 3009 	ldrb.w	r3, [sp, #9]
    7e0e:	b9c3      	cbnz	r3, 7e42 <kmu_load_key_aes+0x14e>
    7e10:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    7e14:	3b00      	subs	r3, #0
    7e16:	bf18      	it	ne
    7e18:	2301      	movne	r3, #1
    7e1a:	f88d 3007 	strb.w	r3, [sp, #7]
    7e1e:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    7e22:	3b00      	subs	r3, #0
    7e24:	bf18      	it	ne
    7e26:	2301      	movne	r3, #1
    7e28:	f88d 3008 	strb.w	r3, [sp, #8]
    7e2c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    7e30:	3b00      	subs	r3, #0
    7e32:	bf18      	it	ne
    7e34:	2301      	movne	r3, #1
    7e36:	f88d 3009 	strb.w	r3, [sp, #9]
    7e3a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7e3e:	2b00      	cmp	r3, #0
    7e40:	d0e0      	beq.n	7e04 <kmu_load_key_aes+0x110>
    7e42:	f89d 3008 	ldrb.w	r3, [sp, #8]
    7e46:	2b00      	cmp	r3, #0
    7e48:	f040 811b 	bne.w	8082 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x82>
    7e4c:	f89d 3009 	ldrb.w	r3, [sp, #9]
    7e50:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    7e54:	2b00      	cmp	r3, #0
    7e56:	d07e      	beq.n	7f56 <__kernel_ram_size+0xc6>
    7e58:	4849      	ldr	r0, [pc, #292]	; (7f80 <__kernel_ram_size+0xf0>)
    7e5a:	b00f      	add	sp, #60	; 0x3c
    7e5c:	bc70      	pop	{r4, r5, r6}
    7e5e:	4770      	bx	lr
    7e60:	2200      	movs	r2, #0
    7e62:	2401      	movs	r4, #1
    7e64:	4b42      	ldr	r3, [pc, #264]	; (7f70 <__kernel_ram_size+0xe0>)
    7e66:	4943      	ldr	r1, [pc, #268]	; (7f74 <__kernel_ram_size+0xe4>)
    7e68:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    7e6c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    7e70:	f8d3 5108 	ldr.w	r5, [r3, #264]	; 0x108
    7e74:	00c1      	lsls	r1, r0, #3
    7e76:	950a      	str	r5, [sp, #40]	; 0x28
    7e78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7e7a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    7e7e:	f8d3 5100 	ldr.w	r5, [r3, #256]	; 0x100
    7e82:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
    7e86:	950a      	str	r5, [sp, #40]	; 0x28
    7e88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7e8a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    7e8e:	f8d3 5104 	ldr.w	r5, [r3, #260]	; 0x104
    7e92:	1902      	adds	r2, r0, r4
    7e94:	950a      	str	r5, [sp, #40]	; 0x28
    7e96:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7e98:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
    7e9c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    7ea0:	f8d1 5400 	ldr.w	r5, [r1, #1024]	; 0x400
    7ea4:	4a34      	ldr	r2, [pc, #208]	; (7f78 <__kernel_ram_size+0xe8>)
    7ea6:	950b      	str	r5, [sp, #44]	; 0x2c
    7ea8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    7eaa:	4295      	cmp	r5, r2
    7eac:	d05a      	beq.n	7f64 <__kernel_ram_size+0xd4>
    7eae:	4835      	ldr	r0, [pc, #212]	; (7f84 <__kernel_ram_size+0xf4>)
    7eb0:	b00f      	add	sp, #60	; 0x3c
    7eb2:	bc70      	pop	{r4, r5, r6}
    7eb4:	4770      	bx	lr
    7eb6:	2401      	movs	r4, #1
    7eb8:	4b2d      	ldr	r3, [pc, #180]	; (7f70 <__kernel_ram_size+0xe0>)
    7eba:	4a2e      	ldr	r2, [pc, #184]	; (7f74 <__kernel_ram_size+0xe4>)
    7ebc:	1905      	adds	r5, r0, r4
    7ebe:	f8c2 4500 	str.w	r4, [r2, #1280]	; 0x500
    7ec2:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    7ec6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    7eca:	3080      	adds	r0, #128	; 0x80
    7ecc:	9204      	str	r2, [sp, #16]
    7ece:	9a04      	ldr	r2, [sp, #16]
    7ed0:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    7ed4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    7ed8:	9204      	str	r2, [sp, #16]
    7eda:	9a04      	ldr	r2, [sp, #16]
    7edc:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    7ee0:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    7ee4:	4a28      	ldr	r2, [pc, #160]	; (7f88 <__kernel_ram_size+0xf8>)
    7ee6:	9104      	str	r1, [sp, #16]
    7ee8:	9904      	ldr	r1, [sp, #16]
    7eea:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
    7eee:	f852 1030 	ldr.w	r1, [r2, r0, lsl #3]
    7ef2:	4a21      	ldr	r2, [pc, #132]	; (7f78 <__kernel_ram_size+0xe8>)
    7ef4:	9105      	str	r1, [sp, #20]
    7ef6:	9905      	ldr	r1, [sp, #20]
    7ef8:	4291      	cmp	r1, r2
    7efa:	d1d8      	bne.n	7eae <__kernel_ram_size+0x1e>
    7efc:	461a      	mov	r2, r3
    7efe:	601c      	str	r4, [r3, #0]
    7f00:	e005      	b.n	7f0e <__kernel_ram_size+0x7e>
    7f02:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7f06:	b9db      	cbnz	r3, 7f40 <__kernel_ram_size+0xb0>
    7f08:	f89d 3003 	ldrb.w	r3, [sp, #3]
    7f0c:	b9c3      	cbnz	r3, 7f40 <__kernel_ram_size+0xb0>
    7f0e:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    7f12:	3b00      	subs	r3, #0
    7f14:	bf18      	it	ne
    7f16:	2301      	movne	r3, #1
    7f18:	f88d 3001 	strb.w	r3, [sp, #1]
    7f1c:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    7f20:	3b00      	subs	r3, #0
    7f22:	bf18      	it	ne
    7f24:	2301      	movne	r3, #1
    7f26:	f88d 3002 	strb.w	r3, [sp, #2]
    7f2a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    7f2e:	3b00      	subs	r3, #0
    7f30:	bf18      	it	ne
    7f32:	2301      	movne	r3, #1
    7f34:	f88d 3003 	strb.w	r3, [sp, #3]
    7f38:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7f3c:	2b00      	cmp	r3, #0
    7f3e:	d0e0      	beq.n	7f02 <__kernel_ram_size+0x72>
    7f40:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7f44:	2b00      	cmp	r3, #0
    7f46:	f040 809c 	bne.w	8082 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x82>
    7f4a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    7f4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    7f52:	2b00      	cmp	r3, #0
    7f54:	d180      	bne.n	7e58 <kmu_load_key_aes+0x164>
    7f56:	4610      	mov	r0, r2
    7f58:	4b05      	ldr	r3, [pc, #20]	; (7f70 <__kernel_ram_size+0xe0>)
    7f5a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    7f5e:	b00f      	add	sp, #60	; 0x3c
    7f60:	bc70      	pop	{r4, r5, r6}
    7f62:	4770      	bx	lr
    7f64:	461a      	mov	r2, r3
    7f66:	601c      	str	r4, [r3, #0]
    7f68:	e016      	b.n	7f98 <__kernel_ram_size+0x108>
    7f6a:	bf00      	nop
    7f6c:	00f1000c 	.word	0x00f1000c
    7f70:	50039000 	.word	0x50039000
    7f74:	50844000 	.word	0x50844000
    7f78:	50845400 	.word	0x50845400
    7f7c:	50845410 	.word	0x50845410
    7f80:	00f70002 	.word	0x00f70002
    7f84:	00f70006 	.word	0x00f70006
    7f88:	00ff8000 	.word	0x00ff8000
    7f8c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7f90:	b9db      	cbnz	r3, 7fca <__kernel_ram_size+0x13a>
    7f92:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7f96:	b9c3      	cbnz	r3, 7fca <__kernel_ram_size+0x13a>
    7f98:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    7f9c:	3b00      	subs	r3, #0
    7f9e:	bf18      	it	ne
    7fa0:	2301      	movne	r3, #1
    7fa2:	f88d 300a 	strb.w	r3, [sp, #10]
    7fa6:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    7faa:	3b00      	subs	r3, #0
    7fac:	bf18      	it	ne
    7fae:	2301      	movne	r3, #1
    7fb0:	f88d 300b 	strb.w	r3, [sp, #11]
    7fb4:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    7fb8:	3b00      	subs	r3, #0
    7fba:	bf18      	it	ne
    7fbc:	2301      	movne	r3, #1
    7fbe:	f88d 300c 	strb.w	r3, [sp, #12]
    7fc2:	f89d 300a 	ldrb.w	r3, [sp, #10]
    7fc6:	2b00      	cmp	r3, #0
    7fc8:	d0e0      	beq.n	7f8c <__kernel_ram_size+0xfc>
    7fca:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7fce:	2b00      	cmp	r3, #0
    7fd0:	d157      	bne.n	8082 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x82>
    7fd2:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7fd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    7fda:	2b00      	cmp	r3, #0
    7fdc:	f47f af3c 	bne.w	7e58 <kmu_load_key_aes+0x164>
    7fe0:	2401      	movs	r4, #1
    7fe2:	4b2a      	ldr	r3, [pc, #168]	; (808c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x8c>)
    7fe4:	4d2a      	ldr	r5, [pc, #168]	; (8090 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x90>)
    7fe6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    7fea:	f8c5 4500 	str.w	r4, [r5, #1280]	; 0x500
    7fee:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    7ff2:	f8d3 5108 	ldr.w	r5, [r3, #264]	; 0x108
    7ff6:	3002      	adds	r0, #2
    7ff8:	950c      	str	r5, [sp, #48]	; 0x30
    7ffa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7ffc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    8000:	f8d3 6100 	ldr.w	r6, [r3, #256]	; 0x100
    8004:	4d23      	ldr	r5, [pc, #140]	; (8094 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x94>)
    8006:	960c      	str	r6, [sp, #48]	; 0x30
    8008:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    800a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    800e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    8012:	920c      	str	r2, [sp, #48]	; 0x30
    8014:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8016:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    801a:	f8d1 2408 	ldr.w	r2, [r1, #1032]	; 0x408
    801e:	920d      	str	r2, [sp, #52]	; 0x34
    8020:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8022:	42aa      	cmp	r2, r5
    8024:	f47f af43 	bne.w	7eae <__kernel_ram_size+0x1e>
    8028:	461a      	mov	r2, r3
    802a:	601c      	str	r4, [r3, #0]
    802c:	e005      	b.n	803a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x3a>
    802e:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8032:	b9db      	cbnz	r3, 806c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x6c>
    8034:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8038:	b9c3      	cbnz	r3, 806c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x6c>
    803a:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    803e:	3b00      	subs	r3, #0
    8040:	bf18      	it	ne
    8042:	2301      	movne	r3, #1
    8044:	f88d 300d 	strb.w	r3, [sp, #13]
    8048:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    804c:	3b00      	subs	r3, #0
    804e:	bf18      	it	ne
    8050:	2301      	movne	r3, #1
    8052:	f88d 300e 	strb.w	r3, [sp, #14]
    8056:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    805a:	3b00      	subs	r3, #0
    805c:	bf18      	it	ne
    805e:	2301      	movne	r3, #1
    8060:	f88d 300f 	strb.w	r3, [sp, #15]
    8064:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8068:	2b00      	cmp	r3, #0
    806a:	d0e0      	beq.n	802e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x2e>
    806c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8070:	b93b      	cbnz	r3, 8082 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x82>
    8072:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8076:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    807a:	2b00      	cmp	r3, #0
    807c:	f43f af6b 	beq.w	7f56 <__kernel_ram_size+0xc6>
    8080:	e6ea      	b.n	7e58 <kmu_load_key_aes+0x164>
    8082:	4805      	ldr	r0, [pc, #20]	; (8098 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x98>)
    8084:	b00f      	add	sp, #60	; 0x3c
    8086:	bc70      	pop	{r4, r5, r6}
    8088:	4770      	bx	lr
    808a:	bf00      	nop
    808c:	50039000 	.word	0x50039000
    8090:	50844000 	.word	0x50844000
    8094:	50845410 	.word	0x50845410
    8098:	00f70001 	.word	0x00f70001

0000809c <kmu_derive_cmac>:
    809c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    80a0:	2400      	movs	r4, #0
    80a2:	b0cd      	sub	sp, #308	; 0x134
    80a4:	4605      	mov	r5, r0
    80a6:	e9dd 9658 	ldrd	r9, r6, [sp, #352]	; 0x160
    80aa:	4688      	mov	r8, r1
    80ac:	4617      	mov	r7, r2
    80ae:	4621      	mov	r1, r4
    80b0:	2274      	movs	r2, #116	; 0x74
    80b2:	a80e      	add	r0, sp, #56	; 0x38
    80b4:	469b      	mov	fp, r3
    80b6:	f000 fb1a 	bl	86ee <memset>
    80ba:	4621      	mov	r1, r4
    80bc:	2280      	movs	r2, #128	; 0x80
    80be:	a82c      	add	r0, sp, #176	; 0xb0
    80c0:	942b      	str	r4, [sp, #172]	; 0xac
    80c2:	f000 fb14 	bl	86ee <memset>
    80c6:	2384      	movs	r3, #132	; 0x84
    80c8:	f5b6 6f7f 	cmp.w	r6, #4080	; 0xff0
    80cc:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
    80d0:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
    80d4:	9305      	str	r3, [sp, #20]
    80d6:	d85d      	bhi.n	8194 <kmu_derive_cmac+0xf8>
    80d8:	ab05      	add	r3, sp, #20
    80da:	f10d 0aac 	add.w	sl, sp, #172	; 0xac
    80de:	9301      	str	r3, [sp, #4]
    80e0:	4659      	mov	r1, fp
    80e2:	e9dd 2356 	ldrd	r2, r3, [sp, #344]	; 0x158
    80e6:	4638      	mov	r0, r7
    80e8:	9602      	str	r6, [sp, #8]
    80ea:	f8cd a000 	str.w	sl, [sp]
    80ee:	f000 f861 	bl	81b4 <UtilCmacBuildDataForDerivation>
    80f2:	2800      	cmp	r0, #0
    80f4:	d155      	bne.n	81a2 <kmu_derive_cmac+0x106>
    80f6:	42a5      	cmp	r5, r4
    80f8:	bf0c      	ite	eq
    80fa:	f04f 0c03 	moveq.w	ip, #3
    80fe:	f04f 0c02 	movne.w	ip, #2
    8102:	2200      	movs	r2, #0
    8104:	2301      	movs	r3, #1
    8106:	2707      	movs	r7, #7
    8108:	2401      	movs	r4, #1
    810a:	2110      	movs	r1, #16
    810c:	901c      	str	r0, [sp, #112]	; 0x70
    810e:	a80e      	add	r0, sp, #56	; 0x38
    8110:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
    8114:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
    8118:	f88d c074 	strb.w	ip, [sp, #116]	; 0x74
    811c:	971b      	str	r7, [sp, #108]	; 0x6c
    811e:	951e      	str	r5, [sp, #120]	; 0x78
    8120:	9426      	str	r4, [sp, #152]	; 0x98
    8122:	f7fe fef7 	bl	6f14 <CC_PalMemSetZeroPlat>
    8126:	2210      	movs	r2, #16
    8128:	f10d 0820 	add.w	r8, sp, #32
    812c:	9200      	str	r2, [sp, #0]
    812e:	4650      	mov	r0, sl
    8130:	9905      	ldr	r1, [sp, #20]
    8132:	ab0a      	add	r3, sp, #40	; 0x28
    8134:	aa06      	add	r2, sp, #24
    8136:	f8cd 8004 	str.w	r8, [sp, #4]
    813a:	f7fe ff97 	bl	706c <SetDataBuffersInfo>
    813e:	4607      	mov	r7, r0
    8140:	b1c8      	cbz	r0, 8176 <kmu_derive_cmac+0xda>
    8142:	a80e      	add	r0, sp, #56	; 0x38
    8144:	2274      	movs	r2, #116	; 0x74
    8146:	2100      	movs	r1, #0
    8148:	f7fe fee2 	bl	6f10 <CC_PalMemSetPlat>
    814c:	4638      	mov	r0, r7
    814e:	b04d      	add	sp, #308	; 0x134
    8150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8154:	2e10      	cmp	r6, #16
    8156:	4635      	mov	r5, r6
    8158:	bf28      	it	cs
    815a:	2510      	movcs	r5, #16
    815c:	a90e      	add	r1, sp, #56	; 0x38
    815e:	462a      	mov	r2, r5
    8160:	f7fe fed4 	bl	6f0c <CC_PalMemCopyPlat>
    8164:	2110      	movs	r1, #16
    8166:	a80e      	add	r0, sp, #56	; 0x38
    8168:	f7fe fed4 	bl	6f14 <CC_PalMemSetZeroPlat>
    816c:	3401      	adds	r4, #1
    816e:	1b76      	subs	r6, r6, r5
    8170:	442f      	add	r7, r5
    8172:	b2e4      	uxtb	r4, r4
    8174:	d013      	beq.n	819e <kmu_derive_cmac+0x102>
    8176:	9b05      	ldr	r3, [sp, #20]
    8178:	4642      	mov	r2, r8
    817a:	a906      	add	r1, sp, #24
    817c:	a80e      	add	r0, sp, #56	; 0x38
    817e:	f88d 40ac 	strb.w	r4, [sp, #172]	; 0xac
    8182:	f7ff fc2d 	bl	79e0 <FinishAesDrv>
    8186:	4603      	mov	r3, r0
    8188:	eb09 0007 	add.w	r0, r9, r7
    818c:	2b00      	cmp	r3, #0
    818e:	d0e1      	beq.n	8154 <kmu_derive_cmac+0xb8>
    8190:	461f      	mov	r7, r3
    8192:	e7d6      	b.n	8142 <kmu_derive_cmac+0xa6>
    8194:	4f05      	ldr	r7, [pc, #20]	; (81ac <kmu_derive_cmac+0x110>)
    8196:	4638      	mov	r0, r7
    8198:	b04d      	add	sp, #308	; 0x134
    819a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    819e:	4637      	mov	r7, r6
    81a0:	e7cf      	b.n	8142 <kmu_derive_cmac+0xa6>
    81a2:	4f03      	ldr	r7, [pc, #12]	; (81b0 <kmu_derive_cmac+0x114>)
    81a4:	4638      	mov	r0, r7
    81a6:	b04d      	add	sp, #308	; 0x134
    81a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    81ac:	00f1000f 	.word	0x00f1000f
    81b0:	00f1000e 	.word	0x00f1000e

000081b4 <UtilCmacBuildDataForDerivation>:
    81b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    81b8:	2600      	movs	r6, #0
    81ba:	b082      	sub	sp, #8
    81bc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    81be:	9601      	str	r6, [sp, #4]
    81c0:	f5b5 6f7f 	cmp.w	r5, #4080	; 0xff0
    81c4:	d83b      	bhi.n	823e <UtilCmacBuildDataForDerivation+0x8a>
    81c6:	00ee      	lsls	r6, r5, #3
    81c8:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
    81cc:	461f      	mov	r7, r3
    81ce:	bf34      	ite	cc
    81d0:	2303      	movcc	r3, #3
    81d2:	2304      	movcs	r3, #4
    81d4:	1e4d      	subs	r5, r1, #1
    81d6:	2d3f      	cmp	r5, #63	; 0x3f
    81d8:	460c      	mov	r4, r1
    81da:	9300      	str	r3, [sp, #0]
    81dc:	d82f      	bhi.n	823e <UtilCmacBuildDataForDerivation+0x8a>
    81de:	b370      	cbz	r0, 823e <UtilCmacBuildDataForDerivation+0x8a>
    81e0:	4690      	mov	r8, r2
    81e2:	b117      	cbz	r7, 81ea <UtilCmacBuildDataForDerivation+0x36>
    81e4:	b35a      	cbz	r2, 823e <UtilCmacBuildDataForDerivation+0x8a>
    81e6:	2f40      	cmp	r7, #64	; 0x40
    81e8:	d829      	bhi.n	823e <UtilCmacBuildDataForDerivation+0x8a>
    81ea:	9a08      	ldr	r2, [sp, #32]
    81ec:	b33a      	cbz	r2, 823e <UtilCmacBuildDataForDerivation+0x8a>
    81ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
    81f0:	6811      	ldr	r1, [r2, #0]
    81f2:	b321      	cbz	r1, 823e <UtilCmacBuildDataForDerivation+0x8a>
    81f4:	19e2      	adds	r2, r4, r7
    81f6:	4413      	add	r3, r2
    81f8:	4299      	cmp	r1, r3
    81fa:	d320      	bcc.n	823e <UtilCmacBuildDataForDerivation+0x8a>
    81fc:	9b08      	ldr	r3, [sp, #32]
    81fe:	4622      	mov	r2, r4
    8200:	4601      	mov	r1, r0
    8202:	1c58      	adds	r0, r3, #1
    8204:	f7fe fe82 	bl	6f0c <CC_PalMemCopyPlat>
    8208:	2200      	movs	r2, #0
    820a:	9b08      	ldr	r3, [sp, #32]
    820c:	4423      	add	r3, r4
    820e:	705a      	strb	r2, [r3, #1]
    8210:	3402      	adds	r4, #2
    8212:	bb07      	cbnz	r7, 8256 <UtilCmacBuildDataForDerivation+0xa2>
    8214:	2eff      	cmp	r6, #255	; 0xff
    8216:	9600      	str	r6, [sp, #0]
    8218:	d915      	bls.n	8246 <UtilCmacBuildDataForDerivation+0x92>
    821a:	9b08      	ldr	r3, [sp, #32]
    821c:	0235      	lsls	r5, r6, #8
    821e:	b2ad      	uxth	r5, r5
    8220:	1918      	adds	r0, r3, r4
    8222:	2202      	movs	r2, #2
    8224:	ea45 2516 	orr.w	r5, r5, r6, lsr #8
    8228:	a901      	add	r1, sp, #4
    822a:	9501      	str	r5, [sp, #4]
    822c:	f7fe fe6e 	bl	6f0c <CC_PalMemCopyPlat>
    8230:	3402      	adds	r4, #2
    8232:	2000      	movs	r0, #0
    8234:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8236:	601c      	str	r4, [r3, #0]
    8238:	b002      	add	sp, #8
    823a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    823e:	480a      	ldr	r0, [pc, #40]	; (8268 <UtilCmacBuildDataForDerivation+0xb4>)
    8240:	b002      	add	sp, #8
    8242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8246:	9b08      	ldr	r3, [sp, #32]
    8248:	2201      	movs	r2, #1
    824a:	1918      	adds	r0, r3, r4
    824c:	4669      	mov	r1, sp
    824e:	f7fe fe5d 	bl	6f0c <CC_PalMemCopyPlat>
    8252:	3401      	adds	r4, #1
    8254:	e7ed      	b.n	8232 <UtilCmacBuildDataForDerivation+0x7e>
    8256:	9b08      	ldr	r3, [sp, #32]
    8258:	4641      	mov	r1, r8
    825a:	1918      	adds	r0, r3, r4
    825c:	463a      	mov	r2, r7
    825e:	f7fe fe55 	bl	6f0c <CC_PalMemCopyPlat>
    8262:	443c      	add	r4, r7
    8264:	e7d6      	b.n	8214 <UtilCmacBuildDataForDerivation+0x60>
    8266:	bf00      	nop
    8268:	80000006 	.word	0x80000006

0000826c <__acle_se_secure_function>:
#include <stdio.h>

__TZ_NONSECURE_ENTRY_FUNC
void secure_function(void){

}
    826c:	4670      	mov	r0, lr
    826e:	4671      	mov	r1, lr
    8270:	4672      	mov	r2, lr
    8272:	4673      	mov	r3, lr
    8274:	46f4      	mov	ip, lr
    8276:	f38e 8c00 	msr	CPSR_fs, lr
    827a:	4774      	bxns	lr

0000827c <main>:

void main(void)
{
    827c:	b508      	push	{r3, lr}
	spm_config();
    827e:	f7f9 fd49 	bl	1d14 <spm_config>
	spm_jump();
    8282:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    8286:	f7f9 bce5 	b.w	1c54 <spm_jump>

0000828a <sys_notify_validate>:
	if (notify == NULL) {
    828a:	4603      	mov	r3, r0
    828c:	b158      	cbz	r0, 82a6 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    828e:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8290:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    8294:	2a01      	cmp	r2, #1
    8296:	d003      	beq.n	82a0 <sys_notify_validate+0x16>
    8298:	2a03      	cmp	r2, #3
    829a:	d104      	bne.n	82a6 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    829c:	6802      	ldr	r2, [r0, #0]
    829e:	b112      	cbz	r2, 82a6 <sys_notify_validate+0x1c>
		notify->result = 0;
    82a0:	2000      	movs	r0, #0
    82a2:	6098      	str	r0, [r3, #8]
    82a4:	4770      	bx	lr
		return -EINVAL;
    82a6:	f06f 0015 	mvn.w	r0, #21
}
    82aa:	4770      	bx	lr

000082ac <arch_printk_char_out>:
}
    82ac:	2000      	movs	r0, #0
    82ae:	4770      	bx	lr

000082b0 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    82b0:	b40f      	push	{r0, r1, r2, r3}
    82b2:	b507      	push	{r0, r1, r2, lr}
    82b4:	a904      	add	r1, sp, #16
    82b6:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    82ba:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    82bc:	f7f8 f97e 	bl	5bc <vprintk>
	}
	va_end(ap);
}
    82c0:	b003      	add	sp, #12
    82c2:	f85d eb04 	ldr.w	lr, [sp], #4
    82c6:	b004      	add	sp, #16
    82c8:	4770      	bx	lr

000082ca <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    82ca:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    82cc:	f013 0307 	ands.w	r3, r3, #7
    82d0:	d105      	bne.n	82de <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    82d2:	6803      	ldr	r3, [r0, #0]
    82d4:	2b00      	cmp	r3, #0
		evt = EVT_START;
    82d6:	bf0c      	ite	eq
    82d8:	2000      	moveq	r0, #0
    82da:	2003      	movne	r0, #3
    82dc:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    82de:	2b02      	cmp	r3, #2
    82e0:	d105      	bne.n	82ee <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    82e2:	8bc3      	ldrh	r3, [r0, #30]
    82e4:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    82e6:	bf14      	ite	ne
    82e8:	2000      	movne	r0, #0
    82ea:	2004      	moveq	r0, #4
    82ec:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    82ee:	2b01      	cmp	r3, #1
    82f0:	d105      	bne.n	82fe <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    82f2:	6803      	ldr	r3, [r0, #0]
    82f4:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    82f6:	bf0c      	ite	eq
    82f8:	2000      	moveq	r0, #0
    82fa:	2005      	movne	r0, #5
    82fc:	4770      	bx	lr
	int evt = EVT_NOP;
    82fe:	2000      	movs	r0, #0
}
    8300:	4770      	bx	lr

00008302 <notify_one>:
{
    8302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8306:	460d      	mov	r5, r1
    8308:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    830a:	4619      	mov	r1, r3
    830c:	1d28      	adds	r0, r5, #4
{
    830e:	4690      	mov	r8, r2
    8310:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8312:	f7f8 f927 	bl	564 <sys_notify_finalize>
	if (cb) {
    8316:	4604      	mov	r4, r0
    8318:	b138      	cbz	r0, 832a <notify_one+0x28>
		cb(mgr, cli, state, res);
    831a:	4633      	mov	r3, r6
    831c:	4642      	mov	r2, r8
    831e:	4629      	mov	r1, r5
    8320:	4638      	mov	r0, r7
    8322:	46a4      	mov	ip, r4
}
    8324:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8328:	4760      	bx	ip
}
    832a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000832e <validate_args>:
{
    832e:	b510      	push	{r4, lr}
    8330:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    8332:	b140      	cbz	r0, 8346 <validate_args+0x18>
    8334:	b139      	cbz	r1, 8346 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    8336:	1d08      	adds	r0, r1, #4
    8338:	f7ff ffa7 	bl	828a <sys_notify_validate>
	if ((rv == 0)
    833c:	b928      	cbnz	r0, 834a <validate_args+0x1c>
	    && ((cli->notify.flags
    833e:	68a3      	ldr	r3, [r4, #8]
    8340:	f033 0303 	bics.w	r3, r3, #3
    8344:	d001      	beq.n	834a <validate_args+0x1c>
		rv = -EINVAL;
    8346:	f06f 0015 	mvn.w	r0, #21
}
    834a:	bd10      	pop	{r4, pc}

0000834c <onoff_manager_init>:
{
    834c:	b538      	push	{r3, r4, r5, lr}
    834e:	460c      	mov	r4, r1
	if ((mgr == NULL)
    8350:	4605      	mov	r5, r0
    8352:	b158      	cbz	r0, 836c <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8354:	b151      	cbz	r1, 836c <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8356:	680b      	ldr	r3, [r1, #0]
    8358:	b143      	cbz	r3, 836c <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    835a:	684b      	ldr	r3, [r1, #4]
    835c:	b133      	cbz	r3, 836c <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    835e:	2220      	movs	r2, #32
    8360:	2100      	movs	r1, #0
    8362:	f000 f9c4 	bl	86ee <memset>
	return 0;
    8366:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8368:	612c      	str	r4, [r5, #16]
}
    836a:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    836c:	f06f 0015 	mvn.w	r0, #21
    8370:	e7fb      	b.n	836a <onoff_manager_init+0x1e>

00008372 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8372:	4604      	mov	r4, r0
    8374:	b508      	push	{r3, lr}
    8376:	4608      	mov	r0, r1
    8378:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    837a:	461a      	mov	r2, r3
    837c:	47a0      	blx	r4
	return z_impl_k_current_get();
    837e:	f7fc fe15 	bl	4fac <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    8382:	f7fa fb0b 	bl	299c <z_impl_k_thread_abort>

00008386 <encode_uint>:
{
    8386:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    838a:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    838c:	78d3      	ldrb	r3, [r2, #3]
{
    838e:	4614      	mov	r4, r2
	switch (specifier) {
    8390:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    8392:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    8396:	4606      	mov	r6, r0
    8398:	460f      	mov	r7, r1
    839a:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    839c:	d02d      	beq.n	83fa <encode_uint+0x74>
    839e:	d828      	bhi.n	83f2 <encode_uint+0x6c>
		return 16;
    83a0:	2b58      	cmp	r3, #88	; 0x58
    83a2:	bf14      	ite	ne
    83a4:	250a      	movne	r5, #10
    83a6:	2510      	moveq	r5, #16
		unsigned int lsv = (unsigned int)(value % radix);
    83a8:	46aa      	mov	sl, r5
    83aa:	f04f 0b00 	mov.w	fp, #0
	char *bp = bps + (bpe - bps);
    83ae:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    83b2:	4652      	mov	r2, sl
    83b4:	465b      	mov	r3, fp
    83b6:	4630      	mov	r0, r6
    83b8:	4639      	mov	r1, r7
    83ba:	f7f7 ff3f 	bl	23c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    83be:	2a09      	cmp	r2, #9
    83c0:	b2d3      	uxtb	r3, r2
    83c2:	d81f      	bhi.n	8404 <encode_uint+0x7e>
    83c4:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    83c6:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    83c8:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    83ca:	bf08      	it	eq
    83cc:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    83ce:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    83d2:	d301      	bcc.n	83d8 <encode_uint+0x52>
    83d4:	45c8      	cmp	r8, r9
    83d6:	d812      	bhi.n	83fe <encode_uint+0x78>
	if (conv->flag_hash) {
    83d8:	7823      	ldrb	r3, [r4, #0]
    83da:	069b      	lsls	r3, r3, #26
    83dc:	d505      	bpl.n	83ea <encode_uint+0x64>
		if (radix == 8) {
    83de:	2d08      	cmp	r5, #8
    83e0:	d116      	bne.n	8410 <encode_uint+0x8a>
			conv->altform_0 = true;
    83e2:	78a3      	ldrb	r3, [r4, #2]
    83e4:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    83e8:	70a3      	strb	r3, [r4, #2]
}
    83ea:	4640      	mov	r0, r8
    83ec:	b003      	add	sp, #12
    83ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    83f2:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    83f6:	2b70      	cmp	r3, #112	; 0x70
    83f8:	e7d3      	b.n	83a2 <encode_uint+0x1c>
	switch (specifier) {
    83fa:	2508      	movs	r5, #8
    83fc:	e7d4      	b.n	83a8 <encode_uint+0x22>
		value /= radix;
    83fe:	4606      	mov	r6, r0
    8400:	460f      	mov	r7, r1
    8402:	e7d6      	b.n	83b2 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8404:	9a01      	ldr	r2, [sp, #4]
    8406:	2a19      	cmp	r2, #25
    8408:	bf94      	ite	ls
    840a:	3337      	addls	r3, #55	; 0x37
    840c:	3357      	addhi	r3, #87	; 0x57
    840e:	e7da      	b.n	83c6 <encode_uint+0x40>
		} else if (radix == 16) {
    8410:	2d10      	cmp	r5, #16
    8412:	d1ea      	bne.n	83ea <encode_uint+0x64>
			conv->altform_0c = true;
    8414:	78a3      	ldrb	r3, [r4, #2]
    8416:	f043 0310 	orr.w	r3, r3, #16
    841a:	e7e5      	b.n	83e8 <encode_uint+0x62>

0000841c <outs>:
{
    841c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8420:	4607      	mov	r7, r0
    8422:	4688      	mov	r8, r1
    8424:	4615      	mov	r5, r2
    8426:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    8428:	4614      	mov	r4, r2
    842a:	42b4      	cmp	r4, r6
    842c:	eba4 0005 	sub.w	r0, r4, r5
    8430:	d302      	bcc.n	8438 <outs+0x1c>
    8432:	b93e      	cbnz	r6, 8444 <outs+0x28>
    8434:	7823      	ldrb	r3, [r4, #0]
    8436:	b12b      	cbz	r3, 8444 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    8438:	4641      	mov	r1, r8
    843a:	f814 0b01 	ldrb.w	r0, [r4], #1
    843e:	47b8      	blx	r7
		if (rc < 0) {
    8440:	2800      	cmp	r0, #0
    8442:	daf2      	bge.n	842a <outs+0xe>
}
    8444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008448 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    8448:	4040      	eors	r0, r0
    844a:	f380 8811 	msr	BASEPRI, r0
    844e:	f04f 0004 	mov.w	r0, #4
    8452:	df02      	svc	2
}
    8454:	4770      	bx	lr

00008456 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    8456:	4770      	bx	lr

00008458 <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
    8458:	f7fa bf42 	b.w	32e0 <SystemInit>

0000845c <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    845c:	b084      	sub	sp, #16
    845e:	ab04      	add	r3, sp, #16
    8460:	e903 0007 	stmdb	r3, {r0, r1, r2}
    8464:	2300      	movs	r3, #0
    8466:	f383 8811 	msr	BASEPRI, r3
    846a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    846e:	b004      	add	sp, #16
    8470:	4770      	bx	lr

00008472 <z_log_minimal_printk>:
#include <sys/printk.h>

#define HEXDUMP_BYTES_IN_LINE 8U

void z_log_minimal_printk(const char *fmt, ...)
{
    8472:	b40f      	push	{r0, r1, r2, r3}
    8474:	b507      	push	{r0, r1, r2, lr}
    8476:	a904      	add	r1, sp, #16
    8478:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    847c:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
    847e:	f7f8 f89d 	bl	5bc <vprintk>
	va_end(ap);
}
    8482:	b003      	add	sp, #12
    8484:	f85d eb04 	ldr.w	lr, [sp], #4
    8488:	b004      	add	sp, #16
    848a:	4770      	bx	lr

0000848c <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    848c:	2200      	movs	r2, #0
    848e:	e9c0 2200 	strd	r2, r2, [r0]
    8492:	6082      	str	r2, [r0, #8]
}
    8494:	4770      	bx	lr

00008496 <set_starting_state>:
{
    8496:	b510      	push	{r4, lr}
	__asm__ volatile(
    8498:	f04f 0320 	mov.w	r3, #32
    849c:	f3ef 8211 	mrs	r2, BASEPRI
    84a0:	f383 8811 	msr	BASEPRI, r3
    84a4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    84a8:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    84aa:	f003 0407 	and.w	r4, r3, #7
    84ae:	2c01      	cmp	r4, #1
    84b0:	d106      	bne.n	84c0 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    84b2:	6001      	str	r1, [r0, #0]
	int err = 0;
    84b4:	2000      	movs	r0, #0
	__asm__ volatile(
    84b6:	f382 8811 	msr	BASEPRI, r2
    84ba:	f3bf 8f6f 	isb	sy
}
    84be:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    84c0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    84c4:	428b      	cmp	r3, r1
		err = -EALREADY;
    84c6:	bf14      	ite	ne
    84c8:	f04f 30ff 	movne.w	r0, #4294967295
    84cc:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    84d0:	e7f1      	b.n	84b6 <set_starting_state+0x20>

000084d2 <set_on_state>:
	__asm__ volatile(
    84d2:	f04f 0320 	mov.w	r3, #32
    84d6:	f3ef 8211 	mrs	r2, BASEPRI
    84da:	f383 8811 	msr	BASEPRI, r3
    84de:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    84e2:	6803      	ldr	r3, [r0, #0]
    84e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    84e8:	f043 0302 	orr.w	r3, r3, #2
    84ec:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    84ee:	f382 8811 	msr	BASEPRI, r2
    84f2:	f3bf 8f6f 	isb	sy
}
    84f6:	4770      	bx	lr

000084f8 <onoff_started_callback>:
	return &data->mgr[type];
    84f8:	6900      	ldr	r0, [r0, #16]
    84fa:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    84fc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    8500:	2100      	movs	r1, #0
    8502:	4710      	bx	r2

00008504 <hfclkaudio_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    8504:	2003      	movs	r0, #3
    8506:	f7fa bfc1 	b.w	348c <nrfx_clock_start>

0000850a <hfclk192m_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    850a:	2002      	movs	r0, #2
    850c:	f7fa bfbe 	b.w	348c <nrfx_clock_start>

00008510 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    8510:	2000      	movs	r0, #0
    8512:	f7fa bfbb 	b.w	348c <nrfx_clock_start>

00008516 <hfclkaudio_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    8516:	2003      	movs	r0, #3
    8518:	f7fb b82e 	b.w	3578 <nrfx_clock_stop>

0000851c <hfclk192m_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    851c:	2002      	movs	r0, #2
    851e:	f7fb b82b 	b.w	3578 <nrfx_clock_stop>

00008522 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    8522:	2000      	movs	r0, #0
    8524:	f7fb b828 	b.w	3578 <nrfx_clock_stop>

00008528 <api_stop>:
	return stop(dev, subsys, CTX_API);
    8528:	2280      	movs	r2, #128	; 0x80
    852a:	f7f9 b84d 	b.w	15c8 <stop>

0000852e <blocking_start_callback>:
{
    852e:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    8530:	f7fb bdd4 	b.w	40dc <z_impl_k_sem_give>

00008534 <api_start>:
{
    8534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
    8538:	240c      	movs	r4, #12
    853a:	b2c9      	uxtb	r1, r1
    853c:	434c      	muls	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    853e:	6905      	ldr	r5, [r0, #16]
{
    8540:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    8542:	f104 0088 	add.w	r0, r4, #136	; 0x88
    8546:	2180      	movs	r1, #128	; 0x80
    8548:	4428      	add	r0, r5
{
    854a:	4690      	mov	r8, r2
    854c:	461f      	mov	r7, r3
	err = set_starting_state(&subdata->flags, ctx);
    854e:	f7ff ffa2 	bl	8496 <set_starting_state>
	if (err < 0) {
    8552:	2800      	cmp	r0, #0
    8554:	db06      	blt.n	8564 <api_start+0x30>
	subdata->cb = cb;
    8556:	4425      	add	r5, r4
	subdata->user_data = user_data;
    8558:	e9c5 8720 	strd	r8, r7, [r5, #128]	; 0x80
	 get_sub_config(dev, type)->start();
    855c:	6873      	ldr	r3, [r6, #4]
    855e:	591b      	ldr	r3, [r3, r4]
    8560:	4798      	blx	r3
	return 0;
    8562:	2000      	movs	r0, #0
}
    8564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008568 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    8568:	4770      	bx	lr

0000856a <sys_clock_disable>:
    856a:	4770      	bx	lr

0000856c <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
    856c:	2000      	movs	r0, #0
    856e:	f7f8 be5b 	b.w	1228 <sys_reboot>

00008572 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    8572:	2100      	movs	r1, #0
    8574:	2001      	movs	r0, #1
    8576:	f7f9 bea5 	b.w	22c4 <z_arm_fatal_error>

0000857a <irq_target_state_set>:
 *
 * @return The resulting target state of the given IRQ
 */
irq_target_state_t irq_target_state_set(unsigned int irq,
	irq_target_state_t irq_target_state)
{
    857a:	4602      	mov	r2, r0
    857c:	b243      	sxtb	r3, r0
	uint32_t result;

	if (irq_target_state == IRQ_TARGET_STATE_SECURE) {
    857e:	4608      	mov	r0, r1
    8580:	b9c1      	cbnz	r1, 85b4 <irq_target_state_set+0x3a>
  if ((int32_t)(IRQn) >= 0)
    8582:	2b00      	cmp	r3, #0
    8584:	db27      	blt.n	85d6 <irq_target_state_set+0x5c>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    8586:	2001      	movs	r0, #1
    8588:	095b      	lsrs	r3, r3, #5
    858a:	009b      	lsls	r3, r3, #2
    858c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    8590:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    8594:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    8598:	f002 021f 	and.w	r2, r2, #31
    859c:	4090      	lsls	r0, r2
    859e:	ea21 0100 	bic.w	r1, r1, r0
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    85a2:	f8c3 1280 	str.w	r1, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    85a6:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
    85aa:	40d0      	lsrs	r0, r2
    85ac:	f000 0001 	and.w	r0, r0, #1
	} else {
		/* Set target to Non-Secure */
		result = NVIC_SetTargetState(irq);
	}

	if (result) {
    85b0:	b2c0      	uxtb	r0, r0
    85b2:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    85b4:	2b00      	cmp	r3, #0
    85b6:	db0d      	blt.n	85d4 <irq_target_state_set+0x5a>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    85b8:	2101      	movs	r1, #1
    85ba:	095b      	lsrs	r3, r3, #5
    85bc:	009b      	lsls	r3, r3, #2
    85be:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    85c2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    85c6:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
    85ca:	f002 021f 	and.w	r2, r2, #31
    85ce:	4091      	lsls	r1, r2
    85d0:	4301      	orrs	r1, r0
    85d2:	e7e6      	b.n	85a2 <irq_target_state_set+0x28>
		return IRQ_TARGET_STATE_NON_SECURE;
	} else {
		return IRQ_TARGET_STATE_SECURE;
    85d4:	2000      	movs	r0, #0
	}
}
    85d6:	4770      	bx	lr

000085d8 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    85d8:	6e43      	ldr	r3, [r0, #100]	; 0x64
    85da:	f383 880b 	msr	PSPLIM, r3
}
    85de:	4770      	bx	lr

000085e0 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    85e0:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    85e2:	6800      	ldr	r0, [r0, #0]
    85e4:	f7f9 be6e 	b.w	22c4 <z_arm_fatal_error>

000085e8 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    85e8:	b508      	push	{r3, lr}
	handler();
    85ea:	f7f9 fe99 	bl	2320 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    85ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    85f2:	f7fa b971 	b.w	28d8 <z_arm_exc_exit>

000085f6 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    85f6:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    85fa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    85fe:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    8600:	bf08      	it	eq
    8602:	f06f 0015 	mvneq.w	r0, #21
    8606:	4770      	bx	lr

00008608 <arm_cmse_addr_is_secure>:
    8608:	e840 f000 	tt	r0, r0
int arm_cmse_addr_is_secure(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	return addr_info.flags.secure;
}
    860c:	f3c0 5080 	ubfx	r0, r0, #22, #1
    8610:	4770      	bx	lr

00008612 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    8612:	4603      	mov	r3, r0
	size_t n = 0;
    8614:	2000      	movs	r0, #0

	while (*s != '\0') {
    8616:	5c1a      	ldrb	r2, [r3, r0]
    8618:	b902      	cbnz	r2, 861c <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    861a:	4770      	bx	lr
		n++;
    861c:	3001      	adds	r0, #1
    861e:	e7fa      	b.n	8616 <strlen+0x4>

00008620 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    8620:	4603      	mov	r3, r0
	size_t n = 0;
    8622:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    8624:	5c1a      	ldrb	r2, [r3, r0]
    8626:	b10a      	cbz	r2, 862c <strnlen+0xc>
    8628:	4288      	cmp	r0, r1
    862a:	d100      	bne.n	862e <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    862c:	4770      	bx	lr
		n++;
    862e:	3001      	adds	r0, #1
    8630:	e7f8      	b.n	8624 <strnlen+0x4>

00008632 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    8632:	1e43      	subs	r3, r0, #1
    8634:	3901      	subs	r1, #1
    8636:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    863a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    863e:	4282      	cmp	r2, r0
    8640:	d101      	bne.n	8646 <strcmp+0x14>
    8642:	2a00      	cmp	r2, #0
    8644:	d1f7      	bne.n	8636 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    8646:	1a10      	subs	r0, r2, r0
    8648:	4770      	bx	lr

0000864a <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    864a:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    864c:	b15a      	cbz	r2, 8666 <memcmp+0x1c>
    864e:	3901      	subs	r1, #1
    8650:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    8652:	f810 2b01 	ldrb.w	r2, [r0], #1
    8656:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    865a:	42a0      	cmp	r0, r4
    865c:	d001      	beq.n	8662 <memcmp+0x18>
    865e:	429a      	cmp	r2, r3
    8660:	d0f7      	beq.n	8652 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    8662:	1ad0      	subs	r0, r2, r3
}
    8664:	bd10      	pop	{r4, pc}
		return 0;
    8666:	4610      	mov	r0, r2
    8668:	e7fc      	b.n	8664 <memcmp+0x1a>

0000866a <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    866a:	1a43      	subs	r3, r0, r1
    866c:	4293      	cmp	r3, r2
{
    866e:	b510      	push	{r4, lr}
    8670:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    8674:	d308      	bcc.n	8688 <memmove+0x1e>
	char *dest = d;
    8676:	4602      	mov	r2, r0
    8678:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    867a:	429a      	cmp	r2, r3
    867c:	d00b      	beq.n	8696 <memmove+0x2c>
			*dest = *src;
    867e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    8682:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    8686:	e7f8      	b.n	867a <memmove+0x10>
    8688:	440a      	add	r2, r1
			dest[n] = src[n];
    868a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    868e:	428a      	cmp	r2, r1
			dest[n] = src[n];
    8690:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    8694:	d1f9      	bne.n	868a <memmove+0x20>
		}
	}

	return d;
}
    8696:	bd10      	pop	{r4, pc}

00008698 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    8698:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    869a:	ea81 0400 	eor.w	r4, r1, r0
    869e:	07a5      	lsls	r5, r4, #30
    86a0:	4603      	mov	r3, r0
    86a2:	d00b      	beq.n	86bc <memcpy+0x24>
    86a4:	3b01      	subs	r3, #1
    86a6:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    86a8:	4291      	cmp	r1, r2
    86aa:	d11b      	bne.n	86e4 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    86ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    86ae:	2a00      	cmp	r2, #0
    86b0:	d0fc      	beq.n	86ac <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    86b2:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    86b6:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    86b8:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    86bc:	079c      	lsls	r4, r3, #30
    86be:	d1f6      	bne.n	86ae <memcpy+0x16>
    86c0:	f022 0403 	bic.w	r4, r2, #3
    86c4:	1f1d      	subs	r5, r3, #4
    86c6:	0896      	lsrs	r6, r2, #2
    86c8:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    86ca:	42b9      	cmp	r1, r7
    86cc:	d105      	bne.n	86da <memcpy+0x42>
    86ce:	f06f 0503 	mvn.w	r5, #3
    86d2:	4423      	add	r3, r4
    86d4:	fb05 2206 	mla	r2, r5, r6, r2
    86d8:	e7e4      	b.n	86a4 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    86da:	f851 cb04 	ldr.w	ip, [r1], #4
    86de:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
    86e2:	e7f2      	b.n	86ca <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
    86e4:	f811 4b01 	ldrb.w	r4, [r1], #1
    86e8:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    86ec:	e7dc      	b.n	86a8 <memcpy+0x10>

000086ee <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    86ee:	4603      	mov	r3, r0
{
    86f0:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    86f2:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    86f4:	079c      	lsls	r4, r3, #30
    86f6:	d111      	bne.n	871c <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    86f8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    86fc:	f022 0603 	bic.w	r6, r2, #3
    8700:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    8704:	441e      	add	r6, r3
    8706:	0894      	lsrs	r4, r2, #2
    8708:	42b3      	cmp	r3, r6
    870a:	d10d      	bne.n	8728 <memset+0x3a>
    870c:	f06f 0503 	mvn.w	r5, #3
    8710:	fb05 2204 	mla	r2, r5, r4, r2
    8714:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    8716:	4293      	cmp	r3, r2
    8718:	d109      	bne.n	872e <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    871a:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    871c:	2a00      	cmp	r2, #0
    871e:	d0fc      	beq.n	871a <memset+0x2c>
		*(d_byte++) = c_byte;
    8720:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8724:	3a01      	subs	r2, #1
    8726:	e7e5      	b.n	86f4 <memset+0x6>
		*(d_word++) = c_word;
    8728:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    872c:	e7ec      	b.n	8708 <memset+0x1a>
		*(d_byte++) = c_byte;
    872e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8732:	e7f0      	b.n	8716 <memset+0x28>

00008734 <_stdout_hook_default>:
}
    8734:	f04f 30ff 	mov.w	r0, #4294967295
    8738:	4770      	bx	lr

0000873a <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    873a:	6843      	ldr	r3, [r0, #4]
    873c:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    873e:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    8742:	05d1      	lsls	r1, r2, #23
    8744:	d518      	bpl.n	8778 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8746:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    874a:	b1aa      	cbz	r2, 8778 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    874c:	f04f 0120 	mov.w	r1, #32
    8750:	f3ef 8211 	mrs	r2, BASEPRI
    8754:	f381 8811 	msr	BASEPRI, r1
    8758:	f3bf 8f6f 	isb	sy
    875c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    8760:	b131      	cbz	r1, 8770 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8762:	2100      	movs	r1, #0
    8764:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    8768:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    876c:	2101      	movs	r1, #1
    876e:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    8770:	f382 8811 	msr	BASEPRI, r2
    8774:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    8778:	6842      	ldr	r2, [r0, #4]
    877a:	6852      	ldr	r2, [r2, #4]
    877c:	06d2      	lsls	r2, r2, #27
    877e:	d515      	bpl.n	87ac <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    8780:	f04f 0120 	mov.w	r1, #32
    8784:	f3ef 8211 	mrs	r2, BASEPRI
    8788:	f381 8811 	msr	BASEPRI, r1
    878c:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8790:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    8794:	b111      	cbz	r1, 879c <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    8796:	2100      	movs	r1, #0
    8798:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    879c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    87a0:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    87a4:	f382 8811 	msr	BASEPRI, r2
    87a8:	f3bf 8f6f 	isb	sy
}
    87ac:	4770      	bx	lr

000087ae <uarte_nrfx_config_get>:
{
    87ae:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    87b0:	6902      	ldr	r2, [r0, #16]
    87b2:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    87b6:	e883 0003 	stmia.w	r3, {r0, r1}
}
    87ba:	2000      	movs	r0, #0
    87bc:	4770      	bx	lr

000087be <uarte_nrfx_err_check>:
	return config->uarte_regs;
    87be:	6843      	ldr	r3, [r0, #4]
    87c0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    87c2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    87c6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    87ca:	4770      	bx	lr

000087cc <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    87cc:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    87ce:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    87d0:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    87d4:	b940      	cbnz	r0, 87e8 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    87d6:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    87d8:	0712      	lsls	r2, r2, #28
    87da:	d406      	bmi.n	87ea <is_tx_ready+0x1e>
    87dc:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    87e0:	3800      	subs	r0, #0
    87e2:	bf18      	it	ne
    87e4:	2001      	movne	r0, #1
    87e6:	4770      	bx	lr
    87e8:	2001      	movs	r0, #1
}
    87ea:	4770      	bx	lr

000087ec <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    87ec:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    87ee:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    87f0:	681b      	ldr	r3, [r3, #0]
    87f2:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    87f6:	b148      	cbz	r0, 880c <uarte_nrfx_poll_in+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    87f8:	2000      	movs	r0, #0
	*c = data->rx_data;
    87fa:	7c52      	ldrb	r2, [r2, #17]
    87fc:	700a      	strb	r2, [r1, #0]
    87fe:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    8802:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8806:	2201      	movs	r2, #1
    8808:	601a      	str	r2, [r3, #0]
	return 0;
    880a:	4770      	bx	lr
		return -1;
    880c:	f04f 30ff 	mov.w	r0, #4294967295
}
    8810:	4770      	bx	lr

00008812 <nrf_gpio_cfg_output>:
{
    8812:	b507      	push	{r0, r1, r2, lr}
    8814:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8816:	a801      	add	r0, sp, #4
    8818:	f7fa fbfa 	bl	3010 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    881c:	9b01      	ldr	r3, [sp, #4]
    881e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    8822:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    8826:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    882a:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    882e:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
}
    8832:	b003      	add	sp, #12
    8834:	f85d fb04 	ldr.w	pc, [sp], #4

00008838 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    8838:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    883c:	4605      	mov	r5, r0
    883e:	2101      	movs	r1, #1
    8840:	2200      	movs	r2, #0
    8842:	2008      	movs	r0, #8
    8844:	f7f9 fcca 	bl	21dc <z_arm_irq_priority_set>
    8848:	2008      	movs	r0, #8
    884a:	f7f9 fca9 	bl	21a0 <arch_irq_enable>
	return config->uarte_regs;
    884e:	686b      	ldr	r3, [r5, #4]
    8850:	f04f 0814 	mov.w	r8, #20
    8854:	681c      	ldr	r4, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    8856:	2300      	movs	r3, #0
	struct uarte_nrfx_data *data = get_dev_data(dev);
    8858:	692e      	ldr	r6, [r5, #16]
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    885a:	2701      	movs	r7, #1
    885c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8860:	a801      	add	r0, sp, #4
	data->dev = dev;
    8862:	6035      	str	r5, [r6, #0]
        nrf_gpio_pin_set(pin_number);
    8864:	f8cd 8004 	str.w	r8, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8868:	f7fa fbd2 	bl	3010 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    886c:	f04f 0916 	mov.w	r9, #22
    8870:	9b01      	ldr	r3, [sp, #4]
    8872:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTSET = set_mask;
    8876:	6083      	str	r3, [r0, #8]
	nrf_gpio_cfg_output(config->pseltxd);
    8878:	4640      	mov	r0, r8
    887a:	f7ff ffca 	bl	8812 <nrf_gpio_cfg_output>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    887e:	a801      	add	r0, sp, #4
    8880:	f8cd 9004 	str.w	r9, [sp, #4]
    8884:	f7fa fbc4 	bl	3010 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    8888:	9b01      	ldr	r3, [sp, #4]
    888a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    888e:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    8892:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    8896:	f043 030c 	orr.w	r3, r3, #12
    reg->PIN_CNF[pin_number] = cnf;
    889a:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->PSEL.TXD = pseltxd;
    889e:	f8c4 850c 	str.w	r8, [r4, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    88a2:	f8c4 9514 	str.w	r9, [r4, #1300]	; 0x514
    nrf_gpio_cfg(
    88a6:	f04f 0915 	mov.w	r9, #21
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    88aa:	a801      	add	r0, sp, #4
    88ac:	f8cd 9004 	str.w	r9, [sp, #4]
    88b0:	f7fa fbae 	bl	3010 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    88b4:	f04f 0813 	mov.w	r8, #19
    88b8:	9b01      	ldr	r3, [sp, #4]
    88ba:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    88be:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    88c2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    88c6:	f043 030c 	orr.w	r3, r3, #12
    reg->PIN_CNF[pin_number] = cnf;
    88ca:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    88ce:	a801      	add	r0, sp, #4
    88d0:	f8cd 8004 	str.w	r8, [sp, #4]
    88d4:	f7fa fb9c 	bl	3010 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    88d8:	9b01      	ldr	r3, [sp, #4]
    88da:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTSET = set_mask;
    88de:	6083      	str	r3, [r0, #8]
		nrf_gpio_cfg_output(config->pselrts);
    88e0:	4640      	mov	r0, r8
    88e2:	f7ff ff96 	bl	8812 <nrf_gpio_cfg_output>
	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    88e6:	6929      	ldr	r1, [r5, #16]
    p_reg->PSEL.RTS = pselrts;
    88e8:	f8c4 8508 	str.w	r8, [r4, #1288]	; 0x508
    88ec:	4628      	mov	r0, r5
    p_reg->PSEL.CTS = pselcts;
    88ee:	f8c4 9510 	str.w	r9, [r4, #1296]	; 0x510
    88f2:	3104      	adds	r1, #4
    88f4:	f7fa faca 	bl	2e8c <uarte_nrfx_configure>
	if (err) {
    88f8:	bb20      	cbnz	r0, 8944 <uarte_0_init+0x10c>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    88fa:	2308      	movs	r3, #8
    88fc:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8900:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    8904:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    8908:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    890c:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
	if (!(get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    8910:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.MAXCNT = length;
    8912:	f8c4 7538 	str.w	r7, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8916:	6027      	str	r7, [r4, #0]
    8918:	685b      	ldr	r3, [r3, #4]
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    891a:	3610      	adds	r6, #16
	if (!(get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    891c:	071a      	lsls	r2, r3, #28
    p_reg->INTENSET = mask;
    891e:	bf5c      	itt	pl
    8920:	f44f 7280 	movpl.w	r2, #256	; 0x100
    8924:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    8928:	06db      	lsls	r3, r3, #27
    892a:	bf44      	itt	mi
    892c:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    8930:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.MAXCNT = length;
    8934:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    8936:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    893a:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    893e:	2301      	movs	r3, #1
    8940:	60a3      	str	r3, [r4, #8]
    8942:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
    8944:	b003      	add	sp, #12
    8946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000894a <hw_cc3xx_init_internal>:

	int res;

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
    894a:	f7fc be9b 	b.w	5684 <nrf_cc3xx_platform_init>

0000894e <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    894e:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    8950:	f7f9 faf4 	bl	1f3c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    8954:	f7f9 fbb8 	bl	20c8 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    8958:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init();
    895c:	f7fc be92 	b.w	5684 <nrf_cc3xx_platform_init>

00008960 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    8960:	4700      	bx	r0

00008962 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    8962:	f000 b860 	b.w	8a26 <z_impl_k_busy_wait>

00008966 <z_device_state_init>:
}
    8966:	4770      	bx	lr

00008968 <z_device_ready>:
	return __device_end - __device_start;
}

bool z_device_ready(const struct device *dev)
{
	return dev->state->initialized && (dev->state->init_res == 0U);
    8968:	68c3      	ldr	r3, [r0, #12]
    896a:	8818      	ldrh	r0, [r3, #0]
    896c:	f3c0 0008 	ubfx	r0, r0, #0, #9
}
    8970:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    8974:	4258      	negs	r0, r3
    8976:	4158      	adcs	r0, r3
    8978:	4770      	bx	lr

0000897a <k_mem_slab_init>:
{
    897a:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    897c:	2400      	movs	r4, #0
    897e:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    8980:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    8982:	ea41 0402 	orr.w	r4, r1, r2
    8986:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    898a:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    898e:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    8990:	d10c      	bne.n	89ac <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    8992:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    8994:	42a3      	cmp	r3, r4
    8996:	d103      	bne.n	89a0 <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    8998:	e9c0 0000 	strd	r0, r0, [r0]
}
    899c:	2000      	movs	r0, #0
}
    899e:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    89a0:	6985      	ldr	r5, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    89a2:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    89a4:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    89a6:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    89a8:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    89aa:	e7f3      	b.n	8994 <k_mem_slab_init+0x1a>
		return -EINVAL;
    89ac:	f06f 0015 	mvn.w	r0, #21
	return rc;
    89b0:	e7f5      	b.n	899e <k_mem_slab_init+0x24>

000089b2 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    89b2:	f3ef 8005 	mrs	r0, IPSR
}
    89b6:	3800      	subs	r0, #0
    89b8:	bf18      	it	ne
    89ba:	2001      	movne	r0, #1
    89bc:	4770      	bx	lr

000089be <k_thread_name_get>:
}
    89be:	2000      	movs	r0, #0
    89c0:	4770      	bx	lr

000089c2 <z_pm_save_idle_exit>:
{
    89c2:	b508      	push	{r3, lr}
	pm_system_resume();
    89c4:	f7f8 fd34 	bl	1430 <pm_system_resume>
}
    89c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    89cc:	f7ff bdcc 	b.w	8568 <sys_clock_idle_exit>

000089d0 <z_impl_k_mutex_init>:
{
    89d0:	4603      	mov	r3, r0
	mutex->owner = NULL;
    89d2:	2000      	movs	r0, #0
    89d4:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    89d8:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    89dc:	4770      	bx	lr

000089de <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    89de:	4603      	mov	r3, r0
    89e0:	b920      	cbnz	r0, 89ec <z_reschedule_irqlock+0xe>
    89e2:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    89e6:	b90a      	cbnz	r2, 89ec <z_reschedule_irqlock+0xe>
    89e8:	f7f9 bb84 	b.w	20f4 <arch_swap>
    89ec:	f383 8811 	msr	BASEPRI, r3
    89f0:	f3bf 8f6f 	isb	sy
}
    89f4:	4770      	bx	lr

000089f6 <z_reschedule_unlocked>:
	__asm__ volatile(
    89f6:	f04f 0320 	mov.w	r3, #32
    89fa:	f3ef 8011 	mrs	r0, BASEPRI
    89fe:	f383 8811 	msr	BASEPRI, r3
    8a02:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    8a06:	f7ff bfea 	b.w	89de <z_reschedule_irqlock>

00008a0a <z_priq_dumb_best>:
{
    8a0a:	4603      	mov	r3, r0
	return list->head == list;
    8a0c:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8a0e:	4283      	cmp	r3, r0
    8a10:	d003      	beq.n	8a1a <z_priq_dumb_best+0x10>
	if (n != NULL) {
    8a12:	2800      	cmp	r0, #0
    8a14:	bf38      	it	cc
    8a16:	2000      	movcc	r0, #0
    8a18:	4770      	bx	lr
	struct k_thread *thread = NULL;
    8a1a:	2000      	movs	r0, #0
}
    8a1c:	4770      	bx	lr

00008a1e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    8a1e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    8a20:	f7fc fde6 	bl	55f0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    8a24:	bd08      	pop	{r3, pc}

00008a26 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    8a26:	b108      	cbz	r0, 8a2c <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    8a28:	f7f8 bc94 	b.w	1354 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    8a2c:	4770      	bx	lr

00008a2e <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    8a2e:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0000a280 <secure_function-0x1d60>:
	...

0000bfe0 <secure_function>:
    bfe0:	e97f e97f 	sg
    bfe4:	f7fc b942 	b.w	826c <__acle_se_secure_function>

0000bfe8 <spm_request_random_number_nse>:
    bfe8:	e97f e97f 	sg
    bfec:	f7f5 bf82 	b.w	1ef4 <__acle_se_spm_request_random_number_nse>
	...
