<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1466686034784" xml:lang="en-us">
	<title class="- topic/title ">Power up and down sequences</title>
	<shortdesc class="- topic/shortdesc ">The following approach allows taking the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> cores in the cluster in
		and out of coherence.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		
		<section class="- topic/section ">
			<title class="- topic/title ">Core powerdown</title>
			<p class="- topic/p ">To take a <term keyref="core">core</term> out of coherence <term keyref="read">read</term>y for  powerdown, the following power
				down steps must be performed:</p>
			<ol class="- topic/ol " id="ul_d21_vbq_nt">
				<li class="- topic/li ">Save all architectural states.</li>
				
				<li class="- topic/li ">Configure the <term keyref="gic">GIC</term> distributor to disable or reroute interrupts away from
					this .</li>
				<li class="- topic/li ">Set the CPUPWRCTLR.CORE_PWRDN_EN bit to 1 to indicate to the power
					controller that a powerdown is requested.</li>
				<li class="- topic/li ">Execute an <codeph class="+ topic/ph pr-d/codeph ">ISB</codeph> instruction.</li>
				<li class="- topic/li ">Execute a <codeph class="+ topic/ph pr-d/codeph ">WFI</codeph> instruction.</li>
			</ol>
			<p class="- topic/p ">All L1 and L2 cache disabling, L1 and L2 cache flushing, and communication
				with the L3 memory system is performed in hardware after the <codeph class="+ topic/ph pr-d/codeph ">WFI</codeph> is
				executed, under the direction of the power controller. </p>
			
			<note class="- topic/note ">Executing any <codeph class="+ topic/ph pr-d/codeph ">WFI</codeph> instruction when the CPUPWRCTLR.CORE_PWRDN_EN bit is set automatically masks out all interrupts and wake-up events in the . If executed when the CPUPWRCTLR.CORE_PWRDN_EN bit is set the WFI never wakes up and the  needs to be reset to restart.</note>
			<p class="- topic/p ">For information about <term keyref="cluster">cluster</term> powerdown, see the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                    Shared Unit</keyword></ph> Technical Reference Manual</ph></cite>.</p>
		</section>
		<section class="- topic/section ">
			<title class="- topic/title ">Core powerup</title>
			<p class="- topic/p ">To bring a  into coherence after reset, no software steps are
				required.</p>
		</section>
	</refbody>
</reference>
