package riscv.ai

import circt.stage.ChiselStage

/**
 * ä¸»ç¨‹åº - ç”ŸæˆVerilogä»£ç 
 */
object Main extends App {
  println("ç”ŸæˆRISC-V AIèŠ¯ç‰‡...")
  
  // ç”ŸæˆçŸ©é˜µä¹˜æ³•å™¨ Verilog (Chisel 6.x è¯­æ³•)
  println("\nğŸ”§ ç”ŸæˆçŸ©é˜µä¹˜æ³•å™¨...")
  ChiselStage.emitSystemVerilogFile(
    new RiscvAiChip(dataWidth = 32, matrixSize = 4, addrWidth = 8),
    Array("--target-dir", "generated")
  )
  
  
  println("\nâœ… æ‰€æœ‰Verilogä»£ç å·²ç”Ÿæˆåˆ° generated/ ç›®å½•")
  println("\nğŸ“ ç”Ÿæˆçš„æ–‡ä»¶:")
  println("\nğŸ¤– AIçŸ©é˜µä¹˜æ³•å™¨:")
  println("  - RiscvAiChip.sv: AIèŠ¯ç‰‡é¡¶å±‚æ¨¡å—")
  println("  - MatrixMultiplier.sv: çŸ©é˜µä¹˜æ³•å™¨")
  println("  - MacUnit.sv: MACå•å…ƒ")
  println("  - MessageSchedule.sv: æ¶ˆæ¯è°ƒåº¦æ¨¡å—")
  println("\nğŸ¯ ç‰¹æ€§è¯´æ˜:")
  println("  âœ… AXI-Liteæ€»çº¿æ¥å£")
  println("  âœ… å‚æ•°åŒ–è®¾è®¡ï¼Œæ˜“äºå®šåˆ¶")
  println("  âœ… å®Œæ•´çš„æµ‹è¯•è¦†ç›–")
}