// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MissQueue(
  input          clock,
  input          reset,
  input          io_req_valid,
  input  [3:0]   io_req_bits_source,
  input  [4:0]   io_req_bits_cmd,
  input  [47:0]  io_req_bits_addr,
  input  [49:0]  io_req_bits_vaddr,
  input          io_req_bits_full_overwrite,
  input  [2:0]   io_req_bits_word_idx,
  input  [127:0] io_req_bits_amo_data,
  input  [15:0]  io_req_bits_amo_mask,
  input  [127:0] io_req_bits_amo_cmp,
  input  [1:0]   io_req_bits_req_coh_state,
  input  [3:0]   io_req_bits_id,
  input          io_req_bits_isBtoT,
  input  [3:0]   io_req_bits_occupy_way,
  input          io_req_bits_cancel,
  input  [511:0] io_req_bits_store_data,
  input  [63:0]  io_req_bits_store_mask,
  output [1:0]   io_resp_id,
  output         io_resp_handled,
  output         io_cmo_req_ready,
  input          io_cmo_req_valid,
  input  [2:0]   io_cmo_req_bits_opcode,
  input  [63:0]  io_cmo_req_bits_address,
  input          io_cmo_resp_ready,
  output         io_cmo_resp_valid,
  output         io_cmo_resp_bits_nderr,
  input  [3:0]   io_queryMQ_0_req_bits_source,
  input  [47:0]  io_queryMQ_0_req_bits_addr,
  output         io_queryMQ_0_ready,
  input  [3:0]   io_queryMQ_1_req_bits_source,
  input  [47:0]  io_queryMQ_1_req_bits_addr,
  output         io_queryMQ_1_ready,
  input  [3:0]   io_queryMQ_2_req_bits_source,
  input  [47:0]  io_queryMQ_2_req_bits_addr,
  output         io_queryMQ_2_ready,
  input  [3:0]   io_queryMQ_3_req_bits_source,
  input  [47:0]  io_queryMQ_3_req_bits_addr,
  output         io_queryMQ_3_ready,
  input          io_mem_acquire_ready,
  output         io_mem_acquire_valid,
  output [3:0]   io_mem_acquire_bits_opcode,
  output [2:0]   io_mem_acquire_bits_param,
  output [2:0]   io_mem_acquire_bits_size,
  output [3:0]   io_mem_acquire_bits_source,
  output [47:0]  io_mem_acquire_bits_address,
  output [43:0]  io_mem_acquire_bits_user_vaddr,
  output [4:0]   io_mem_acquire_bits_user_reqSource,
  output         io_mem_acquire_bits_user_needHint,
  output         io_mem_acquire_bits_echo_isKeyword,
  output [31:0]  io_mem_acquire_bits_mask,
  output         io_mem_grant_ready,
  input          io_mem_grant_valid,
  input  [3:0]   io_mem_grant_bits_opcode,
  input  [1:0]   io_mem_grant_bits_param,
  input  [2:0]   io_mem_grant_bits_size,
  input  [3:0]   io_mem_grant_bits_source,
  input  [7:0]   io_mem_grant_bits_sink,
  input          io_mem_grant_bits_denied,
  input  [255:0] io_mem_grant_bits_data,
  input          io_mem_grant_bits_corrupt,
  input          io_mem_finish_ready,
  output         io_mem_finish_valid,
  output [7:0]   io_mem_finish_bits_sink,
  input          io_l2_hint_valid,
  input  [1:0]   io_l2_hint_bits_sourceId,
  input          io_main_pipe_req_ready,
  output         io_main_pipe_req_valid,
  output         io_main_pipe_req_bits_miss,
  output [1:0]   io_main_pipe_req_bits_miss_id,
  output [3:0]   io_main_pipe_req_bits_occupy_way,
  output         io_main_pipe_req_bits_miss_fail_cause_evict_btot,
  output [3:0]   io_main_pipe_req_bits_source,
  output [4:0]   io_main_pipe_req_bits_cmd,
  output [49:0]  io_main_pipe_req_bits_vaddr,
  output [47:0]  io_main_pipe_req_bits_addr,
  output [2:0]   io_main_pipe_req_bits_word_idx,
  output [127:0] io_main_pipe_req_bits_amo_data,
  output [15:0]  io_main_pipe_req_bits_amo_mask,
  output [127:0] io_main_pipe_req_bits_amo_cmp,
  output [3:0]   io_main_pipe_req_bits_id,
  input          io_main_pipe_resp_valid,
  input  [1:0]   io_main_pipe_resp_bits_miss_id,
  input          io_main_pipe_resp_bits_ack_miss_queue,
  input          io_mainpipe_info_s2_valid,
  input  [1:0]   io_mainpipe_info_s2_miss_id,
  input          io_mainpipe_info_s2_replay_to_mq,
  input          io_mainpipe_info_s2_evict_BtoT_way,
  input  [3:0]   io_mainpipe_info_s2_next_evict_way,
  input          io_mainpipe_info_s3_valid,
  input  [1:0]   io_mainpipe_info_s3_miss_id,
  input          io_mainpipe_info_s3_refill_resp,
  output         io_refill_info_valid,
  output [511:0] io_refill_info_bits_store_data,
  output [63:0]  io_refill_info_bits_store_mask,
  output [1:0]   io_refill_info_bits_miss_param,
  output         io_refill_info_bits_error,
  input  [47:0]  io_probe_addr,
  output         io_probe_block,
  input          io_replace_addr_valid,
  input  [47:0]  io_replace_addr_bits,
  output         io_replace_block,
  input          io_evict_set,
  output [3:0]   io_btot_ways_for_set,
  input          io_wbq_block_miss_req,
  input          io_forward_0_valid,
  input  [1:0]   io_forward_0_mshrid,
  input  [47:0]  io_forward_0_paddr,
  output         io_forward_0_forward_mshr,
  output [7:0]   io_forward_0_forwardData_0,
  output [7:0]   io_forward_0_forwardData_1,
  output [7:0]   io_forward_0_forwardData_2,
  output [7:0]   io_forward_0_forwardData_3,
  output [7:0]   io_forward_0_forwardData_4,
  output [7:0]   io_forward_0_forwardData_5,
  output [7:0]   io_forward_0_forwardData_6,
  output [7:0]   io_forward_0_forwardData_7,
  output [7:0]   io_forward_0_forwardData_8,
  output [7:0]   io_forward_0_forwardData_9,
  output [7:0]   io_forward_0_forwardData_10,
  output [7:0]   io_forward_0_forwardData_11,
  output [7:0]   io_forward_0_forwardData_12,
  output [7:0]   io_forward_0_forwardData_13,
  output [7:0]   io_forward_0_forwardData_14,
  output [7:0]   io_forward_0_forwardData_15,
  output         io_forward_0_forward_result_valid,
  output         io_forward_0_corrupt,
  input          io_forward_1_valid,
  input  [1:0]   io_forward_1_mshrid,
  input  [47:0]  io_forward_1_paddr,
  output         io_forward_1_forward_mshr,
  output [7:0]   io_forward_1_forwardData_0,
  output [7:0]   io_forward_1_forwardData_1,
  output [7:0]   io_forward_1_forwardData_2,
  output [7:0]   io_forward_1_forwardData_3,
  output [7:0]   io_forward_1_forwardData_4,
  output [7:0]   io_forward_1_forwardData_5,
  output [7:0]   io_forward_1_forwardData_6,
  output [7:0]   io_forward_1_forwardData_7,
  output [7:0]   io_forward_1_forwardData_8,
  output [7:0]   io_forward_1_forwardData_9,
  output [7:0]   io_forward_1_forwardData_10,
  output [7:0]   io_forward_1_forwardData_11,
  output [7:0]   io_forward_1_forwardData_12,
  output [7:0]   io_forward_1_forwardData_13,
  output [7:0]   io_forward_1_forwardData_14,
  output [7:0]   io_forward_1_forwardData_15,
  output         io_forward_1_forward_result_valid,
  output         io_forward_1_corrupt,
  input          io_forward_2_valid,
  input  [1:0]   io_forward_2_mshrid,
  input  [47:0]  io_forward_2_paddr,
  output         io_forward_2_forward_mshr,
  output [7:0]   io_forward_2_forwardData_0,
  output [7:0]   io_forward_2_forwardData_1,
  output [7:0]   io_forward_2_forwardData_2,
  output [7:0]   io_forward_2_forwardData_3,
  output [7:0]   io_forward_2_forwardData_4,
  output [7:0]   io_forward_2_forwardData_5,
  output [7:0]   io_forward_2_forwardData_6,
  output [7:0]   io_forward_2_forwardData_7,
  output [7:0]   io_forward_2_forwardData_8,
  output [7:0]   io_forward_2_forwardData_9,
  output [7:0]   io_forward_2_forwardData_10,
  output [7:0]   io_forward_2_forwardData_11,
  output [7:0]   io_forward_2_forwardData_12,
  output [7:0]   io_forward_2_forwardData_13,
  output [7:0]   io_forward_2_forwardData_14,
  output [7:0]   io_forward_2_forwardData_15,
  output         io_forward_2_forward_result_valid,
  output         io_forward_2_corrupt,
  input          io_l2_pf_store_only,
  input          io_lqEmpty,
  output         io_l1Miss,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value
);

  wire             allowed_1;
  wire             acquire_from_pipereg_valid;
  wire             _main_pipe_req_arb_io_in_0_ready;
  wire             _main_pipe_req_arb_io_in_1_ready;
  wire             _main_pipe_req_arb_io_in_2_ready;
  wire             _main_pipe_req_arb_io_in_3_ready;
  wire             _cmo_unit_io_req_chanA_valid;
  wire [3:0]       _cmo_unit_io_req_chanA_bits_opcode;
  wire [47:0]      _cmo_unit_io_req_chanA_bits_address;
  wire             _cmo_unit_io_resp_chanD_ready;
  wire             _entries_3_io_primary_ready;
  wire             _entries_3_io_secondary_ready;
  wire             _entries_3_io_secondary_reject;
  wire             _entries_3_io_mem_acquire_valid;
  wire [3:0]       _entries_3_io_mem_acquire_bits_opcode;
  wire [2:0]       _entries_3_io_mem_acquire_bits_param;
  wire [3:0]       _entries_3_io_mem_acquire_bits_source;
  wire [47:0]      _entries_3_io_mem_acquire_bits_address;
  wire [43:0]      _entries_3_io_mem_acquire_bits_user_vaddr;
  wire [4:0]       _entries_3_io_mem_acquire_bits_user_reqSource;
  wire             _entries_3_io_mem_acquire_bits_user_needHint;
  wire             _entries_3_io_mem_acquire_bits_echo_isKeyword;
  wire             _entries_3_io_mem_finish_valid;
  wire [7:0]       _entries_3_io_mem_finish_bits_sink;
  wire             _entries_3_io_queryME_0_primary_ready;
  wire             _entries_3_io_queryME_0_secondary_ready;
  wire             _entries_3_io_queryME_0_secondary_reject;
  wire             _entries_3_io_queryME_1_primary_ready;
  wire             _entries_3_io_queryME_1_secondary_ready;
  wire             _entries_3_io_queryME_1_secondary_reject;
  wire             _entries_3_io_queryME_2_primary_ready;
  wire             _entries_3_io_queryME_2_secondary_ready;
  wire             _entries_3_io_queryME_2_secondary_reject;
  wire             _entries_3_io_queryME_3_primary_ready;
  wire             _entries_3_io_queryME_3_secondary_ready;
  wire             _entries_3_io_queryME_3_secondary_reject;
  wire             _entries_3_io_main_pipe_req_valid;
  wire [1:0]       _entries_3_io_main_pipe_req_bits_miss_id;
  wire [3:0]       _entries_3_io_main_pipe_req_bits_occupy_way;
  wire             _entries_3_io_main_pipe_req_bits_miss_fail_cause_evict_btot;
  wire [3:0]       _entries_3_io_main_pipe_req_bits_source;
  wire [4:0]       _entries_3_io_main_pipe_req_bits_cmd;
  wire [49:0]      _entries_3_io_main_pipe_req_bits_vaddr;
  wire [47:0]      _entries_3_io_main_pipe_req_bits_addr;
  wire [2:0]       _entries_3_io_main_pipe_req_bits_word_idx;
  wire [127:0]     _entries_3_io_main_pipe_req_bits_amo_data;
  wire [15:0]      _entries_3_io_main_pipe_req_bits_amo_mask;
  wire [127:0]     _entries_3_io_main_pipe_req_bits_amo_cmp;
  wire [3:0]       _entries_3_io_main_pipe_req_bits_id;
  wire             _entries_3_io_refill_info_valid;
  wire [511:0]     _entries_3_io_refill_info_bits_store_data;
  wire [1:0]       _entries_3_io_refill_info_bits_miss_param;
  wire             _entries_3_io_refill_info_bits_error;
  wire             _entries_3_io_block_addr_valid;
  wire [47:0]      _entries_3_io_block_addr_bits;
  wire [3:0]       _entries_3_io_occupy_way;
  wire             _entries_3_io_req_addr_valid;
  wire [47:0]      _entries_3_io_req_addr_bits;
  wire             _entries_3_io_req_vaddr_valid;
  wire [49:0]      _entries_3_io_req_vaddr_bits;
  wire             _entries_3_io_req_isBtoT;
  wire             _entries_3_io_req_handled_by_this_entry;
  wire             _entries_3_io_forwardInfo_inflight;
  wire [47:0]      _entries_3_io_forwardInfo_paddr;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_0;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_1;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_2;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_3;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_4;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_5;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_6;
  wire [63:0]      _entries_3_io_forwardInfo_raw_data_7;
  wire             _entries_3_io_forwardInfo_firstbeat_valid;
  wire             _entries_3_io_forwardInfo_lastbeat_valid;
  wire             _entries_3_io_forwardInfo_corrupt;
  wire             _entries_3_io_l1Miss;
  wire             _entries_2_io_primary_ready;
  wire             _entries_2_io_secondary_ready;
  wire             _entries_2_io_secondary_reject;
  wire             _entries_2_io_mem_acquire_valid;
  wire [3:0]       _entries_2_io_mem_acquire_bits_opcode;
  wire [2:0]       _entries_2_io_mem_acquire_bits_param;
  wire [3:0]       _entries_2_io_mem_acquire_bits_source;
  wire [47:0]      _entries_2_io_mem_acquire_bits_address;
  wire [43:0]      _entries_2_io_mem_acquire_bits_user_vaddr;
  wire [4:0]       _entries_2_io_mem_acquire_bits_user_reqSource;
  wire             _entries_2_io_mem_acquire_bits_user_needHint;
  wire             _entries_2_io_mem_acquire_bits_echo_isKeyword;
  wire             _entries_2_io_mem_finish_valid;
  wire [7:0]       _entries_2_io_mem_finish_bits_sink;
  wire             _entries_2_io_queryME_0_primary_ready;
  wire             _entries_2_io_queryME_0_secondary_ready;
  wire             _entries_2_io_queryME_0_secondary_reject;
  wire             _entries_2_io_queryME_1_primary_ready;
  wire             _entries_2_io_queryME_1_secondary_ready;
  wire             _entries_2_io_queryME_1_secondary_reject;
  wire             _entries_2_io_queryME_2_primary_ready;
  wire             _entries_2_io_queryME_2_secondary_ready;
  wire             _entries_2_io_queryME_2_secondary_reject;
  wire             _entries_2_io_queryME_3_primary_ready;
  wire             _entries_2_io_queryME_3_secondary_ready;
  wire             _entries_2_io_queryME_3_secondary_reject;
  wire             _entries_2_io_main_pipe_req_valid;
  wire [1:0]       _entries_2_io_main_pipe_req_bits_miss_id;
  wire [3:0]       _entries_2_io_main_pipe_req_bits_occupy_way;
  wire             _entries_2_io_main_pipe_req_bits_miss_fail_cause_evict_btot;
  wire [3:0]       _entries_2_io_main_pipe_req_bits_source;
  wire [4:0]       _entries_2_io_main_pipe_req_bits_cmd;
  wire [49:0]      _entries_2_io_main_pipe_req_bits_vaddr;
  wire [47:0]      _entries_2_io_main_pipe_req_bits_addr;
  wire [2:0]       _entries_2_io_main_pipe_req_bits_word_idx;
  wire [127:0]     _entries_2_io_main_pipe_req_bits_amo_data;
  wire [15:0]      _entries_2_io_main_pipe_req_bits_amo_mask;
  wire [127:0]     _entries_2_io_main_pipe_req_bits_amo_cmp;
  wire [3:0]       _entries_2_io_main_pipe_req_bits_id;
  wire             _entries_2_io_refill_info_valid;
  wire [511:0]     _entries_2_io_refill_info_bits_store_data;
  wire [1:0]       _entries_2_io_refill_info_bits_miss_param;
  wire             _entries_2_io_refill_info_bits_error;
  wire             _entries_2_io_block_addr_valid;
  wire [47:0]      _entries_2_io_block_addr_bits;
  wire [3:0]       _entries_2_io_occupy_way;
  wire             _entries_2_io_req_addr_valid;
  wire [47:0]      _entries_2_io_req_addr_bits;
  wire             _entries_2_io_req_vaddr_valid;
  wire [49:0]      _entries_2_io_req_vaddr_bits;
  wire             _entries_2_io_req_isBtoT;
  wire             _entries_2_io_req_handled_by_this_entry;
  wire             _entries_2_io_forwardInfo_inflight;
  wire [47:0]      _entries_2_io_forwardInfo_paddr;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_0;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_1;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_2;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_3;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_4;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_5;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_6;
  wire [63:0]      _entries_2_io_forwardInfo_raw_data_7;
  wire             _entries_2_io_forwardInfo_firstbeat_valid;
  wire             _entries_2_io_forwardInfo_lastbeat_valid;
  wire             _entries_2_io_forwardInfo_corrupt;
  wire             _entries_2_io_l1Miss;
  wire             _entries_1_io_primary_ready;
  wire             _entries_1_io_secondary_ready;
  wire             _entries_1_io_secondary_reject;
  wire             _entries_1_io_mem_acquire_valid;
  wire [3:0]       _entries_1_io_mem_acquire_bits_opcode;
  wire [2:0]       _entries_1_io_mem_acquire_bits_param;
  wire [3:0]       _entries_1_io_mem_acquire_bits_source;
  wire [47:0]      _entries_1_io_mem_acquire_bits_address;
  wire [43:0]      _entries_1_io_mem_acquire_bits_user_vaddr;
  wire [4:0]       _entries_1_io_mem_acquire_bits_user_reqSource;
  wire             _entries_1_io_mem_acquire_bits_user_needHint;
  wire             _entries_1_io_mem_acquire_bits_echo_isKeyword;
  wire             _entries_1_io_mem_finish_valid;
  wire [7:0]       _entries_1_io_mem_finish_bits_sink;
  wire             _entries_1_io_queryME_0_primary_ready;
  wire             _entries_1_io_queryME_0_secondary_ready;
  wire             _entries_1_io_queryME_0_secondary_reject;
  wire             _entries_1_io_queryME_1_primary_ready;
  wire             _entries_1_io_queryME_1_secondary_ready;
  wire             _entries_1_io_queryME_1_secondary_reject;
  wire             _entries_1_io_queryME_2_primary_ready;
  wire             _entries_1_io_queryME_2_secondary_ready;
  wire             _entries_1_io_queryME_2_secondary_reject;
  wire             _entries_1_io_queryME_3_primary_ready;
  wire             _entries_1_io_queryME_3_secondary_ready;
  wire             _entries_1_io_queryME_3_secondary_reject;
  wire             _entries_1_io_main_pipe_req_valid;
  wire [1:0]       _entries_1_io_main_pipe_req_bits_miss_id;
  wire [3:0]       _entries_1_io_main_pipe_req_bits_occupy_way;
  wire             _entries_1_io_main_pipe_req_bits_miss_fail_cause_evict_btot;
  wire [3:0]       _entries_1_io_main_pipe_req_bits_source;
  wire [4:0]       _entries_1_io_main_pipe_req_bits_cmd;
  wire [49:0]      _entries_1_io_main_pipe_req_bits_vaddr;
  wire [47:0]      _entries_1_io_main_pipe_req_bits_addr;
  wire [2:0]       _entries_1_io_main_pipe_req_bits_word_idx;
  wire [127:0]     _entries_1_io_main_pipe_req_bits_amo_data;
  wire [15:0]      _entries_1_io_main_pipe_req_bits_amo_mask;
  wire [127:0]     _entries_1_io_main_pipe_req_bits_amo_cmp;
  wire [3:0]       _entries_1_io_main_pipe_req_bits_id;
  wire             _entries_1_io_refill_info_valid;
  wire [511:0]     _entries_1_io_refill_info_bits_store_data;
  wire [1:0]       _entries_1_io_refill_info_bits_miss_param;
  wire             _entries_1_io_refill_info_bits_error;
  wire             _entries_1_io_block_addr_valid;
  wire [47:0]      _entries_1_io_block_addr_bits;
  wire [3:0]       _entries_1_io_occupy_way;
  wire             _entries_1_io_req_addr_valid;
  wire [47:0]      _entries_1_io_req_addr_bits;
  wire             _entries_1_io_req_vaddr_valid;
  wire [49:0]      _entries_1_io_req_vaddr_bits;
  wire             _entries_1_io_req_isBtoT;
  wire             _entries_1_io_req_handled_by_this_entry;
  wire             _entries_1_io_forwardInfo_inflight;
  wire [47:0]      _entries_1_io_forwardInfo_paddr;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_0;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_1;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_2;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_3;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_4;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_5;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_6;
  wire [63:0]      _entries_1_io_forwardInfo_raw_data_7;
  wire             _entries_1_io_forwardInfo_firstbeat_valid;
  wire             _entries_1_io_forwardInfo_lastbeat_valid;
  wire             _entries_1_io_forwardInfo_corrupt;
  wire             _entries_1_io_l1Miss;
  wire             _entries_0_io_primary_ready;
  wire             _entries_0_io_secondary_ready;
  wire             _entries_0_io_secondary_reject;
  wire             _entries_0_io_mem_acquire_valid;
  wire [3:0]       _entries_0_io_mem_acquire_bits_opcode;
  wire [2:0]       _entries_0_io_mem_acquire_bits_param;
  wire [3:0]       _entries_0_io_mem_acquire_bits_source;
  wire [47:0]      _entries_0_io_mem_acquire_bits_address;
  wire [43:0]      _entries_0_io_mem_acquire_bits_user_vaddr;
  wire [4:0]       _entries_0_io_mem_acquire_bits_user_reqSource;
  wire             _entries_0_io_mem_acquire_bits_user_needHint;
  wire             _entries_0_io_mem_acquire_bits_echo_isKeyword;
  wire             _entries_0_io_mem_finish_valid;
  wire [7:0]       _entries_0_io_mem_finish_bits_sink;
  wire             _entries_0_io_queryME_0_primary_ready;
  wire             _entries_0_io_queryME_0_secondary_ready;
  wire             _entries_0_io_queryME_0_secondary_reject;
  wire             _entries_0_io_queryME_1_primary_ready;
  wire             _entries_0_io_queryME_1_secondary_ready;
  wire             _entries_0_io_queryME_1_secondary_reject;
  wire             _entries_0_io_queryME_2_primary_ready;
  wire             _entries_0_io_queryME_2_secondary_ready;
  wire             _entries_0_io_queryME_2_secondary_reject;
  wire             _entries_0_io_queryME_3_primary_ready;
  wire             _entries_0_io_queryME_3_secondary_ready;
  wire             _entries_0_io_queryME_3_secondary_reject;
  wire             _entries_0_io_main_pipe_req_valid;
  wire [1:0]       _entries_0_io_main_pipe_req_bits_miss_id;
  wire [3:0]       _entries_0_io_main_pipe_req_bits_occupy_way;
  wire             _entries_0_io_main_pipe_req_bits_miss_fail_cause_evict_btot;
  wire [3:0]       _entries_0_io_main_pipe_req_bits_source;
  wire [4:0]       _entries_0_io_main_pipe_req_bits_cmd;
  wire [49:0]      _entries_0_io_main_pipe_req_bits_vaddr;
  wire [47:0]      _entries_0_io_main_pipe_req_bits_addr;
  wire [2:0]       _entries_0_io_main_pipe_req_bits_word_idx;
  wire [127:0]     _entries_0_io_main_pipe_req_bits_amo_data;
  wire [15:0]      _entries_0_io_main_pipe_req_bits_amo_mask;
  wire [127:0]     _entries_0_io_main_pipe_req_bits_amo_cmp;
  wire [3:0]       _entries_0_io_main_pipe_req_bits_id;
  wire             _entries_0_io_refill_info_valid;
  wire [511:0]     _entries_0_io_refill_info_bits_store_data;
  wire [1:0]       _entries_0_io_refill_info_bits_miss_param;
  wire             _entries_0_io_refill_info_bits_error;
  wire             _entries_0_io_block_addr_valid;
  wire [47:0]      _entries_0_io_block_addr_bits;
  wire [3:0]       _entries_0_io_occupy_way;
  wire             _entries_0_io_req_addr_valid;
  wire [47:0]      _entries_0_io_req_addr_bits;
  wire             _entries_0_io_req_vaddr_valid;
  wire [49:0]      _entries_0_io_req_vaddr_bits;
  wire             _entries_0_io_req_isBtoT;
  wire             _entries_0_io_req_handled_by_this_entry;
  wire             _entries_0_io_forwardInfo_inflight;
  wire [47:0]      _entries_0_io_forwardInfo_paddr;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_0;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_1;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_2;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_3;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_4;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_5;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_6;
  wire [63:0]      _entries_0_io_forwardInfo_raw_data_7;
  wire             _entries_0_io_forwardInfo_firstbeat_valid;
  wire             _entries_0_io_forwardInfo_lastbeat_valid;
  wire             _entries_0_io_forwardInfo_corrupt;
  wire             _entries_0_io_l1Miss;
  reg  [3:0]       miss_req_pipe_reg_req_source;
  reg  [4:0]       miss_req_pipe_reg_req_cmd;
  reg  [47:0]      miss_req_pipe_reg_req_addr;
  reg  [49:0]      miss_req_pipe_reg_req_vaddr;
  reg              miss_req_pipe_reg_req_full_overwrite;
  reg  [2:0]       miss_req_pipe_reg_req_word_idx;
  reg  [127:0]     miss_req_pipe_reg_req_amo_data;
  reg  [15:0]      miss_req_pipe_reg_req_amo_mask;
  reg  [127:0]     miss_req_pipe_reg_req_amo_cmp;
  reg  [1:0]       miss_req_pipe_reg_req_req_coh_state;
  reg  [3:0]       miss_req_pipe_reg_req_id;
  reg              miss_req_pipe_reg_req_isBtoT;
  reg  [3:0]       miss_req_pipe_reg_req_occupy_way;
  reg  [511:0]     miss_req_pipe_reg_req_store_data;
  reg  [63:0]      miss_req_pipe_reg_req_store_mask;
  reg              miss_req_pipe_reg_merge;
  reg              miss_req_pipe_reg_alloc;
  reg              miss_req_pipe_reg_cancel;
  reg  [1:0]       miss_req_pipe_reg_mshr_id;
  wire             _acquire_from_pipereg_bits_T = miss_req_pipe_reg_req_source == 4'h0;
  wire             _acquire_from_pipereg_bits_T_1 = miss_req_pipe_reg_req_source == 4'h1;
  wire             _io_prefetch_info_fdp_late_miss_prefetch_T_2 =
    miss_req_pipe_reg_req_source > 4'h2;
  wire             _acquire_from_pipereg_valid_merge_load_T_5 =
    io_req_bits_source == 4'h0;
  wire             _acquire_from_pipereg_valid_T_5 = io_req_bits_source == 4'h1;
  wire             merge =
    miss_req_pipe_reg_alloc & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_merge_load_T_5
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_T_5) | _entries_3_io_secondary_ready
    | _entries_2_io_secondary_ready | _entries_1_io_secondary_ready
    | _entries_0_io_secondary_ready;
  wire             reject =
    miss_req_pipe_reg_alloc & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
    & ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
         | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
        & _acquire_from_pipereg_valid_merge_load_T_5
        | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
        & _acquire_from_pipereg_valid_T_5) | _entries_3_io_secondary_reject
    | _entries_2_io_secondary_reject | _entries_1_io_secondary_reject
    | _entries_0_io_secondary_reject;
  wire             alloc =
    ~reject & ~merge
    & (_entries_3_io_primary_ready | _entries_2_io_primary_ready
       | _entries_1_io_primary_ready | _entries_0_io_primary_ready);
  wire             _reject_merge_load_T_11 = io_queryMQ_0_req_bits_source == 4'h0;
  wire             _reject_merge_store_T_7 = io_queryMQ_0_req_bits_source == 4'h1;
  wire             _merge_T_27 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_0_req_bits_addr[47:6]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_11
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_7) | _entries_3_io_queryME_0_secondary_ready
    | _entries_2_io_queryME_0_secondary_ready | _entries_1_io_queryME_0_secondary_ready
    | _entries_0_io_queryME_0_secondary_ready;
  wire             _reject_merge_load_T_17 = io_queryMQ_1_req_bits_source == 4'h0;
  wire             _reject_merge_store_T_11 = io_queryMQ_1_req_bits_source == 4'h1;
  wire             _merge_T_41 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_1_req_bits_addr[47:6]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_17
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_11) | _entries_3_io_queryME_1_secondary_ready
    | _entries_2_io_queryME_1_secondary_ready | _entries_1_io_queryME_1_secondary_ready
    | _entries_0_io_queryME_1_secondary_ready;
  wire             _reject_merge_load_T_23 = io_queryMQ_2_req_bits_source == 4'h0;
  wire             _reject_merge_store_T_15 = io_queryMQ_2_req_bits_source == 4'h1;
  wire             _merge_T_55 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_2_req_bits_addr[47:6]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_23
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_15) | _entries_3_io_queryME_2_secondary_ready
    | _entries_2_io_queryME_2_secondary_ready | _entries_1_io_queryME_2_secondary_ready
    | _entries_0_io_queryME_2_secondary_ready;
  wire             _reject_merge_load_T_29 = io_queryMQ_3_req_bits_source == 4'h0;
  wire             _reject_merge_store_T_19 = io_queryMQ_3_req_bits_source == 4'h1;
  wire             _merge_T_69 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_3_req_bits_addr[47:6]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_29
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_19) | _entries_3_io_queryME_3_secondary_ready
    | _entries_2_io_queryME_3_secondary_ready | _entries_1_io_queryME_3_secondary_ready
    | _entries_0_io_queryME_3_secondary_ready;
  wire             req_pipeline_reg_handled =
    miss_req_pipe_reg_alloc & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_merge_load_T_5
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_T_5) & io_req_valid;
  wire [1:0]       _io_resp_id_T_5 =
    {|{_entries_3_io_req_handled_by_this_entry, _entries_2_io_req_handled_by_this_entry},
     _entries_3_io_req_handled_by_this_entry | _entries_1_io_req_handled_by_this_entry};
  reg  [9:0]       source_except_load_cnt;
  reg              memSetPattenDetected_last_REG;
  reg              forward_mshr;
  reg  [7:0]       forwardData_0;
  reg  [7:0]       forwardData_1;
  reg  [7:0]       forwardData_2;
  reg  [7:0]       forwardData_3;
  reg  [7:0]       forwardData_4;
  reg  [7:0]       forwardData_5;
  reg  [7:0]       forwardData_6;
  reg  [7:0]       forwardData_7;
  reg  [7:0]       forwardData_8;
  reg  [7:0]       forwardData_9;
  reg  [7:0]       forwardData_10;
  reg  [7:0]       forwardData_11;
  reg  [7:0]       forwardData_12;
  reg  [7:0]       forwardData_13;
  reg  [7:0]       forwardData_14;
  reg  [7:0]       forwardData_15;
  reg              io_forward_0_forward_result_valid_REG;
  reg              io_forward_0_corrupt_REG;
  reg              forward_mshr_1;
  reg  [7:0]       forwardData_1_0;
  reg  [7:0]       forwardData_1_1;
  reg  [7:0]       forwardData_1_2;
  reg  [7:0]       forwardData_1_3;
  reg  [7:0]       forwardData_1_4;
  reg  [7:0]       forwardData_1_5;
  reg  [7:0]       forwardData_1_6;
  reg  [7:0]       forwardData_1_7;
  reg  [7:0]       forwardData_1_8;
  reg  [7:0]       forwardData_1_9;
  reg  [7:0]       forwardData_1_10;
  reg  [7:0]       forwardData_1_11;
  reg  [7:0]       forwardData_1_12;
  reg  [7:0]       forwardData_1_13;
  reg  [7:0]       forwardData_1_14;
  reg  [7:0]       forwardData_1_15;
  reg              io_forward_1_forward_result_valid_REG;
  reg              io_forward_1_corrupt_REG;
  reg              forward_mshr_2;
  reg  [7:0]       forwardData_2_0;
  reg  [7:0]       forwardData_2_1;
  reg  [7:0]       forwardData_2_2;
  reg  [7:0]       forwardData_2_3;
  reg  [7:0]       forwardData_2_4;
  reg  [7:0]       forwardData_2_5;
  reg  [7:0]       forwardData_2_6;
  reg  [7:0]       forwardData_2_7;
  reg  [7:0]       forwardData_2_8;
  reg  [7:0]       forwardData_2_9;
  reg  [7:0]       forwardData_2_10;
  reg  [7:0]       forwardData_2_11;
  reg  [7:0]       forwardData_2_12;
  reg  [7:0]       forwardData_2_13;
  reg  [7:0]       forwardData_2_14;
  reg  [7:0]       forwardData_2_15;
  reg              io_forward_2_forward_result_valid_REG;
  reg              io_forward_2_corrupt_REG;
  wire             _GEN = io_mem_grant_bits_source == 4'h0;
  wire             _io_prefetch_info_naive_late_miss_prefetch_T_4 =
    miss_req_pipe_reg_merge | miss_req_pipe_reg_alloc;
  wire             _GEN_0 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 2'h0;
  wire             _entries_3_io_acquire_fired_by_pipe_reg_T =
    io_mem_acquire_ready & allowed_1 & acquire_from_pipereg_valid;
  wire             _entries_3_io_main_pipe_resp_T =
    io_main_pipe_resp_valid & io_main_pipe_resp_bits_ack_miss_queue;
  wire             _entries_3_io_main_pipe_replay_T =
    io_mainpipe_info_s2_valid & io_mainpipe_info_s2_replay_to_mq;
  wire             _io_refill_info_bits_T = io_mainpipe_info_s2_miss_id == 2'h0;
  wire             _entries_3_io_main_pipe_evict_BtoT_way_T =
    io_mainpipe_info_s2_valid & io_mainpipe_info_s2_evict_BtoT_way;
  wire             _entries_3_io_main_pipe_refill_resp_T =
    io_mainpipe_info_s3_valid & io_mainpipe_info_s3_refill_resp;
  wire             _GEN_1 = io_mem_grant_bits_source == 4'h1;
  wire             _GEN_2 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 2'h1;
  wire             _io_refill_info_bits_T_1 = io_mainpipe_info_s2_miss_id == 2'h1;
  wire             _GEN_3 = io_mem_grant_bits_source == 4'h2;
  wire             _GEN_4 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 2'h2;
  wire             _io_refill_info_bits_T_2 = io_mainpipe_info_s2_miss_id == 2'h2;
  wire             _GEN_5 = io_mem_grant_bits_source == 4'h3;
  wire             _GEN_6 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & (&miss_req_pipe_reg_mshr_id);
  wire             _GEN_7 = io_mem_grant_valid & io_mem_grant_bits_opcode == 4'h8;
  assign acquire_from_pipereg_valid =
    miss_req_pipe_reg_alloc
    & ~(io_req_valid & miss_req_pipe_reg_alloc
        & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
        & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
            | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
           & _acquire_from_pipereg_valid_merge_load_T_5
           | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
           & _acquire_from_pipereg_valid_T_5) & _acquire_from_pipereg_valid_T_5);
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_29 =
    miss_req_pipe_reg_req_cmd == 5'h1;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_30 =
    miss_req_pipe_reg_req_cmd == 5'h11;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_32 =
    miss_req_pipe_reg_req_cmd == 5'h7;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_34 =
    miss_req_pipe_reg_req_cmd == 5'h4;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_35 =
    miss_req_pipe_reg_req_cmd == 5'h9;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_36 =
    miss_req_pipe_reg_req_cmd == 5'hA;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_37 =
    miss_req_pipe_reg_req_cmd == 5'hB;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_41 =
    miss_req_pipe_reg_req_cmd == 5'h8;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_42 =
    miss_req_pipe_reg_req_cmd == 5'hC;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_43 =
    miss_req_pipe_reg_req_cmd == 5'hD;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_44 =
    miss_req_pipe_reg_req_cmd == 5'hE;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_45 =
    miss_req_pipe_reg_req_cmd == 5'hF;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_51 =
    miss_req_pipe_reg_req_cmd == 5'h1A;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_52 =
    miss_req_pipe_reg_req_cmd == 5'h1B;
  wire             _acquire_from_pipereg_bits_grow_param_r_c_cat_T_54 =
    miss_req_pipe_reg_req_cmd == 5'h18;
  wire [3:0]       _acquire_from_pipereg_bits_grow_param_r_T =
    {_acquire_from_pipereg_bits_grow_param_r_c_cat_T_29
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_30
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_32
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_34
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_35
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_36
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_37
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_41
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_42
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_43
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_44
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_45
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_51
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_52
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_54,
     _acquire_from_pipereg_bits_grow_param_r_c_cat_T_29
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_30
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_32
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_34
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_35
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_36
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_37
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_41
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_42
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_43
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_44
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_45
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_51
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_52
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_54
       | miss_req_pipe_reg_req_cmd == 5'h3 | miss_req_pipe_reg_req_cmd == 5'h6,
     miss_req_pipe_reg_req_req_coh_state};
  wire [1:0]       _acquire_from_pipereg_bits_grow_param_r_T_27 =
    {1'h0, _acquire_from_pipereg_bits_grow_param_r_T == 4'hC};
  wire [15:0][1:0] _GEN_8 =
    {{2'h3},
     {2'h3},
     {2'h2},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {2'h3},
     {2'h2},
     {2'h2},
     {2'h1},
     {2'h3},
     {2'h2},
     {2'h1},
     {2'h0}};
  reg              beatsLeft;
  wire             _GEN_9 = _entries_0_io_mem_acquire_valid | acquire_from_pipereg_valid;
  wire             _GEN_10 = acquire_from_pipereg_valid | _cmo_unit_io_req_chanA_valid;
  wire             _GEN_11 =
    _entries_1_io_mem_acquire_valid | _entries_0_io_mem_acquire_valid | _GEN_10;
  wire             _GEN_12 = _GEN_9 | _cmo_unit_io_req_chanA_valid;
  wire             _GEN_13 =
    _entries_2_io_mem_acquire_valid | _entries_1_io_mem_acquire_valid | _GEN_9
    | _cmo_unit_io_req_chanA_valid;
  wire             winner_1 = ~_cmo_unit_io_req_chanA_valid & acquire_from_pipereg_valid;
  wire             winner_2 = ~_GEN_10 & _entries_0_io_mem_acquire_valid;
  wire             winner_3 = ~_GEN_12 & _entries_1_io_mem_acquire_valid;
  wire             winner_4 = ~_GEN_11 & _entries_2_io_mem_acquire_valid;
  wire             winner_5 = ~_GEN_13 & _entries_3_io_mem_acquire_valid;
  reg              state_0;
  reg              state_1;
  reg              state_2;
  reg              state_3;
  reg              state_4;
  reg              state_5;
  wire             muxState_0 = beatsLeft ? state_0 : _cmo_unit_io_req_chanA_valid;
  wire             muxState_1 = beatsLeft ? state_1 : winner_1;
  wire             muxState_2 = beatsLeft ? state_2 : winner_2;
  wire             muxState_3 = beatsLeft ? state_3 : winner_3;
  wire             muxState_4 = beatsLeft ? state_4 : winner_4;
  wire             muxState_5 = beatsLeft ? state_5 : winner_5;
  assign allowed_1 = beatsLeft ? state_1 : ~_cmo_unit_io_req_chanA_valid;
  wire             io_mem_acquire_valid_0 =
    beatsLeft
      ? state_0 & _cmo_unit_io_req_chanA_valid | state_1 & acquire_from_pipereg_valid
        | state_2 & _entries_0_io_mem_acquire_valid | state_3
        & _entries_1_io_mem_acquire_valid | state_4 & _entries_2_io_mem_acquire_valid
        | state_5 & _entries_3_io_mem_acquire_valid
      : _cmo_unit_io_req_chanA_valid | acquire_from_pipereg_valid
        | _entries_0_io_mem_acquire_valid | _entries_1_io_mem_acquire_valid
        | _entries_2_io_mem_acquire_valid | _entries_3_io_mem_acquire_valid;
  reg              beatsLeft_1;
  wire             _GEN_14 =
    _entries_1_io_mem_finish_valid | _entries_0_io_mem_finish_valid;
  wire             _GEN_15 =
    _entries_2_io_mem_finish_valid | _entries_1_io_mem_finish_valid
    | _entries_0_io_mem_finish_valid;
  wire             winner_1_1 =
    ~_entries_0_io_mem_finish_valid & _entries_1_io_mem_finish_valid;
  wire             winner_1_2 = ~_GEN_14 & _entries_2_io_mem_finish_valid;
  wire             winner_1_3 = ~_GEN_15 & _entries_3_io_mem_finish_valid;
  reg              state_1_0;
  reg              state_1_1;
  reg              state_1_2;
  reg              state_1_3;
  wire             io_mem_finish_valid_0 =
    beatsLeft_1
      ? state_1_0 & _entries_0_io_mem_finish_valid | state_1_1
        & _entries_1_io_mem_finish_valid | state_1_2 & _entries_2_io_mem_finish_valid
        | state_1_3 & _entries_3_io_mem_finish_valid
      : _entries_0_io_mem_finish_valid | _entries_1_io_mem_finish_valid
        | _entries_2_io_mem_finish_valid | _entries_3_io_mem_finish_valid;
  reg              io_l1Miss_REG;
  reg  [2:0]       perfValidCount;
  reg              io_perf_0_value_REG;
  reg              io_perf_0_value_REG_1;
  reg              io_perf_1_value_REG;
  reg              io_perf_1_value_REG_1;
  reg              io_perf_2_value_REG;
  reg              io_perf_2_value_REG_1;
  reg              io_perf_3_value_REG;
  reg              io_perf_3_value_REG_1;
  reg              io_perf_4_value_REG;
  reg              io_perf_4_value_REG_1;
  wire [3:0][63:0] _GEN_16 =
    {{_entries_3_io_forwardInfo_raw_data_0},
     {_entries_2_io_forwardInfo_raw_data_0},
     {_entries_1_io_forwardInfo_raw_data_0},
     {_entries_0_io_forwardInfo_raw_data_0}};
  wire [3:0][63:0] _GEN_17 =
    {{_entries_3_io_forwardInfo_raw_data_1},
     {_entries_2_io_forwardInfo_raw_data_1},
     {_entries_1_io_forwardInfo_raw_data_1},
     {_entries_0_io_forwardInfo_raw_data_1}};
  wire [3:0][63:0] _GEN_18 =
    {{_entries_3_io_forwardInfo_raw_data_2},
     {_entries_2_io_forwardInfo_raw_data_2},
     {_entries_1_io_forwardInfo_raw_data_2},
     {_entries_0_io_forwardInfo_raw_data_2}};
  wire [3:0][63:0] _GEN_19 =
    {{_entries_3_io_forwardInfo_raw_data_3},
     {_entries_2_io_forwardInfo_raw_data_3},
     {_entries_1_io_forwardInfo_raw_data_3},
     {_entries_0_io_forwardInfo_raw_data_3}};
  wire [3:0][63:0] _GEN_20 =
    {{_entries_3_io_forwardInfo_raw_data_4},
     {_entries_2_io_forwardInfo_raw_data_4},
     {_entries_1_io_forwardInfo_raw_data_4},
     {_entries_0_io_forwardInfo_raw_data_4}};
  wire [3:0][63:0] _GEN_21 =
    {{_entries_3_io_forwardInfo_raw_data_5},
     {_entries_2_io_forwardInfo_raw_data_5},
     {_entries_1_io_forwardInfo_raw_data_5},
     {_entries_0_io_forwardInfo_raw_data_5}};
  wire [3:0][63:0] _GEN_22 =
    {{_entries_3_io_forwardInfo_raw_data_6},
     {_entries_2_io_forwardInfo_raw_data_6},
     {_entries_1_io_forwardInfo_raw_data_6},
     {_entries_0_io_forwardInfo_raw_data_6}};
  wire [3:0][63:0] _GEN_23 =
    {{_entries_3_io_forwardInfo_raw_data_7},
     {_entries_2_io_forwardInfo_raw_data_7},
     {_entries_1_io_forwardInfo_raw_data_7},
     {_entries_0_io_forwardInfo_raw_data_7}};
  wire [3:0]       _GEN_24 =
    {{_entries_3_io_forwardInfo_firstbeat_valid},
     {_entries_2_io_forwardInfo_firstbeat_valid},
     {_entries_1_io_forwardInfo_firstbeat_valid},
     {_entries_0_io_forwardInfo_firstbeat_valid}};
  wire [3:0]       _GEN_25 =
    {{_entries_3_io_forwardInfo_lastbeat_valid},
     {_entries_2_io_forwardInfo_lastbeat_valid},
     {_entries_1_io_forwardInfo_lastbeat_valid},
     {_entries_0_io_forwardInfo_lastbeat_valid}};
  wire [7:0][63:0] _GEN_26 =
    {{_GEN_23[io_forward_0_mshrid]},
     {_GEN_22[io_forward_0_mshrid]},
     {_GEN_21[io_forward_0_mshrid]},
     {_GEN_20[io_forward_0_mshrid]},
     {_GEN_19[io_forward_0_mshrid]},
     {_GEN_18[io_forward_0_mshrid]},
     {_GEN_17[io_forward_0_mshrid]},
     {_GEN_16[io_forward_0_mshrid]}};
  wire [63:0]      _GEN_27 = _GEN_26[io_forward_0_paddr[5:3]];
  wire [63:0]      _GEN_28 =
    io_forward_0_paddr[3] ? _GEN_27 : _GEN_26[3'(io_forward_0_paddr[5:3] + 3'h1)];
  wire [7:0][63:0] _GEN_29 =
    {{_GEN_23[io_forward_1_mshrid]},
     {_GEN_22[io_forward_1_mshrid]},
     {_GEN_21[io_forward_1_mshrid]},
     {_GEN_20[io_forward_1_mshrid]},
     {_GEN_19[io_forward_1_mshrid]},
     {_GEN_18[io_forward_1_mshrid]},
     {_GEN_17[io_forward_1_mshrid]},
     {_GEN_16[io_forward_1_mshrid]}};
  wire [63:0]      _GEN_30 = _GEN_29[io_forward_1_paddr[5:3]];
  wire [63:0]      _GEN_31 =
    io_forward_1_paddr[3] ? _GEN_30 : _GEN_29[3'(io_forward_1_paddr[5:3] + 3'h1)];
  wire [7:0][63:0] _GEN_32 =
    {{_GEN_23[io_forward_2_mshrid]},
     {_GEN_22[io_forward_2_mshrid]},
     {_GEN_21[io_forward_2_mshrid]},
     {_GEN_20[io_forward_2_mshrid]},
     {_GEN_19[io_forward_2_mshrid]},
     {_GEN_18[io_forward_2_mshrid]},
     {_GEN_17[io_forward_2_mshrid]},
     {_GEN_16[io_forward_2_mshrid]}};
  wire [63:0]      _GEN_33 = _GEN_32[io_forward_2_paddr[5:3]];
  wire [63:0]      _GEN_34 =
    io_forward_2_paddr[3] ? _GEN_33 : _GEN_32[3'(io_forward_2_paddr[5:3] + 3'h1)];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      miss_req_pipe_reg_req_source <= 4'h0;
      miss_req_pipe_reg_req_cmd <= 5'h0;
      miss_req_pipe_reg_req_addr <= 48'h0;
      miss_req_pipe_reg_req_vaddr <= 50'h0;
      miss_req_pipe_reg_req_full_overwrite <= 1'h0;
      miss_req_pipe_reg_req_word_idx <= 3'h0;
      miss_req_pipe_reg_req_amo_data <= 128'h0;
      miss_req_pipe_reg_req_amo_mask <= 16'h0;
      miss_req_pipe_reg_req_amo_cmp <= 128'h0;
      miss_req_pipe_reg_req_req_coh_state <= 2'h0;
      miss_req_pipe_reg_req_id <= 4'h0;
      miss_req_pipe_reg_req_isBtoT <= 1'h0;
      miss_req_pipe_reg_req_occupy_way <= 4'h0;
      miss_req_pipe_reg_req_store_data <= 512'h0;
      miss_req_pipe_reg_req_store_mask <= 64'h0;
      miss_req_pipe_reg_merge <= 1'h0;
      miss_req_pipe_reg_alloc <= 1'h0;
      miss_req_pipe_reg_cancel <= 1'h0;
      miss_req_pipe_reg_mshr_id <= 2'h0;
      source_except_load_cnt <= 10'h0;
      memSetPattenDetected_last_REG <= 1'h0;
      forward_mshr <= 1'h0;
      forwardData_0 <= 8'h0;
      forwardData_1 <= 8'h0;
      forwardData_2 <= 8'h0;
      forwardData_3 <= 8'h0;
      forwardData_4 <= 8'h0;
      forwardData_5 <= 8'h0;
      forwardData_6 <= 8'h0;
      forwardData_7 <= 8'h0;
      forwardData_8 <= 8'h0;
      forwardData_9 <= 8'h0;
      forwardData_10 <= 8'h0;
      forwardData_11 <= 8'h0;
      forwardData_12 <= 8'h0;
      forwardData_13 <= 8'h0;
      forwardData_14 <= 8'h0;
      forwardData_15 <= 8'h0;
      forward_mshr_1 <= 1'h0;
      forwardData_1_0 <= 8'h0;
      forwardData_1_1 <= 8'h0;
      forwardData_1_2 <= 8'h0;
      forwardData_1_3 <= 8'h0;
      forwardData_1_4 <= 8'h0;
      forwardData_1_5 <= 8'h0;
      forwardData_1_6 <= 8'h0;
      forwardData_1_7 <= 8'h0;
      forwardData_1_8 <= 8'h0;
      forwardData_1_9 <= 8'h0;
      forwardData_1_10 <= 8'h0;
      forwardData_1_11 <= 8'h0;
      forwardData_1_12 <= 8'h0;
      forwardData_1_13 <= 8'h0;
      forwardData_1_14 <= 8'h0;
      forwardData_1_15 <= 8'h0;
      forward_mshr_2 <= 1'h0;
      forwardData_2_0 <= 8'h0;
      forwardData_2_1 <= 8'h0;
      forwardData_2_2 <= 8'h0;
      forwardData_2_3 <= 8'h0;
      forwardData_2_4 <= 8'h0;
      forwardData_2_5 <= 8'h0;
      forwardData_2_6 <= 8'h0;
      forwardData_2_7 <= 8'h0;
      forwardData_2_8 <= 8'h0;
      forwardData_2_9 <= 8'h0;
      forwardData_2_10 <= 8'h0;
      forwardData_2_11 <= 8'h0;
      forwardData_2_12 <= 8'h0;
      forwardData_2_13 <= 8'h0;
      forwardData_2_14 <= 8'h0;
      forwardData_2_15 <= 8'h0;
      beatsLeft <= 1'h0;
      state_0 <= 1'h0;
      state_1 <= 1'h0;
      state_2 <= 1'h0;
      state_3 <= 1'h0;
      state_4 <= 1'h0;
      state_5 <= 1'h0;
      beatsLeft_1 <= 1'h0;
      state_1_0 <= 1'h0;
      state_1_1 <= 1'h0;
      state_1_2 <= 1'h0;
      state_1_3 <= 1'h0;
    end
    else begin
      if (io_req_valid) begin
        miss_req_pipe_reg_req_source <= io_req_bits_source;
        miss_req_pipe_reg_req_cmd <= io_req_bits_cmd;
        miss_req_pipe_reg_req_addr <= io_req_bits_addr;
        miss_req_pipe_reg_req_vaddr <= io_req_bits_vaddr;
        miss_req_pipe_reg_req_full_overwrite <= io_req_bits_full_overwrite;
        miss_req_pipe_reg_req_word_idx <= io_req_bits_word_idx;
        miss_req_pipe_reg_req_amo_data <= io_req_bits_amo_data;
        miss_req_pipe_reg_req_amo_mask <= io_req_bits_amo_mask;
        miss_req_pipe_reg_req_amo_cmp <= io_req_bits_amo_cmp;
        miss_req_pipe_reg_req_req_coh_state <= io_req_bits_req_coh_state;
        miss_req_pipe_reg_req_id <= io_req_bits_id;
        miss_req_pipe_reg_req_isBtoT <= io_req_bits_isBtoT;
        miss_req_pipe_reg_req_occupy_way <= io_req_bits_occupy_way;
        miss_req_pipe_reg_req_store_data <= io_req_bits_store_data;
        miss_req_pipe_reg_req_store_mask <= io_req_bits_store_mask;
      end
      miss_req_pipe_reg_merge <=
        merge & io_req_valid & ~io_req_bits_cancel & ~io_wbq_block_miss_req;
      miss_req_pipe_reg_alloc <=
        alloc & io_req_valid & ~io_req_bits_cancel & ~io_wbq_block_miss_req;
      miss_req_pipe_reg_cancel <= io_wbq_block_miss_req;
      if (req_pipeline_reg_handled) begin
      end
      else
        miss_req_pipe_reg_mshr_id <= _io_resp_id_T_5;
      if ((|{_entries_3_io_req_handled_by_this_entry,
             _entries_2_io_req_handled_by_this_entry,
             _entries_1_io_req_handled_by_this_entry,
             _entries_0_io_req_handled_by_this_entry}) | req_pipeline_reg_handled) begin
        if (_acquire_from_pipereg_valid_merge_load_T_5)
          source_except_load_cnt <= 10'h0;
        else if (_acquire_from_pipereg_valid_T_5)
          source_except_load_cnt <= 10'(source_except_load_cnt + 10'h1);
      end
      memSetPattenDetected_last_REG <= (|(source_except_load_cnt[9:3])) & io_lqEmpty;
      forward_mshr <=
        ~(io_forward_0_paddr[5]) & _GEN_24[io_forward_0_mshrid] | io_forward_0_paddr[5]
        & _GEN_25[io_forward_0_mshrid];
      forwardData_0 <= _GEN_27[7:0];
      forwardData_1 <= _GEN_27[15:8];
      forwardData_2 <= _GEN_27[23:16];
      forwardData_3 <= _GEN_27[31:24];
      forwardData_4 <= _GEN_27[39:32];
      forwardData_5 <= _GEN_27[47:40];
      forwardData_6 <= _GEN_27[55:48];
      forwardData_7 <= _GEN_27[63:56];
      forwardData_8 <= _GEN_28[7:0];
      forwardData_9 <= _GEN_28[15:8];
      forwardData_10 <= _GEN_28[23:16];
      forwardData_11 <= _GEN_28[31:24];
      forwardData_12 <= _GEN_28[39:32];
      forwardData_13 <= _GEN_28[47:40];
      forwardData_14 <= _GEN_28[55:48];
      forwardData_15 <= _GEN_28[63:56];
      forward_mshr_1 <=
        ~(io_forward_1_paddr[5]) & _GEN_24[io_forward_1_mshrid] | io_forward_1_paddr[5]
        & _GEN_25[io_forward_1_mshrid];
      forwardData_1_0 <= _GEN_30[7:0];
      forwardData_1_1 <= _GEN_30[15:8];
      forwardData_1_2 <= _GEN_30[23:16];
      forwardData_1_3 <= _GEN_30[31:24];
      forwardData_1_4 <= _GEN_30[39:32];
      forwardData_1_5 <= _GEN_30[47:40];
      forwardData_1_6 <= _GEN_30[55:48];
      forwardData_1_7 <= _GEN_30[63:56];
      forwardData_1_8 <= _GEN_31[7:0];
      forwardData_1_9 <= _GEN_31[15:8];
      forwardData_1_10 <= _GEN_31[23:16];
      forwardData_1_11 <= _GEN_31[31:24];
      forwardData_1_12 <= _GEN_31[39:32];
      forwardData_1_13 <= _GEN_31[47:40];
      forwardData_1_14 <= _GEN_31[55:48];
      forwardData_1_15 <= _GEN_31[63:56];
      forward_mshr_2 <=
        ~(io_forward_2_paddr[5]) & _GEN_24[io_forward_2_mshrid] | io_forward_2_paddr[5]
        & _GEN_25[io_forward_2_mshrid];
      forwardData_2_0 <= _GEN_33[7:0];
      forwardData_2_1 <= _GEN_33[15:8];
      forwardData_2_2 <= _GEN_33[23:16];
      forwardData_2_3 <= _GEN_33[31:24];
      forwardData_2_4 <= _GEN_33[39:32];
      forwardData_2_5 <= _GEN_33[47:40];
      forwardData_2_6 <= _GEN_33[55:48];
      forwardData_2_7 <= _GEN_33[63:56];
      forwardData_2_8 <= _GEN_34[7:0];
      forwardData_2_9 <= _GEN_34[15:8];
      forwardData_2_10 <= _GEN_34[23:16];
      forwardData_2_11 <= _GEN_34[31:24];
      forwardData_2_12 <= _GEN_34[39:32];
      forwardData_2_13 <= _GEN_34[47:40];
      forwardData_2_14 <= _GEN_34[55:48];
      forwardData_2_15 <= _GEN_34[63:56];
      if (~beatsLeft & io_mem_acquire_ready)
        beatsLeft <=
          _cmo_unit_io_req_chanA_valid & ~(_cmo_unit_io_req_chanA_bits_opcode[2])
          | winner_2 & ~(_entries_0_io_mem_acquire_bits_opcode[2]) | winner_3
          & ~(_entries_1_io_mem_acquire_bits_opcode[2]) | winner_4
          & ~(_entries_2_io_mem_acquire_bits_opcode[2]) | winner_5
          & ~(_entries_3_io_mem_acquire_bits_opcode[2]);
      else
        beatsLeft <= 1'(beatsLeft - (io_mem_acquire_ready & io_mem_acquire_valid_0));
      if (beatsLeft) begin
      end
      else begin
        state_0 <= _cmo_unit_io_req_chanA_valid;
        state_1 <= winner_1;
        state_2 <= winner_2;
        state_3 <= winner_3;
        state_4 <= winner_4;
        state_5 <= winner_5;
      end
      beatsLeft_1 <=
        ~(~beatsLeft_1 & io_mem_finish_ready)
        & 1'(beatsLeft_1 - (io_mem_finish_ready & io_mem_finish_valid_0));
      if (beatsLeft_1) begin
      end
      else begin
        state_1_0 <= _entries_0_io_mem_finish_valid;
        state_1_1 <= winner_1_1;
        state_1_2 <= winner_1_2;
        state_1_3 <= winner_1_3;
      end
    end
  end // always @(posedge, posedge)
  wire [3:0]       _GEN_35 =
    {{_entries_3_io_forwardInfo_inflight},
     {_entries_2_io_forwardInfo_inflight},
     {_entries_1_io_forwardInfo_inflight},
     {_entries_0_io_forwardInfo_inflight}};
  wire [3:0][47:0] _GEN_36 =
    {{_entries_3_io_forwardInfo_paddr},
     {_entries_2_io_forwardInfo_paddr},
     {_entries_1_io_forwardInfo_paddr},
     {_entries_0_io_forwardInfo_paddr}};
  wire [3:0]       _GEN_37 =
    {{_entries_3_io_forwardInfo_corrupt},
     {_entries_2_io_forwardInfo_corrupt},
     {_entries_1_io_forwardInfo_corrupt},
     {_entries_0_io_forwardInfo_corrupt}};
  always @(posedge clock) begin
    io_forward_0_forward_result_valid_REG <=
      io_forward_0_valid & _GEN_35[io_forward_0_mshrid]
      & io_forward_0_paddr[47:6] == _GEN_36[io_forward_0_mshrid][47:6];
    io_forward_0_corrupt_REG <= _GEN_37[io_forward_0_mshrid];
    io_forward_1_forward_result_valid_REG <=
      io_forward_1_valid & _GEN_35[io_forward_1_mshrid]
      & io_forward_1_paddr[47:6] == _GEN_36[io_forward_1_mshrid][47:6];
    io_forward_1_corrupt_REG <= _GEN_37[io_forward_1_mshrid];
    io_forward_2_forward_result_valid_REG <=
      io_forward_2_valid & _GEN_35[io_forward_2_mshrid]
      & io_forward_2_paddr[47:6] == _GEN_36[io_forward_2_mshrid][47:6];
    io_forward_2_corrupt_REG <= _GEN_37[io_forward_2_mshrid];
    io_l1Miss_REG <=
      |{_entries_0_io_l1Miss,
        _entries_1_io_l1Miss,
        _entries_2_io_l1Miss,
        _entries_3_io_l1Miss};
    perfValidCount <=
      3'({1'h0,
          2'({1'h0, ~_entries_0_io_primary_ready} + {1'h0, ~_entries_1_io_primary_ready})}
         + {1'h0,
            2'({1'h0, ~_entries_2_io_primary_ready}
               + {1'h0, ~_entries_3_io_primary_ready})});
    io_perf_0_value_REG <= (alloc | merge) & io_req_valid;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= perfValidCount == 3'h0;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= (|(perfValidCount[2:1])) & perfValidCount < 3'h3;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= perfValidCount > 3'h2 & {2'h0, perfValidCount} < 5'h4;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= perfValidCount[2];
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:45];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        miss_req_pipe_reg_req_source = _RANDOM[6'h0][3:0];
        miss_req_pipe_reg_req_cmd = _RANDOM[6'h0][11:7];
        miss_req_pipe_reg_req_addr = {_RANDOM[6'h0][31:12], _RANDOM[6'h1][27:0]};
        miss_req_pipe_reg_req_vaddr =
          {_RANDOM[6'h1][31:28], _RANDOM[6'h2], _RANDOM[6'h3][13:0]};
        miss_req_pipe_reg_req_full_overwrite = _RANDOM[6'h5][6];
        miss_req_pipe_reg_req_word_idx = _RANDOM[6'h5][9:7];
        miss_req_pipe_reg_req_amo_data =
          {_RANDOM[6'h5][31:10],
           _RANDOM[6'h6],
           _RANDOM[6'h7],
           _RANDOM[6'h8],
           _RANDOM[6'h9][9:0]};
        miss_req_pipe_reg_req_amo_mask = _RANDOM[6'h9][25:10];
        miss_req_pipe_reg_req_amo_cmp =
          {_RANDOM[6'h9][31:26],
           _RANDOM[6'hA],
           _RANDOM[6'hB],
           _RANDOM[6'hC],
           _RANDOM[6'hD][25:0]};
        miss_req_pipe_reg_req_req_coh_state = _RANDOM[6'hD][27:26];
        miss_req_pipe_reg_req_id = _RANDOM[6'hD][31:28];
        miss_req_pipe_reg_req_isBtoT = _RANDOM[6'hE][0];
        miss_req_pipe_reg_req_occupy_way = _RANDOM[6'hE][4:1];
        miss_req_pipe_reg_req_store_data =
          {_RANDOM[6'hE][31:6],
           _RANDOM[6'hF],
           _RANDOM[6'h10],
           _RANDOM[6'h11],
           _RANDOM[6'h12],
           _RANDOM[6'h13],
           _RANDOM[6'h14],
           _RANDOM[6'h15],
           _RANDOM[6'h16],
           _RANDOM[6'h17],
           _RANDOM[6'h18],
           _RANDOM[6'h19],
           _RANDOM[6'h1A],
           _RANDOM[6'h1B],
           _RANDOM[6'h1C],
           _RANDOM[6'h1D],
           _RANDOM[6'h1E][5:0]};
        miss_req_pipe_reg_req_store_mask =
          {_RANDOM[6'h1E][31:6], _RANDOM[6'h1F], _RANDOM[6'h20][5:0]};
        miss_req_pipe_reg_merge = _RANDOM[6'h20][6];
        miss_req_pipe_reg_alloc = _RANDOM[6'h20][7];
        miss_req_pipe_reg_cancel = _RANDOM[6'h20][8];
        miss_req_pipe_reg_mshr_id = _RANDOM[6'h20][10:9];
        source_except_load_cnt = _RANDOM[6'h20][20:11];
        memSetPattenDetected_last_REG = _RANDOM[6'h20][21];
        forward_mshr = _RANDOM[6'h20][22];
        forwardData_0 = _RANDOM[6'h20][30:23];
        forwardData_1 = {_RANDOM[6'h20][31], _RANDOM[6'h21][6:0]};
        forwardData_2 = _RANDOM[6'h21][14:7];
        forwardData_3 = _RANDOM[6'h21][22:15];
        forwardData_4 = _RANDOM[6'h21][30:23];
        forwardData_5 = {_RANDOM[6'h21][31], _RANDOM[6'h22][6:0]};
        forwardData_6 = _RANDOM[6'h22][14:7];
        forwardData_7 = _RANDOM[6'h22][22:15];
        forwardData_8 = _RANDOM[6'h22][30:23];
        forwardData_9 = {_RANDOM[6'h22][31], _RANDOM[6'h23][6:0]};
        forwardData_10 = _RANDOM[6'h23][14:7];
        forwardData_11 = _RANDOM[6'h23][22:15];
        forwardData_12 = _RANDOM[6'h23][30:23];
        forwardData_13 = {_RANDOM[6'h23][31], _RANDOM[6'h24][6:0]};
        forwardData_14 = _RANDOM[6'h24][14:7];
        forwardData_15 = _RANDOM[6'h24][22:15];
        io_forward_0_forward_result_valid_REG = _RANDOM[6'h24][23];
        io_forward_0_corrupt_REG = _RANDOM[6'h24][24];
        forward_mshr_1 = _RANDOM[6'h24][25];
        forwardData_1_0 = {_RANDOM[6'h24][31:26], _RANDOM[6'h25][1:0]};
        forwardData_1_1 = _RANDOM[6'h25][9:2];
        forwardData_1_2 = _RANDOM[6'h25][17:10];
        forwardData_1_3 = _RANDOM[6'h25][25:18];
        forwardData_1_4 = {_RANDOM[6'h25][31:26], _RANDOM[6'h26][1:0]};
        forwardData_1_5 = _RANDOM[6'h26][9:2];
        forwardData_1_6 = _RANDOM[6'h26][17:10];
        forwardData_1_7 = _RANDOM[6'h26][25:18];
        forwardData_1_8 = {_RANDOM[6'h26][31:26], _RANDOM[6'h27][1:0]};
        forwardData_1_9 = _RANDOM[6'h27][9:2];
        forwardData_1_10 = _RANDOM[6'h27][17:10];
        forwardData_1_11 = _RANDOM[6'h27][25:18];
        forwardData_1_12 = {_RANDOM[6'h27][31:26], _RANDOM[6'h28][1:0]};
        forwardData_1_13 = _RANDOM[6'h28][9:2];
        forwardData_1_14 = _RANDOM[6'h28][17:10];
        forwardData_1_15 = _RANDOM[6'h28][25:18];
        io_forward_1_forward_result_valid_REG = _RANDOM[6'h28][26];
        io_forward_1_corrupt_REG = _RANDOM[6'h28][27];
        forward_mshr_2 = _RANDOM[6'h28][28];
        forwardData_2_0 = {_RANDOM[6'h28][31:29], _RANDOM[6'h29][4:0]};
        forwardData_2_1 = _RANDOM[6'h29][12:5];
        forwardData_2_2 = _RANDOM[6'h29][20:13];
        forwardData_2_3 = _RANDOM[6'h29][28:21];
        forwardData_2_4 = {_RANDOM[6'h29][31:29], _RANDOM[6'h2A][4:0]};
        forwardData_2_5 = _RANDOM[6'h2A][12:5];
        forwardData_2_6 = _RANDOM[6'h2A][20:13];
        forwardData_2_7 = _RANDOM[6'h2A][28:21];
        forwardData_2_8 = {_RANDOM[6'h2A][31:29], _RANDOM[6'h2B][4:0]};
        forwardData_2_9 = _RANDOM[6'h2B][12:5];
        forwardData_2_10 = _RANDOM[6'h2B][20:13];
        forwardData_2_11 = _RANDOM[6'h2B][28:21];
        forwardData_2_12 = {_RANDOM[6'h2B][31:29], _RANDOM[6'h2C][4:0]};
        forwardData_2_13 = _RANDOM[6'h2C][12:5];
        forwardData_2_14 = _RANDOM[6'h2C][20:13];
        forwardData_2_15 = _RANDOM[6'h2C][28:21];
        io_forward_2_forward_result_valid_REG = _RANDOM[6'h2C][29];
        io_forward_2_corrupt_REG = _RANDOM[6'h2C][30];
        beatsLeft = _RANDOM[6'h2D][0];
        state_0 = _RANDOM[6'h2D][1];
        state_1 = _RANDOM[6'h2D][2];
        state_2 = _RANDOM[6'h2D][3];
        state_3 = _RANDOM[6'h2D][4];
        state_4 = _RANDOM[6'h2D][5];
        state_5 = _RANDOM[6'h2D][6];
        beatsLeft_1 = _RANDOM[6'h2D][7];
        state_1_0 = _RANDOM[6'h2D][8];
        state_1_1 = _RANDOM[6'h2D][9];
        state_1_2 = _RANDOM[6'h2D][10];
        state_1_3 = _RANDOM[6'h2D][11];
        io_l1Miss_REG = _RANDOM[6'h2D][15];
        perfValidCount = _RANDOM[6'h2D][18:16];
        io_perf_0_value_REG = _RANDOM[6'h2D][19];
        io_perf_0_value_REG_1 = _RANDOM[6'h2D][20];
        io_perf_1_value_REG = _RANDOM[6'h2D][21];
        io_perf_1_value_REG_1 = _RANDOM[6'h2D][22];
        io_perf_2_value_REG = _RANDOM[6'h2D][23];
        io_perf_2_value_REG_1 = _RANDOM[6'h2D][24];
        io_perf_3_value_REG = _RANDOM[6'h2D][25];
        io_perf_3_value_REG_1 = _RANDOM[6'h2D][26];
        io_perf_4_value_REG = _RANDOM[6'h2D][27];
        io_perf_4_value_REG_1 = _RANDOM[6'h2D][28];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        miss_req_pipe_reg_req_source = 4'h0;
        miss_req_pipe_reg_req_cmd = 5'h0;
        miss_req_pipe_reg_req_addr = 48'h0;
        miss_req_pipe_reg_req_vaddr = 50'h0;
        miss_req_pipe_reg_req_full_overwrite = 1'h0;
        miss_req_pipe_reg_req_word_idx = 3'h0;
        miss_req_pipe_reg_req_amo_data = 128'h0;
        miss_req_pipe_reg_req_amo_mask = 16'h0;
        miss_req_pipe_reg_req_amo_cmp = 128'h0;
        miss_req_pipe_reg_req_req_coh_state = 2'h0;
        miss_req_pipe_reg_req_id = 4'h0;
        miss_req_pipe_reg_req_isBtoT = 1'h0;
        miss_req_pipe_reg_req_occupy_way = 4'h0;
        miss_req_pipe_reg_req_store_data = 512'h0;
        miss_req_pipe_reg_req_store_mask = 64'h0;
        miss_req_pipe_reg_merge = 1'h0;
        miss_req_pipe_reg_alloc = 1'h0;
        miss_req_pipe_reg_cancel = 1'h0;
        miss_req_pipe_reg_mshr_id = 2'h0;
        source_except_load_cnt = 10'h0;
        memSetPattenDetected_last_REG = 1'h0;
        forward_mshr = 1'h0;
        forwardData_0 = 8'h0;
        forwardData_1 = 8'h0;
        forwardData_2 = 8'h0;
        forwardData_3 = 8'h0;
        forwardData_4 = 8'h0;
        forwardData_5 = 8'h0;
        forwardData_6 = 8'h0;
        forwardData_7 = 8'h0;
        forwardData_8 = 8'h0;
        forwardData_9 = 8'h0;
        forwardData_10 = 8'h0;
        forwardData_11 = 8'h0;
        forwardData_12 = 8'h0;
        forwardData_13 = 8'h0;
        forwardData_14 = 8'h0;
        forwardData_15 = 8'h0;
        forward_mshr_1 = 1'h0;
        forwardData_1_0 = 8'h0;
        forwardData_1_1 = 8'h0;
        forwardData_1_2 = 8'h0;
        forwardData_1_3 = 8'h0;
        forwardData_1_4 = 8'h0;
        forwardData_1_5 = 8'h0;
        forwardData_1_6 = 8'h0;
        forwardData_1_7 = 8'h0;
        forwardData_1_8 = 8'h0;
        forwardData_1_9 = 8'h0;
        forwardData_1_10 = 8'h0;
        forwardData_1_11 = 8'h0;
        forwardData_1_12 = 8'h0;
        forwardData_1_13 = 8'h0;
        forwardData_1_14 = 8'h0;
        forwardData_1_15 = 8'h0;
        forward_mshr_2 = 1'h0;
        forwardData_2_0 = 8'h0;
        forwardData_2_1 = 8'h0;
        forwardData_2_2 = 8'h0;
        forwardData_2_3 = 8'h0;
        forwardData_2_4 = 8'h0;
        forwardData_2_5 = 8'h0;
        forwardData_2_6 = 8'h0;
        forwardData_2_7 = 8'h0;
        forwardData_2_8 = 8'h0;
        forwardData_2_9 = 8'h0;
        forwardData_2_10 = 8'h0;
        forwardData_2_11 = 8'h0;
        forwardData_2_12 = 8'h0;
        forwardData_2_13 = 8'h0;
        forwardData_2_14 = 8'h0;
        forwardData_2_15 = 8'h0;
        beatsLeft = 1'h0;
        state_0 = 1'h0;
        state_1 = 1'h0;
        state_2 = 1'h0;
        state_3 = 1'h0;
        state_4 = 1'h0;
        state_5 = 1'h0;
        beatsLeft_1 = 1'h0;
        state_1_0 = 1'h0;
        state_1_1 = 1'h0;
        state_1_2 = 1'h0;
        state_1_3 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MissEntry entries_0 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_id                                            (2'h0),
    .io_req_valid                                     (io_req_valid),
    .io_req_bits_source                               (io_req_bits_source),
    .io_req_bits_addr                                 (io_req_bits_addr),
    .io_req_bits_cancel                               (io_req_bits_cancel),
    .io_wbq_block_miss_req                            (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source                  (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_cmd                     (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr                    (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr                   (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite
      (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx                (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data                (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask                (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_amo_cmp                 (miss_req_pipe_reg_req_amo_cmp),
    .io_miss_req_pipe_reg_req_req_coh_state
      (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id                      (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_isBtoT                  (miss_req_pipe_reg_req_isBtoT),
    .io_miss_req_pipe_reg_req_occupy_way              (miss_req_pipe_reg_req_occupy_way),
    .io_miss_req_pipe_reg_req_store_data              (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask              (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge                       (_GEN_0 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc                       (_GEN_0 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel                      (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject & _entries_0_io_primary_ready),
    .io_primary_ready                                 (_entries_0_io_primary_ready),
    .io_secondary_ready                               (_entries_0_io_secondary_ready),
    .io_secondary_reject                              (_entries_0_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_2 : ~_GEN_10)),
    .io_mem_acquire_valid                             (_entries_0_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode
      (_entries_0_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param
      (_entries_0_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source
      (_entries_0_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address
      (_entries_0_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_vaddr
      (_entries_0_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_0_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_0_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_0_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                               (_GEN & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                         (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                          (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                           (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                           (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                         (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                           (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt                        (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (~beatsLeft_1 | state_1_0)),
    .io_mem_finish_valid                              (_entries_0_io_mem_finish_valid),
    .io_mem_finish_bits_sink
      (_entries_0_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source                     (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr                       (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_primary_ready
      (_entries_0_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready
      (_entries_0_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject
      (_entries_0_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source                     (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr                       (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_primary_ready
      (_entries_0_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready
      (_entries_0_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject
      (_entries_0_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source                     (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr                       (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_primary_ready
      (_entries_0_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready
      (_entries_0_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject
      (_entries_0_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source                     (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr                       (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_primary_ready
      (_entries_0_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready
      (_entries_0_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject
      (_entries_0_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 2'h0 & io_l2_hint_valid),
    .io_main_pipe_req_ready                           (_main_pipe_req_arb_io_in_0_ready),
    .io_main_pipe_req_valid                           (_entries_0_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id
      (_entries_0_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_occupy_way
      (_entries_0_io_main_pipe_req_bits_occupy_way),
    .io_main_pipe_req_bits_miss_fail_cause_evict_btot
      (_entries_0_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_main_pipe_req_bits_source
      (_entries_0_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd
      (_entries_0_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr
      (_entries_0_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr
      (_entries_0_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx
      (_entries_0_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data
      (_entries_0_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask
      (_entries_0_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_amo_cmp
      (_entries_0_io_main_pipe_req_bits_amo_cmp),
    .io_main_pipe_req_bits_id
      (_entries_0_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_3_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 2'h0),
    .io_main_pipe_refill_resp
      (_entries_3_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 2'h0),
    .io_main_pipe_replay
      (_entries_3_io_main_pipe_replay_T & _io_refill_info_bits_T),
    .io_main_pipe_evict_BtoT_way
      (_entries_3_io_main_pipe_evict_BtoT_way_T & _io_refill_info_bits_T),
    .io_main_pipe_next_evict_way
      (io_mainpipe_info_s2_next_evict_way),
    .io_refill_info_valid                             (_entries_0_io_refill_info_valid),
    .io_refill_info_bits_store_data
      (_entries_0_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param
      (_entries_0_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error
      (_entries_0_io_refill_info_bits_error),
    .io_block_addr_valid                              (_entries_0_io_block_addr_valid),
    .io_block_addr_bits                               (_entries_0_io_block_addr_bits),
    .io_occupy_way                                    (_entries_0_io_occupy_way),
    .io_req_addr_valid                                (_entries_0_io_req_addr_valid),
    .io_req_addr_bits                                 (_entries_0_io_req_addr_bits),
    .io_req_vaddr_valid                               (_entries_0_io_req_vaddr_valid),
    .io_req_vaddr_bits                                (_entries_0_io_req_vaddr_bits),
    .io_req_isBtoT                                    (_entries_0_io_req_isBtoT),
    .io_req_handled_by_this_entry
      (_entries_0_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight
      (_entries_0_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                             (_entries_0_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0
      (_entries_0_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1
      (_entries_0_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2
      (_entries_0_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3
      (_entries_0_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4
      (_entries_0_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5
      (_entries_0_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6
      (_entries_0_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7
      (_entries_0_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid
      (_entries_0_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid
      (_entries_0_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                           (_entries_0_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                              (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg
      (_entries_3_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                          (memSetPattenDetected_last_REG),
    .io_l1Miss                                        (_entries_0_io_l1Miss)
  );
  MissEntry entries_1 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_id                                            (2'h1),
    .io_req_valid                                     (io_req_valid),
    .io_req_bits_source                               (io_req_bits_source),
    .io_req_bits_addr                                 (io_req_bits_addr),
    .io_req_bits_cancel                               (io_req_bits_cancel),
    .io_wbq_block_miss_req                            (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source                  (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_cmd                     (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr                    (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr                   (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite
      (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx                (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data                (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask                (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_amo_cmp                 (miss_req_pipe_reg_req_amo_cmp),
    .io_miss_req_pipe_reg_req_req_coh_state
      (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id                      (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_isBtoT                  (miss_req_pipe_reg_req_isBtoT),
    .io_miss_req_pipe_reg_req_occupy_way              (miss_req_pipe_reg_req_occupy_way),
    .io_miss_req_pipe_reg_req_store_data              (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask              (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge                       (_GEN_2 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc                       (_GEN_2 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel                      (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject & ~_entries_0_io_primary_ready
       & _entries_1_io_primary_ready),
    .io_primary_ready                                 (_entries_1_io_primary_ready),
    .io_secondary_ready                               (_entries_1_io_secondary_ready),
    .io_secondary_reject                              (_entries_1_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_3 : ~_GEN_12)),
    .io_mem_acquire_valid                             (_entries_1_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode
      (_entries_1_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param
      (_entries_1_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source
      (_entries_1_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address
      (_entries_1_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_vaddr
      (_entries_1_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_1_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_1_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_1_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                               (_GEN_1 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                         (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                          (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                           (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                           (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                         (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                           (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt                        (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_1 : ~_entries_0_io_mem_finish_valid)),
    .io_mem_finish_valid                              (_entries_1_io_mem_finish_valid),
    .io_mem_finish_bits_sink
      (_entries_1_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source                     (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr                       (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_primary_ready
      (_entries_1_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready
      (_entries_1_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject
      (_entries_1_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source                     (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr                       (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_primary_ready
      (_entries_1_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready
      (_entries_1_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject
      (_entries_1_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source                     (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr                       (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_primary_ready
      (_entries_1_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready
      (_entries_1_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject
      (_entries_1_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source                     (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr                       (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_primary_ready
      (_entries_1_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready
      (_entries_1_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject
      (_entries_1_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 2'h1 & io_l2_hint_valid),
    .io_main_pipe_req_ready                           (_main_pipe_req_arb_io_in_1_ready),
    .io_main_pipe_req_valid                           (_entries_1_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id
      (_entries_1_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_occupy_way
      (_entries_1_io_main_pipe_req_bits_occupy_way),
    .io_main_pipe_req_bits_miss_fail_cause_evict_btot
      (_entries_1_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_main_pipe_req_bits_source
      (_entries_1_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd
      (_entries_1_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr
      (_entries_1_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr
      (_entries_1_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx
      (_entries_1_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data
      (_entries_1_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask
      (_entries_1_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_amo_cmp
      (_entries_1_io_main_pipe_req_bits_amo_cmp),
    .io_main_pipe_req_bits_id
      (_entries_1_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_3_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 2'h1),
    .io_main_pipe_refill_resp
      (_entries_3_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 2'h1),
    .io_main_pipe_replay
      (_entries_3_io_main_pipe_replay_T & _io_refill_info_bits_T_1),
    .io_main_pipe_evict_BtoT_way
      (_entries_3_io_main_pipe_evict_BtoT_way_T & _io_refill_info_bits_T_1),
    .io_main_pipe_next_evict_way
      (io_mainpipe_info_s2_next_evict_way),
    .io_refill_info_valid                             (_entries_1_io_refill_info_valid),
    .io_refill_info_bits_store_data
      (_entries_1_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param
      (_entries_1_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error
      (_entries_1_io_refill_info_bits_error),
    .io_block_addr_valid                              (_entries_1_io_block_addr_valid),
    .io_block_addr_bits                               (_entries_1_io_block_addr_bits),
    .io_occupy_way                                    (_entries_1_io_occupy_way),
    .io_req_addr_valid                                (_entries_1_io_req_addr_valid),
    .io_req_addr_bits                                 (_entries_1_io_req_addr_bits),
    .io_req_vaddr_valid                               (_entries_1_io_req_vaddr_valid),
    .io_req_vaddr_bits                                (_entries_1_io_req_vaddr_bits),
    .io_req_isBtoT                                    (_entries_1_io_req_isBtoT),
    .io_req_handled_by_this_entry
      (_entries_1_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight
      (_entries_1_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                             (_entries_1_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0
      (_entries_1_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1
      (_entries_1_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2
      (_entries_1_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3
      (_entries_1_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4
      (_entries_1_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5
      (_entries_1_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6
      (_entries_1_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7
      (_entries_1_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid
      (_entries_1_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid
      (_entries_1_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                           (_entries_1_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                              (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg
      (_entries_3_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                          (memSetPattenDetected_last_REG),
    .io_l1Miss                                        (_entries_1_io_l1Miss)
  );
  MissEntry entries_2 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_id                                            (2'h2),
    .io_req_valid                                     (io_req_valid),
    .io_req_bits_source                               (io_req_bits_source),
    .io_req_bits_addr                                 (io_req_bits_addr),
    .io_req_bits_cancel                               (io_req_bits_cancel),
    .io_wbq_block_miss_req                            (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source                  (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_cmd                     (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr                    (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr                   (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite
      (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx                (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data                (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask                (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_amo_cmp                 (miss_req_pipe_reg_req_amo_cmp),
    .io_miss_req_pipe_reg_req_req_coh_state
      (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id                      (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_isBtoT                  (miss_req_pipe_reg_req_isBtoT),
    .io_miss_req_pipe_reg_req_occupy_way              (miss_req_pipe_reg_req_occupy_way),
    .io_miss_req_pipe_reg_req_store_data              (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask              (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge                       (_GEN_4 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc                       (_GEN_4 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel                      (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready, _entries_1_io_primary_ready} == 2'h0
       & _entries_2_io_primary_ready),
    .io_primary_ready                                 (_entries_2_io_primary_ready),
    .io_secondary_ready                               (_entries_2_io_secondary_ready),
    .io_secondary_reject                              (_entries_2_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_4 : ~_GEN_11)),
    .io_mem_acquire_valid                             (_entries_2_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode
      (_entries_2_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param
      (_entries_2_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source
      (_entries_2_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address
      (_entries_2_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_vaddr
      (_entries_2_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_2_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_2_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_2_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                               (_GEN_3 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                         (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                          (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                           (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                           (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                         (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                           (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt                        (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_2 : ~_GEN_14)),
    .io_mem_finish_valid                              (_entries_2_io_mem_finish_valid),
    .io_mem_finish_bits_sink
      (_entries_2_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source                     (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr                       (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_primary_ready
      (_entries_2_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready
      (_entries_2_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject
      (_entries_2_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source                     (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr                       (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_primary_ready
      (_entries_2_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready
      (_entries_2_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject
      (_entries_2_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source                     (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr                       (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_primary_ready
      (_entries_2_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready
      (_entries_2_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject
      (_entries_2_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source                     (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr                       (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_primary_ready
      (_entries_2_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready
      (_entries_2_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject
      (_entries_2_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 2'h2 & io_l2_hint_valid),
    .io_main_pipe_req_ready                           (_main_pipe_req_arb_io_in_2_ready),
    .io_main_pipe_req_valid                           (_entries_2_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id
      (_entries_2_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_occupy_way
      (_entries_2_io_main_pipe_req_bits_occupy_way),
    .io_main_pipe_req_bits_miss_fail_cause_evict_btot
      (_entries_2_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_main_pipe_req_bits_source
      (_entries_2_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd
      (_entries_2_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr
      (_entries_2_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr
      (_entries_2_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx
      (_entries_2_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data
      (_entries_2_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask
      (_entries_2_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_amo_cmp
      (_entries_2_io_main_pipe_req_bits_amo_cmp),
    .io_main_pipe_req_bits_id
      (_entries_2_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_3_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 2'h2),
    .io_main_pipe_refill_resp
      (_entries_3_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 2'h2),
    .io_main_pipe_replay
      (_entries_3_io_main_pipe_replay_T & _io_refill_info_bits_T_2),
    .io_main_pipe_evict_BtoT_way
      (_entries_3_io_main_pipe_evict_BtoT_way_T & _io_refill_info_bits_T_2),
    .io_main_pipe_next_evict_way
      (io_mainpipe_info_s2_next_evict_way),
    .io_refill_info_valid                             (_entries_2_io_refill_info_valid),
    .io_refill_info_bits_store_data
      (_entries_2_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param
      (_entries_2_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error
      (_entries_2_io_refill_info_bits_error),
    .io_block_addr_valid                              (_entries_2_io_block_addr_valid),
    .io_block_addr_bits                               (_entries_2_io_block_addr_bits),
    .io_occupy_way                                    (_entries_2_io_occupy_way),
    .io_req_addr_valid                                (_entries_2_io_req_addr_valid),
    .io_req_addr_bits                                 (_entries_2_io_req_addr_bits),
    .io_req_vaddr_valid                               (_entries_2_io_req_vaddr_valid),
    .io_req_vaddr_bits                                (_entries_2_io_req_vaddr_bits),
    .io_req_isBtoT                                    (_entries_2_io_req_isBtoT),
    .io_req_handled_by_this_entry
      (_entries_2_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight
      (_entries_2_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                             (_entries_2_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0
      (_entries_2_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1
      (_entries_2_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2
      (_entries_2_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3
      (_entries_2_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4
      (_entries_2_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5
      (_entries_2_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6
      (_entries_2_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7
      (_entries_2_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid
      (_entries_2_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid
      (_entries_2_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                           (_entries_2_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                              (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg
      (_entries_3_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                          (memSetPattenDetected_last_REG),
    .io_l1Miss                                        (_entries_2_io_l1Miss)
  );
  MissEntry entries_3 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_id                                            (2'h3),
    .io_req_valid                                     (io_req_valid),
    .io_req_bits_source                               (io_req_bits_source),
    .io_req_bits_addr                                 (io_req_bits_addr),
    .io_req_bits_cancel                               (io_req_bits_cancel),
    .io_wbq_block_miss_req                            (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source                  (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_cmd                     (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr                    (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr                   (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite
      (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx                (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data                (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask                (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_amo_cmp                 (miss_req_pipe_reg_req_amo_cmp),
    .io_miss_req_pipe_reg_req_req_coh_state
      (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id                      (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_isBtoT                  (miss_req_pipe_reg_req_isBtoT),
    .io_miss_req_pipe_reg_req_occupy_way              (miss_req_pipe_reg_req_occupy_way),
    .io_miss_req_pipe_reg_req_store_data              (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask              (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge                       (_GEN_6 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc                       (_GEN_6 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel                      (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready} == 3'h0 & _entries_3_io_primary_ready),
    .io_primary_ready                                 (_entries_3_io_primary_ready),
    .io_secondary_ready                               (_entries_3_io_secondary_ready),
    .io_secondary_reject                              (_entries_3_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_5 : ~_GEN_13)),
    .io_mem_acquire_valid                             (_entries_3_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode
      (_entries_3_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param
      (_entries_3_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source
      (_entries_3_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address
      (_entries_3_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_vaddr
      (_entries_3_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_3_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_3_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_3_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                               (_GEN_5 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                         (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                          (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                           (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                           (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                         (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                           (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt                        (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_3 : ~_GEN_15)),
    .io_mem_finish_valid                              (_entries_3_io_mem_finish_valid),
    .io_mem_finish_bits_sink
      (_entries_3_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source                     (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr                       (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_primary_ready
      (_entries_3_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready
      (_entries_3_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject
      (_entries_3_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source                     (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr                       (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_primary_ready
      (_entries_3_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready
      (_entries_3_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject
      (_entries_3_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source                     (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr                       (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_primary_ready
      (_entries_3_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready
      (_entries_3_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject
      (_entries_3_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source                     (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr                       (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_primary_ready
      (_entries_3_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready
      (_entries_3_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject
      (_entries_3_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      ((&io_l2_hint_bits_sourceId) & io_l2_hint_valid),
    .io_main_pipe_req_ready                           (_main_pipe_req_arb_io_in_3_ready),
    .io_main_pipe_req_valid                           (_entries_3_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id
      (_entries_3_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_occupy_way
      (_entries_3_io_main_pipe_req_bits_occupy_way),
    .io_main_pipe_req_bits_miss_fail_cause_evict_btot
      (_entries_3_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_main_pipe_req_bits_source
      (_entries_3_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd
      (_entries_3_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr
      (_entries_3_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr
      (_entries_3_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx
      (_entries_3_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data
      (_entries_3_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask
      (_entries_3_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_amo_cmp
      (_entries_3_io_main_pipe_req_bits_amo_cmp),
    .io_main_pipe_req_bits_id
      (_entries_3_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_3_io_main_pipe_resp_T & (&io_main_pipe_resp_bits_miss_id)),
    .io_main_pipe_refill_resp
      (_entries_3_io_main_pipe_refill_resp_T & (&io_mainpipe_info_s3_miss_id)),
    .io_main_pipe_replay
      (_entries_3_io_main_pipe_replay_T & (&io_mainpipe_info_s2_miss_id)),
    .io_main_pipe_evict_BtoT_way
      (_entries_3_io_main_pipe_evict_BtoT_way_T & (&io_mainpipe_info_s2_miss_id)),
    .io_main_pipe_next_evict_way
      (io_mainpipe_info_s2_next_evict_way),
    .io_refill_info_valid                             (_entries_3_io_refill_info_valid),
    .io_refill_info_bits_store_data
      (_entries_3_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param
      (_entries_3_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error
      (_entries_3_io_refill_info_bits_error),
    .io_block_addr_valid                              (_entries_3_io_block_addr_valid),
    .io_block_addr_bits                               (_entries_3_io_block_addr_bits),
    .io_occupy_way                                    (_entries_3_io_occupy_way),
    .io_req_addr_valid                                (_entries_3_io_req_addr_valid),
    .io_req_addr_bits                                 (_entries_3_io_req_addr_bits),
    .io_req_vaddr_valid                               (_entries_3_io_req_vaddr_valid),
    .io_req_vaddr_bits                                (_entries_3_io_req_vaddr_bits),
    .io_req_isBtoT                                    (_entries_3_io_req_isBtoT),
    .io_req_handled_by_this_entry
      (_entries_3_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight
      (_entries_3_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                             (_entries_3_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0
      (_entries_3_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1
      (_entries_3_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2
      (_entries_3_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3
      (_entries_3_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4
      (_entries_3_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5
      (_entries_3_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6
      (_entries_3_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7
      (_entries_3_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid
      (_entries_3_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid
      (_entries_3_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                           (_entries_3_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                              (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg
      (_entries_3_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                          (memSetPattenDetected_last_REG),
    .io_l1Miss                                        (_entries_3_io_l1Miss)
  );
  CMOUnit cmo_unit (
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (io_cmo_req_ready),
    .io_req_valid               (io_cmo_req_valid),
    .io_req_bits_opcode         (io_cmo_req_bits_opcode),
    .io_req_bits_address        (io_cmo_req_bits_address),
    .io_req_chanA_ready         (io_mem_acquire_ready & (~beatsLeft | state_0)),
    .io_req_chanA_valid         (_cmo_unit_io_req_chanA_valid),
    .io_req_chanA_bits_opcode   (_cmo_unit_io_req_chanA_bits_opcode),
    .io_req_chanA_bits_address  (_cmo_unit_io_req_chanA_bits_address),
    .io_resp_chanD_ready        (_cmo_unit_io_resp_chanD_ready),
    .io_resp_chanD_valid        (_GEN_7 & io_mem_grant_valid),
    .io_resp_chanD_bits_denied  (io_mem_grant_bits_denied),
    .io_resp_chanD_bits_corrupt (io_mem_grant_bits_corrupt),
    .io_resp_to_lsq_ready       (io_cmo_resp_ready),
    .io_resp_to_lsq_valid       (io_cmo_resp_valid),
    .io_resp_to_lsq_bits_nderr  (io_cmo_resp_bits_nderr)
  );
  FastArbiter main_pipe_req_arb (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_0_ready                           (_main_pipe_req_arb_io_in_0_ready),
    .io_in_0_valid                           (_entries_0_io_main_pipe_req_valid),
    .io_in_0_bits_miss_id                    (_entries_0_io_main_pipe_req_bits_miss_id),
    .io_in_0_bits_occupy_way
      (_entries_0_io_main_pipe_req_bits_occupy_way),
    .io_in_0_bits_miss_fail_cause_evict_btot
      (_entries_0_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_in_0_bits_source                     (_entries_0_io_main_pipe_req_bits_source),
    .io_in_0_bits_cmd                        (_entries_0_io_main_pipe_req_bits_cmd),
    .io_in_0_bits_vaddr                      (_entries_0_io_main_pipe_req_bits_vaddr),
    .io_in_0_bits_addr                       (_entries_0_io_main_pipe_req_bits_addr),
    .io_in_0_bits_word_idx                   (_entries_0_io_main_pipe_req_bits_word_idx),
    .io_in_0_bits_amo_data                   (_entries_0_io_main_pipe_req_bits_amo_data),
    .io_in_0_bits_amo_mask                   (_entries_0_io_main_pipe_req_bits_amo_mask),
    .io_in_0_bits_amo_cmp                    (_entries_0_io_main_pipe_req_bits_amo_cmp),
    .io_in_0_bits_id                         (_entries_0_io_main_pipe_req_bits_id),
    .io_in_1_ready                           (_main_pipe_req_arb_io_in_1_ready),
    .io_in_1_valid                           (_entries_1_io_main_pipe_req_valid),
    .io_in_1_bits_miss_id                    (_entries_1_io_main_pipe_req_bits_miss_id),
    .io_in_1_bits_occupy_way
      (_entries_1_io_main_pipe_req_bits_occupy_way),
    .io_in_1_bits_miss_fail_cause_evict_btot
      (_entries_1_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_in_1_bits_source                     (_entries_1_io_main_pipe_req_bits_source),
    .io_in_1_bits_cmd                        (_entries_1_io_main_pipe_req_bits_cmd),
    .io_in_1_bits_vaddr                      (_entries_1_io_main_pipe_req_bits_vaddr),
    .io_in_1_bits_addr                       (_entries_1_io_main_pipe_req_bits_addr),
    .io_in_1_bits_word_idx                   (_entries_1_io_main_pipe_req_bits_word_idx),
    .io_in_1_bits_amo_data                   (_entries_1_io_main_pipe_req_bits_amo_data),
    .io_in_1_bits_amo_mask                   (_entries_1_io_main_pipe_req_bits_amo_mask),
    .io_in_1_bits_amo_cmp                    (_entries_1_io_main_pipe_req_bits_amo_cmp),
    .io_in_1_bits_id                         (_entries_1_io_main_pipe_req_bits_id),
    .io_in_2_ready                           (_main_pipe_req_arb_io_in_2_ready),
    .io_in_2_valid                           (_entries_2_io_main_pipe_req_valid),
    .io_in_2_bits_miss_id                    (_entries_2_io_main_pipe_req_bits_miss_id),
    .io_in_2_bits_occupy_way
      (_entries_2_io_main_pipe_req_bits_occupy_way),
    .io_in_2_bits_miss_fail_cause_evict_btot
      (_entries_2_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_in_2_bits_source                     (_entries_2_io_main_pipe_req_bits_source),
    .io_in_2_bits_cmd                        (_entries_2_io_main_pipe_req_bits_cmd),
    .io_in_2_bits_vaddr                      (_entries_2_io_main_pipe_req_bits_vaddr),
    .io_in_2_bits_addr                       (_entries_2_io_main_pipe_req_bits_addr),
    .io_in_2_bits_word_idx                   (_entries_2_io_main_pipe_req_bits_word_idx),
    .io_in_2_bits_amo_data                   (_entries_2_io_main_pipe_req_bits_amo_data),
    .io_in_2_bits_amo_mask                   (_entries_2_io_main_pipe_req_bits_amo_mask),
    .io_in_2_bits_amo_cmp                    (_entries_2_io_main_pipe_req_bits_amo_cmp),
    .io_in_2_bits_id                         (_entries_2_io_main_pipe_req_bits_id),
    .io_in_3_ready                           (_main_pipe_req_arb_io_in_3_ready),
    .io_in_3_valid                           (_entries_3_io_main_pipe_req_valid),
    .io_in_3_bits_miss_id                    (_entries_3_io_main_pipe_req_bits_miss_id),
    .io_in_3_bits_occupy_way
      (_entries_3_io_main_pipe_req_bits_occupy_way),
    .io_in_3_bits_miss_fail_cause_evict_btot
      (_entries_3_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_in_3_bits_source                     (_entries_3_io_main_pipe_req_bits_source),
    .io_in_3_bits_cmd                        (_entries_3_io_main_pipe_req_bits_cmd),
    .io_in_3_bits_vaddr                      (_entries_3_io_main_pipe_req_bits_vaddr),
    .io_in_3_bits_addr                       (_entries_3_io_main_pipe_req_bits_addr),
    .io_in_3_bits_word_idx                   (_entries_3_io_main_pipe_req_bits_word_idx),
    .io_in_3_bits_amo_data                   (_entries_3_io_main_pipe_req_bits_amo_data),
    .io_in_3_bits_amo_mask                   (_entries_3_io_main_pipe_req_bits_amo_mask),
    .io_in_3_bits_amo_cmp                    (_entries_3_io_main_pipe_req_bits_amo_cmp),
    .io_in_3_bits_id                         (_entries_3_io_main_pipe_req_bits_id),
    .io_out_ready                            (io_main_pipe_req_ready),
    .io_out_valid                            (io_main_pipe_req_valid),
    .io_out_bits_miss                        (io_main_pipe_req_bits_miss),
    .io_out_bits_miss_id                     (io_main_pipe_req_bits_miss_id),
    .io_out_bits_occupy_way                  (io_main_pipe_req_bits_occupy_way),
    .io_out_bits_miss_fail_cause_evict_btot
      (io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_out_bits_source                      (io_main_pipe_req_bits_source),
    .io_out_bits_cmd                         (io_main_pipe_req_bits_cmd),
    .io_out_bits_vaddr                       (io_main_pipe_req_bits_vaddr),
    .io_out_bits_addr                        (io_main_pipe_req_bits_addr),
    .io_out_bits_word_idx                    (io_main_pipe_req_bits_word_idx),
    .io_out_bits_amo_data                    (io_main_pipe_req_bits_amo_data),
    .io_out_bits_amo_mask                    (io_main_pipe_req_bits_amo_mask),
    .io_out_bits_amo_cmp                     (io_main_pipe_req_bits_amo_cmp),
    .io_out_bits_id                          (io_main_pipe_req_bits_id)
  );
  assign io_resp_id =
    req_pipeline_reg_handled ? miss_req_pipe_reg_mshr_id : _io_resp_id_T_5;
  assign io_resp_handled =
    (|{_entries_0_io_req_handled_by_this_entry,
       _entries_1_io_req_handled_by_this_entry,
       _entries_2_io_req_handled_by_this_entry,
       _entries_3_io_req_handled_by_this_entry}) | req_pipeline_reg_handled;
  assign io_queryMQ_0_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_0_req_bits_addr[47:6]
      & ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
           | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_11
          | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
          & _reject_merge_store_T_7) | _entries_3_io_queryME_0_secondary_reject
      | _entries_2_io_queryME_0_secondary_reject
      | _entries_1_io_queryME_0_secondary_reject
      | _entries_0_io_queryME_0_secondary_reject) & ~_merge_T_27
    & (_entries_3_io_queryME_0_primary_ready | _entries_2_io_queryME_0_primary_ready
       | _entries_1_io_queryME_0_primary_ready | _entries_0_io_queryME_0_primary_ready)
    | _merge_T_27;
  assign io_queryMQ_1_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_1_req_bits_addr[47:6]
      & ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
           | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_17
          | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
          & _reject_merge_store_T_11) | _entries_3_io_queryME_1_secondary_reject
      | _entries_2_io_queryME_1_secondary_reject
      | _entries_1_io_queryME_1_secondary_reject
      | _entries_0_io_queryME_1_secondary_reject) & ~_merge_T_41
    & (_entries_3_io_queryME_1_primary_ready | _entries_2_io_queryME_1_primary_ready
       | _entries_1_io_queryME_1_primary_ready | _entries_0_io_queryME_1_primary_ready)
    | _merge_T_41;
  assign io_queryMQ_2_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_2_req_bits_addr[47:6]
      & ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
           | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_23
          | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
          & _reject_merge_store_T_15) | _entries_3_io_queryME_2_secondary_reject
      | _entries_2_io_queryME_2_secondary_reject
      | _entries_1_io_queryME_2_secondary_reject
      | _entries_0_io_queryME_2_secondary_reject) & ~_merge_T_55
    & (_entries_3_io_queryME_2_primary_ready | _entries_2_io_queryME_2_primary_ready
       | _entries_1_io_queryME_2_primary_ready | _entries_0_io_queryME_2_primary_ready)
    | _merge_T_55;
  assign io_queryMQ_3_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_3_req_bits_addr[47:6]
      & ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
           | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_29
          | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
          & _reject_merge_store_T_19) | _entries_3_io_queryME_3_secondary_reject
      | _entries_2_io_queryME_3_secondary_reject
      | _entries_1_io_queryME_3_secondary_reject
      | _entries_0_io_queryME_3_secondary_reject) & ~_merge_T_69
    & (_entries_3_io_queryME_3_primary_ready | _entries_2_io_queryME_3_primary_ready
       | _entries_1_io_queryME_3_primary_ready | _entries_0_io_queryME_3_primary_ready)
    | _merge_T_69;
  assign io_mem_acquire_valid = io_mem_acquire_valid_0;
  assign io_mem_acquire_bits_opcode =
    (muxState_0 ? _cmo_unit_io_req_chanA_bits_opcode : 4'h0)
    | (muxState_1 ? {3'h3, miss_req_pipe_reg_req_full_overwrite} : 4'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_opcode : 4'h0);
  assign io_mem_acquire_bits_param =
    (muxState_1 ? {1'h0, _GEN_8[_acquire_from_pipereg_bits_grow_param_r_T]} : 3'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_param : 3'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_param : 3'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_param : 3'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_param : 3'h0);
  assign io_mem_acquire_bits_size =
    muxState_0 | muxState_1 | muxState_2 | muxState_3 | muxState_4 | muxState_5
      ? 3'h6
      : 3'h0;
  assign io_mem_acquire_bits_source =
    (muxState_0 ? 4'h5 : 4'h0) | (muxState_1 ? {2'h0, miss_req_pipe_reg_mshr_id} : 4'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_source : 4'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_source : 4'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_source : 4'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_source : 4'h0);
  assign io_mem_acquire_bits_address =
    (muxState_0 ? _cmo_unit_io_req_chanA_bits_address : 48'h0)
    | (muxState_1 ? {miss_req_pipe_reg_req_addr[47:6], 6'h0} : 48'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_address : 48'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_address : 48'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_address : 48'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_address : 48'h0);
  assign io_mem_acquire_bits_user_vaddr =
    (muxState_1 ? miss_req_pipe_reg_req_vaddr[49:6] : 44'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_user_vaddr : 44'h0);
  assign io_mem_acquire_bits_user_reqSource =
    (muxState_1
       ? (_acquire_from_pipereg_bits_T
            ? 5'h2
            : _acquire_from_pipereg_bits_T_1
                ? 5'h3
                : {3'h1, miss_req_pipe_reg_req_source != 4'h2, 1'h0})
       : 5'h0) | (muxState_2 ? _entries_0_io_mem_acquire_bits_user_reqSource : 5'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_user_reqSource : 5'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_user_reqSource : 5'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_user_reqSource : 5'h0);
  assign io_mem_acquire_bits_user_needHint =
    muxState_1 & (~io_l2_pf_store_only | _acquire_from_pipereg_bits_T_1) | muxState_2
    & _entries_0_io_mem_acquire_bits_user_needHint | muxState_3
    & _entries_1_io_mem_acquire_bits_user_needHint | muxState_4
    & _entries_2_io_mem_acquire_bits_user_needHint | muxState_5
    & _entries_3_io_mem_acquire_bits_user_needHint;
  assign io_mem_acquire_bits_echo_isKeyword =
    muxState_1
    & (miss_req_pipe_reg_alloc
       & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
           | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _acquire_from_pipereg_bits_T
          | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
          & _acquire_from_pipereg_bits_T_1) | miss_req_pipe_reg_alloc
       & _acquire_from_pipereg_bits_T) & miss_req_pipe_reg_req_vaddr[5] | muxState_2
    & _entries_0_io_mem_acquire_bits_echo_isKeyword | muxState_3
    & _entries_1_io_mem_acquire_bits_echo_isKeyword | muxState_4
    & _entries_2_io_mem_acquire_bits_echo_isKeyword | muxState_5
    & _entries_3_io_mem_acquire_bits_echo_isKeyword;
  assign io_mem_acquire_bits_mask =
    {32{muxState_1}} | {32{muxState_2}} | {32{muxState_3}} | {32{muxState_4}}
    | {32{muxState_5}};
  assign io_mem_grant_ready =
    _GEN_7 ? _cmo_unit_io_resp_chanD_ready : _GEN_5 | _GEN_3 | _GEN_1 | _GEN;
  assign io_mem_finish_valid = io_mem_finish_valid_0;
  assign io_mem_finish_bits_sink =
    ((beatsLeft_1 ? state_1_0 : _entries_0_io_mem_finish_valid)
       ? _entries_0_io_mem_finish_bits_sink
       : 8'h0)
    | ((beatsLeft_1 ? state_1_1 : winner_1_1) ? _entries_1_io_mem_finish_bits_sink : 8'h0)
    | ((beatsLeft_1 ? state_1_2 : winner_1_2) ? _entries_2_io_mem_finish_bits_sink : 8'h0)
    | ((beatsLeft_1 ? state_1_3 : winner_1_3)
         ? _entries_3_io_mem_finish_bits_sink
         : 8'h0);
  assign io_refill_info_valid =
    |{_entries_3_io_refill_info_valid & io_mainpipe_info_s2_valid
        & (&io_mainpipe_info_s2_miss_id),
      _entries_2_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_2,
      _entries_1_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_1,
      _entries_0_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T};
  assign io_refill_info_bits_store_data =
    (_io_refill_info_bits_T ? _entries_0_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_1 ? _entries_1_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_2 ? _entries_2_io_refill_info_bits_store_data : 512'h0)
    | ((&io_mainpipe_info_s2_miss_id)
         ? _entries_3_io_refill_info_bits_store_data
         : 512'h0);
  assign io_refill_info_bits_store_mask =
    {64{_io_refill_info_bits_T}} | {64{_io_refill_info_bits_T_1}}
    | {64{_io_refill_info_bits_T_2}} | {64{&io_mainpipe_info_s2_miss_id}};
  assign io_refill_info_bits_miss_param =
    (_io_refill_info_bits_T ? _entries_0_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_1 ? _entries_1_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_2 ? _entries_2_io_refill_info_bits_miss_param : 2'h0)
    | ((&io_mainpipe_info_s2_miss_id) ? _entries_3_io_refill_info_bits_miss_param : 2'h0);
  assign io_refill_info_bits_error =
    _io_refill_info_bits_T & _entries_0_io_refill_info_bits_error
    | _io_refill_info_bits_T_1 & _entries_1_io_refill_info_bits_error
    | _io_refill_info_bits_T_2 & _entries_2_io_refill_info_bits_error
    | (&io_mainpipe_info_s2_miss_id) & _entries_3_io_refill_info_bits_error;
  assign io_probe_block =
    |{_entries_0_io_block_addr_valid & _entries_0_io_block_addr_bits == io_probe_addr,
      _entries_1_io_block_addr_valid & _entries_1_io_block_addr_bits == io_probe_addr,
      _entries_2_io_block_addr_valid & _entries_2_io_block_addr_bits == io_probe_addr,
      _entries_3_io_block_addr_valid & _entries_3_io_block_addr_bits == io_probe_addr};
  assign io_replace_block =
    io_replace_addr_valid
    & (|{_entries_0_io_req_addr_valid
           & _entries_0_io_req_addr_bits == io_replace_addr_bits,
         _entries_1_io_req_addr_valid
           & _entries_1_io_req_addr_bits == io_replace_addr_bits,
         _entries_2_io_req_addr_valid
           & _entries_2_io_req_addr_bits == io_replace_addr_bits,
         _entries_3_io_req_addr_valid
           & _entries_3_io_req_addr_bits == io_replace_addr_bits,
         _io_prefetch_info_naive_late_miss_prefetch_T_4
           & miss_req_pipe_reg_req_addr[47:6] == io_replace_addr_bits[47:6]});
  assign io_btot_ways_for_set =
    {4{_entries_0_io_req_isBtoT & _entries_0_io_req_vaddr_valid
         & _entries_0_io_req_vaddr_bits[6] == io_evict_set}} & _entries_0_io_occupy_way
    | {4{_entries_1_io_req_isBtoT & _entries_1_io_req_vaddr_valid
           & _entries_1_io_req_vaddr_bits[6] == io_evict_set}} & _entries_1_io_occupy_way
    | {4{_entries_2_io_req_isBtoT & _entries_2_io_req_vaddr_valid
           & _entries_2_io_req_vaddr_bits[6] == io_evict_set}} & _entries_2_io_occupy_way
    | {4{_entries_3_io_req_isBtoT & _entries_3_io_req_vaddr_valid
           & _entries_3_io_req_vaddr_bits[6] == io_evict_set}} & _entries_3_io_occupy_way
    | {4{_io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_req_isBtoT
           & miss_req_pipe_reg_req_vaddr[6] == io_evict_set}}
    & miss_req_pipe_reg_req_occupy_way;
  assign io_forward_0_forward_mshr = forward_mshr;
  assign io_forward_0_forwardData_0 = forwardData_0;
  assign io_forward_0_forwardData_1 = forwardData_1;
  assign io_forward_0_forwardData_2 = forwardData_2;
  assign io_forward_0_forwardData_3 = forwardData_3;
  assign io_forward_0_forwardData_4 = forwardData_4;
  assign io_forward_0_forwardData_5 = forwardData_5;
  assign io_forward_0_forwardData_6 = forwardData_6;
  assign io_forward_0_forwardData_7 = forwardData_7;
  assign io_forward_0_forwardData_8 = forwardData_8;
  assign io_forward_0_forwardData_9 = forwardData_9;
  assign io_forward_0_forwardData_10 = forwardData_10;
  assign io_forward_0_forwardData_11 = forwardData_11;
  assign io_forward_0_forwardData_12 = forwardData_12;
  assign io_forward_0_forwardData_13 = forwardData_13;
  assign io_forward_0_forwardData_14 = forwardData_14;
  assign io_forward_0_forwardData_15 = forwardData_15;
  assign io_forward_0_forward_result_valid = io_forward_0_forward_result_valid_REG;
  assign io_forward_0_corrupt = io_forward_0_corrupt_REG;
  assign io_forward_1_forward_mshr = forward_mshr_1;
  assign io_forward_1_forwardData_0 = forwardData_1_0;
  assign io_forward_1_forwardData_1 = forwardData_1_1;
  assign io_forward_1_forwardData_2 = forwardData_1_2;
  assign io_forward_1_forwardData_3 = forwardData_1_3;
  assign io_forward_1_forwardData_4 = forwardData_1_4;
  assign io_forward_1_forwardData_5 = forwardData_1_5;
  assign io_forward_1_forwardData_6 = forwardData_1_6;
  assign io_forward_1_forwardData_7 = forwardData_1_7;
  assign io_forward_1_forwardData_8 = forwardData_1_8;
  assign io_forward_1_forwardData_9 = forwardData_1_9;
  assign io_forward_1_forwardData_10 = forwardData_1_10;
  assign io_forward_1_forwardData_11 = forwardData_1_11;
  assign io_forward_1_forwardData_12 = forwardData_1_12;
  assign io_forward_1_forwardData_13 = forwardData_1_13;
  assign io_forward_1_forwardData_14 = forwardData_1_14;
  assign io_forward_1_forwardData_15 = forwardData_1_15;
  assign io_forward_1_forward_result_valid = io_forward_1_forward_result_valid_REG;
  assign io_forward_1_corrupt = io_forward_1_corrupt_REG;
  assign io_forward_2_forward_mshr = forward_mshr_2;
  assign io_forward_2_forwardData_0 = forwardData_2_0;
  assign io_forward_2_forwardData_1 = forwardData_2_1;
  assign io_forward_2_forwardData_2 = forwardData_2_2;
  assign io_forward_2_forwardData_3 = forwardData_2_3;
  assign io_forward_2_forwardData_4 = forwardData_2_4;
  assign io_forward_2_forwardData_5 = forwardData_2_5;
  assign io_forward_2_forwardData_6 = forwardData_2_6;
  assign io_forward_2_forwardData_7 = forwardData_2_7;
  assign io_forward_2_forwardData_8 = forwardData_2_8;
  assign io_forward_2_forwardData_9 = forwardData_2_9;
  assign io_forward_2_forwardData_10 = forwardData_2_10;
  assign io_forward_2_forwardData_11 = forwardData_2_11;
  assign io_forward_2_forwardData_12 = forwardData_2_12;
  assign io_forward_2_forwardData_13 = forwardData_2_13;
  assign io_forward_2_forwardData_14 = forwardData_2_14;
  assign io_forward_2_forwardData_15 = forwardData_2_15;
  assign io_forward_2_forward_result_valid = io_forward_2_forward_result_valid_REG;
  assign io_forward_2_corrupt = io_forward_2_corrupt_REG;
  assign io_l1Miss = io_l1Miss_REG;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {5'h0, io_perf_3_value_REG_1};
  assign io_perf_4_value = {5'h0, io_perf_4_value_REG_1};
endmodule

