; ModuleID = 'test-arith.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
target triple = "x86_64-apple-darwin10.0.0"

define i32 @main() {
  %A = add i8 0, 12
  %B = sub i8 %A, 1
  %C = mul i8 %B, %B
  %D = sdiv i8 %C, %C
  %E = srem i8 %D, %D
  %F = udiv i8 5, 6
  %G = urem i8 6, 5
  %A.upgrd.1 = add i16 0, 12
  %B.upgrd.2 = sub i16 %A.upgrd.1, 1
  %C.upgrd.3 = mul i16 %B.upgrd.2, %B.upgrd.2
  %D.upgrd.4 = sdiv i16 %C.upgrd.3, %C.upgrd.3
  %E.upgrd.5 = srem i16 %D.upgrd.4, %D.upgrd.4
  %F.upgrd.6 = udiv i16 5, 6
  %G.upgrd.7 = urem i32 6, 5
  %A.upgrd.8 = add i32 0, 12
  %B.upgrd.9 = sub i32 %A.upgrd.8, 1
  %C.upgrd.10 = mul i32 %B.upgrd.9, %B.upgrd.9
  %D.upgrd.11 = sdiv i32 %C.upgrd.10, %C.upgrd.10
  %E.upgrd.12 = srem i32 %D.upgrd.11, %D.upgrd.11
  %F.upgrd.13 = udiv i32 5, 6
  %G1 = urem i32 6, 5
  %A.upgrd.14 = add i64 0, 12
  %B.upgrd.15 = sub i64 %A.upgrd.14, 1
  %C.upgrd.16 = mul i64 %B.upgrd.15, %B.upgrd.15
  %D.upgrd.17 = sdiv i64 %C.upgrd.16, %C.upgrd.16
  %E.upgrd.18 = srem i64 %D.upgrd.17, %D.upgrd.17
  %F.upgrd.19 = udiv i64 5, 6
  %G.upgrd.20 = urem i64 6, 5
  ret i32 0
}
