

================================================================
== Vitis HLS Report for 'mmult_Pipeline_MEM_LOOP_R_MEM_LOOP_C'
================================================================
* Date:           Mon May  6 20:55:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        block_mult
* Solution:       sol_blk_mult (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16387|  16387|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MEM_LOOP_R_MEM_LOOP_C  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/mmult.cpp:42]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/mmult.cpp:41]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln41_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln41"   --->   Operation 9 'read' 'sext_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln41_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln41_1"   --->   Operation 10 'read' 'sext_ln41_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln41_cast = sext i62 %sext_ln41_read"   --->   Operation 11 'sext' 'sext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln41_1_cast = sext i62 %sext_ln41_1_read"   --->   Operation 12 'sext' 'sext_ln41_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 0, i8 %i" [src/mmult.cpp:41]   --->   Operation 16 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln42 = store i8 0, i8 %j" [src/mmult.cpp:42]   --->   Operation 17 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [src/mmult.cpp:41]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.94ns)   --->   "%icmp_ln41 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [src/mmult.cpp:41]   --->   Operation 22 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.94ns)   --->   "%add_ln41_1 = add i15 %indvar_flatten_load, i15 1" [src/mmult.cpp:41]   --->   Operation 23 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc17, void %MUL_ROW.exitStub" [src/mmult.cpp:41]   --->   Operation 24 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/mmult.cpp:42]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%icmp_ln42 = icmp_eq  i8 %j_load, i8 128" [src/mmult.cpp:42]   --->   Operation 26 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.24ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i8 0, i8 %j_load" [src/mmult.cpp:41]   --->   Operation 27 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %select_ln41" [src/mmult.cpp:42]   --->   Operation 28 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln41, i32 1, i32 6" [src/mmult.cpp:42]   --->   Operation 29 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%switch_ln44 = switch i6 %trunc_ln2, void %arrayidx83.case.63, i6 0, void %arrayidx83.case.0, i6 1, void %arrayidx83.case.1, i6 2, void %arrayidx83.case.2, i6 3, void %arrayidx83.case.3, i6 4, void %arrayidx83.case.4, i6 5, void %arrayidx83.case.5, i6 6, void %arrayidx83.case.6, i6 7, void %arrayidx83.case.7, i6 8, void %arrayidx83.case.8, i6 9, void %arrayidx83.case.9, i6 10, void %arrayidx83.case.10, i6 11, void %arrayidx83.case.11, i6 12, void %arrayidx83.case.12, i6 13, void %arrayidx83.case.13, i6 14, void %arrayidx83.case.14, i6 15, void %arrayidx83.case.15, i6 16, void %arrayidx83.case.16, i6 17, void %arrayidx83.case.17, i6 18, void %arrayidx83.case.18, i6 19, void %arrayidx83.case.19, i6 20, void %arrayidx83.case.20, i6 21, void %arrayidx83.case.21, i6 22, void %arrayidx83.case.22, i6 23, void %arrayidx83.case.23, i6 24, void %arrayidx83.case.24, i6 25, void %arrayidx83.case.25, i6 26, void %arrayidx83.case.26, i6 27, void %arrayidx83.case.27, i6 28, void %arrayidx83.case.28, i6 29, void %arrayidx83.case.29, i6 30, void %arrayidx83.case.30, i6 31, void %arrayidx83.case.31, i6 32, void %arrayidx83.case.32, i6 33, void %arrayidx83.case.33, i6 34, void %arrayidx83.case.34, i6 35, void %arrayidx83.case.35, i6 36, void %arrayidx83.case.36, i6 37, void %arrayidx83.case.37, i6 38, void %arrayidx83.case.38, i6 39, void %arrayidx83.case.39, i6 40, void %arrayidx83.case.40, i6 41, void %arrayidx83.case.41, i6 42, void %arrayidx83.case.42, i6 43, void %arrayidx83.case.43, i6 44, void %arrayidx83.case.44, i6 45, void %arrayidx83.case.45, i6 46, void %arrayidx83.case.46, i6 47, void %arrayidx83.case.47, i6 48, void %arrayidx83.case.48, i6 49, void %arrayidx83.case.49, i6 50, void %arrayidx83.case.50, i6 51, void %arrayidx83.case.51, i6 52, void %arrayidx83.case.52, i6 53, void %arrayidx83.case.53, i6 54, void %arrayidx83.case.54, i6 55, void %arrayidx83.case.55, i6 56, void %arrayidx83.case.56, i6 57, void %arrayidx83.case.57, i6 58, void %arrayidx83.case.58, i6 59, void %arrayidx83.case.59, i6 60, void %arrayidx83.case.60, i6 61, void %arrayidx83.case.61, i6 62, void %arrayidx83.case.62" [src/mmult.cpp:44]   --->   Operation 30 'switch' 'switch_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.91>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 31 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 62)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 32 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 61)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 33 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 60)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 34 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 59)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 35 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 58)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 57)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 37 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 56)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 38 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 55)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 39 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 54)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 40 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 53)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 41 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 52)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 42 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 51)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 43 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 50)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 44 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 49)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 45 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 48)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 46 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 47)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 47 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 46)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 48 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 45)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 49 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 44)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 50 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 43)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 51 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 42)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 52 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 41)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 53 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 40)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 54 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 39)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 55 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 38)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 56 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 37)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 57 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 36)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 58 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 35)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 59 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 34)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 60 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 33)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 32)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 62 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 31)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 63 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 30)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 64 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 29)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 65 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 28)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 66 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 27)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 67 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 68 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 25)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 69 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 70 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 71 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 72 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 73 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 74 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 75 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 76 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 77 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 78 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 79 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 80 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 81 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 82 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 83 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 84 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 85 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 86 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 87 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 88 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 89 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 90 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 91 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 92 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 93 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx83.exit" [src/mmult.cpp:44]   --->   Operation 94 'br' 'br_ln44' <Predicate = (!icmp_ln41 & trunc_ln2 == 63)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.91ns)   --->   "%add_ln42 = add i8 %select_ln41, i8 1" [src/mmult.cpp:42]   --->   Operation 95 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln41 = store i15 %add_ln41_1, i15 %indvar_flatten" [src/mmult.cpp:41]   --->   Operation 96 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln42 = store i8 %add_ln42, i8 %j" [src/mmult.cpp:42]   --->   Operation 97 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [src/mmult.cpp:41]   --->   Operation 98 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 %sext_ln41_1_cast" [src/mmult.cpp:41]   --->   Operation 99 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln41_cast" [src/mmult.cpp:41]   --->   Operation 100 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln41 = add i8 %i_load, i8 1" [src/mmult.cpp:41]   --->   Operation 101 'add' 'add_ln41' <Predicate = (icmp_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.24ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i8 %add_ln41, i8 %i_load" [src/mmult.cpp:41]   --->   Operation 102 'select' 'select_ln41_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i8 %select_ln41_1" [src/mmult.cpp:45]   --->   Operation 103 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln41_1, i32 1, i32 6" [src/mmult.cpp:41]   --->   Operation 104 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [src/mmult.cpp:44]   --->   Operation 105 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %A_addr_read" [src/mmult.cpp:44]   --->   Operation 106 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (7.30ns)   --->   "%B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %B_addr" [src/mmult.cpp:45]   --->   Operation 107 'read' 'B_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %B_addr_read" [src/mmult.cpp:45]   --->   Operation 108 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.91ns)   --->   "%switch_ln45 = switch i6 %trunc_ln1, void %arrayidx164.case.63, i6 0, void %arrayidx164.case.0, i6 1, void %arrayidx164.case.1, i6 2, void %arrayidx164.case.2, i6 3, void %arrayidx164.case.3, i6 4, void %arrayidx164.case.4, i6 5, void %arrayidx164.case.5, i6 6, void %arrayidx164.case.6, i6 7, void %arrayidx164.case.7, i6 8, void %arrayidx164.case.8, i6 9, void %arrayidx164.case.9, i6 10, void %arrayidx164.case.10, i6 11, void %arrayidx164.case.11, i6 12, void %arrayidx164.case.12, i6 13, void %arrayidx164.case.13, i6 14, void %arrayidx164.case.14, i6 15, void %arrayidx164.case.15, i6 16, void %arrayidx164.case.16, i6 17, void %arrayidx164.case.17, i6 18, void %arrayidx164.case.18, i6 19, void %arrayidx164.case.19, i6 20, void %arrayidx164.case.20, i6 21, void %arrayidx164.case.21, i6 22, void %arrayidx164.case.22, i6 23, void %arrayidx164.case.23, i6 24, void %arrayidx164.case.24, i6 25, void %arrayidx164.case.25, i6 26, void %arrayidx164.case.26, i6 27, void %arrayidx164.case.27, i6 28, void %arrayidx164.case.28, i6 29, void %arrayidx164.case.29, i6 30, void %arrayidx164.case.30, i6 31, void %arrayidx164.case.31, i6 32, void %arrayidx164.case.32, i6 33, void %arrayidx164.case.33, i6 34, void %arrayidx164.case.34, i6 35, void %arrayidx164.case.35, i6 36, void %arrayidx164.case.36, i6 37, void %arrayidx164.case.37, i6 38, void %arrayidx164.case.38, i6 39, void %arrayidx164.case.39, i6 40, void %arrayidx164.case.40, i6 41, void %arrayidx164.case.41, i6 42, void %arrayidx164.case.42, i6 43, void %arrayidx164.case.43, i6 44, void %arrayidx164.case.44, i6 45, void %arrayidx164.case.45, i6 46, void %arrayidx164.case.46, i6 47, void %arrayidx164.case.47, i6 48, void %arrayidx164.case.48, i6 49, void %arrayidx164.case.49, i6 50, void %arrayidx164.case.50, i6 51, void %arrayidx164.case.51, i6 52, void %arrayidx164.case.52, i6 53, void %arrayidx164.case.53, i6 54, void %arrayidx164.case.54, i6 55, void %arrayidx164.case.55, i6 56, void %arrayidx164.case.56, i6 57, void %arrayidx164.case.57, i6 58, void %arrayidx164.case.58, i6 59, void %arrayidx164.case.59, i6 60, void %arrayidx164.case.60, i6 61, void %arrayidx164.case.61, i6 62, void %arrayidx164.case.62" [src/mmult.cpp:45]   --->   Operation 109 'switch' 'switch_ln45' <Predicate = true> <Delay = 1.91>
ST_2 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 %select_ln41_1, i8 %i" [src/mmult.cpp:41]   --->   Operation 110 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc" [src/mmult.cpp:42]   --->   Operation 111 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 440 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MEM_LOOP_R_MEM_LOOP_C_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln45)   --->   "%shl_ln45 = shl i8 %select_ln41_1, i8 7" [src/mmult.cpp:45]   --->   Operation 114 'shl' 'shl_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln45 = add i8 %shl_ln45, i8 %select_ln41" [src/mmult.cpp:45]   --->   Operation 115 'add' 'add_ln45' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %add_ln45" [src/mmult.cpp:45]   --->   Operation 116 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 117 'getelementptr' 'Bbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 118 'getelementptr' 'Bbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 119 'getelementptr' 'Bbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 120 'getelementptr' 'Bbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 121 'getelementptr' 'Bbuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 122 'getelementptr' 'Bbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 123 'getelementptr' 'Bbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 124 'getelementptr' 'Bbuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%Bbuf_8_addr = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 125 'getelementptr' 'Bbuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%Bbuf_9_addr = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 126 'getelementptr' 'Bbuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%Bbuf_10_addr = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 127 'getelementptr' 'Bbuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%Bbuf_11_addr = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 128 'getelementptr' 'Bbuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%Bbuf_12_addr = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 129 'getelementptr' 'Bbuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%Bbuf_13_addr = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 130 'getelementptr' 'Bbuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%Bbuf_14_addr = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 131 'getelementptr' 'Bbuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%Bbuf_15_addr = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 132 'getelementptr' 'Bbuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%Bbuf_16_addr = getelementptr i32 %Bbuf_16, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 133 'getelementptr' 'Bbuf_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%Bbuf_17_addr = getelementptr i32 %Bbuf_17, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 134 'getelementptr' 'Bbuf_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%Bbuf_18_addr = getelementptr i32 %Bbuf_18, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 135 'getelementptr' 'Bbuf_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%Bbuf_19_addr = getelementptr i32 %Bbuf_19, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 136 'getelementptr' 'Bbuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%Bbuf_20_addr = getelementptr i32 %Bbuf_20, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 137 'getelementptr' 'Bbuf_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%Bbuf_21_addr = getelementptr i32 %Bbuf_21, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 138 'getelementptr' 'Bbuf_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%Bbuf_22_addr = getelementptr i32 %Bbuf_22, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 139 'getelementptr' 'Bbuf_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%Bbuf_23_addr = getelementptr i32 %Bbuf_23, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 140 'getelementptr' 'Bbuf_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%Bbuf_24_addr = getelementptr i32 %Bbuf_24, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 141 'getelementptr' 'Bbuf_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%Bbuf_25_addr = getelementptr i32 %Bbuf_25, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 142 'getelementptr' 'Bbuf_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%Bbuf_26_addr = getelementptr i32 %Bbuf_26, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 143 'getelementptr' 'Bbuf_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%Bbuf_27_addr = getelementptr i32 %Bbuf_27, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 144 'getelementptr' 'Bbuf_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%Bbuf_28_addr = getelementptr i32 %Bbuf_28, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 145 'getelementptr' 'Bbuf_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%Bbuf_29_addr = getelementptr i32 %Bbuf_29, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 146 'getelementptr' 'Bbuf_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%Bbuf_30_addr = getelementptr i32 %Bbuf_30, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 147 'getelementptr' 'Bbuf_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%Bbuf_31_addr = getelementptr i32 %Bbuf_31, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 148 'getelementptr' 'Bbuf_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%Bbuf_32_addr = getelementptr i32 %Bbuf_32, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 149 'getelementptr' 'Bbuf_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%Bbuf_33_addr = getelementptr i32 %Bbuf_33, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 150 'getelementptr' 'Bbuf_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%Bbuf_34_addr = getelementptr i32 %Bbuf_34, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 151 'getelementptr' 'Bbuf_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%Bbuf_35_addr = getelementptr i32 %Bbuf_35, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 152 'getelementptr' 'Bbuf_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%Bbuf_36_addr = getelementptr i32 %Bbuf_36, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 153 'getelementptr' 'Bbuf_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%Bbuf_37_addr = getelementptr i32 %Bbuf_37, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 154 'getelementptr' 'Bbuf_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%Bbuf_38_addr = getelementptr i32 %Bbuf_38, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 155 'getelementptr' 'Bbuf_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%Bbuf_39_addr = getelementptr i32 %Bbuf_39, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 156 'getelementptr' 'Bbuf_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%Bbuf_40_addr = getelementptr i32 %Bbuf_40, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 157 'getelementptr' 'Bbuf_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%Bbuf_41_addr = getelementptr i32 %Bbuf_41, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 158 'getelementptr' 'Bbuf_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%Bbuf_42_addr = getelementptr i32 %Bbuf_42, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 159 'getelementptr' 'Bbuf_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%Bbuf_43_addr = getelementptr i32 %Bbuf_43, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 160 'getelementptr' 'Bbuf_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%Bbuf_44_addr = getelementptr i32 %Bbuf_44, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 161 'getelementptr' 'Bbuf_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%Bbuf_45_addr = getelementptr i32 %Bbuf_45, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 162 'getelementptr' 'Bbuf_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%Bbuf_46_addr = getelementptr i32 %Bbuf_46, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 163 'getelementptr' 'Bbuf_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%Bbuf_47_addr = getelementptr i32 %Bbuf_47, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 164 'getelementptr' 'Bbuf_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%Bbuf_48_addr = getelementptr i32 %Bbuf_48, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 165 'getelementptr' 'Bbuf_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%Bbuf_49_addr = getelementptr i32 %Bbuf_49, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 166 'getelementptr' 'Bbuf_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%Bbuf_50_addr = getelementptr i32 %Bbuf_50, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 167 'getelementptr' 'Bbuf_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%Bbuf_51_addr = getelementptr i32 %Bbuf_51, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 168 'getelementptr' 'Bbuf_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%Bbuf_52_addr = getelementptr i32 %Bbuf_52, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 169 'getelementptr' 'Bbuf_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%Bbuf_53_addr = getelementptr i32 %Bbuf_53, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 170 'getelementptr' 'Bbuf_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%Bbuf_54_addr = getelementptr i32 %Bbuf_54, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 171 'getelementptr' 'Bbuf_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%Bbuf_55_addr = getelementptr i32 %Bbuf_55, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 172 'getelementptr' 'Bbuf_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%Bbuf_56_addr = getelementptr i32 %Bbuf_56, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 173 'getelementptr' 'Bbuf_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%Bbuf_57_addr = getelementptr i32 %Bbuf_57, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 174 'getelementptr' 'Bbuf_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%Bbuf_58_addr = getelementptr i32 %Bbuf_58, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 175 'getelementptr' 'Bbuf_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%Bbuf_59_addr = getelementptr i32 %Bbuf_59, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 176 'getelementptr' 'Bbuf_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%Bbuf_60_addr = getelementptr i32 %Bbuf_60, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 177 'getelementptr' 'Bbuf_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%Bbuf_61_addr = getelementptr i32 %Bbuf_61, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 178 'getelementptr' 'Bbuf_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%Bbuf_62_addr = getelementptr i32 %Bbuf_62, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 179 'getelementptr' 'Bbuf_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%Bbuf_63_addr = getelementptr i32 %Bbuf_63, i64 0, i64 %zext_ln45" [src/mmult.cpp:45]   --->   Operation 180 'getelementptr' 'Bbuf_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/mmult.cpp:43]   --->   Operation 181 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln45, i1 %trunc_ln42" [src/mmult.cpp:44]   --->   Operation 182 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %tmp_s" [src/mmult.cpp:44]   --->   Operation 183 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%Abuf_addr = getelementptr i32 %Abuf, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 184 'getelementptr' 'Abuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr i32 %Abuf_1, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 185 'getelementptr' 'Abuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr i32 %Abuf_2, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 186 'getelementptr' 'Abuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr i32 %Abuf_3, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 187 'getelementptr' 'Abuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr i32 %Abuf_4, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 188 'getelementptr' 'Abuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr i32 %Abuf_5, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 189 'getelementptr' 'Abuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr i32 %Abuf_6, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 190 'getelementptr' 'Abuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr i32 %Abuf_7, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 191 'getelementptr' 'Abuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%Abuf_8_addr = getelementptr i32 %Abuf_8, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 192 'getelementptr' 'Abuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%Abuf_9_addr = getelementptr i32 %Abuf_9, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 193 'getelementptr' 'Abuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%Abuf_10_addr = getelementptr i32 %Abuf_10, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 194 'getelementptr' 'Abuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%Abuf_11_addr = getelementptr i32 %Abuf_11, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 195 'getelementptr' 'Abuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%Abuf_12_addr = getelementptr i32 %Abuf_12, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 196 'getelementptr' 'Abuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%Abuf_13_addr = getelementptr i32 %Abuf_13, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 197 'getelementptr' 'Abuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%Abuf_14_addr = getelementptr i32 %Abuf_14, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 198 'getelementptr' 'Abuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%Abuf_15_addr = getelementptr i32 %Abuf_15, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 199 'getelementptr' 'Abuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%Abuf_16_addr = getelementptr i32 %Abuf_16, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 200 'getelementptr' 'Abuf_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%Abuf_17_addr = getelementptr i32 %Abuf_17, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 201 'getelementptr' 'Abuf_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%Abuf_18_addr = getelementptr i32 %Abuf_18, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 202 'getelementptr' 'Abuf_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%Abuf_19_addr = getelementptr i32 %Abuf_19, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 203 'getelementptr' 'Abuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%Abuf_20_addr = getelementptr i32 %Abuf_20, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 204 'getelementptr' 'Abuf_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%Abuf_21_addr = getelementptr i32 %Abuf_21, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 205 'getelementptr' 'Abuf_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%Abuf_22_addr = getelementptr i32 %Abuf_22, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 206 'getelementptr' 'Abuf_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%Abuf_23_addr = getelementptr i32 %Abuf_23, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 207 'getelementptr' 'Abuf_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%Abuf_24_addr = getelementptr i32 %Abuf_24, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 208 'getelementptr' 'Abuf_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%Abuf_25_addr = getelementptr i32 %Abuf_25, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 209 'getelementptr' 'Abuf_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%Abuf_26_addr = getelementptr i32 %Abuf_26, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 210 'getelementptr' 'Abuf_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%Abuf_27_addr = getelementptr i32 %Abuf_27, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 211 'getelementptr' 'Abuf_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%Abuf_28_addr = getelementptr i32 %Abuf_28, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 212 'getelementptr' 'Abuf_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%Abuf_29_addr = getelementptr i32 %Abuf_29, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 213 'getelementptr' 'Abuf_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%Abuf_30_addr = getelementptr i32 %Abuf_30, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 214 'getelementptr' 'Abuf_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%Abuf_31_addr = getelementptr i32 %Abuf_31, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 215 'getelementptr' 'Abuf_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%Abuf_32_addr = getelementptr i32 %Abuf_32, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 216 'getelementptr' 'Abuf_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%Abuf_33_addr = getelementptr i32 %Abuf_33, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 217 'getelementptr' 'Abuf_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%Abuf_34_addr = getelementptr i32 %Abuf_34, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 218 'getelementptr' 'Abuf_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%Abuf_35_addr = getelementptr i32 %Abuf_35, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 219 'getelementptr' 'Abuf_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%Abuf_36_addr = getelementptr i32 %Abuf_36, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 220 'getelementptr' 'Abuf_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%Abuf_37_addr = getelementptr i32 %Abuf_37, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 221 'getelementptr' 'Abuf_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%Abuf_38_addr = getelementptr i32 %Abuf_38, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 222 'getelementptr' 'Abuf_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%Abuf_39_addr = getelementptr i32 %Abuf_39, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 223 'getelementptr' 'Abuf_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%Abuf_40_addr = getelementptr i32 %Abuf_40, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 224 'getelementptr' 'Abuf_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%Abuf_41_addr = getelementptr i32 %Abuf_41, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 225 'getelementptr' 'Abuf_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%Abuf_42_addr = getelementptr i32 %Abuf_42, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 226 'getelementptr' 'Abuf_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%Abuf_43_addr = getelementptr i32 %Abuf_43, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 227 'getelementptr' 'Abuf_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%Abuf_44_addr = getelementptr i32 %Abuf_44, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 228 'getelementptr' 'Abuf_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%Abuf_45_addr = getelementptr i32 %Abuf_45, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 229 'getelementptr' 'Abuf_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%Abuf_46_addr = getelementptr i32 %Abuf_46, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 230 'getelementptr' 'Abuf_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%Abuf_47_addr = getelementptr i32 %Abuf_47, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 231 'getelementptr' 'Abuf_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%Abuf_48_addr = getelementptr i32 %Abuf_48, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 232 'getelementptr' 'Abuf_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%Abuf_49_addr = getelementptr i32 %Abuf_49, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 233 'getelementptr' 'Abuf_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%Abuf_50_addr = getelementptr i32 %Abuf_50, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 234 'getelementptr' 'Abuf_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%Abuf_51_addr = getelementptr i32 %Abuf_51, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 235 'getelementptr' 'Abuf_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%Abuf_52_addr = getelementptr i32 %Abuf_52, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 236 'getelementptr' 'Abuf_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%Abuf_53_addr = getelementptr i32 %Abuf_53, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 237 'getelementptr' 'Abuf_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%Abuf_54_addr = getelementptr i32 %Abuf_54, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 238 'getelementptr' 'Abuf_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%Abuf_55_addr = getelementptr i32 %Abuf_55, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 239 'getelementptr' 'Abuf_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%Abuf_56_addr = getelementptr i32 %Abuf_56, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 240 'getelementptr' 'Abuf_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%Abuf_57_addr = getelementptr i32 %Abuf_57, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 241 'getelementptr' 'Abuf_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%Abuf_58_addr = getelementptr i32 %Abuf_58, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 242 'getelementptr' 'Abuf_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%Abuf_59_addr = getelementptr i32 %Abuf_59, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 243 'getelementptr' 'Abuf_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%Abuf_60_addr = getelementptr i32 %Abuf_60, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 244 'getelementptr' 'Abuf_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%Abuf_61_addr = getelementptr i32 %Abuf_61, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 245 'getelementptr' 'Abuf_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%Abuf_62_addr = getelementptr i32 %Abuf_62, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 246 'getelementptr' 'Abuf_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%Abuf_63_addr = getelementptr i32 %Abuf_63, i64 0, i64 %zext_ln44" [src/mmult.cpp:44]   --->   Operation 247 'getelementptr' 'Abuf_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_62_addr" [src/mmult.cpp:44]   --->   Operation 248 'store' 'store_ln44' <Predicate = (trunc_ln2 == 62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_61_addr" [src/mmult.cpp:44]   --->   Operation 249 'store' 'store_ln44' <Predicate = (trunc_ln2 == 61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_60_addr" [src/mmult.cpp:44]   --->   Operation 250 'store' 'store_ln44' <Predicate = (trunc_ln2 == 60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_59_addr" [src/mmult.cpp:44]   --->   Operation 251 'store' 'store_ln44' <Predicate = (trunc_ln2 == 59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_58_addr" [src/mmult.cpp:44]   --->   Operation 252 'store' 'store_ln44' <Predicate = (trunc_ln2 == 58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_57_addr" [src/mmult.cpp:44]   --->   Operation 253 'store' 'store_ln44' <Predicate = (trunc_ln2 == 57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 254 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_56_addr" [src/mmult.cpp:44]   --->   Operation 254 'store' 'store_ln44' <Predicate = (trunc_ln2 == 56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_55_addr" [src/mmult.cpp:44]   --->   Operation 255 'store' 'store_ln44' <Predicate = (trunc_ln2 == 55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 256 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_54_addr" [src/mmult.cpp:44]   --->   Operation 256 'store' 'store_ln44' <Predicate = (trunc_ln2 == 54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_53_addr" [src/mmult.cpp:44]   --->   Operation 257 'store' 'store_ln44' <Predicate = (trunc_ln2 == 53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_52_addr" [src/mmult.cpp:44]   --->   Operation 258 'store' 'store_ln44' <Predicate = (trunc_ln2 == 52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_51_addr" [src/mmult.cpp:44]   --->   Operation 259 'store' 'store_ln44' <Predicate = (trunc_ln2 == 51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_50_addr" [src/mmult.cpp:44]   --->   Operation 260 'store' 'store_ln44' <Predicate = (trunc_ln2 == 50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_49_addr" [src/mmult.cpp:44]   --->   Operation 261 'store' 'store_ln44' <Predicate = (trunc_ln2 == 49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_48_addr" [src/mmult.cpp:44]   --->   Operation 262 'store' 'store_ln44' <Predicate = (trunc_ln2 == 48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_47_addr" [src/mmult.cpp:44]   --->   Operation 263 'store' 'store_ln44' <Predicate = (trunc_ln2 == 47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_46_addr" [src/mmult.cpp:44]   --->   Operation 264 'store' 'store_ln44' <Predicate = (trunc_ln2 == 46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_45_addr" [src/mmult.cpp:44]   --->   Operation 265 'store' 'store_ln44' <Predicate = (trunc_ln2 == 45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_44_addr" [src/mmult.cpp:44]   --->   Operation 266 'store' 'store_ln44' <Predicate = (trunc_ln2 == 44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_43_addr" [src/mmult.cpp:44]   --->   Operation 267 'store' 'store_ln44' <Predicate = (trunc_ln2 == 43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_42_addr" [src/mmult.cpp:44]   --->   Operation 268 'store' 'store_ln44' <Predicate = (trunc_ln2 == 42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_41_addr" [src/mmult.cpp:44]   --->   Operation 269 'store' 'store_ln44' <Predicate = (trunc_ln2 == 41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_40_addr" [src/mmult.cpp:44]   --->   Operation 270 'store' 'store_ln44' <Predicate = (trunc_ln2 == 40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_39_addr" [src/mmult.cpp:44]   --->   Operation 271 'store' 'store_ln44' <Predicate = (trunc_ln2 == 39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_38_addr" [src/mmult.cpp:44]   --->   Operation 272 'store' 'store_ln44' <Predicate = (trunc_ln2 == 38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_37_addr" [src/mmult.cpp:44]   --->   Operation 273 'store' 'store_ln44' <Predicate = (trunc_ln2 == 37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_36_addr" [src/mmult.cpp:44]   --->   Operation 274 'store' 'store_ln44' <Predicate = (trunc_ln2 == 36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_35_addr" [src/mmult.cpp:44]   --->   Operation 275 'store' 'store_ln44' <Predicate = (trunc_ln2 == 35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_34_addr" [src/mmult.cpp:44]   --->   Operation 276 'store' 'store_ln44' <Predicate = (trunc_ln2 == 34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_33_addr" [src/mmult.cpp:44]   --->   Operation 277 'store' 'store_ln44' <Predicate = (trunc_ln2 == 33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_32_addr" [src/mmult.cpp:44]   --->   Operation 278 'store' 'store_ln44' <Predicate = (trunc_ln2 == 32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_31_addr" [src/mmult.cpp:44]   --->   Operation 279 'store' 'store_ln44' <Predicate = (trunc_ln2 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_30_addr" [src/mmult.cpp:44]   --->   Operation 280 'store' 'store_ln44' <Predicate = (trunc_ln2 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_29_addr" [src/mmult.cpp:44]   --->   Operation 281 'store' 'store_ln44' <Predicate = (trunc_ln2 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_28_addr" [src/mmult.cpp:44]   --->   Operation 282 'store' 'store_ln44' <Predicate = (trunc_ln2 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_27_addr" [src/mmult.cpp:44]   --->   Operation 283 'store' 'store_ln44' <Predicate = (trunc_ln2 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_26_addr" [src/mmult.cpp:44]   --->   Operation 284 'store' 'store_ln44' <Predicate = (trunc_ln2 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_25_addr" [src/mmult.cpp:44]   --->   Operation 285 'store' 'store_ln44' <Predicate = (trunc_ln2 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_24_addr" [src/mmult.cpp:44]   --->   Operation 286 'store' 'store_ln44' <Predicate = (trunc_ln2 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_23_addr" [src/mmult.cpp:44]   --->   Operation 287 'store' 'store_ln44' <Predicate = (trunc_ln2 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_22_addr" [src/mmult.cpp:44]   --->   Operation 288 'store' 'store_ln44' <Predicate = (trunc_ln2 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_21_addr" [src/mmult.cpp:44]   --->   Operation 289 'store' 'store_ln44' <Predicate = (trunc_ln2 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_20_addr" [src/mmult.cpp:44]   --->   Operation 290 'store' 'store_ln44' <Predicate = (trunc_ln2 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_19_addr" [src/mmult.cpp:44]   --->   Operation 291 'store' 'store_ln44' <Predicate = (trunc_ln2 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_18_addr" [src/mmult.cpp:44]   --->   Operation 292 'store' 'store_ln44' <Predicate = (trunc_ln2 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 293 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_17_addr" [src/mmult.cpp:44]   --->   Operation 293 'store' 'store_ln44' <Predicate = (trunc_ln2 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_16_addr" [src/mmult.cpp:44]   --->   Operation 294 'store' 'store_ln44' <Predicate = (trunc_ln2 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_15_addr" [src/mmult.cpp:44]   --->   Operation 295 'store' 'store_ln44' <Predicate = (trunc_ln2 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_14_addr" [src/mmult.cpp:44]   --->   Operation 296 'store' 'store_ln44' <Predicate = (trunc_ln2 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_13_addr" [src/mmult.cpp:44]   --->   Operation 297 'store' 'store_ln44' <Predicate = (trunc_ln2 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 298 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_12_addr" [src/mmult.cpp:44]   --->   Operation 298 'store' 'store_ln44' <Predicate = (trunc_ln2 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_11_addr" [src/mmult.cpp:44]   --->   Operation 299 'store' 'store_ln44' <Predicate = (trunc_ln2 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_10_addr" [src/mmult.cpp:44]   --->   Operation 300 'store' 'store_ln44' <Predicate = (trunc_ln2 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 301 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_9_addr" [src/mmult.cpp:44]   --->   Operation 301 'store' 'store_ln44' <Predicate = (trunc_ln2 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_8_addr" [src/mmult.cpp:44]   --->   Operation 302 'store' 'store_ln44' <Predicate = (trunc_ln2 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 303 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_7_addr" [src/mmult.cpp:44]   --->   Operation 303 'store' 'store_ln44' <Predicate = (trunc_ln2 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_6_addr" [src/mmult.cpp:44]   --->   Operation 304 'store' 'store_ln44' <Predicate = (trunc_ln2 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 305 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_5_addr" [src/mmult.cpp:44]   --->   Operation 305 'store' 'store_ln44' <Predicate = (trunc_ln2 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_4_addr" [src/mmult.cpp:44]   --->   Operation 306 'store' 'store_ln44' <Predicate = (trunc_ln2 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_3_addr" [src/mmult.cpp:44]   --->   Operation 307 'store' 'store_ln44' <Predicate = (trunc_ln2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_2_addr" [src/mmult.cpp:44]   --->   Operation 308 'store' 'store_ln44' <Predicate = (trunc_ln2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_1_addr" [src/mmult.cpp:44]   --->   Operation 309 'store' 'store_ln44' <Predicate = (trunc_ln2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_addr" [src/mmult.cpp:44]   --->   Operation 310 'store' 'store_ln44' <Predicate = (trunc_ln2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %Abuf_63_addr" [src/mmult.cpp:44]   --->   Operation 311 'store' 'store_ln44' <Predicate = (trunc_ln2 == 63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_62_addr" [src/mmult.cpp:45]   --->   Operation 312 'store' 'store_ln45' <Predicate = (trunc_ln1 == 62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 313 'br' 'br_ln45' <Predicate = (trunc_ln1 == 62)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_61_addr" [src/mmult.cpp:45]   --->   Operation 314 'store' 'store_ln45' <Predicate = (trunc_ln1 == 61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 315 'br' 'br_ln45' <Predicate = (trunc_ln1 == 61)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_60_addr" [src/mmult.cpp:45]   --->   Operation 316 'store' 'store_ln45' <Predicate = (trunc_ln1 == 60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 317 'br' 'br_ln45' <Predicate = (trunc_ln1 == 60)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_59_addr" [src/mmult.cpp:45]   --->   Operation 318 'store' 'store_ln45' <Predicate = (trunc_ln1 == 59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 319 'br' 'br_ln45' <Predicate = (trunc_ln1 == 59)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_58_addr" [src/mmult.cpp:45]   --->   Operation 320 'store' 'store_ln45' <Predicate = (trunc_ln1 == 58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 321 'br' 'br_ln45' <Predicate = (trunc_ln1 == 58)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_57_addr" [src/mmult.cpp:45]   --->   Operation 322 'store' 'store_ln45' <Predicate = (trunc_ln1 == 57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 323 'br' 'br_ln45' <Predicate = (trunc_ln1 == 57)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_56_addr" [src/mmult.cpp:45]   --->   Operation 324 'store' 'store_ln45' <Predicate = (trunc_ln1 == 56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 325 'br' 'br_ln45' <Predicate = (trunc_ln1 == 56)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_55_addr" [src/mmult.cpp:45]   --->   Operation 326 'store' 'store_ln45' <Predicate = (trunc_ln1 == 55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 327 'br' 'br_ln45' <Predicate = (trunc_ln1 == 55)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_54_addr" [src/mmult.cpp:45]   --->   Operation 328 'store' 'store_ln45' <Predicate = (trunc_ln1 == 54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 329 'br' 'br_ln45' <Predicate = (trunc_ln1 == 54)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_53_addr" [src/mmult.cpp:45]   --->   Operation 330 'store' 'store_ln45' <Predicate = (trunc_ln1 == 53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 331 'br' 'br_ln45' <Predicate = (trunc_ln1 == 53)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_52_addr" [src/mmult.cpp:45]   --->   Operation 332 'store' 'store_ln45' <Predicate = (trunc_ln1 == 52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 333 'br' 'br_ln45' <Predicate = (trunc_ln1 == 52)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_51_addr" [src/mmult.cpp:45]   --->   Operation 334 'store' 'store_ln45' <Predicate = (trunc_ln1 == 51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 335 'br' 'br_ln45' <Predicate = (trunc_ln1 == 51)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_50_addr" [src/mmult.cpp:45]   --->   Operation 336 'store' 'store_ln45' <Predicate = (trunc_ln1 == 50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 337 'br' 'br_ln45' <Predicate = (trunc_ln1 == 50)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_49_addr" [src/mmult.cpp:45]   --->   Operation 338 'store' 'store_ln45' <Predicate = (trunc_ln1 == 49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 339 'br' 'br_ln45' <Predicate = (trunc_ln1 == 49)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_48_addr" [src/mmult.cpp:45]   --->   Operation 340 'store' 'store_ln45' <Predicate = (trunc_ln1 == 48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 341 'br' 'br_ln45' <Predicate = (trunc_ln1 == 48)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_47_addr" [src/mmult.cpp:45]   --->   Operation 342 'store' 'store_ln45' <Predicate = (trunc_ln1 == 47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 343 'br' 'br_ln45' <Predicate = (trunc_ln1 == 47)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_46_addr" [src/mmult.cpp:45]   --->   Operation 344 'store' 'store_ln45' <Predicate = (trunc_ln1 == 46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 345 'br' 'br_ln45' <Predicate = (trunc_ln1 == 46)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_45_addr" [src/mmult.cpp:45]   --->   Operation 346 'store' 'store_ln45' <Predicate = (trunc_ln1 == 45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 347 'br' 'br_ln45' <Predicate = (trunc_ln1 == 45)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_44_addr" [src/mmult.cpp:45]   --->   Operation 348 'store' 'store_ln45' <Predicate = (trunc_ln1 == 44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 349 'br' 'br_ln45' <Predicate = (trunc_ln1 == 44)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_43_addr" [src/mmult.cpp:45]   --->   Operation 350 'store' 'store_ln45' <Predicate = (trunc_ln1 == 43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 351 'br' 'br_ln45' <Predicate = (trunc_ln1 == 43)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_42_addr" [src/mmult.cpp:45]   --->   Operation 352 'store' 'store_ln45' <Predicate = (trunc_ln1 == 42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 353 'br' 'br_ln45' <Predicate = (trunc_ln1 == 42)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_41_addr" [src/mmult.cpp:45]   --->   Operation 354 'store' 'store_ln45' <Predicate = (trunc_ln1 == 41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 355 'br' 'br_ln45' <Predicate = (trunc_ln1 == 41)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_40_addr" [src/mmult.cpp:45]   --->   Operation 356 'store' 'store_ln45' <Predicate = (trunc_ln1 == 40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 357 'br' 'br_ln45' <Predicate = (trunc_ln1 == 40)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_39_addr" [src/mmult.cpp:45]   --->   Operation 358 'store' 'store_ln45' <Predicate = (trunc_ln1 == 39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 359 'br' 'br_ln45' <Predicate = (trunc_ln1 == 39)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_38_addr" [src/mmult.cpp:45]   --->   Operation 360 'store' 'store_ln45' <Predicate = (trunc_ln1 == 38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 361 'br' 'br_ln45' <Predicate = (trunc_ln1 == 38)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_37_addr" [src/mmult.cpp:45]   --->   Operation 362 'store' 'store_ln45' <Predicate = (trunc_ln1 == 37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 363 'br' 'br_ln45' <Predicate = (trunc_ln1 == 37)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_36_addr" [src/mmult.cpp:45]   --->   Operation 364 'store' 'store_ln45' <Predicate = (trunc_ln1 == 36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 365 'br' 'br_ln45' <Predicate = (trunc_ln1 == 36)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_35_addr" [src/mmult.cpp:45]   --->   Operation 366 'store' 'store_ln45' <Predicate = (trunc_ln1 == 35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 367 'br' 'br_ln45' <Predicate = (trunc_ln1 == 35)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_34_addr" [src/mmult.cpp:45]   --->   Operation 368 'store' 'store_ln45' <Predicate = (trunc_ln1 == 34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 369 'br' 'br_ln45' <Predicate = (trunc_ln1 == 34)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_33_addr" [src/mmult.cpp:45]   --->   Operation 370 'store' 'store_ln45' <Predicate = (trunc_ln1 == 33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 371 'br' 'br_ln45' <Predicate = (trunc_ln1 == 33)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_32_addr" [src/mmult.cpp:45]   --->   Operation 372 'store' 'store_ln45' <Predicate = (trunc_ln1 == 32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 373 'br' 'br_ln45' <Predicate = (trunc_ln1 == 32)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_31_addr" [src/mmult.cpp:45]   --->   Operation 374 'store' 'store_ln45' <Predicate = (trunc_ln1 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 375 'br' 'br_ln45' <Predicate = (trunc_ln1 == 31)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_30_addr" [src/mmult.cpp:45]   --->   Operation 376 'store' 'store_ln45' <Predicate = (trunc_ln1 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 377 'br' 'br_ln45' <Predicate = (trunc_ln1 == 30)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_29_addr" [src/mmult.cpp:45]   --->   Operation 378 'store' 'store_ln45' <Predicate = (trunc_ln1 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 379 'br' 'br_ln45' <Predicate = (trunc_ln1 == 29)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_28_addr" [src/mmult.cpp:45]   --->   Operation 380 'store' 'store_ln45' <Predicate = (trunc_ln1 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 381 'br' 'br_ln45' <Predicate = (trunc_ln1 == 28)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_27_addr" [src/mmult.cpp:45]   --->   Operation 382 'store' 'store_ln45' <Predicate = (trunc_ln1 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 383 'br' 'br_ln45' <Predicate = (trunc_ln1 == 27)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_26_addr" [src/mmult.cpp:45]   --->   Operation 384 'store' 'store_ln45' <Predicate = (trunc_ln1 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 385 'br' 'br_ln45' <Predicate = (trunc_ln1 == 26)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_25_addr" [src/mmult.cpp:45]   --->   Operation 386 'store' 'store_ln45' <Predicate = (trunc_ln1 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 387 'br' 'br_ln45' <Predicate = (trunc_ln1 == 25)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_24_addr" [src/mmult.cpp:45]   --->   Operation 388 'store' 'store_ln45' <Predicate = (trunc_ln1 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 389 'br' 'br_ln45' <Predicate = (trunc_ln1 == 24)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_23_addr" [src/mmult.cpp:45]   --->   Operation 390 'store' 'store_ln45' <Predicate = (trunc_ln1 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 391 'br' 'br_ln45' <Predicate = (trunc_ln1 == 23)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_22_addr" [src/mmult.cpp:45]   --->   Operation 392 'store' 'store_ln45' <Predicate = (trunc_ln1 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 393 'br' 'br_ln45' <Predicate = (trunc_ln1 == 22)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_21_addr" [src/mmult.cpp:45]   --->   Operation 394 'store' 'store_ln45' <Predicate = (trunc_ln1 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 395 'br' 'br_ln45' <Predicate = (trunc_ln1 == 21)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_20_addr" [src/mmult.cpp:45]   --->   Operation 396 'store' 'store_ln45' <Predicate = (trunc_ln1 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 397 'br' 'br_ln45' <Predicate = (trunc_ln1 == 20)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_19_addr" [src/mmult.cpp:45]   --->   Operation 398 'store' 'store_ln45' <Predicate = (trunc_ln1 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 399 'br' 'br_ln45' <Predicate = (trunc_ln1 == 19)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_18_addr" [src/mmult.cpp:45]   --->   Operation 400 'store' 'store_ln45' <Predicate = (trunc_ln1 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 401 'br' 'br_ln45' <Predicate = (trunc_ln1 == 18)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_17_addr" [src/mmult.cpp:45]   --->   Operation 402 'store' 'store_ln45' <Predicate = (trunc_ln1 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 403 'br' 'br_ln45' <Predicate = (trunc_ln1 == 17)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_16_addr" [src/mmult.cpp:45]   --->   Operation 404 'store' 'store_ln45' <Predicate = (trunc_ln1 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 405 'br' 'br_ln45' <Predicate = (trunc_ln1 == 16)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_15_addr" [src/mmult.cpp:45]   --->   Operation 406 'store' 'store_ln45' <Predicate = (trunc_ln1 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 407 'br' 'br_ln45' <Predicate = (trunc_ln1 == 15)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_14_addr" [src/mmult.cpp:45]   --->   Operation 408 'store' 'store_ln45' <Predicate = (trunc_ln1 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 409 'br' 'br_ln45' <Predicate = (trunc_ln1 == 14)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_13_addr" [src/mmult.cpp:45]   --->   Operation 410 'store' 'store_ln45' <Predicate = (trunc_ln1 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 411 'br' 'br_ln45' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_12_addr" [src/mmult.cpp:45]   --->   Operation 412 'store' 'store_ln45' <Predicate = (trunc_ln1 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 413 'br' 'br_ln45' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_11_addr" [src/mmult.cpp:45]   --->   Operation 414 'store' 'store_ln45' <Predicate = (trunc_ln1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 415 'br' 'br_ln45' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_10_addr" [src/mmult.cpp:45]   --->   Operation 416 'store' 'store_ln45' <Predicate = (trunc_ln1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 417 'br' 'br_ln45' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_9_addr" [src/mmult.cpp:45]   --->   Operation 418 'store' 'store_ln45' <Predicate = (trunc_ln1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 419 'br' 'br_ln45' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_8_addr" [src/mmult.cpp:45]   --->   Operation 420 'store' 'store_ln45' <Predicate = (trunc_ln1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 421 'br' 'br_ln45' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_7_addr" [src/mmult.cpp:45]   --->   Operation 422 'store' 'store_ln45' <Predicate = (trunc_ln1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 423 'br' 'br_ln45' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_6_addr" [src/mmult.cpp:45]   --->   Operation 424 'store' 'store_ln45' <Predicate = (trunc_ln1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 425 'br' 'br_ln45' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_5_addr" [src/mmult.cpp:45]   --->   Operation 426 'store' 'store_ln45' <Predicate = (trunc_ln1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 427 'br' 'br_ln45' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_4_addr" [src/mmult.cpp:45]   --->   Operation 428 'store' 'store_ln45' <Predicate = (trunc_ln1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 429 'br' 'br_ln45' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_3_addr" [src/mmult.cpp:45]   --->   Operation 430 'store' 'store_ln45' <Predicate = (trunc_ln1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 431 'br' 'br_ln45' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_2_addr" [src/mmult.cpp:45]   --->   Operation 432 'store' 'store_ln45' <Predicate = (trunc_ln1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 433 'br' 'br_ln45' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_1_addr" [src/mmult.cpp:45]   --->   Operation 434 'store' 'store_ln45' <Predicate = (trunc_ln1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 435 'br' 'br_ln45' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_addr" [src/mmult.cpp:45]   --->   Operation 436 'store' 'store_ln45' <Predicate = (trunc_ln1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 437 'br' 'br_ln45' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %Bbuf_63_addr" [src/mmult.cpp:45]   --->   Operation 438 'store' 'store_ln45' <Predicate = (trunc_ln1 == 63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx164.exit" [src/mmult.cpp:45]   --->   Operation 439 'br' 'br_ln45' <Predicate = (trunc_ln1 == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', src/mmult.cpp:42) of constant 0 on local variable 'j', src/mmult.cpp:42 [144]  (1.588 ns)
	'load' operation 8 bit ('j_load', src/mmult.cpp:42) on local variable 'j', src/mmult.cpp:42 [154]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln42', src/mmult.cpp:42) [161]  (1.915 ns)
	'select' operation 8 bit ('select_ln41', src/mmult.cpp:41) [162]  (1.248 ns)
	'add' operation 8 bit ('add_ln42', src/mmult.cpp:42) [694]  (1.915 ns)
	'store' operation 0 bit ('store_ln42', src/mmult.cpp:42) of variable 'add_ln42', src/mmult.cpp:42 on local variable 'j', src/mmult.cpp:42 [697]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('B_addr', src/mmult.cpp:41) [156]  (0.000 ns)
	bus read operation ('B_addr_read', src/mmult.cpp:45) on port 'B' (src/mmult.cpp:45) [498]  (7.300 ns)

 <State 3>: 5.169ns
The critical path consists of the following:
	'shl' operation 8 bit ('shl_ln45', src/mmult.cpp:45) [165]  (0.000 ns)
	'add' operation 8 bit ('add_ln45', src/mmult.cpp:45) [167]  (1.915 ns)
	'getelementptr' operation 8 bit ('Bbuf_22_addr', src/mmult.cpp:45) [191]  (0.000 ns)
	'store' operation 0 bit ('store_ln45', src/mmult.cpp:45) of variable 'bitcast_ln45', src/mmult.cpp:45 on array 'Bbuf_22' [622]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
