// Seed: 867969031
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = id_0;
  always @(id_1 < id_1 or 1'h0) begin
    id_2 <= #id_0 id_0;
    if (id_0) begin
      #1;
    end else id_2 <= 1;
  end
  assign id_2 = (1'b0);
endmodule
