Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 22 23:54:54 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.319        0.000                      0                   51        0.150        0.000                      0                   51        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         197.319        0.000                      0                   42        0.150        0.000                      0                   42       13.360        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  new_clk            new_clk                197.897        0.000                      0                    9        0.402        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.319ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.692%)  route 1.450ns (69.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.718     6.337    Debouncer_inst/CLK
    SLICE_X2Y84          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.528    Debouncer_inst/p_1_in
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.652 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.777     8.428    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.599   205.986    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
                         clock pessimism              0.329   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429   205.748    Debouncer_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.748    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                197.319    

Slack (MET) :             197.319ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.692%)  route 1.450ns (69.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.718     6.337    Debouncer_inst/CLK
    SLICE_X2Y84          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.528    Debouncer_inst/p_1_in
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.652 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.777     8.428    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.599   205.986    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[1]/C
                         clock pessimism              0.329   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429   205.748    Debouncer_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.748    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                197.319    

Slack (MET) :             197.319ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.692%)  route 1.450ns (69.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.718     6.337    Debouncer_inst/CLK
    SLICE_X2Y84          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.528    Debouncer_inst/p_1_in
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.652 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.777     8.428    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.599   205.986    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[2]/C
                         clock pessimism              0.329   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429   205.748    Debouncer_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.748    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                197.319    

Slack (MET) :             197.319ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.692%)  route 1.450ns (69.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.718     6.337    Debouncer_inst/CLK
    SLICE_X2Y84          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.528    Debouncer_inst/p_1_in
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.652 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.777     8.428    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.599   205.986    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism              0.329   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429   205.748    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.748    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                197.319    

Slack (MET) :             197.319ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.692%)  route 1.450ns (69.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.718     6.337    Debouncer_inst/CLK
    SLICE_X2Y84          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.528    Debouncer_inst/p_1_in
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.124     7.652 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.777     8.428    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.599   205.986    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism              0.329   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429   205.748    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.748    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                197.319    

Slack (MET) :             197.474ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.580ns (30.232%)  route 1.338ns (69.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.668     7.460    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.670     8.254    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.597   205.984    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[0]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429   205.728    Debouncer_inst_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.728    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                197.474    

Slack (MET) :             197.474ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.580ns (30.232%)  route 1.338ns (69.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.668     7.460    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.670     8.254    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.597   205.984    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[1]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429   205.728    Debouncer_inst_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.728    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                197.474    

Slack (MET) :             197.474ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.580ns (30.232%)  route 1.338ns (69.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.668     7.460    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.670     8.254    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.597   205.984    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[2]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429   205.728    Debouncer_inst_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.728    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                197.474    

Slack (MET) :             197.474ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.580ns (30.232%)  route 1.338ns (69.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.668     7.460    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.670     8.254    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.597   205.984    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[3]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429   205.728    Debouncer_inst_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.728    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                197.474    

Slack (MET) :             197.474ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.580ns (30.232%)  route 1.338ns (69.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 205.984 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.668     7.460    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.124     7.584 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.670     8.254    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.597   205.984    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[4]/C
                         clock pessimism              0.311   206.295    
                         clock uncertainty           -0.138   206.157    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429   205.728    Debouncer_inst_2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.728    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                197.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  Debouncer_inst_2/counter_reg[3]/Q
                         net (fo=3, routed)           0.069     2.073    Debouncer_inst_2/counter_reg__0[3]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     2.118 r  Debouncer_inst_2/button_debounced_i_1__0/O
                         net (fo=1, routed)           0.000     2.118    Debouncer_inst_2/button_debounced_i_1__0_n_0
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst_2/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.411    Debouncer_inst_2/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst_2/button_debounced_reg/C
                         clock pessimism             -0.534     1.876    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.092     1.968    Debouncer_inst_2/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/FF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.343%)  route 0.184ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst_2/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst_2/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  Debouncer_inst_2/button_debounced_reg/Q
                         net (fo=2, routed)           0.184     2.189    Incrementer_inst/D[0]
    SLICE_X3Y83          FDRE                                         r  Incrementer_inst/FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.870     2.413    Incrementer_inst/CLK
    SLICE_X3Y83          FDRE                                         r  Incrementer_inst/FF_reg[0]/C
                         clock pessimism             -0.512     1.900    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.070     1.970    Incrementer_inst/FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.403%)  route 0.176ns (48.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.864    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  Debouncer_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.176     2.181    Debouncer_inst/counter_reg__0[2]
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.045     2.226 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     2.226    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.411    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism             -0.512     1.898    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.091     1.989    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.452%)  route 0.154ns (44.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.864    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.154     2.160    Debouncer_inst/counter_reg__0[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I2_O)        0.051     2.211 r  Debouncer_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.211    Debouncer_inst/p_0_in[4]
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.414    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.107     1.971    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128     1.991 r  Debouncer_inst_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.115     2.106    Debouncer_inst_2/counter_reg__0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I2_O)        0.104     2.210 r  Debouncer_inst_2/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.210    Debouncer_inst_2/p_0_in[4]
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.411    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[4]/C
                         clock pessimism             -0.547     1.863    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.107     1.970    Debouncer_inst_2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.864    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.154     2.160    Debouncer_inst/counter_reg__0[0]
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.205 r  Debouncer_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.205    Debouncer_inst/p_0_in[3]
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.414    Debouncer_inst/CLK
    SLICE_X3Y84          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.956    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128     1.991 r  Debouncer_inst_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.115     2.106    Debouncer_inst_2/counter_reg__0[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.098     2.204 r  Debouncer_inst_2/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.204    Debouncer_inst_2/p_0_in[3]
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.411    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[3]/C
                         clock pessimism             -0.547     1.863    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.092     1.955    Debouncer_inst_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/FF_wire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  Debouncer_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.181     2.186    Debouncer_inst_2/p_1_in
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.870     2.413    Debouncer_inst_2/CLK
    SLICE_X3Y83          FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.066     1.929    Debouncer_inst_2/FF_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  Debouncer_inst_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.179     2.184    Debouncer_inst_2/counter_reg__0[2]
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.042     2.226 r  Debouncer_inst_2/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.226    Debouncer_inst_2/p_0_in[2]
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.868     2.411    Debouncer_inst_2/CLK
    SLICE_X5Y84          FDRE                                         r  Debouncer_inst_2/counter_reg[2]/C
                         clock pessimism             -0.547     1.863    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.968    Debouncer_inst_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Incrementer_inst/button_presses_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.212ns (53.029%)  route 0.188ns (46.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.864    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     2.028 f  Incrementer_inst/button_presses_reg[3]/Q
                         net (fo=23, routed)          0.188     2.216    Incrementer_inst/button_presses[3]
    SLICE_X2Y85          LUT5 (Prop_lut5_I1_O)        0.048     2.264 r  Incrementer_inst/button_presses[4]_i_2/O
                         net (fo=1, routed)           0.000     2.264    Incrementer_inst/p_0_in__0[4]
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[4]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131     1.995    Incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      ConstCounter_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y84      Debouncer_inst/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y84      Debouncer_inst/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y84      Debouncer_inst/FF_wire_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y84      Debouncer_inst/button_debounced_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y84      Debouncer_inst/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y84      Debouncer_inst_2/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y84      Debouncer_inst_2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y84      Debouncer_inst_2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y84      Debouncer_inst_2/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y84      Debouncer_inst_2/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y84      Debouncer_inst_2/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      Incrementer_inst/button_presses_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      Incrementer_inst/button_presses_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      Incrementer_inst/button_presses_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      Debouncer_inst/FF_wire_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      Debouncer_inst/FF_wire_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      Debouncer_inst/FF_wire_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      Debouncer_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      Debouncer_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      Debouncer_inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      Debouncer_inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y84      Debouncer_inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      Debouncer_inst_2/FF_wire_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y83      Debouncer_inst_2/FF_wire_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.897ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.456ns (29.943%)  route 1.067ns (70.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          1.067     7.859    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.311   206.299    
                         clock uncertainty           -0.138   206.161    
    SLICE_X0Y87          FDCE (Recov_fdce_C_CLR)     -0.405   205.756    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.756    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                197.897    

Slack (MET) :             197.897ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.456ns (29.943%)  route 1.067ns (70.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          1.067     7.859    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.311   206.299    
                         clock uncertainty           -0.138   206.161    
    SLICE_X0Y87          FDCE (Recov_fdce_C_CLR)     -0.405   205.756    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.756    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                197.897    

Slack (MET) :             197.897ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.456ns (29.943%)  route 1.067ns (70.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          1.067     7.859    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.311   206.299    
                         clock uncertainty           -0.138   206.161    
    SLICE_X0Y87          FDCE (Recov_fdce_C_CLR)     -0.405   205.756    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.756    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                197.897    

Slack (MET) :             197.897ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.456ns (29.943%)  route 1.067ns (70.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          1.067     7.859    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.311   206.299    
                         clock uncertainty           -0.138   206.161    
    SLICE_X0Y87          FDCE (Recov_fdce_C_CLR)     -0.405   205.756    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.756    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                197.897    

Slack (MET) :             198.357ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.650     7.442    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.600   205.987    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[2]/C
                         clock pessimism              0.311   206.298    
                         clock uncertainty           -0.138   206.160    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.361   205.799    Incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                        205.799    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                198.357    

Slack (MET) :             198.357ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[4]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.650     7.442    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.600   205.987    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[4]/C
                         clock pessimism              0.311   206.298    
                         clock uncertainty           -0.138   206.160    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.361   205.799    Incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                        205.799    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                198.357    

Slack (MET) :             198.399ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.650     7.442    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.600   205.987    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
                         clock pessimism              0.311   206.298    
                         clock uncertainty           -0.138   206.160    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.319   205.841    Incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                        205.841    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                198.399    

Slack (MET) :             198.399ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.650     7.442    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.600   205.987    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[1]/C
                         clock pessimism              0.311   206.298    
                         clock uncertainty           -0.138   206.160    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.319   205.841    Incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                        205.841    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                198.399    

Slack (MET) :             198.399ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.717     6.336    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     6.792 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.650     7.442    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.600   205.987    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[3]/C
                         clock pessimism              0.311   206.298    
                         clock uncertainty           -0.138   206.160    
    SLICE_X2Y85          FDCE (Recov_fdce_C_CLR)     -0.319   205.841    Incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                        205.841    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                198.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.664%)  route 0.233ns (62.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.233     2.238    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
                         clock pessimism             -0.512     1.902    
    SLICE_X2Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.835    Incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.664%)  route 0.233ns (62.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.233     2.238    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[1]/C
                         clock pessimism             -0.512     1.902    
    SLICE_X2Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.835    Incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.664%)  route 0.233ns (62.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.233     2.238    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[2]/C
                         clock pessimism             -0.512     1.902    
    SLICE_X2Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.835    Incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.664%)  route 0.233ns (62.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.233     2.238    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[3]/C
                         clock pessimism             -0.512     1.902    
    SLICE_X2Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.835    Incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[4]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.664%)  route 0.233ns (62.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.233     2.238    Incrementer_inst/AR[0]
    SLICE_X2Y85          FDCE                                         f  Incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X2Y85          FDCE                                         r  Incrementer_inst/button_presses_reg[4]/C
                         clock pessimism             -0.512     1.902    
    SLICE_X2Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.835    Incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.560%)  route 0.390ns (73.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.390     2.394    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.512     1.903    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.811    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.560%)  route 0.390ns (73.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.390     2.394    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.512     1.903    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.811    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.560%)  route 0.390ns (73.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.390     2.394    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.512     1.903    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.811    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.560%)  route 0.390ns (73.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.863    Debouncer_inst/CLK
    SLICE_X4Y84          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.390     2.394    ConstCounter_inst/AR[0]
    SLICE_X0Y87          FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ConstCounter_inst/CLK
    SLICE_X0Y87          FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.512     1.903    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.811    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.583    





