

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Mon Aug 12 18:57:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46002|    46002|  0.238 ms|  0.238 ms|  46002|  46002|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    46000|    46000|        46|         46|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 46, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 46, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 49 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 0, i10 %i" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 50 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 52 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.73ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 53 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln4_8 = add i10 %i_1, i10 1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 54 'add' 'add_ln4_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.body.i.split, void %_Z9vecTrans2PiS_.exit.exitStub" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 55 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 56 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:5->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 57 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%d = load i10 %A_addr" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:5->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 58 'load' 'd' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%d = load i10 %A_addr" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:5->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 59 'load' 'd' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 60 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 62 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.55ns)   --->   "%icmp_ln6 = icmp_sgt  i32 %d, i32 0" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:6->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 63 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc.i, void %if.then.i" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:6->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 64 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln4 = add i32 %d, i32 112" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 65 'add' 'add_ln4' <Predicate = (icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i10 %b, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 66 'getelementptr' 'b_addr' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%b_load = load i10 %b_addr" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 67 'load' 'b_load' <Predicate = (icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.18>
ST_4 : Operation 68 [5/5] (5.18ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 68 'mul' 'mul_ln4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%b_load = load i10 %b_addr" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 69 'load' 'b_load' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 70 [4/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 70 'mul' 'mul_ln4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 71 [3/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 71 'mul' 'mul_ln4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 72 [2/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 72 'mul' 'mul_ln4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 73 [1/5] (3.87ns)   --->   "%mul_ln4 = mul i32 %d, i32 %add_ln4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 73 'mul' 'mul_ln4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln4_1 = add i32 %mul_ln4, i32 23" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 74 'add' 'add_ln4_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.18>
ST_10 : Operation 75 [5/5] (5.18ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 75 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.87>
ST_11 : Operation 76 [4/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 76 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 77 [3/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 77 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.87>
ST_13 : Operation 78 [2/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 78 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 79 [1/5] (3.87ns)   --->   "%mul_ln4_1 = mul i32 %d, i32 %add_ln4_1" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 79 'mul' 'mul_ln4_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln4_2 = add i32 %mul_ln4_1, i32 36" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 80 'add' 'add_ln4_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.18>
ST_16 : Operation 81 [5/5] (5.18ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 81 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 82 [4/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 82 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 83 [3/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 83 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.87>
ST_19 : Operation 84 [2/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 84 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 85 [1/5] (3.87ns)   --->   "%mul_ln4_2 = mul i32 %d, i32 %add_ln4_2" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 85 'mul' 'mul_ln4_2' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.55>
ST_21 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln4_3 = add i32 %mul_ln4_2, i32 82" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 86 'add' 'add_ln4_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.18>
ST_22 : Operation 87 [5/5] (5.18ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 87 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.87>
ST_23 : Operation 88 [4/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 88 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.87>
ST_24 : Operation 89 [3/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 89 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.87>
ST_25 : Operation 90 [2/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 90 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.87>
ST_26 : Operation 91 [1/5] (3.87ns)   --->   "%mul_ln4_3 = mul i32 %d, i32 %add_ln4_3" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 91 'mul' 'mul_ln4_3' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.55>
ST_27 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln4_4 = add i32 %mul_ln4_3, i32 127" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 92 'add' 'add_ln4_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.18>
ST_28 : Operation 93 [5/5] (5.18ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 93 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 94 [4/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 94 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.87>
ST_30 : Operation 95 [3/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 95 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.87>
ST_31 : Operation 96 [2/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 96 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.87>
ST_32 : Operation 97 [1/5] (3.87ns)   --->   "%mul_ln4_4 = mul i32 %d, i32 %add_ln4_4" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 97 'mul' 'mul_ln4_4' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.55>
ST_33 : Operation 98 [1/1] (2.55ns)   --->   "%add_ln4_5 = add i32 %mul_ln4_4, i32 2" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 98 'add' 'add_ln4_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.18>
ST_34 : Operation 99 [5/5] (5.18ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 99 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.87>
ST_35 : Operation 100 [4/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 100 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.87>
ST_36 : Operation 101 [3/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 101 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.87>
ST_37 : Operation 102 [2/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 102 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.87>
ST_38 : Operation 103 [1/5] (3.87ns)   --->   "%mul_ln4_5 = mul i32 %d, i32 %add_ln4_5" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 103 'mul' 'mul_ln4_5' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.55>
ST_39 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln4_6 = add i32 %mul_ln4_5, i32 20" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 104 'add' 'add_ln4_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.18>
ST_40 : Operation 105 [5/5] (5.18ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 105 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 5.18> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.87>
ST_41 : Operation 106 [4/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 106 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.87>
ST_42 : Operation 107 [3/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 107 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.87>
ST_43 : Operation 108 [2/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 108 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.87>
ST_44 : Operation 109 [1/5] (3.87ns)   --->   "%mul_ln4_6 = mul i32 %d, i32 %add_ln4_6" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 109 'mul' 'mul_ln4_6' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.55>
ST_45 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln4_7 = add i32 %mul_ln4_6, i32 100" [benchmarks/jianyicheng/vecTrans2/src/g.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 110 'add' 'add_ln4_7' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i10 %b_load" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 111 'zext' 'zext_ln8' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 0.00>
ST_46 : Operation 112 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln8" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 112 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 0.00>
ST_46 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %add_ln4_7, i10 %A_addr_1" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 113 'store' 'store_ln8' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc.i" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:8->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 114 'br' 'br_ln8' <Predicate = (!icmp_ln4 & icmp_ln6)> <Delay = 0.00>
ST_46 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 %add_ln4_8, i10 %i" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 115 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 1.58>
ST_46 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.body.i" [benchmarks/jianyicheng/vecTrans2/src/vecTrans2.cpp:4->benchmarks/jianyicheng/vecTrans2/src/vecTrans2_tb.cpp:23]   --->   Operation 116 'br' 'br_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01111111111111111111111111111111111111111111111]
store_ln4             (store            ) [ 00000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000]
i_1                   (load             ) [ 00000000000000000000000000000000000000000000000]
icmp_ln4              (icmp             ) [ 01111111111111111111111111111111111111111111111]
add_ln4_8             (add              ) [ 00111111111111111111111111111111111111111111111]
br_ln4                (br               ) [ 00000000000000000000000000000000000000000000000]
zext_ln4              (zext             ) [ 00110000000000000000000000000000000000000000000]
A_addr                (getelementptr    ) [ 00100000000000000000000000000000000000000000000]
d                     (load             ) [ 00011111111111111111111111111111111111111111100]
specpipeline_ln4      (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
specloopname_ln4      (specloopname     ) [ 00000000000000000000000000000000000000000000000]
icmp_ln6              (icmp             ) [ 00011111111111111111111111111111111111111111111]
br_ln6                (br               ) [ 00000000000000000000000000000000000000000000000]
add_ln4               (add              ) [ 00001111100000000000000000000000000000000000000]
b_addr                (getelementptr    ) [ 00001000000000000000000000000000000000000000000]
b_load                (load             ) [ 00000111111111111111111111111111111111111111111]
mul_ln4               (mul              ) [ 00000000010000000000000000000000000000000000000]
add_ln4_1             (add              ) [ 00000000001111100000000000000000000000000000000]
mul_ln4_1             (mul              ) [ 00000000000000010000000000000000000000000000000]
add_ln4_2             (add              ) [ 00000000000000001111100000000000000000000000000]
mul_ln4_2             (mul              ) [ 00000000000000000000010000000000000000000000000]
add_ln4_3             (add              ) [ 00000000000000000000001111100000000000000000000]
mul_ln4_3             (mul              ) [ 00000000000000000000000000010000000000000000000]
add_ln4_4             (add              ) [ 00000000000000000000000000001111100000000000000]
mul_ln4_4             (mul              ) [ 00000000000000000000000000000000010000000000000]
add_ln4_5             (add              ) [ 00000000000000000000000000000000001111100000000]
mul_ln4_5             (mul              ) [ 00000000000000000000000000000000000000010000000]
add_ln4_6             (add              ) [ 00000000000000000000000000000000000000001111100]
mul_ln4_6             (mul              ) [ 00000000000000000000000000000000000000000000010]
add_ln4_7             (add              ) [ 00000000000000000000000000000000000000000000001]
zext_ln8              (zext             ) [ 00000000000000000000000000000000000000000000000]
A_addr_1              (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
store_ln8             (store            ) [ 00000000000000000000000000000000000000000000000]
br_ln8                (br               ) [ 00000000000000000000000000000000000000000000000]
store_ln4             (store            ) [ 00000000000000000000000000000000000000000000000]
br_ln4                (br               ) [ 00000000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="A_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="10" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="1"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="d/1 store_ln8/46 "/>
</bind>
</comp>

<comp id="63" class="1004" name="b_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="10" slack="2"/>
<pin id="67" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="10" slack="42"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/46 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/4 mul_ln4_1/10 mul_ln4_2/16 mul_ln4_3/22 mul_ln4_4/28 mul_ln4_5/34 mul_ln4_6/40 "/>
</bind>
</comp>

<comp id="88" class="1005" name="reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 mul_ln4_1 mul_ln4_2 mul_ln4_3 mul_ln4_4 mul_ln4_5 mul_ln4_6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln4_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_1_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln4_8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="45"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln4_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_1/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln4_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_2/15 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln4_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_3/21 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln4_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_4/27 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln4_5_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_5/33 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln4_6_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_6/39 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln4_7_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4_7/45 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="42"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/46 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln4_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="45"/>
<pin id="175" dir="0" index="1" bw="10" slack="45"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/46 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln4_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="3"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="add_ln4_8_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="45"/>
<pin id="190" dir="1" index="1" bw="10" slack="45"/>
</pin_list>
<bind>
<opset="add_ln4_8 "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln4_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="2"/>
<pin id="195" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="A_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="d_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="210" class="1005" name="icmp_ln6_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln4_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="b_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="b_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="42"/>
<pin id="226" dir="1" index="1" bw="10" slack="42"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="add_ln4_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_ln4_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln4_3_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="add_ln4_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln4_5_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="add_ln4_6_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_6 "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln4_7_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="91"><net_src comp="84" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="88" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="88" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="88" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="88" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="88" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="88" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="88" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="180"><net_src comp="46" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="100" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="106" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="196"><net_src comp="112" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="201"><net_src comp="50" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="206"><net_src comp="57" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="213"><net_src comp="117" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="122" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="222"><net_src comp="63" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="227"><net_src comp="70" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="232"><net_src comp="127" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="237"><net_src comp="133" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="242"><net_src comp="139" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="247"><net_src comp="145" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="252"><net_src comp="151" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="257"><net_src comp="157" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="262"><net_src comp="163" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="57" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {46 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_4_1 : A | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_4_1 : b | {3 4 }
  - Chain level:
	State 1
		store_ln4 : 1
		i_1 : 1
		icmp_ln4 : 2
		add_ln4_8 : 2
		br_ln4 : 3
		zext_ln4 : 2
		A_addr : 3
		d : 4
	State 2
	State 3
		br_ln6 : 1
		b_load : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		A_addr_1 : 1
		store_ln8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          | add_ln4_8_fu_106 |    0    |    0    |    13   |
|          |  add_ln4_fu_122  |    0    |    0    |    39   |
|          | add_ln4_1_fu_127 |    0    |    0    |    39   |
|          | add_ln4_2_fu_133 |    0    |    0    |    39   |
|    add   | add_ln4_3_fu_139 |    0    |    0    |    39   |
|          | add_ln4_4_fu_145 |    0    |    0    |    39   |
|          | add_ln4_5_fu_151 |    0    |    0    |    39   |
|          | add_ln4_6_fu_157 |    0    |    0    |    39   |
|          | add_ln4_7_fu_163 |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|    mul   |     grp_fu_84    |    3    |    51   |    0    |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln4_fu_100 |    0    |    0    |    13   |
|          |  icmp_ln6_fu_117 |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|   zext   |  zext_ln4_fu_112 |    0    |    0    |    0    |
|          |  zext_ln8_fu_169 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |    51   |   377   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  A_addr_reg_198 |   10   |
|add_ln4_1_reg_229|   32   |
|add_ln4_2_reg_234|   32   |
|add_ln4_3_reg_239|   32   |
|add_ln4_4_reg_244|   32   |
|add_ln4_5_reg_249|   32   |
|add_ln4_6_reg_254|   32   |
|add_ln4_7_reg_259|   32   |
|add_ln4_8_reg_188|   10   |
| add_ln4_reg_214 |   32   |
|  b_addr_reg_219 |   10   |
|  b_load_reg_224 |   10   |
|    d_reg_203    |   32   |
|    i_reg_177    |   10   |
| icmp_ln4_reg_184|    1   |
| icmp_ln6_reg_210|    1   |
|      reg_88     |   32   |
| zext_ln4_reg_193|   64   |
+-----------------+--------+
|      Total      |   436  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_70 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_84    |  p1  |   7  |  32  |   224  ||    37   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   274  ||  5.4798 ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   51   |   377  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   60   |
|  Register |    -   |    -   |   436  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   487  |   437  |
+-----------+--------+--------+--------+--------+
