{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 00:18:35 2009 " "Info: Processing started: Thu Nov 26 00:18:35 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PipelineUniProcessor EP2S130F1020C3 " "Info: Automatically selected device EP2S130F1020C3 for design PipelineUniProcessor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC230F1020C " "Info: Device HC230F1020C is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3 " "Info: Device EP2S60F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3ES " "Info: Device EP2S60F1020C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C3 " "Info: Device EP2S90F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C3 " "Info: Device EP2S180F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "Warning: No exact pin location assignment(s) for 100 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTWRITEMEM " "Info: Pin TESTWRITEMEM not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTWRITEMEM } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 824 1003 320 "TESTWRITEMEM" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTWRITEMEM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[31\] " "Info: Pin TESTINST\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[30\] " "Info: Pin TESTINST\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[29\] " "Info: Pin TESTINST\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[28\] " "Info: Pin TESTINST\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[27\] " "Info: Pin TESTINST\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[26\] " "Info: Pin TESTINST\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[25\] " "Info: Pin TESTINST\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[24\] " "Info: Pin TESTINST\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[23\] " "Info: Pin TESTINST\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[22\] " "Info: Pin TESTINST\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[21\] " "Info: Pin TESTINST\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[20\] " "Info: Pin TESTINST\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[19\] " "Info: Pin TESTINST\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[18\] " "Info: Pin TESTINST\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[17\] " "Info: Pin TESTINST\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[16\] " "Info: Pin TESTINST\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[15\] " "Info: Pin TESTINST\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[14\] " "Info: Pin TESTINST\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[13\] " "Info: Pin TESTINST\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[12\] " "Info: Pin TESTINST\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[11\] " "Info: Pin TESTINST\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[10\] " "Info: Pin TESTINST\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[9\] " "Info: Pin TESTINST\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[8\] " "Info: Pin TESTINST\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[7\] " "Info: Pin TESTINST\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[6\] " "Info: Pin TESTINST\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[5\] " "Info: Pin TESTINST\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[4\] " "Info: Pin TESTINST\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[3\] " "Info: Pin TESTINST\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[2\] " "Info: Pin TESTINST\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[1\] " "Info: Pin TESTINST\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[0\] " "Info: Pin TESTINST\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[31\] " "Info: Pin TESTNEXTIADDR\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[30\] " "Info: Pin TESTNEXTIADDR\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[29\] " "Info: Pin TESTNEXTIADDR\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[28\] " "Info: Pin TESTNEXTIADDR\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[27\] " "Info: Pin TESTNEXTIADDR\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[26\] " "Info: Pin TESTNEXTIADDR\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[25\] " "Info: Pin TESTNEXTIADDR\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[24\] " "Info: Pin TESTNEXTIADDR\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[23\] " "Info: Pin TESTNEXTIADDR\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[22\] " "Info: Pin TESTNEXTIADDR\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[21\] " "Info: Pin TESTNEXTIADDR\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[20\] " "Info: Pin TESTNEXTIADDR\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[19\] " "Info: Pin TESTNEXTIADDR\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[18\] " "Info: Pin TESTNEXTIADDR\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[17\] " "Info: Pin TESTNEXTIADDR\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[16\] " "Info: Pin TESTNEXTIADDR\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[15\] " "Info: Pin TESTNEXTIADDR\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[14\] " "Info: Pin TESTNEXTIADDR\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[13\] " "Info: Pin TESTNEXTIADDR\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[12\] " "Info: Pin TESTNEXTIADDR\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[11\] " "Info: Pin TESTNEXTIADDR\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[10\] " "Info: Pin TESTNEXTIADDR\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[9\] " "Info: Pin TESTNEXTIADDR\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[8\] " "Info: Pin TESTNEXTIADDR\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[7\] " "Info: Pin TESTNEXTIADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[6\] " "Info: Pin TESTNEXTIADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[5\] " "Info: Pin TESTNEXTIADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[4\] " "Info: Pin TESTNEXTIADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[3\] " "Info: Pin TESTNEXTIADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[2\] " "Info: Pin TESTNEXTIADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[1\] " "Info: Pin TESTNEXTIADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[0\] " "Info: Pin TESTNEXTIADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[31\] " "Info: Pin TESTPC\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[30\] " "Info: Pin TESTPC\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[29\] " "Info: Pin TESTPC\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[28\] " "Info: Pin TESTPC\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[27\] " "Info: Pin TESTPC\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[26\] " "Info: Pin TESTPC\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[25\] " "Info: Pin TESTPC\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[24\] " "Info: Pin TESTPC\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[23\] " "Info: Pin TESTPC\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[22\] " "Info: Pin TESTPC\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[21\] " "Info: Pin TESTPC\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[20\] " "Info: Pin TESTPC\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[19\] " "Info: Pin TESTPC\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[18\] " "Info: Pin TESTPC\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[17\] " "Info: Pin TESTPC\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[16\] " "Info: Pin TESTPC\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[15\] " "Info: Pin TESTPC\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[14\] " "Info: Pin TESTPC\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[13\] " "Info: Pin TESTPC\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[12\] " "Info: Pin TESTPC\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[11\] " "Info: Pin TESTPC\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[10\] " "Info: Pin TESTPC\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[9\] " "Info: Pin TESTPC\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[8\] " "Info: Pin TESTPC\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[7\] " "Info: Pin TESTPC\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[6\] " "Info: Pin TESTPC\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[5\] " "Info: Pin TESTPC\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[4\] " "Info: Pin TESTPC\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[3\] " "Info: Pin TESTPC\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[2\] " "Info: Pin TESTPC\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[1\] " "Info: Pin TESTPC\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[0\] " "Info: Pin TESTPC\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT " "Info: Pin INT not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { INT } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 40 184 352 56 "RESET" "" } { 216 120 224 232 "RESET" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN U30 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN U30 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN T30 (CLK1p, Input)) " "Info: Automatically promoted node RESET (placed in PIN T30 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 40 184 352 56 "RESET" "" } { 216 120 224 232 "RESET" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 1 97 0 " "Info: Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 1 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 93 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  93 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 93 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  93 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 85 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 86 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 94 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 94 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 86 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 84 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use undetermined 0 6 " "Info: I/O bank number 12 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:31 " "Info: Fitter placement operations ending: elapsed time is 00:01:31" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7 register PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6 -11.429 ns " "Info: Slack time is -11.429 ns between source register \"PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7\" and destination register \"PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.806 ns + Largest register register " "Info: + Largest register to register requirement is 0.806 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.441 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8630 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8630; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6 3 REG Unassigned 2 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.441 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8630 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8630; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6 3 REG Unassigned 2 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.441 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8630 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8630; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7 3 REG Unassigned 5 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 168 232 264 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.441 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8630 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8630; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7 3 REG Unassigned 5 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 168 232 264 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns   " "Info:   Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 168 232 264 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns   " "Info:   Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.235 ns - Longest register register " "Info: - Longest register to register delay is 12.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 168 232 264 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.155 ns) + CELL(0.055 ns) 3.210 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~114 2 COMB Unassigned 1 " "Info: 2: + IC(3.155 ns) + CELL(0.055 ns) = 3.210 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 } "NODE_NAME" } } { "ControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 120 288 512 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 3.629 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~115 3 COMB Unassigned 3 " "Info: 3: + IC(0.258 ns) + CELL(0.161 ns) = 3.629 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 } "NODE_NAME" } } { "ControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 120 288 512 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.285 ns) 4.477 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|FORWARDB\[0\]~5 4 COMB Unassigned 65 " "Info: 4: + IC(0.563 ns) + CELL(0.285 ns) = 4.477 ns; Loc. = Unassigned; Fanout = 65; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|FORWARDB\[0\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 } "NODE_NAME" } } { "ForwardControlUnit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ForwardControlUnit.tdf" 20 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.285 ns) 5.966 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|_~0 5 COMB Unassigned 32 " "Info: 5: + IC(1.204 ns) + CELL(0.285 ns) = 5.966 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|_~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 120 576 712 248 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.374 ns) 7.555 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[5\] 6 COMB Unassigned 2 " "Info: 6: + IC(1.215 ns) + CELL(0.374 ns) = 7.555 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 7.974 ns PipelineUniProcessor:IntelInside\|IsZero~21 7 COMB Unassigned 1 " "Info: 7: + IC(0.134 ns) + CELL(0.285 ns) = 7.974 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] PipelineUniProcessor:IntelInside|IsZero~21 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.161 ns) 9.018 ns PipelineUniProcessor:IntelInside\|IsZero~9 8 COMB Unassigned 1 " "Info: 8: + IC(0.883 ns) + CELL(0.161 ns) = 9.018 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { PipelineUniProcessor:IntelInside|IsZero~21 PipelineUniProcessor:IntelInside|IsZero~9 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.285 ns) 9.854 ns PipelineUniProcessor:IntelInside\|IsZero 9 COMB Unassigned 1 " "Info: 9: + IC(0.551 ns) + CELL(0.285 ns) = 9.854 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 10.273 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 10 COMB Unassigned 32 " "Info: 10: + IC(0.258 ns) + CELL(0.161 ns) = 10.273 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.397 ns) 11.600 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst3\|inst3 11 COMB Unassigned 3 " "Info: 11: + IC(0.930 ns) + CELL(0.397 ns) = 11.600 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst3\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.162 ns) 12.235 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6 12 REG Unassigned 2 " "Info: 12: + IC(0.473 ns) + CELL(0.162 ns) = 12.235 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 21.34 % ) " "Info: Total cell delay = 2.611 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.624 ns ( 78.66 % ) " "Info: Total interconnect delay = 9.624 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.235 ns" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] PipelineUniProcessor:IntelInside|IsZero~21 PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.235 ns" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] PipelineUniProcessor:IntelInside|IsZero~21 PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.235 ns register register " "Info: Estimated most critical path is register to register delay of 12.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7 1 REG LAB_X32_Y61 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y61; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:INSTBUFFER\|dffe8bit:diff32Part2\|inst7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 168 232 264 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.155 ns) + CELL(0.055 ns) 3.210 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~114 2 COMB LAB_X59_Y46 1 " "Info: 2: + IC(3.155 ns) + CELL(0.055 ns) = 3.210 ns; Loc. = LAB_X59_Y46; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 } "NODE_NAME" } } { "ControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 120 288 512 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 3.629 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~115 3 COMB LAB_X59_Y46 3 " "Info: 3: + IC(0.258 ns) + CELL(0.161 ns) = 3.629 ns; Loc. = LAB_X59_Y46; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|_~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 } "NODE_NAME" } } { "ControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { { 120 288 512 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.285 ns) 4.477 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|FORWARDB\[0\]~5 4 COMB LAB_X59_Y43 65 " "Info: 4: + IC(0.563 ns) + CELL(0.285 ns) = 4.477 ns; Loc. = LAB_X59_Y43; Fanout = 65; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|ForwardControlUnit:inst\|FORWARDB\[0\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 } "NODE_NAME" } } { "ForwardControlUnit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ForwardControlUnit.tdf" 20 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.285 ns) 5.966 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|_~0 5 COMB LAB_X48_Y45 32 " "Info: 5: + IC(1.204 ns) + CELL(0.285 ns) = 5.966 ns; Loc. = LAB_X48_Y45; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|_~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { { 120 576 712 248 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.374 ns) 7.555 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[5\] 6 COMB LAB_X56_Y43 2 " "Info: 6: + IC(1.215 ns) + CELL(0.374 ns) = 7.555 ns; Loc. = LAB_X56_Y43; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 7.974 ns PipelineUniProcessor:IntelInside\|IsZero~21 7 COMB LAB_X56_Y43 1 " "Info: 7: + IC(0.134 ns) + CELL(0.285 ns) = 7.974 ns; Loc. = LAB_X56_Y43; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] PipelineUniProcessor:IntelInside|IsZero~21 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.161 ns) 9.018 ns PipelineUniProcessor:IntelInside\|IsZero~9 8 COMB LAB_X52_Y44 1 " "Info: 8: + IC(0.883 ns) + CELL(0.161 ns) = 9.018 ns; Loc. = LAB_X52_Y44; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { PipelineUniProcessor:IntelInside|IsZero~21 PipelineUniProcessor:IntelInside|IsZero~9 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.285 ns) 9.854 ns PipelineUniProcessor:IntelInside\|IsZero 9 COMB LAB_X52_Y45 1 " "Info: 9: + IC(0.551 ns) + CELL(0.285 ns) = 9.854 ns; Loc. = LAB_X52_Y45; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 10.273 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 10 COMB LAB_X52_Y45 32 " "Info: 10: + IC(0.258 ns) + CELL(0.161 ns) = 10.273 ns; Loc. = LAB_X52_Y45; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.397 ns) 11.600 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst3\|inst3 11 COMB LAB_X59_Y45 3 " "Info: 11: + IC(0.930 ns) + CELL(0.397 ns) = 11.600 ns; Loc. = LAB_X59_Y45; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst3\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.162 ns) 12.235 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6 12 REG LAB_X60_Y45 2 " "Info: 12: + IC(0.473 ns) + CELL(0.162 ns) = 12.235 ns; Loc. = LAB_X60_Y45; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 21.34 % ) " "Info: Total cell delay = 2.611 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.624 ns ( 78.66 % ) " "Info: Total interconnect delay = 9.624 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.235 ns" { PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2|inst7 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~114 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|_~115 PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst|FORWARDB[0]~5 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|_~0 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[5] PipelineUniProcessor:IntelInside|IsZero~21 PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst6 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X45_Y38 X55_Y49 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y38 to location X55_Y49" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Info: Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "1 " "Info: Duplicated 1 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "5 " "Info: Duplicated 5 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Warning: Found 97 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTWRITEMEM 0 " "Info: Pin \"TESTWRITEMEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[31\] 0 " "Info: Pin \"TESTINST\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[30\] 0 " "Info: Pin \"TESTINST\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[29\] 0 " "Info: Pin \"TESTINST\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[28\] 0 " "Info: Pin \"TESTINST\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[27\] 0 " "Info: Pin \"TESTINST\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[26\] 0 " "Info: Pin \"TESTINST\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[25\] 0 " "Info: Pin \"TESTINST\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[24\] 0 " "Info: Pin \"TESTINST\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[23\] 0 " "Info: Pin \"TESTINST\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[22\] 0 " "Info: Pin \"TESTINST\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[21\] 0 " "Info: Pin \"TESTINST\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[20\] 0 " "Info: Pin \"TESTINST\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[19\] 0 " "Info: Pin \"TESTINST\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[18\] 0 " "Info: Pin \"TESTINST\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[17\] 0 " "Info: Pin \"TESTINST\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[16\] 0 " "Info: Pin \"TESTINST\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[15\] 0 " "Info: Pin \"TESTINST\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[14\] 0 " "Info: Pin \"TESTINST\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[13\] 0 " "Info: Pin \"TESTINST\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[12\] 0 " "Info: Pin \"TESTINST\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[11\] 0 " "Info: Pin \"TESTINST\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[10\] 0 " "Info: Pin \"TESTINST\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[9\] 0 " "Info: Pin \"TESTINST\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[8\] 0 " "Info: Pin \"TESTINST\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[7\] 0 " "Info: Pin \"TESTINST\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[6\] 0 " "Info: Pin \"TESTINST\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[5\] 0 " "Info: Pin \"TESTINST\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[4\] 0 " "Info: Pin \"TESTINST\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[3\] 0 " "Info: Pin \"TESTINST\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[2\] 0 " "Info: Pin \"TESTINST\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[1\] 0 " "Info: Pin \"TESTINST\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[0\] 0 " "Info: Pin \"TESTINST\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[31\] 0 " "Info: Pin \"TESTNEXTIADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[30\] 0 " "Info: Pin \"TESTNEXTIADDR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[29\] 0 " "Info: Pin \"TESTNEXTIADDR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[28\] 0 " "Info: Pin \"TESTNEXTIADDR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[27\] 0 " "Info: Pin \"TESTNEXTIADDR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[26\] 0 " "Info: Pin \"TESTNEXTIADDR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[25\] 0 " "Info: Pin \"TESTNEXTIADDR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[24\] 0 " "Info: Pin \"TESTNEXTIADDR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[23\] 0 " "Info: Pin \"TESTNEXTIADDR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[22\] 0 " "Info: Pin \"TESTNEXTIADDR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[21\] 0 " "Info: Pin \"TESTNEXTIADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[20\] 0 " "Info: Pin \"TESTNEXTIADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[19\] 0 " "Info: Pin \"TESTNEXTIADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[18\] 0 " "Info: Pin \"TESTNEXTIADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[17\] 0 " "Info: Pin \"TESTNEXTIADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[16\] 0 " "Info: Pin \"TESTNEXTIADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[15\] 0 " "Info: Pin \"TESTNEXTIADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[14\] 0 " "Info: Pin \"TESTNEXTIADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[13\] 0 " "Info: Pin \"TESTNEXTIADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[12\] 0 " "Info: Pin \"TESTNEXTIADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[11\] 0 " "Info: Pin \"TESTNEXTIADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[10\] 0 " "Info: Pin \"TESTNEXTIADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[9\] 0 " "Info: Pin \"TESTNEXTIADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[8\] 0 " "Info: Pin \"TESTNEXTIADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[7\] 0 " "Info: Pin \"TESTNEXTIADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[6\] 0 " "Info: Pin \"TESTNEXTIADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[5\] 0 " "Info: Pin \"TESTNEXTIADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[4\] 0 " "Info: Pin \"TESTNEXTIADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[3\] 0 " "Info: Pin \"TESTNEXTIADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[2\] 0 " "Info: Pin \"TESTNEXTIADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[1\] 0 " "Info: Pin \"TESTNEXTIADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[0\] 0 " "Info: Pin \"TESTNEXTIADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[31\] 0 " "Info: Pin \"TESTPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[30\] 0 " "Info: Pin \"TESTPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[29\] 0 " "Info: Pin \"TESTPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[28\] 0 " "Info: Pin \"TESTPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[27\] 0 " "Info: Pin \"TESTPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[26\] 0 " "Info: Pin \"TESTPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[25\] 0 " "Info: Pin \"TESTPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[24\] 0 " "Info: Pin \"TESTPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[23\] 0 " "Info: Pin \"TESTPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[22\] 0 " "Info: Pin \"TESTPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[21\] 0 " "Info: Pin \"TESTPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[20\] 0 " "Info: Pin \"TESTPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[19\] 0 " "Info: Pin \"TESTPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[18\] 0 " "Info: Pin \"TESTPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[17\] 0 " "Info: Pin \"TESTPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[16\] 0 " "Info: Pin \"TESTPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[15\] 0 " "Info: Pin \"TESTPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[14\] 0 " "Info: Pin \"TESTPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[13\] 0 " "Info: Pin \"TESTPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[12\] 0 " "Info: Pin \"TESTPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[11\] 0 " "Info: Pin \"TESTPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[10\] 0 " "Info: Pin \"TESTPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[9\] 0 " "Info: Pin \"TESTPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[8\] 0 " "Info: Pin \"TESTPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[7\] 0 " "Info: Pin \"TESTPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[6\] 0 " "Info: Pin \"TESTPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[5\] 0 " "Info: Pin \"TESTPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[4\] 0 " "Info: Pin \"TESTPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[3\] 0 " "Info: Pin \"TESTPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[2\] 0 " "Info: Pin \"TESTPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[1\] 0 " "Info: Pin \"TESTPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[0\] 0 " "Info: Pin \"TESTPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.fit.smsg " "Info: Generated suppressed messages file F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Info: Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 00:21:35 2009 " "Info: Processing ended: Thu Nov 26 00:21:35 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Info: Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Info: Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
