{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 16:01:14 2019 " "Info: Processing started: Mon Nov 25 16:01:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw6 -c hw6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw6 -c hw6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[23\]~latch " "Warning: Node \"serial_out:inst13\|store\[23\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[22\]~latch " "Warning: Node \"serial_out:inst13\|store\[22\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[21\]~latch " "Warning: Node \"serial_out:inst13\|store\[21\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[20\]~latch " "Warning: Node \"serial_out:inst13\|store\[20\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[19\]~latch " "Warning: Node \"serial_out:inst13\|store\[19\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[18\]~latch " "Warning: Node \"serial_out:inst13\|store\[18\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[17\]~latch " "Warning: Node \"serial_out:inst13\|store\[17\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[16\]~latch " "Warning: Node \"serial_out:inst13\|store\[16\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[15\]~latch " "Warning: Node \"serial_out:inst13\|store\[15\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[14\]~latch " "Warning: Node \"serial_out:inst13\|store\[14\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[13\]~latch " "Warning: Node \"serial_out:inst13\|store\[13\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[12\]~latch " "Warning: Node \"serial_out:inst13\|store\[12\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[11\]~latch " "Warning: Node \"serial_out:inst13\|store\[11\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[10\]~latch " "Warning: Node \"serial_out:inst13\|store\[10\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[9\]~latch " "Warning: Node \"serial_out:inst13\|store\[9\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[8\]~latch " "Warning: Node \"serial_out:inst13\|store\[8\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[7\]~latch " "Warning: Node \"serial_out:inst13\|store\[7\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[6\]~latch " "Warning: Node \"serial_out:inst13\|store\[6\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[5\]~latch " "Warning: Node \"serial_out:inst13\|store\[5\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[4\]~latch " "Warning: Node \"serial_out:inst13\|store\[4\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[3\]~latch " "Warning: Node \"serial_out:inst13\|store\[3\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[2\]~latch " "Warning: Node \"serial_out:inst13\|store\[2\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[1\]~latch " "Warning: Node \"serial_out:inst13\|store\[1\]~latch\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst13\|store\[0\] " "Warning: Node \"serial_out:inst13\|store\[0\]\" is a latch" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "_50Mclk " "Info: Assuming node \"_50Mclk\" is an undefined clock" {  } { { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "_50Mclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FDIV50K:inst9\|fout " "Info: Detected ripple clock \"FDIV50K:inst9\|fout\" as buffer" {  } { { "FDIV50K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV50K.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV50K:inst9\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FDIV10:inst7\|fout " "Info: Detected ripple clock \"FDIV10:inst7\|fout\" as buffer" {  } { { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV10:inst7\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LEDctrl:inst10\|state.001 " "Info: Detected ripple clock \"LEDctrl:inst10\|state.001\" as buffer" {  } { { "LEDctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/LEDctrl.v" 5 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDctrl:inst10\|state.001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FDIV25K:inst8\|fout " "Info: Detected ripple clock \"FDIV25K:inst8\|fout\" as buffer" {  } { { "FDIV25K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV25K.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV25K:inst8\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "_50Mclk register FDIV10:inst7\|count\[25\] register FDIV10:inst7\|fout 160.57 MHz 6.228 ns Internal " "Info: Clock \"_50Mclk\" has Internal fmax of 160.57 MHz between source register \"FDIV10:inst7\|count\[25\]\" and destination register \"FDIV10:inst7\|fout\" (period= 6.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.761 ns + Longest register register " "Info: + Longest register to register delay is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV10:inst7\|count\[25\] 1 REG LCFF_X19_Y17_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 3; REG Node = 'FDIV10:inst7\|count\[25\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV10:inst7|count[25] } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.398 ns) 1.741 ns FDIV10:inst7\|LessThan1~0 2 COMB LCCOMB_X20_Y18_N28 1 " "Info: 2: + IC(1.343 ns) + CELL(0.398 ns) = 1.741 ns; Loc. = LCCOMB_X20_Y18_N28; Fanout = 1; COMB Node = 'FDIV10:inst7\|LessThan1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { FDIV10:inst7|count[25] FDIV10:inst7|LessThan1~0 } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.137 ns FDIV10:inst7\|LessThan1~2 3 COMB LCCOMB_X20_Y18_N20 2 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.137 ns; Loc. = LCCOMB_X20_Y18_N20; Fanout = 2; COMB Node = 'FDIV10:inst7\|LessThan1~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { FDIV10:inst7|LessThan1~0 FDIV10:inst7|LessThan1~2 } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 2.677 ns FDIV10:inst7\|LessThan1~10 4 COMB LCCOMB_X20_Y18_N6 1 " "Info: 4: + IC(0.265 ns) + CELL(0.275 ns) = 2.677 ns; Loc. = LCCOMB_X20_Y18_N6; Fanout = 1; COMB Node = 'FDIV10:inst7\|LessThan1~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { FDIV10:inst7|LessThan1~2 FDIV10:inst7|LessThan1~10 } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.761 ns FDIV10:inst7\|fout 5 REG LCFF_X20_Y18_N7 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.761 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'FDIV10:inst7\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FDIV10:inst7|LessThan1~10 FDIV10:inst7|fout } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 32.85 % ) " "Info: Total cell delay = 0.907 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 67.15 % ) " "Info: Total interconnect delay = 1.854 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { FDIV10:inst7|count[25] FDIV10:inst7|LessThan1~0 FDIV10:inst7|LessThan1~2 FDIV10:inst7|LessThan1~10 FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { FDIV10:inst7|count[25] {} FDIV10:inst7|LessThan1~0 {} FDIV10:inst7|LessThan1~2 {} FDIV10:inst7|LessThan1~10 {} FDIV10:inst7|fout {} } { 0.000ns 1.343ns 0.246ns 0.265ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.139 ns - Smallest " "Info: - Smallest clock skew is -0.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk destination 2.545 ns + Shortest register " "Info: + Shortest clock path from clock \"_50Mclk\" to destination register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.545 ns FDIV10:inst7\|fout 2 REG LCFF_X20_Y18_N7 3 " "Info: 2: + IC(1.009 ns) + CELL(0.537 ns) = 2.545 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'FDIV10:inst7\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 60.35 % ) " "Info: Total cell delay = 1.536 ns ( 60.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 39.65 % ) " "Info: Total interconnect delay = 1.009 ns ( 39.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.545 ns" { _50Mclk {} _50Mclk~combout {} FDIV10:inst7|fout {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"_50Mclk\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns _50Mclk~clkctrl 2 COMB CLKCTRL_G2 156 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 156; COMB Node = '_50Mclk~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { _50Mclk _50Mclk~clkctrl } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns FDIV10:inst7\|count\[25\] 3 REG LCFF_X19_Y17_N19 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 3; REG Node = 'FDIV10:inst7\|count\[25\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { _50Mclk~clkctrl FDIV10:inst7|count[25] } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { _50Mclk _50Mclk~clkctrl FDIV10:inst7|count[25] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { _50Mclk {} _50Mclk~combout {} _50Mclk~clkctrl {} FDIV10:inst7|count[25] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.545 ns" { _50Mclk {} _50Mclk~combout {} FDIV10:inst7|fout {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { _50Mclk _50Mclk~clkctrl FDIV10:inst7|count[25] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { _50Mclk {} _50Mclk~combout {} _50Mclk~clkctrl {} FDIV10:inst7|count[25] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 11 -1 0 } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { FDIV10:inst7|count[25] FDIV10:inst7|LessThan1~0 FDIV10:inst7|LessThan1~2 FDIV10:inst7|LessThan1~10 FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { FDIV10:inst7|count[25] {} FDIV10:inst7|LessThan1~0 {} FDIV10:inst7|LessThan1~2 {} FDIV10:inst7|LessThan1~10 {} FDIV10:inst7|fout {} } { 0.000ns 1.343ns 0.246ns 0.265ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.545 ns" { _50Mclk {} _50Mclk~combout {} FDIV10:inst7|fout {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { _50Mclk _50Mclk~clkctrl FDIV10:inst7|count[25] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { _50Mclk {} _50Mclk~combout {} _50Mclk~clkctrl {} FDIV10:inst7|count[25] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "_50Mclk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"_50Mclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FDIV10:inst7\|fout oneshot:inst12\|cs.00 _50Mclk 3.019 ns " "Info: Found hold time violation between source  pin or register \"FDIV10:inst7\|fout\" and destination pin or register \"oneshot:inst12\|cs.00\" for clock \"_50Mclk\" (Hold time is 3.019 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.977 ns + Largest " "Info: + Largest clock skew is 4.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk destination 7.522 ns + Longest register " "Info: + Longest clock path from clock \"_50Mclk\" to destination register is 7.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.787 ns) 3.359 ns FDIV25K:inst8\|fout 2 REG LCFF_X32_Y17_N17 3 " "Info: 2: + IC(1.573 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X32_Y17_N17; Fanout = 3; REG Node = 'FDIV25K:inst8\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { _50Mclk FDIV25K:inst8|fout } "NODE_NAME" } } { "FDIV25K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV25K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.611 ns) + CELL(0.000 ns) 5.970 ns FDIV25K:inst8\|fout~clkctrl 3 COMB CLKCTRL_G7 33 " "Info: 3: + IC(2.611 ns) + CELL(0.000 ns) = 5.970 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'FDIV25K:inst8\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { FDIV25K:inst8|fout FDIV25K:inst8|fout~clkctrl } "NODE_NAME" } } { "FDIV25K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV25K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 7.522 ns oneshot:inst12\|cs.00 4 REG LCFF_X34_Y16_N1 1 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 7.522 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 1; REG Node = 'oneshot:inst12\|cs.00'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { FDIV25K:inst8|fout~clkctrl oneshot:inst12|cs.00 } "NODE_NAME" } } { "oneshot.v" "" { Text "C:/Users/mings/Desktop/hw6/oneshot.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.88 % ) " "Info: Total cell delay = 2.323 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.199 ns ( 69.12 % ) " "Info: Total interconnect delay = 5.199 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.522 ns" { _50Mclk FDIV25K:inst8|fout FDIV25K:inst8|fout~clkctrl oneshot:inst12|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.522 ns" { _50Mclk {} _50Mclk~combout {} FDIV25K:inst8|fout {} FDIV25K:inst8|fout~clkctrl {} oneshot:inst12|cs.00 {} } { 0.000ns 0.000ns 1.573ns 2.611ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk source 2.545 ns - Shortest register " "Info: - Shortest clock path from clock \"_50Mclk\" to source register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.545 ns FDIV10:inst7\|fout 2 REG LCFF_X20_Y18_N7 3 " "Info: 2: + IC(1.009 ns) + CELL(0.537 ns) = 2.545 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'FDIV10:inst7\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 60.35 % ) " "Info: Total cell delay = 1.536 ns ( 60.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 39.65 % ) " "Info: Total interconnect delay = 1.009 ns ( 39.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.545 ns" { _50Mclk {} _50Mclk~combout {} FDIV10:inst7|fout {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.522 ns" { _50Mclk FDIV25K:inst8|fout FDIV25K:inst8|fout~clkctrl oneshot:inst12|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.522 ns" { _50Mclk {} _50Mclk~combout {} FDIV25K:inst8|fout {} FDIV25K:inst8|fout~clkctrl {} oneshot:inst12|cs.00 {} } { 0.000ns 0.000ns 1.573ns 2.611ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.545 ns" { _50Mclk {} _50Mclk~combout {} FDIV10:inst7|fout {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.974 ns - Shortest register register " "Info: - Shortest register to register delay is 1.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV10:inst7\|fout 1 REG LCFF_X20_Y18_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'FDIV10:inst7\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV10:inst7|fout } "NODE_NAME" } } { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.149 ns) 1.890 ns oneshot:inst12\|Selector0~0 2 COMB LCCOMB_X34_Y16_N0 1 " "Info: 2: + IC(1.741 ns) + CELL(0.149 ns) = 1.890 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'oneshot:inst12\|Selector0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { FDIV10:inst7|fout oneshot:inst12|Selector0~0 } "NODE_NAME" } } { "oneshot.v" "" { Text "C:/Users/mings/Desktop/hw6/oneshot.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.974 ns oneshot:inst12\|cs.00 3 REG LCFF_X34_Y16_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.974 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 1; REG Node = 'oneshot:inst12\|cs.00'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { oneshot:inst12|Selector0~0 oneshot:inst12|cs.00 } "NODE_NAME" } } { "oneshot.v" "" { Text "C:/Users/mings/Desktop/hw6/oneshot.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 11.80 % ) " "Info: Total cell delay = 0.233 ns ( 11.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.741 ns ( 88.20 % ) " "Info: Total interconnect delay = 1.741 ns ( 88.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { FDIV10:inst7|fout oneshot:inst12|Selector0~0 oneshot:inst12|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.974 ns" { FDIV10:inst7|fout {} oneshot:inst12|Selector0~0 {} oneshot:inst12|cs.00 {} } { 0.000ns 1.741ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "oneshot.v" "" { Text "C:/Users/mings/Desktop/hw6/oneshot.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FDIV10.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV10.v" 3 -1 0 } } { "oneshot.v" "" { Text "C:/Users/mings/Desktop/hw6/oneshot.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.522 ns" { _50Mclk FDIV25K:inst8|fout FDIV25K:inst8|fout~clkctrl oneshot:inst12|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.522 ns" { _50Mclk {} _50Mclk~combout {} FDIV25K:inst8|fout {} FDIV25K:inst8|fout~clkctrl {} oneshot:inst12|cs.00 {} } { 0.000ns 0.000ns 1.573ns 2.611ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { _50Mclk FDIV10:inst7|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.545 ns" { _50Mclk {} _50Mclk~combout {} FDIV10:inst7|fout {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { FDIV10:inst7|fout oneshot:inst12|Selector0~0 oneshot:inst12|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.974 ns" { FDIV10:inst7|fout {} oneshot:inst12|Selector0~0 {} oneshot:inst12|cs.00 {} } { 0.000ns 1.741ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADdff8:inst4\|dout\[4\] ADdin\[4\] _50Mclk 1.438 ns register " "Info: tsu for register \"ADdff8:inst4\|dout\[4\]\" (data pin = \"ADdin\[4\]\", clock pin = \"_50Mclk\") is 1.438 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.654 ns + Longest pin register " "Info: + Longest pin to register delay is 7.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ADdin\[4\] 1 PIN PIN_H23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 1; PIN Node = 'ADdin\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADdin[4] } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 112 48 216 128 "ADdin\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.436 ns) + CELL(0.366 ns) 7.654 ns ADdff8:inst4\|dout\[4\] 2 REG LCFF_X30_Y10_N15 1 " "Info: 2: + IC(6.436 ns) + CELL(0.366 ns) = 7.654 ns; Loc. = LCFF_X30_Y10_N15; Fanout = 1; REG Node = 'ADdff8:inst4\|dout\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { ADdin[4] ADdff8:inst4|dout[4] } "NODE_NAME" } } { "ADdff8.v" "" { Text "C:/Users/mings/Desktop/hw6/ADdff8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 15.91 % ) " "Info: Total cell delay = 1.218 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.436 ns ( 84.09 % ) " "Info: Total interconnect delay = 6.436 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { ADdin[4] ADdff8:inst4|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { ADdin[4] {} ADdin[4]~combout {} ADdff8:inst4|dout[4] {} } { 0.000ns 0.000ns 6.436ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ADdff8.v" "" { Text "C:/Users/mings/Desktop/hw6/ADdff8.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk destination 6.180 ns - Shortest register " "Info: - Shortest clock path from clock \"_50Mclk\" to destination register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.787 ns) 3.316 ns FDIV50K:inst9\|fout 2 REG LCFF_X42_Y19_N25 2 " "Info: 2: + IC(1.530 ns) + CELL(0.787 ns) = 3.316 ns; Loc. = LCFF_X42_Y19_N25; Fanout = 2; REG Node = 'FDIV50K:inst9\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { _50Mclk FDIV50K:inst9|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.000 ns) 4.631 ns FDIV50K:inst9\|fout~clkctrl 3 COMB CLKCTRL_G5 14 " "Info: 3: + IC(1.315 ns) + CELL(0.000 ns) = 4.631 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'FDIV50K:inst9\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { FDIV50K:inst9|fout FDIV50K:inst9|fout~clkctrl } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.180 ns ADdff8:inst4\|dout\[4\] 4 REG LCFF_X30_Y10_N15 1 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.180 ns; Loc. = LCFF_X30_Y10_N15; Fanout = 1; REG Node = 'ADdff8:inst4\|dout\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { FDIV50K:inst9|fout~clkctrl ADdff8:inst4|dout[4] } "NODE_NAME" } } { "ADdff8.v" "" { Text "C:/Users/mings/Desktop/hw6/ADdff8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.59 % ) " "Info: Total cell delay = 2.323 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.857 ns ( 62.41 % ) " "Info: Total interconnect delay = 3.857 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { _50Mclk FDIV50K:inst9|fout FDIV50K:inst9|fout~clkctrl ADdff8:inst4|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { _50Mclk {} _50Mclk~combout {} FDIV50K:inst9|fout {} FDIV50K:inst9|fout~clkctrl {} ADdff8:inst4|dout[4] {} } { 0.000ns 0.000ns 1.530ns 1.315ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { ADdin[4] ADdff8:inst4|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { ADdin[4] {} ADdin[4]~combout {} ADdff8:inst4|dout[4] {} } { 0.000ns 0.000ns 6.436ns } { 0.000ns 0.852ns 0.366ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { _50Mclk FDIV50K:inst9|fout FDIV50K:inst9|fout~clkctrl ADdff8:inst4|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { _50Mclk {} _50Mclk~combout {} FDIV50K:inst9|fout {} FDIV50K:inst9|fout~clkctrl {} ADdff8:inst4|dout[4] {} } { 0.000ns 0.000ns 1.530ns 1.315ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_50Mclk Data serial_out:inst13\|store\[23\]~latch 15.628 ns register " "Info: tco from clock \"_50Mclk\" to destination pin \"Data\" through register \"serial_out:inst13\|store\[23\]~latch\" is 15.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk source 7.959 ns + Longest register " "Info: + Longest clock path from clock \"_50Mclk\" to source register is 7.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.787 ns) 3.359 ns FDIV25K:inst8\|fout 2 REG LCFF_X32_Y17_N17 3 " "Info: 2: + IC(1.573 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X32_Y17_N17; Fanout = 3; REG Node = 'FDIV25K:inst8\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { _50Mclk FDIV25K:inst8|fout } "NODE_NAME" } } { "FDIV25K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV25K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.787 ns) 4.873 ns LEDctrl:inst10\|state.001 3 REG LCFF_X34_Y16_N21 25 " "Info: 3: + IC(0.727 ns) + CELL(0.787 ns) = 4.873 ns; Loc. = LCFF_X34_Y16_N21; Fanout = 25; REG Node = 'LEDctrl:inst10\|state.001'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { FDIV25K:inst8|fout LEDctrl:inst10|state.001 } "NODE_NAME" } } { "LEDctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/LEDctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.000 ns) 6.408 ns LEDctrl:inst10\|state.001~clkctrl 4 COMB CLKCTRL_G13 47 " "Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 6.408 ns; Loc. = CLKCTRL_G13; Fanout = 47; COMB Node = 'LEDctrl:inst10\|state.001~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { LEDctrl:inst10|state.001 LEDctrl:inst10|state.001~clkctrl } "NODE_NAME" } } { "LEDctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/LEDctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.150 ns) 7.959 ns serial_out:inst13\|store\[23\]~latch 5 REG LCCOMB_X30_Y13_N30 2 " "Info: 5: + IC(1.401 ns) + CELL(0.150 ns) = 7.959 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 2; REG Node = 'serial_out:inst13\|store\[23\]~latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { LEDctrl:inst10|state.001~clkctrl serial_out:inst13|store[23]~latch } "NODE_NAME" } } { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 34.21 % ) " "Info: Total cell delay = 2.723 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 65.79 % ) " "Info: Total interconnect delay = 5.236 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { _50Mclk FDIV25K:inst8|fout LEDctrl:inst10|state.001 LEDctrl:inst10|state.001~clkctrl serial_out:inst13|store[23]~latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { _50Mclk {} _50Mclk~combout {} FDIV25K:inst8|fout {} LEDctrl:inst10|state.001 {} LEDctrl:inst10|state.001~clkctrl {} serial_out:inst13|store[23]~latch {} } { 0.000ns 0.000ns 1.573ns 0.727ns 1.535ns 1.401ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.669 ns + Longest register pin " "Info: + Longest register to pin delay is 7.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serial_out:inst13\|store\[23\]~latch 1 REG LCCOMB_X30_Y13_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 2; REG Node = 'serial_out:inst13\|store\[23\]~latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst13|store[23]~latch } "NODE_NAME" } } { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.438 ns) 0.875 ns serial_out:inst13\|store\[23\]~head_lut 2 COMB LCCOMB_X30_Y13_N2 1 " "Info: 2: + IC(0.437 ns) + CELL(0.438 ns) = 0.875 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 1; COMB Node = 'serial_out:inst13\|store\[23\]~head_lut'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { serial_out:inst13|store[23]~latch serial_out:inst13|store[23]~head_lut } "NODE_NAME" } } { "serialout.v" "" { Text "C:/Users/mings/Desktop/hw6/serialout.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.172 ns) + CELL(2.622 ns) 7.669 ns Data 3 PIN PIN_M22 0 " "Info: 3: + IC(4.172 ns) + CELL(2.622 ns) = 7.669 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'Data'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { serial_out:inst13|store[23]~head_lut Data } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 152 1176 1352 168 "Data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.060 ns ( 39.90 % ) " "Info: Total cell delay = 3.060 ns ( 39.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.609 ns ( 60.10 % ) " "Info: Total interconnect delay = 4.609 ns ( 60.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { serial_out:inst13|store[23]~latch serial_out:inst13|store[23]~head_lut Data } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { serial_out:inst13|store[23]~latch {} serial_out:inst13|store[23]~head_lut {} Data {} } { 0.000ns 0.437ns 4.172ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { _50Mclk FDIV25K:inst8|fout LEDctrl:inst10|state.001 LEDctrl:inst10|state.001~clkctrl serial_out:inst13|store[23]~latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { _50Mclk {} _50Mclk~combout {} FDIV25K:inst8|fout {} LEDctrl:inst10|state.001 {} LEDctrl:inst10|state.001~clkctrl {} serial_out:inst13|store[23]~latch {} } { 0.000ns 0.000ns 1.573ns 0.727ns 1.535ns 1.401ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { serial_out:inst13|store[23]~latch serial_out:inst13|store[23]~head_lut Data } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { serial_out:inst13|store[23]~latch {} serial_out:inst13|store[23]~head_lut {} Data {} } { 0.000ns 0.437ns 4.172ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADctrl:inst3\|cs.101 eoc _50Mclk 0.602 ns register " "Info: th for register \"ADctrl:inst3\|cs.101\" (data pin = \"eoc\", clock pin = \"_50Mclk\") is 0.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50Mclk destination 6.201 ns + Longest register " "Info: + Longest clock path from clock \"_50Mclk\" to destination register is 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50Mclk 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50Mclk } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { 160 -192 -24 176 "_50Mclk" "" } { 200 672 752 216 "_50Mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.787 ns) 3.316 ns FDIV50K:inst9\|fout 2 REG LCFF_X42_Y19_N25 2 " "Info: 2: + IC(1.530 ns) + CELL(0.787 ns) = 3.316 ns; Loc. = LCFF_X42_Y19_N25; Fanout = 2; REG Node = 'FDIV50K:inst9\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { _50Mclk FDIV50K:inst9|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.000 ns) 4.631 ns FDIV50K:inst9\|fout~clkctrl 3 COMB CLKCTRL_G5 14 " "Info: 3: + IC(1.315 ns) + CELL(0.000 ns) = 4.631 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'FDIV50K:inst9\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { FDIV50K:inst9|fout FDIV50K:inst9|fout~clkctrl } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/mings/Desktop/hw6/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.201 ns ADctrl:inst3\|cs.101 4 REG LCFF_X64_Y31_N15 9 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.201 ns; Loc. = LCFF_X64_Y31_N15; Fanout = 9; REG Node = 'ADctrl:inst3\|cs.101'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { FDIV50K:inst9|fout~clkctrl ADctrl:inst3|cs.101 } "NODE_NAME" } } { "ADctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/ADctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.46 % ) " "Info: Total cell delay = 2.323 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 62.54 % ) " "Info: Total interconnect delay = 3.878 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { _50Mclk FDIV50K:inst9|fout FDIV50K:inst9|fout~clkctrl ADctrl:inst3|cs.101 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { _50Mclk {} _50Mclk~combout {} FDIV50K:inst9|fout {} FDIV50K:inst9|fout~clkctrl {} ADctrl:inst3|cs.101 {} } { 0.000ns 0.000ns 1.530ns 1.315ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ADctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/ADctrl.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.865 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns eoc 1 PIN PIN_F24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F24; Fanout = 3; PIN Node = 'eoc'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eoc } "NODE_NAME" } } { "hw6.bdf" "" { Schematic "C:/Users/mings/Desktop/hw6/hw6.bdf" { { -56 -64 104 -40 "eoc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.769 ns) + CELL(0.150 ns) 5.781 ns ADctrl:inst3\|ns.101~0 2 COMB LCCOMB_X64_Y31_N14 1 " "Info: 2: + IC(4.769 ns) + CELL(0.150 ns) = 5.781 ns; Loc. = LCCOMB_X64_Y31_N14; Fanout = 1; COMB Node = 'ADctrl:inst3\|ns.101~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { eoc ADctrl:inst3|ns.101~0 } "NODE_NAME" } } { "ADctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/ADctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.865 ns ADctrl:inst3\|cs.101 3 REG LCFF_X64_Y31_N15 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.865 ns; Loc. = LCFF_X64_Y31_N15; Fanout = 9; REG Node = 'ADctrl:inst3\|cs.101'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ADctrl:inst3|ns.101~0 ADctrl:inst3|cs.101 } "NODE_NAME" } } { "ADctrl.v" "" { Text "C:/Users/mings/Desktop/hw6/ADctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 18.69 % ) " "Info: Total cell delay = 1.096 ns ( 18.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.769 ns ( 81.31 % ) " "Info: Total interconnect delay = 4.769 ns ( 81.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.865 ns" { eoc ADctrl:inst3|ns.101~0 ADctrl:inst3|cs.101 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.865 ns" { eoc {} eoc~combout {} ADctrl:inst3|ns.101~0 {} ADctrl:inst3|cs.101 {} } { 0.000ns 0.000ns 4.769ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { _50Mclk FDIV50K:inst9|fout FDIV50K:inst9|fout~clkctrl ADctrl:inst3|cs.101 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { _50Mclk {} _50Mclk~combout {} FDIV50K:inst9|fout {} FDIV50K:inst9|fout~clkctrl {} ADctrl:inst3|cs.101 {} } { 0.000ns 0.000ns 1.530ns 1.315ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.865 ns" { eoc ADctrl:inst3|ns.101~0 ADctrl:inst3|cs.101 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.865 ns" { eoc {} eoc~combout {} ADctrl:inst3|ns.101~0 {} ADctrl:inst3|cs.101 {} } { 0.000ns 0.000ns 4.769ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 16:01:15 2019 " "Info: Processing ended: Mon Nov 25 16:01:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
