<profile>

<section name = "Vivado HLS Report for 'queue_multiplexer'" level="0">
<item name = "Date">Tue Mar 17 14:16:12 2015
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">queue_multiplexer</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 0.00, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 34</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="rx_data">32, 3, 32, 96</column>
<column name="rx_valid">1, 3, 1, 3</column>
<column name="tx_ready">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="switch_select">in, 1, ap_none, switch_select, pointer</column>
<column name="rx_data_a">in, 32, ap_none, rx_data_a, pointer</column>
<column name="rx_ready_a">out, 1, ap_none, rx_ready_a, pointer</column>
<column name="rx_valid_a">in, 1, ap_none, rx_valid_a, pointer</column>
<column name="rx_data_b">in, 32, ap_none, rx_data_b, pointer</column>
<column name="rx_ready_b">out, 1, ap_none, rx_ready_b, pointer</column>
<column name="rx_valid_b">in, 1, ap_none, rx_valid_b, pointer</column>
<column name="rx_data">out, 32, ap_none, rx_data, pointer</column>
<column name="rx_ready">in, 1, ap_none, rx_ready, pointer</column>
<column name="rx_valid">out, 1, ap_none, rx_valid, pointer</column>
<column name="tx_data_a">out, 32, ap_none, tx_data_a, pointer</column>
<column name="tx_ready_a">in, 1, ap_none, tx_ready_a, pointer</column>
<column name="tx_valid_a">out, 1, ap_none, tx_valid_a, pointer</column>
<column name="tx_data_b">out, 32, ap_none, tx_data_b, pointer</column>
<column name="tx_ready_b">in, 1, ap_none, tx_ready_b, pointer</column>
<column name="tx_valid_b">out, 1, ap_none, tx_valid_b, pointer</column>
<column name="tx_data">in, 32, ap_none, tx_data, pointer</column>
<column name="tx_ready">out, 1, ap_none, tx_ready, pointer</column>
<column name="tx_valid">in, 1, ap_none, tx_valid, pointer</column>
</table>
</item>
</section>
</profile>
