###############################################################################
###############################################################################
# NVC Exclude file for release 2.7
###############################################################################
###############################################################################

###############################################################################
# CAN top Level
###############################################################################

# Do not address anything!
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.ADRESS(15).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.ADRESS(14).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.ADRESS(13).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.ADRESS(12).BIN_0_TO_1

# Transfers are always word aligned
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.ADRESS(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.ADRESS(0).BIN_0_TO_1

###############################################################################
# Memory registers
###############################################################################

# No impact on device - Address bits 15,14,13,1,0 have no meaning
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS(0).BIN_0_TO_1

exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS(0).BIN_0_TO_1

# Dead-code, having valid transfer with be=0 is not a valid transfer.
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP._P0._S0._B1._S0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP._P0._S0._B0.BIN_FALSE
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP._P0._S0._B0._S0._E0.BIN_0_1

# 2 LSBs of address are alwas zero, bytes addressed via "be"
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.ADRESS(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.ADRESS(0).BIN_0_TO_1

# Signals driven by constant or generic
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.DEVICE_ID_DEVICE_ID(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.VERSION_VER_MINOR(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.VERSION_VER_MAJOR(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.STATUS_STRGS.*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT(0).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.TS_INFO_TS_BITS(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MR_CTRL_IN.YOLO_REG_YOLO_VAL(*).*

exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.DEVICE_ID_DEVICE_ID(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.VERSION_VER_MINOR(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.VERSION_VER_MAJOR(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.STATUS_STRGS.*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_BUFF_SIZE(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.TXTB_INFO_TXT_BUFFER_COUNT(0).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.TS_INFO_TS_BITS(*).*
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CONTROL_REGISTERS_IN.YOLO_REG_YOLO_VAL(*).*

# Unreachable - The memory bus agent drives them in the same cycle
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST._P5._S0._B0._E3.BIN_1_0

###############################################################################
# RX Buffer
###############################################################################

# Unreachable - Bits 15 to 12 are beyond the scope of RX Buffer memory
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(15).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(14).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(13).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.MR_TST_DEST_TST_ADDR_PAD(12).BIN_0_TO_1


###############################################################################
# CAN Core
###############################################################################

# Unreachable - Bits 8,7,6,5,0 are always driven to 0
# Note: Bin 1 -> 0 is covered by the "count from undefined"
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(8).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(7).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(6).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(5).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.CRC_LENGTH_I(0).BIN_0_TO_1

# Unreachable - Data length shifted is in bits -> Bits 2,1,0 are tied to 0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SHIFTED_C(2).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SHIFTED_C(1).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SHIFTED_C(0).BIN_0_TO_1

# Unreachable - Data_length_sub is also in bits
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SUB_C(2).BIN_1_TO_0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SUB_C(1).BIN_1_TO_0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_SUB_C(0).BIN_1_TO_0

# Unreachable - Data_length_bits is in bits, so bits 2 downto 0 cant toggle
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_BITS_C(2).BIN_1_TO_0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_BITS_C(1).BIN_1_TO_0
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST.DATA_LENGTH_BITS_C(0).BIN_1_TO_0

# Unreachable - When RX counter is higher than 128, the decrement value is saturated at 120
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.RX_ERR_CTR_DEC(8).BIN_0_TO_1
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.RX_ERR_CTR_DEC(7).BIN_0_TO_1

# Unreachable - When in ROM mode, none of the combinations causing inc_eight=1 can occur
exclude CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.FAULT_CONFINEMENT_RULES_INST._P4._S0._B0._E5.BIN_1_0