`timescale 1ns / 1ps


module MUX_not_gate(A,Y

    );
    input A;
    output Y;
    //assign Y = ~A;
    assign Y = (A==0)?1:0;
    /*always@(A)
    begin
        case(A)
        0 : Y <= 1'b1;
        1 : Y <= 1'b0;
        endcase
    end*/
    /*always@(A)
    begin
        if(A == 0)
            Y <= 1'b1;
        else
            Y <= 1'b0;
    end*/
endmodule
