Offset,RegisterName,Type,Size,LSB,FieldName,Reset,Description
0x000,CFG_REG_LOW,RW,1,31,MODE_64_BIT,0x0,"1 = 64-bit mode, 0=32-bit mode"
0x000,CFG_REG_LOW,RW,1,30,MODE_MTIME_BIT,0x0,1=MTIME mode Changes interrupt to be >= CMP value
0x000,CFG_REG_LOW,RW,7,8,PRESCALER_COUNT,0x0,Prescaler divisor
0x000,CFG_REG_LOW,RW,1,7,REF_CLK_EN_BIT,0x0,"1= use Refclk for counter, 0 = use APB bus clk for counter"
0x000,CFG_REG_LOW,RW,1,6,PRESCALER_EN_BIT,0x0,1= Use prescaler 0= no prescaler
0x000,CFG_REG_LOW,RW,1,5,ONE_SHOT_BIT,0x0,1= disable timer when counter == cmp value
0x000,CFG_REG_LOW,RW,1,4,CMP_CLR_BIT,0x0,"1=counter is reset once counter == cmp,  0=counter is not reset "
0x000,CFG_REG_LOW,RW,1,3,IEM_BIT,0x0,1 = event input is enabled
0x000,CFG_REG_LOW,RW,1,2,IRQ_BIT,0x0,1 = IRQ is enabled when counter ==cmp value 
0x000,CFG_REG_LOW,W1C,1,1,RESET_BIT,0x0,1 = reset the counter
0x000,CFG_REG_LOW,RW,1,0,ENABLE_BIT,0x0,1 = enable the counter to count
0x004,CFG_REG_HI,RW,1,31,MODE_64_BIT,0x0,"1 = 64-bit mode, 0=32-bit mode"
0x004,CFG_REG_HI,RW,1,30,MODE_MTIME_BIT,0x0,1=MTIME mode Changes interrupt to be >= CMP value
0x004,CFG_REG_HI,RW,7,8,PRESCALER_COUNT,0x0,Prescaler divisor
0x004,CFG_REG_HI,RW,1,7,REF_CLK_EN_BIT,0x0,"1= use Refclk for counter, 0 = use APB bus clk for counter"
0x004,CFG_REG_HI,RW,1,6,PRESCALER_EN_BIT,0x0,1= Use prescaler 0= no prescaler
0x004,CFG_REG_HI,RW,1,5,ONE_SHOT_BIT,0x0,1= disable timer when counter == cmp value
0x004,CFG_REG_HI,RW,1,4,CMP_CLR_BIT,0x0,"1=counter is reset once counter == cmp,  0=counter is not reset "
0x004,CFG_REG_HI,RW,1,3,IEM_BIT,0x0,1 = event input is enabled
0x004,CFG_REG_HI,RW,1,2,IRQ_BIT,0x0,1 = IRQ is enabled when counter ==cmp value 
0x004,CFG_REG_HI,W1C,1,1,RESET_BIT,0x0,1 = reset the counter
0x004,CFG_REG_HI,RW,1,0,ENABLE_BIT,0x0,1 = enable the counter to count
0x008,TIMER_VAL_LO,RW,32,0,TIMER_VAL_LO,0x0,32-bit counter value – low 32-bits in 64-bit mode
0x00C,TIMER_VAL_HI,RW,32,0,TIMER_VAL_HI,0x0,32-bit counter value – high 32-bits in 64-bit mode
0x010,TIMER_CMP_LO,RW,32,0,TIMER_CMP_LO,0x0,compare value for low 32-bit counter
0x014,TIMER_CMP_HI,RW,32,0,TIMER_CMP_HI,0x0,compare value for high 32-bit counter
0x018,TIMER_START_LO,WO,32,0,TIMER_START_LO,0x0,Write strobe address for starting low counter
0x01C,TIMER_START_HI,WO,32,0,TIMER_START_HI,0x0,Write strobe address for starting high counter
0x020,TIMER_RESET_LO,WO,32,0,TIMER_RESET_LO,0x0,Write strobe address for resetting the low counter
0x024,TIMER_RESET_HI,WO,32,0,TIMER_RESET_HI,0x0,Write strobe address for resetting the high counter
