 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : rop3_smart
Version: O-2018.06
Date   : Wed Oct 24 20:39:28 2018
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Mode[5] (input port clocked by clk)
  Endpoint: Result_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         ForQA                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.60       1.60 r
  Mode[5] (in)                             0.00       1.60 r
  U73/Y (MUX41X1_HVT)                      0.17       1.77 r
  U75/Y (AO22X1_HVT)                       0.14       1.91 r
  Result_reg_3_/D (DFFX1_HVT)              0.00       1.91 r
  data arrival time                                   1.91

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  Result_reg_3_/CLK (DFFX1_HVT)            0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: Mode[5] (input port clocked by clk)
  Endpoint: Result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         ForQA                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.60       1.60 r
  Mode[5] (in)                             0.00       1.60 r
  U70/Y (MUX41X1_HVT)                      0.17       1.77 r
  U72/Y (AO22X1_HVT)                       0.14       1.91 r
  Result_reg_2_/D (DFFX1_HVT)              0.00       1.91 r
  data arrival time                                   1.91

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  Result_reg_2_/CLK (DFFX1_HVT)            0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: Mode[5] (input port clocked by clk)
  Endpoint: Result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         ForQA                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.60       1.60 r
  Mode[5] (in)                             0.00       1.60 r
  U67/Y (MUX41X1_HVT)                      0.17       1.77 r
  U69/Y (AO22X1_HVT)                       0.14       1.91 r
  Result_reg_1_/D (DFFX1_HVT)              0.00       1.91 r
  data arrival time                                   1.91

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  Result_reg_1_/CLK (DFFX1_HVT)            0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: Mode[5] (input port clocked by clk)
  Endpoint: Result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         ForQA                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.60       1.60 r
  Mode[5] (in)                             0.00       1.60 r
  U64/Y (MUX41X1_HVT)                      0.17       1.77 r
  U66/Y (AO22X1_HVT)                       0.14       1.91 r
  Result_reg_0_/D (DFFX1_HVT)              0.00       1.91 r
  data arrival time                                   1.91

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  Result_reg_0_/CLK (DFFX1_HVT)            0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         1.20


1
