

================================================================
== Vivado HLS Report for 'keccak_absorb_3199'
================================================================
* Date:           Tue Apr  4 22:25:33 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.352 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      115|      115| 1.150 ms | 1.150 ms |  115|  115|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      114|      114|        19|          -|          -|     6|    no    |
        | + Loop 1.1  |       16|       16|         2|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     385|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|      92|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      92|     460|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln31_1_fu_137_p2  |     +    |      0|  0|   15|           6|           6|
    |add_ln31_fu_146_p2    |     +    |      0|  0|   15|           8|           8|
    |add_ln416_fu_107_p2   |     +    |      0|  0|   12|           3|           1|
    |i_fu_131_p2           |     +    |      0|  0|   13|           4|           1|
    |icmp_ln30_fu_125_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln416_fu_101_p2  |   icmp   |      0|  0|    9|           3|           3|
    |r_fu_182_p2           |    or    |      0|  0|   64|          64|          64|
    |shl_ln31_fu_176_p2    |    shl   |      0|  0|  182|          64|          64|
    |s_d0                  |    xor   |      0|  0|   64|          64|          64|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  385|         220|         216|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |i_0_i1_reg_73  |   9|          2|    4|          8|
    |i_3_reg_62     |   9|          2|    3|          6|
    |r_0_i2_reg_85  |   9|          2|   64|        128|
    |s_address0     |  15|          3|    5|         15|
    +---------------+----+-----------+-----+-----------+
    |Total          |  75|         15|   77|        163|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln416_reg_208   |   3|   0|    3|          0|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_0_i1_reg_73       |   4|   0|    4|          0|
    |i_3_reg_62          |   3|   0|    3|          0|
    |i_reg_221           |   4|   0|    4|          0|
    |r_0_i2_reg_85       |  64|   0|   64|          0|
    |s_addr_reg_231      |   3|   0|    5|          2|
    |shl_ln_reg_213      |   3|   0|    6|          3|
    |zext_ln416_reg_200  |   3|   0|   64|         61|
    +--------------------+----+----+-----+-----------+
    |Total               |  92|   0|  158|         66|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------+-----+-----+------------+--------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb.3199 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb.3199 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb.3199 | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb.3199 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb.3199 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb.3199 | return value |
|s_address0  | out |    5|  ap_memory |          s         |     array    |
|s_ce0       | out |    1|  ap_memory |          s         |     array    |
|s_we0       | out |    1|  ap_memory |          s         |     array    |
|s_d0        | out |   64|  ap_memory |          s         |     array    |
|s_q0        |  in |   64|  ap_memory |          s         |     array    |
|m_address0  | out |    8|  ap_memory |          m         |     array    |
|m_ce0       | out |    1|  ap_memory |          m         |     array    |
|m_q0        |  in |    8|  ap_memory |          m         |     array    |
|m_offset    |  in |    8|   ap_none  |      m_offset      |    scalar    |
+------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_offset)" [fips202.c:380]   --->   Operation 6 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:416]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ %add_ln416, %load64.1.exit14 ], [ 0, %._crit_edge15.preheader ]" [fips202.c:416]   --->   Operation 9 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3 to i64" [fips202.c:416]   --->   Operation 10 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 11 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3, -2" [fips202.c:416]   --->   Operation 12 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3, 1" [fips202.c:416]   --->   Operation 13 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %._crit_edge17, label %0" [fips202.c:416]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3, i3 0)" [fips202.c:417]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:30->fips202.c:417]   --->   Operation 16 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.09>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i64 [ 0, %0 ], [ %r, %2 ]"   --->   Operation 19 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %i_0_i1 to i6" [fips202.c:30->fips202.c:417]   --->   Operation 20 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i1, -8" [fips202.c:30->fips202.c:417]   --->   Operation 21 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 22 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.49ns)   --->   "%i = add i4 %i_0_i1, 1" [fips202.c:30->fips202.c:417]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit14, label %2" [fips202.c:30->fips202.c:417]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.60ns)   --->   "%add_ln31_1 = add i6 %zext_ln30, %shl_ln" [fips202.c:31->fips202.c:417]   --->   Operation 25 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %add_ln31_1 to i8" [fips202.c:31->fips202.c:417]   --->   Operation 26 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %m_offset_read, %zext_ln31" [fips202.c:31->fips202.c:417]   --->   Operation 27 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i8 %add_ln31 to i64" [fips202.c:31->fips202.c:417]   --->   Operation 28 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [208 x i8]* %m, i64 0, i64 %zext_ln31_7" [fips202.c:31->fips202.c:417]   --->   Operation 29 'getelementptr' 'm_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:31->fips202.c:417]   --->   Operation 30 'load' 'm_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln416" [fips202.c:417]   --->   Operation 31 'getelementptr' 's_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:417]   --->   Operation 32 'load' 's_load' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 33 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:31->fips202.c:417]   --->   Operation 33 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_3 = zext i8 %m_load to i64" [fips202.c:31->fips202.c:417]   --->   Operation 34 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i1 to i3" [fips202.c:31->fips202.c:417]   --->   Operation 35 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln18 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417]   --->   Operation 36 'bitconcatenate' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_4 = zext i6 %shl_ln18 to i64" [fips202.c:31->fips202.c:417]   --->   Operation 37 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_3, %zext_ln31_4" [fips202.c:31->fips202.c:417]   --->   Operation 38 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i2" [fips202.c:31->fips202.c:417]   --->   Operation 39 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:30->fips202.c:417]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 6.35>
ST_5 : Operation 41 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:417]   --->   Operation 41 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load, %r_0_i2" [fips202.c:417]   --->   Operation 42 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %s_addr, align 8" [fips202.c:417]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:416]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_offset_read (read             ) [ 001111]
empty         (speclooptripcount) [ 000000]
br_ln416      (br               ) [ 011111]
i_3           (phi              ) [ 001000]
zext_ln416    (zext             ) [ 000110]
empty_58      (speclooptripcount) [ 000000]
icmp_ln416    (icmp             ) [ 001111]
add_ln416     (add              ) [ 011111]
br_ln416      (br               ) [ 000000]
shl_ln        (bitconcatenate   ) [ 000110]
br_ln30       (br               ) [ 001111]
ret_ln0       (ret              ) [ 000000]
i_0_i1        (phi              ) [ 000110]
r_0_i2        (phi              ) [ 000111]
zext_ln30     (zext             ) [ 000000]
icmp_ln30     (icmp             ) [ 001111]
empty_59      (speclooptripcount) [ 000000]
i             (add              ) [ 001111]
br_ln30       (br               ) [ 000000]
add_ln31_1    (add              ) [ 000000]
zext_ln31     (zext             ) [ 000000]
add_ln31      (add              ) [ 000000]
zext_ln31_7   (zext             ) [ 000000]
m_addr        (getelementptr    ) [ 000010]
s_addr        (getelementptr    ) [ 000001]
m_load        (load             ) [ 000000]
zext_ln31_3   (zext             ) [ 000000]
trunc_ln31    (trunc            ) [ 000000]
shl_ln18      (bitconcatenate   ) [ 000000]
zext_ln31_4   (zext             ) [ 000000]
shl_ln31      (shl              ) [ 000000]
r             (or               ) [ 001111]
br_ln30       (br               ) [ 001111]
s_load        (load             ) [ 000000]
xor_ln417     (xor              ) [ 000000]
store_ln417   (store            ) [ 000000]
br_ln416      (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="m_offset_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_offset_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="m_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="s_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="3" slack="1"/>
<pin id="53" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/3 store_ln417/5 "/>
</bind>
</comp>

<comp id="62" class="1005" name="i_3_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="1"/>
<pin id="64" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_3_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="1" slack="1"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i_0_i1_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="1"/>
<pin id="75" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_0_i1_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="r_0_i2_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="1"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_0_i2_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="64" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln416_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln416_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln416_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="shl_ln_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln30_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln30_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln31_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="1"/>
<pin id="140" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln31_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln31_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln31_7_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln31_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln31_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shl_ln18_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln18/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln31_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln31_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="1"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln417_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="m_offset_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2"/>
<pin id="197" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_offset_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="zext_ln416_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416 "/>
</bind>
</comp>

<comp id="208" class="1005" name="add_ln416_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="213" class="1005" name="shl_ln_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="m_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="s_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="r_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="77" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="66" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="66" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="66" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="66" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="77" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="77" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="77" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="121" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="146" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="159"><net_src comp="43" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="73" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="156" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="85" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="56" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="85" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="198"><net_src comp="30" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="203"><net_src comp="97" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="211"><net_src comp="107" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="216"><net_src comp="113" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="224"><net_src comp="131" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="229"><net_src comp="36" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="234"><net_src comp="49" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="239"><net_src comp="182" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="89" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {5 }
 - Input state : 
	Port: keccak_absorb.3199 : s | {3 5 }
	Port: keccak_absorb.3199 : m | {3 4 }
	Port: keccak_absorb.3199 : m_offset | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		shl_ln : 1
	State 3
		zext_ln30 : 1
		icmp_ln30 : 1
		i : 1
		br_ln30 : 2
		add_ln31_1 : 2
		zext_ln31 : 3
		add_ln31 : 4
		zext_ln31_7 : 5
		m_addr : 6
		m_load : 7
		s_load : 1
	State 4
		zext_ln31_3 : 1
		shl_ln18 : 1
		zext_ln31_4 : 2
		shl_ln31 : 3
		r : 4
	State 5
		xor_ln417 : 1
		store_ln417 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    or    |         r_fu_182         |    0    |    64   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln417_fu_188     |    0    |    64   |
|----------|--------------------------|---------|---------|
|          |     add_ln416_fu_107     |    0    |    12   |
|    add   |         i_fu_131         |    0    |    13   |
|          |     add_ln31_1_fu_137    |    0    |    15   |
|          |      add_ln31_fu_146     |    0    |    15   |
|----------|--------------------------|---------|---------|
|    shl   |      shl_ln31_fu_176     |    0    |    19   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln416_fu_101    |    0    |    9    |
|          |     icmp_ln30_fu_125     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   | m_offset_read_read_fu_30 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln416_fu_97     |    0    |    0    |
|          |     zext_ln30_fu_121     |    0    |    0    |
|   zext   |     zext_ln31_fu_142     |    0    |    0    |
|          |    zext_ln31_7_fu_151    |    0    |    0    |
|          |    zext_ln31_3_fu_156    |    0    |    0    |
|          |    zext_ln31_4_fu_172    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_113      |    0    |    0    |
|          |      shl_ln18_fu_164     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln31_fu_160    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   220   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln416_reg_208  |    3   |
|    i_0_i1_reg_73    |    4   |
|      i_3_reg_62     |    3   |
|      i_reg_221      |    4   |
|    m_addr_reg_226   |    8   |
|m_offset_read_reg_195|    8   |
|    r_0_i2_reg_85    |   64   |
|      r_reg_236      |   64   |
|    s_addr_reg_231   |    5   |
|    shl_ln_reg_213   |    6   |
|  zext_ln416_reg_200 |   64   |
+---------------------+--------+
|        Total        |   233  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_56 |  p0  |   2  |   5  |   10   ||    9    |
|   i_0_i1_reg_73  |  p0  |   2  |   4  |    8   ||    9    |
|   r_0_i2_reg_85  |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   162  ||   5.4   ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   220  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   233  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   233  |   256  |
+-----------+--------+--------+--------+
