{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598067463950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598067463952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 23:37:43 2020 " "Processing started: Fri Aug 21 23:37:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598067463952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067463952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067463964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598067467390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598067467391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598067490864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067490864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598067491114 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata_temp fsm.v(83) " "Verilog HDL Always Construct warning at fsm.v(83): inferring latch(es) for variable \"pwdata_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598067491200 "|fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr fsm.v(83) " "Verilog HDL Always Construct warning at fsm.v(83): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598067491200 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] fsm.v(83) " "Inferred latch for \"addr\[0\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491206 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] fsm.v(83) " "Inferred latch for \"addr\[1\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491207 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] fsm.v(83) " "Inferred latch for \"addr\[2\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491207 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] fsm.v(83) " "Inferred latch for \"addr\[3\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491207 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] fsm.v(83) " "Inferred latch for \"addr\[4\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491207 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] fsm.v(83) " "Inferred latch for \"addr\[5\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491207 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] fsm.v(83) " "Inferred latch for \"addr\[6\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491207 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] fsm.v(83) " "Inferred latch for \"addr\[7\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491208 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] fsm.v(83) " "Inferred latch for \"addr\[8\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491208 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] fsm.v(83) " "Inferred latch for \"addr\[9\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491208 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] fsm.v(83) " "Inferred latch for \"addr\[10\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] fsm.v(83) " "Inferred latch for \"addr\[11\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] fsm.v(83) " "Inferred latch for \"addr\[12\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] fsm.v(83) " "Inferred latch for \"addr\[13\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] fsm.v(83) " "Inferred latch for \"addr\[14\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] fsm.v(83) " "Inferred latch for \"addr\[15\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] fsm.v(83) " "Inferred latch for \"addr\[16\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] fsm.v(83) " "Inferred latch for \"addr\[17\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491209 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] fsm.v(83) " "Inferred latch for \"addr\[18\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] fsm.v(83) " "Inferred latch for \"addr\[19\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] fsm.v(83) " "Inferred latch for \"addr\[20\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] fsm.v(83) " "Inferred latch for \"addr\[21\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] fsm.v(83) " "Inferred latch for \"addr\[22\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] fsm.v(83) " "Inferred latch for \"addr\[23\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] fsm.v(83) " "Inferred latch for \"addr\[24\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491210 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] fsm.v(83) " "Inferred latch for \"addr\[25\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] fsm.v(83) " "Inferred latch for \"addr\[26\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] fsm.v(83) " "Inferred latch for \"addr\[27\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] fsm.v(83) " "Inferred latch for \"addr\[28\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] fsm.v(83) " "Inferred latch for \"addr\[29\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] fsm.v(83) " "Inferred latch for \"addr\[30\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] fsm.v(83) " "Inferred latch for \"addr\[31\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491211 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[0\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[0\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[1\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[1\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[2\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[2\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[3\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[3\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[4\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[4\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[5\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[5\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[6\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[6\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491212 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[7\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[7\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491213 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[8\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[8\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491213 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[9\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[9\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491213 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[10\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[10\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491213 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[11\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[11\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491213 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[12\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[12\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491214 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[13\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[13\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491214 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[14\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[14\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491214 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[15\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[15\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491214 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[16\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[16\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491214 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[17\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[17\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491214 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[18\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[18\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491215 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[19\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[19\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491215 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[20\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[20\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[21\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[21\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[22\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[22\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[23\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[23\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[24\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[24\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[25\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[25\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[26\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[26\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[27\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[27\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491217 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[28\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[28\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491217 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[29\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[29\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491217 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[30\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[30\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491217 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[31\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[31\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067491217 "|fsm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598067494346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598067495127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598067496158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598067496158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "136 " "Implemented 136 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598067496995 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598067496995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598067496995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598067496995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598067497049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 23:38:17 2020 " "Processing ended: Fri Aug 21 23:38:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598067497049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598067497049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598067497049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598067497049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598067504689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598067504689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 23:38:23 2020 " "Processing started: Fri Aug 21 23:38:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598067504689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598067504689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fsm -c fsm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598067504690 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598067504943 ""}
{ "Info" "0" "" "Project  = fsm" {  } {  } 0 0 "Project  = fsm" 0 0 "Fitter" 0 0 1598067504945 ""}
{ "Info" "0" "" "Revision = fsm" {  } {  } 0 0 "Revision = fsm" 0 0 "Fitter" 0 0 1598067504945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1598067505229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598067505230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fsm 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"fsm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598067505327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598067505596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598067505597 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598067506827 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598067507493 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598067509268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "206 206 " "No exact pin location assignment(s) for 206 pins of 206 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1598067509930 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1598067527107 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Hclk~inputCLKENA0 78 global CLKCTRL_G10 " "Hclk~inputCLKENA0 with 78 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598067528879 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598067528879 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598067528881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598067529269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598067529274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598067529278 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598067529281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598067529282 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598067529285 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1598067533548 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm.sdc " "Synopsys Design Constraints File file not found: 'fsm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1598067533574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1598067533591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1598067533614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598067533615 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1598067533662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598067533750 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598067533751 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598067533751 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598067534899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598067552693 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1598067556346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598067561180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598067565707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598067574938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598067574938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598067579386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/VLSI_Project/Syn/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598067597783 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598067597783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598067616830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598067616830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598067616864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.25 " "Total time spent on timing analysis during the Fitter is 3.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598067624918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598067625293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598067627988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598067628005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598067632804 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598067648400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VLSI_Project/Syn/output_files/fsm.fit.smsg " "Generated suppressed messages file D:/VLSI_Project/Syn/output_files/fsm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598067651690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6640 " "Peak virtual memory: 6640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598067654581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 23:40:54 2020 " "Processing ended: Fri Aug 21 23:40:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598067654581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598067654581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598067654581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598067654581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598067670624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598067670624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 23:41:10 2020 " "Processing started: Fri Aug 21 23:41:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598067670624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598067670624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fsm -c fsm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598067670624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1598067674496 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598067692287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598067694184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 23:41:34 2020 " "Processing ended: Fri Aug 21 23:41:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598067694184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598067694184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598067694184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598067694184 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598067695337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598067698084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598067698085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 23:41:36 2020 " "Processing started: Fri Aug 21 23:41:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598067698085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598067698085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fsm -c fsm " "Command: quartus_sta fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598067698086 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598067699106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1598067701106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1598067701107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067701341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067701341 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1598067703158 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm.sdc " "Synopsys Design Constraints File file not found: 'fsm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1598067703285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067703286 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hclk Hclk " "create_clock -period 1.000 -name Hclk Hclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598067703289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name present_state.100 present_state.100 " "create_clock -period 1.000 -name present_state.100 present_state.100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598067703289 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name present_state.000 present_state.000 " "create_clock -period 1.000 -name present_state.000 present_state.000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598067703289 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598067703289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1598067703297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598067703299 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598067703330 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598067703395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598067703482 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598067703482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.142 " "Worst-case setup slack is -7.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.142            -166.692 Hclk  " "   -7.142            -166.692 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.774            -171.567 present_state.000  " "   -5.774            -171.567 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067703488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.432 " "Worst-case hold slack is -2.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.432             -64.886 Hclk  " "   -2.432             -64.886 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.423               0.000 present_state.000  " "    3.423               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067703498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067703507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067703515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -86.486 Hclk  " "   -0.724             -86.486 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274              -0.909 present_state.100  " "   -0.274              -0.909 present_state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 present_state.000  " "    0.210               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067703521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067703521 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598067703570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598067703683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598067709424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598067709688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598067709699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598067709699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.017 " "Worst-case setup slack is -7.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.017            -160.390 Hclk  " "   -7.017            -160.390 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.756            -172.539 present_state.000  " "   -5.756            -172.539 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067709704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.441 " "Worst-case hold slack is -2.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441             -66.016 Hclk  " "   -2.441             -66.016 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.424               0.000 present_state.000  " "    3.424               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067709712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067709719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067709726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -86.566 Hclk  " "   -0.724             -86.566 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -1.198 present_state.100  " "   -0.353              -1.198 present_state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 present_state.000  " "    0.183               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067709731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067709731 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598067709756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598067710388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598067713159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598067713330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598067713335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598067713335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.380 " "Worst-case setup slack is -3.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380             -71.158 Hclk  " "   -3.380             -71.158 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.154             -62.775 present_state.000  " "   -2.154             -62.775 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067713340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.848 " "Worst-case hold slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -21.952 Hclk  " "   -0.848             -21.952 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.851               0.000 present_state.000  " "    1.851               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067713350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067713356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067713363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.188 " "Worst-case minimum pulse width slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -0.685 present_state.100  " "   -0.188              -0.685 present_state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -6.674 Hclk  " "   -0.088              -6.674 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 present_state.000  " "    0.324               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067713368 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598067713396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598067713831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598067713835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598067713835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.752 " "Worst-case setup slack is -2.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.752             -53.173 Hclk  " "   -2.752             -53.173 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996             -58.847 present_state.000  " "   -1.996             -58.847 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067713840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.813 " "Worst-case hold slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -21.285 Hclk  " "   -0.813             -21.285 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.801               0.000 present_state.000  " "    1.801               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067713849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067713855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598067713861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -6.763 Hclk  " "   -0.088              -6.763 Hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.197 present_state.100  " "   -0.065              -0.197 present_state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 present_state.000  " "    0.342               0.000 present_state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598067713866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598067713866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598067721265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598067721270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5210 " "Peak virtual memory: 5210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598067721534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 23:42:01 2020 " "Processing ended: Fri Aug 21 23:42:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598067721534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598067721534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598067721534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598067721534 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598067724441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598222536290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598222536309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 18:42:15 2020 " "Processing started: Sun Aug 23 18:42:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598222536309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598222536309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fsm -c fsm --netlist_type=sgate " "Command: quartus_npp fsm -c fsm --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598222536310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1598222537846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598222537891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 18:42:17 2020 " "Processing ended: Sun Aug 23 18:42:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598222537891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598222537891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598222537891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598222537891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598224317826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598224317828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 19:11:57 2020 " "Processing started: Sun Aug 23 19:11:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598224317828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598224317828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fsm -c fsm --netlist_type=sm_process " "Command: quartus_npp fsm -c fsm --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598224317828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1598224318709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598224318887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 19:11:58 2020 " "Processing ended: Sun Aug 23 19:11:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598224318887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598224318887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598224318887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598224318887 ""}
