{
  "version": "2.0.0",
  "label": "Run VHDL Testbench",
  "type": "shell",
  "command": "make",
  "args": ["TOP=${input:testbench}"],
  "group": {
    "kind": "build",
    "isDefault": true
  },
  "problemMatcher": [],
  "inputs": [
    {
      "id": "testbench",
      "type": "promptString",
      "description": "Enter top-level testbench (e.g. alu_tb, regfile_tb)",
      "default": "main_tb"
    }
  ]
}
