#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  4 12:12:32 2021
# Process ID: 14708
# Current directory: C:/Users/daom/Desktop/ema_aes128/ema_aes128.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/daom/Desktop/ema_aes128/ema_aes128.runs/synth_1/top.vds
# Journal file: C:/Users/daom/Desktop/ema_aes128/ema_aes128.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 996.684 ; gain = 233.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:27]
	Parameter baud bound to: 9600 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
	Parameter baud bound to: 9600 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/uart.vhd:32' bound to instance 'uart_comp' of component 'uart' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/uart.vhd:53]
	Parameter baud bound to: 9600 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/uart.vhd:53]
INFO: [Synth 8-3491] module 'aes128key' declared at 'C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/aes128key.vhd:30' bound to instance 'aes_comp' of component 'aes128key' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'aes128key' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/aes128key.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'aes128key' (2#1) [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/aes128key.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.016 ; gain = 309.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.016 ; gain = 309.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.016 ; gain = 309.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1072.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/constrs_1/new/ema_aes.xdc]
Finished Parsing XDC File [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/constrs_1/new/ema_aes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/constrs_1/new/ema_aes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1175.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'uart_rx_state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       tx_send_start_bit |                              001 |                               00
            tx_send_data |                              010 |                               01
        tx_send_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'one-hot' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        rx_get_start_bit |                              001 |                               00
             rx_get_data |                              010 |                               01
         rx_get_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_rx_state_reg' using encoding 'one-hot' in module 'uart'
WARNING: [Synth 8-327] inferring latch for variable 'key_tmp_reg' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'pt_tmp_reg' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 18    
	   3 Input      8 Bit         XORs := 11    
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 19    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module aes128key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 18    
	   3 Input      8 Bit         XORs := 11    
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 19    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'w_reg[3]_rep' and it is trimmed from '32' to '8' bits. [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/aes128key.vhd:93]
INFO: [Synth 8-4471] merging register 'i_reg[4:0]' into 'i_reg[4:0]' [C:/Users/daom/Desktop/ema_aes128/ema_aes128.srcs/sources_1/new/top.vhd:149]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|aes128key   | subKey[0]            | 256x8         | LUT            | 
|aes128key   | sel                  | 256x8         | Block RAM      | 
|aes128key   | w_reg[3]_rep         | 256x8         | Block RAM      | 
|aes128key   | sel                  | 256x8         | Block RAM      | 
|aes128key   | sel                  | 256x8         | Block RAM      | 
|aes128key   | subBytes[4].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[9].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[14].sub_reg | 256x8         | Block RAM      | 
|aes128key   | subBytes[3].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[8].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[13].sub_reg | 256x8         | Block RAM      | 
|aes128key   | subBytes[2].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[7].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[12].sub_reg | 256x8         | Block RAM      | 
|aes128key   | subBytes[1].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[6].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[11].sub_reg | 256x8         | Block RAM      | 
|aes128key   | subBytes[0].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[5].sub_reg  | 256x8         | Block RAM      | 
|aes128key   | subBytes[10].sub_reg | 256x8         | Block RAM      | 
|aes128key   | subBytes[15].sub_reg | 256x8         | Block RAM      | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.520 ; gain = 412.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance aes_comp/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[4].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[4].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[14].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[14].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[8].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[8].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[2].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[2].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[12].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[12].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[6].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[6].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[0].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[0].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[10].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance aes_comp/subBytes[10].sub_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.656 ; gain = 423.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     4|
|3     |LUT1     |    83|
|4     |LUT2     |    73|
|5     |LUT3     |   214|
|6     |LUT4     |    78|
|7     |LUT5     |   110|
|8     |LUT6     |   285|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |    10|
|11    |FDRE     |   467|
|12    |FDSE     |    10|
|13    |LD       |   256|
|14    |IBUF     |     3|
|15    |OBUF     |     4|
+------+---------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |  1600|
|2     |  aes_comp  |aes128key |   902|
|3     |  uart_comp |uart      |   146|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1191.887 ; gain = 325.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1191.887 ; gain = 429.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1203.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1204.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  LD => LDCE: 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1204.961 ; gain = 726.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daom/Desktop/ema_aes128/ema_aes128.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 12:13:11 2021...
