
---------- Begin Simulation Statistics ----------
final_tick                                14172521500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257052                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   435512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.37                       # Real time elapsed on the host
host_tick_rate                              305640714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11919457                       # Number of instructions simulated
sim_ops                                      20194642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014173                       # Number of seconds simulated
sim_ticks                                 14172521500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1919457                       # Number of instructions committed
system.cpu0.committedOps                      3266711                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.767163                       # CPI: cycles per instruction
system.cpu0.discardedOps                       918327                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     349032                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2019                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1250937                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4465                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23218339                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067718                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     632325                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          179                       # TLB misses on write requests
system.cpu0.numCycles                        28344935                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1808432     55.36%     55.42% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.44% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.48% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.55% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.55% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.59% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.03%     55.61% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.61% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.61% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.62% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      6.11%     61.74% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      4.08%     65.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     65.87% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1114915     34.13%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3266711                       # Class of committed instruction
system.cpu0.tickCycles                        5126596                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.834504                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872016                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2411                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003196                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1709                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5416168                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.352795                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443223                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          187                       # TLB misses on write requests
system.cpu1.numCycles                        28345043                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22928875                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        331076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       407507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       815079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            303                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15779                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149956                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15061                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150280                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15779                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       497134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       497134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 497134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166059                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1004269500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          877187000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       623399                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          623399                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       623399                       # number of overall hits
system.cpu0.icache.overall_hits::total         623399                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8883                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8883                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8883                       # number of overall misses
system.cpu0.icache.overall_misses::total         8883                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    228981500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228981500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    228981500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228981500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       632282                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       632282                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       632282                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       632282                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014049                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25777.496341                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25777.496341                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25777.496341                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25777.496341                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8867                       # number of writebacks
system.cpu0.icache.writebacks::total             8867                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8883                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    220098500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    220098500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    220098500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    220098500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014049                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014049                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014049                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014049                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24777.496341                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24777.496341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24777.496341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24777.496341                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8867                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       623399                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         623399                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    228981500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228981500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       632282                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       632282                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25777.496341                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25777.496341                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    220098500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    220098500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24777.496341                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24777.496341                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999033                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             632282                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8883                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.178881                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999033                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5067139                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5067139                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1284141                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1284141                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1284141                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1284141                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       308494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        308494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       308494                       # number of overall misses
system.cpu0.dcache.overall_misses::total       308494                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23907583000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23907583000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23907583000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23907583000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1592635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1592635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1592635                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1592635                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.193700                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.193700                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.193700                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.193700                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77497.724429                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77497.724429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77497.724429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77497.724429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       149436                       # number of writebacks
system.cpu0.dcache.writebacks::total           149436                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       145025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       145025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       145025                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       145025                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       163469                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       163469                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       163469                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       163469                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  12088836000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12088836000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  12088836000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12088836000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102641                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102641                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102641                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102641                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73951.856315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73951.856315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73951.856315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73951.856315                       # average overall mshr miss latency
system.cpu0.dcache.replacements                163452                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       330098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         330098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    409687000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    409687000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       346497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       346497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.047328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24982.437954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24982.437954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    380742500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    380742500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.046454                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046454                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23654.479374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23654.479374                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       954043                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        954043                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       292095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23497896000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23497896000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1246138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1246138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.234400                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.234400                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80446.074051                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80446.074051                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       144722                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       144722                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       147373                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       147373                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11708093500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11708093500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118264                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118264                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79445.308842                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79445.308842                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999090                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1447609                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           163468                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.855611                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999090                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12904548                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12904548                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429333                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429333                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429333                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429333                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13843                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13843                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13843                       # number of overall misses
system.cpu1.icache.overall_misses::total        13843                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    419757500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    419757500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    419757500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    419757500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443176                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443176                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443176                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443176                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005666                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005666                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005666                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005666                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30322.726288                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30322.726288                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30322.726288                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30322.726288                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13827                       # number of writebacks
system.cpu1.icache.writebacks::total            13827                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13843                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13843                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    405914500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    405914500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    405914500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    405914500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005666                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005666                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005666                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005666                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29322.726288                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29322.726288                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29322.726288                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29322.726288                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13827                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13843                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13843                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    419757500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    419757500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005666                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005666                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30322.726288                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30322.726288                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    405914500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    405914500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29322.726288                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29322.726288                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998988                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443176                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13843                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.491801                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998988                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559251                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559251                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861412                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861412                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5862256                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5862256                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226537                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226537                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233084                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233084                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4216654986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4216654986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4216654986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4216654986                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087949                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087949                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095340                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095340                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037211                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037211                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038240                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18613.537683                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18613.537683                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18090.709727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18090.709727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2504                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.771429                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60349                       # number of writebacks
system.cpu1.dcache.writebacks::total            60349                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8903                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8903                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221377                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221377                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3716449000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3716449000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4033579000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4033579000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17076.601083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17076.601083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18220.406817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18220.406817                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221361                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983128                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983128                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163132                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163132                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2484489498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2484489498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15229.933416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15229.933416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2295949500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2295949500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14117.105069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14117.105069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1732165488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1732165488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032655                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032655                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27319.067708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27319.067708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        54998                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        54998                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1420499500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1420499500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25828.202844                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25828.202844                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          844                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          844                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6547                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6547                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.885807                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.885807                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    317130000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    317130000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 84726.155490                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 84726.155490                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998903                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083633                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221377                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.480872                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998903                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984097                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984097                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              204997                       # number of demand (read+write) hits
system.l2.demand_hits::total                   241513                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7320                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18586                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10610                       # number of overall hits
system.l2.overall_hits::.cpu1.data             204997                       # number of overall hits
system.l2.overall_hits::total                  241513                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            144883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             16380                       # number of demand (read+write) misses
system.l2.demand_misses::total                 166059                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1563                       # number of overall misses
system.l2.overall_misses::.cpu0.data           144883                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3233                       # number of overall misses
system.l2.overall_misses::.cpu1.data            16380                       # number of overall misses
system.l2.overall_misses::total                166059                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    125632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11578502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    268726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1399366000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13372226000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    125632000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11578502000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    268726000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1399366000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13372226000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          163469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               407572                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         163469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              407572                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.175954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.886303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.233548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.073991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.407435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.175954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.886303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.233548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.073991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.407435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80378.758797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79916.222055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83119.703062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85431.379731                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80526.957286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80378.758797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79916.222055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83119.703062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85431.379731                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80526.957286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              149956                       # number of writebacks
system.l2.writebacks::total                    149956                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       144883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        16380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            166059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       144883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        16380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    110002000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10129682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    236396000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1235566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11711646000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    110002000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10129682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    236396000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1235566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11711646000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.175954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.886303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.233548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.073991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.407435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.175954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.886303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.233548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.073991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.407435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70378.758797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69916.291076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73119.703062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75431.379731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70527.017506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70378.758797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69916.291076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73119.703062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75431.379731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70527.017506                       # average overall mshr miss latency
system.l2.replacements                         165305                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       209785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           209785                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       209785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       209785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22694                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22694                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22694                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22694                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52091                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         142231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150280                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11364021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    698442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12062463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        54998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            202371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.965109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.146351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.742597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79898.341430                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86773.822835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80266.592361                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       142231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9941721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    617952500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10559673500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.965109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.146351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.742597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69898.411739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76773.822835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70266.658903                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    125632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    268726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    394358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.175954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.233548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.211036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80378.758797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83119.703062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82226.438699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    110002000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    236396000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    346398000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.175954                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.233548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.211036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70378.758797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73119.703062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72226.438699                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            171492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    214481000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    700923500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    915404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.164761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.050072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80875.188537                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84134.377626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83347.400528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    187961000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    617613500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    805574500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.164761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.050072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70875.188537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74134.377626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73347.400528                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.362559                       # Cycle average of tags in use
system.l2.tags.total_refs                      815062                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    166329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.900300                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.850262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        9.768944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      624.646519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       66.820815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      316.276019                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.610006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.065255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.308863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998401                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6686953                       # Number of tag accesses
system.l2.tags.data_accesses                  6686953                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        100032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9272512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        206912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1048320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10627776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       100032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       206912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        306944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9597184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9597184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         144883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          16380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149956                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149956                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7058165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        654259865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14599519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73968489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             749886038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7058165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14599519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21657685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      677168421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            677168421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      677168421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7058165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       654259865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14599519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73968489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1427054459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    149952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    144866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     16257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000321102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9345                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9345                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140837                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149956                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1752424000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  829595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4863405250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10561.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29311.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  137587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    671.839399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   465.531784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.734131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3841     12.77%     12.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4280     14.23%     26.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1646      5.47%     32.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1295      4.30%     36.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1259      4.18%     40.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          795      2.64%     43.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          774      2.57%     46.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          869      2.89%     49.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15328     50.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30087                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.754628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.928596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.896203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9156     97.98%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           112      1.20%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            43      0.46%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9345                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.044302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.331956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9167     98.10%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      0.19%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               89      0.95%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      0.71%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9345                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10618816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9595776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10627776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9597184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       749.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       677.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    749.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    677.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14172463500                       # Total gap between requests
system.mem_ctrls.avgGap                      44847.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       100032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9271424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       206912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1040448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9595776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7058165.337762937881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 654183096.494156002998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14599519.217522442341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73413047.918113932014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 677069073.417881250381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       144883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        16380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       149956                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     45922250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4151684500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    103676000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    562122500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 351087911000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29380.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28655.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32068.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34317.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2341272.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            110648580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58811115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           597682260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          394846020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1118644800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5539240620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        777624960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8597498355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.631527                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1947738000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    473200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11751583500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104179740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55369050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           586979400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          387809460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1118644800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5416871880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        880672320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8550526650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.317247                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2214924750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    473200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11484396750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       359741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22694                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190377                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           202371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          202370                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       490389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1222650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20025856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1770880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18030464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40963200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          165305                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9597184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           572877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000531                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023030                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 572573     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    304      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             572877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          640018500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332108414                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20783462                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         245772856                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13335478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14172521500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
