Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Oct  9 19:38:26 2023
| Host         : DESKTOP-DQSGJ5R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_module_control_sets_placed.rpt
| Design       : i2c_module
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|     13 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              18 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | i2c_controller/next_command                            | i2c_controller/current_receive_reg[0]_0 |                1 |              3 |
|  clk_IBUF_BUFG | i2c_controller/FSM_sequential_current_state[3]_i_1_n_0 | i2c_controller/current_receive_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG | i2c_controller/current_transmit[8]_i_1_n_0             | i2c_controller/current_receive_reg[0]_0 |                5 |             13 |
|  clk_IBUF_BUFG | i2c_controller/next_receive                            | i2c_controller/current_receive_reg[0]_0 |                5 |             16 |
|  clk_IBUF_BUFG | write_divider                                          | i2c_controller/current_receive_reg[0]_0 |                5 |             16 |
|  clk_IBUF_BUFG |                                                        | i2c_controller/current_receive_reg[0]_0 |                4 |             18 |
+----------------+--------------------------------------------------------+-----------------------------------------+------------------+----------------+


