#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x10145ca20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10145cba0 .scope module, "tb_row_fifo_manager" "tb_row_fifo_manager" 3 3;
 .timescale -9 -12;
v0x7b9445220_0 .var "clk", 0 0;
v0x7b94452c0_0 .var "data_in", 23 0;
v0x7b9445360_0 .net "row0", 23 0, L_0x10146b4b0;  1 drivers
v0x7b9445400_0 .net "row1", 23 0, L_0x10146b3c0;  1 drivers
v0x7b94454a0_0 .net "row2", 23 0, L_0x10146b350;  1 drivers
v0x7b9445540_0 .var "rst_n", 0 0;
v0x7b94455e0_0 .var "shift_en", 0 0;
S_0x101460ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 33, 3 33 0, S_0x10145cba0;
 .timescale -9 -12;
v0x7b94440a0_0 .var/2s "i", 31 0;
E_0x7b8c04140 .event posedge, v0x7b9444460_0;
S_0x101461020 .scope module, "dut" "row_fifo_manager" 3 11, 4 1 0, S_0x10145cba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 24 "data_in";
    .port_info 4 /OUTPUT 24 "row0";
    .port_info 5 /OUTPUT 24 "row1";
    .port_info 6 /OUTPUT 24 "row2";
P_0x7b9440100 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000011000>;
P_0x7b9440140 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000001100100>;
L_0x10146b350 .functor BUFZ 24, v0x7b94452c0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7b94441e0_100 .array/port v0x7b94441e0, 100;
L_0x10146b3c0 .functor BUFZ 24, v0x7b94441e0_100, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7b94448c0_99 .array/port v0x7b94448c0, 99;
L_0x10146b4b0 .functor BUFZ 24, v0x7b94448c0_99, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7b9444c80_0 .net "clk", 0 0, v0x7b9445220_0;  1 drivers
v0x7b9444d20_0 .net "data_in", 23 0, v0x7b94452c0_0;  1 drivers
v0x7b9444dc0_0 .net "lb1_out", 23 0, v0x7b94441e0_100;  1 drivers
v0x7b9444e60_0 .net "lb2_out", 23 0, v0x7b94448c0_99;  1 drivers
v0x7b9444f00_0 .net "row0", 23 0, L_0x10146b4b0;  alias, 1 drivers
v0x7b9444fa0_0 .net "row1", 23 0, L_0x10146b3c0;  alias, 1 drivers
v0x7b9445040_0 .net "row2", 23 0, L_0x10146b350;  alias, 1 drivers
v0x7b94450e0_0 .net "rst_n", 0 0, v0x7b9445540_0;  1 drivers
v0x7b9445180_0 .net "shift_en", 0 0, v0x7b94455e0_0;  1 drivers
S_0x101462240 .scope module, "lb1" "line_buffer" 4 14, 5 1 0, S_0x101461020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 24 "data_in";
    .port_info 4 /OUTPUT 24 "data_out";
P_0x7b9440180 .param/l "DATA_WIDTH" 0 5 1, +C4<00000000000000000000000000011000>;
P_0x7b94401c0 .param/l "WIDTH" 0 5 1, +C4<000000000000000000000000001100101>;
v0x7b94441e0 .array "arr", 0 100, 23 0;
v0x7b9444460_0 .net "clk", 0 0, v0x7b9445220_0;  alias, 1 drivers
v0x7b9444500_0 .net "data_in", 23 0, v0x7b94452c0_0;  alias, 1 drivers
v0x7b94445a0_0 .net "data_out", 23 0, v0x7b94441e0_100;  alias, 1 drivers
v0x7b9444640_0 .net "rst_n", 0 0, v0x7b9445540_0;  alias, 1 drivers
v0x7b94446e0_0 .net "shift_en", 0 0, v0x7b94455e0_0;  alias, 1 drivers
E_0x7b8c04180/0 .event negedge, v0x7b9444640_0;
E_0x7b8c04180/1 .event posedge, v0x7b9444460_0;
E_0x7b8c04180 .event/or E_0x7b8c04180/0, E_0x7b8c04180/1;
S_0x1014623c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 13, 5 13 0, S_0x101462240;
 .timescale -9 -12;
v0x7b9444000_0 .var/2s "i", 31 0;
S_0x10146a570 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 19, 5 19 0, S_0x101462240;
 .timescale -9 -12;
v0x7b9444280_0 .var/2s "i", 31 0;
S_0x10146aa70 .scope module, "lb2" "line_buffer" 4 17, 5 1 0, S_0x101461020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 24 "data_in";
    .port_info 4 /OUTPUT 24 "data_out";
P_0x7b9440280 .param/l "DATA_WIDTH" 0 5 1, +C4<00000000000000000000000000011000>;
P_0x7b94402c0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000001100100>;
v0x7b94448c0 .array "arr", 0 99, 23 0;
v0x7b9444960_0 .net "clk", 0 0, v0x7b9445220_0;  alias, 1 drivers
v0x7b9444a00_0 .net "data_in", 23 0, v0x7b94441e0_100;  alias, 1 drivers
v0x7b9444aa0_0 .net "data_out", 23 0, v0x7b94448c0_99;  alias, 1 drivers
v0x7b9444b40_0 .net "rst_n", 0 0, v0x7b9445540_0;  alias, 1 drivers
v0x7b9444be0_0 .net "shift_en", 0 0, v0x7b94455e0_0;  alias, 1 drivers
S_0x10146abf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 13, 5 13 0, S_0x10146aa70;
 .timescale -9 -12;
v0x7b9444780_0 .var/2s "i", 31 0;
S_0x10146ad70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 19, 5 19 0, S_0x10146aa70;
 .timescale -9 -12;
v0x7b9444820_0 .var/2s "i", 31 0;
    .scope S_0x101462240;
T_0 ;
    %wait E_0x7b8c04180;
    %load/vec4 v0x7b9444640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x1014623c0;
    %jmp t_0;
    .scope S_0x1014623c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7b9444000_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7b9444000_0;
    %pad/s 33;
    %cmpi/s 101, 0, 33;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x7b9444000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7b94441e0, 0, 4;
    %load/vec4 v0x7b9444000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7b9444000_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x101462240;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7b94446e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7b9444500_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7b94441e0, 0, 4;
    %fork t_3, S_0x10146a570;
    %jmp t_2;
    .scope S_0x10146a570;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7b9444280_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x7b9444280_0;
    %pad/s 33;
    %cmpi/s 101, 0, 33;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0x7b9444280_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x7b94441e0, 4;
    %ix/getv/s 3, v0x7b9444280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7b94441e0, 0, 4;
    %load/vec4 v0x7b9444280_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7b9444280_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %end;
    .scope S_0x101462240;
t_2 %join;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x10146aa70;
T_1 ;
    %wait E_0x7b8c04180;
    %load/vec4 v0x7b9444b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_0x10146abf0;
    %jmp t_4;
    .scope S_0x10146abf0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7b9444780_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7b9444780_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x7b9444780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7b94448c0, 0, 4;
    %load/vec4 v0x7b9444780_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7b9444780_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x10146aa70;
t_4 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7b9444be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7b9444a00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7b94448c0, 0, 4;
    %fork t_7, S_0x10146ad70;
    %jmp t_6;
    .scope S_0x10146ad70;
t_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7b9444820_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x7b9444820_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x7b9444820_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x7b94448c0, 4;
    %ix/getv/s 3, v0x7b9444820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7b94448c0, 0, 4;
    %load/vec4 v0x7b9444820_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7b9444820_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %end;
    .scope S_0x10146aa70;
t_6 %join;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10145cba0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7b9445220_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x10145cba0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x7b9445220_0;
    %inv;
    %store/vec4 v0x7b9445220_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10145cba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7b9445540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7b94455e0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7b94452c0_0, 0, 24;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7b9445540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7b94455e0_0, 0, 1;
    %wait E_0x7b8c04140;
    %fork t_9, S_0x101460ea0;
    %jmp t_8;
    .scope S_0x101460ea0;
t_9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7b94440a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7b94440a0_0;
    %cmpi/s 350, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7b94440a0_0;
    %pad/s 24;
    %store/vec4 v0x7b94452c0_0, 0, 24;
    %wait E_0x7b8c04140;
    %load/vec4 v0x7b94440a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7b94440a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x10145cba0;
t_8 %join;
    %delay 100000, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x10145cba0;
T_5 ;
    %vpi_call/w 3 42 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10145cba0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "./tb_row_fifo_manager.sv";
    "./row_fifo_manager.sv";
    "./line_buffer.sv";
