
---------- Begin Simulation Statistics ----------
simSeconds                                   2.147734                       # Number of seconds simulated (Second)
simTicks                                 2147734332500                       # Number of ticks simulated (Tick)
finalTick                                2147734332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  22553.83                       # Real time elapsed on the host (Second)
hostTickRate                                 95227045                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   12148220                       # Number of bytes of host memory used (Byte)
simInsts                                   4433009948                       # Number of instructions simulated (Count)
simOps                                     7993521218                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   196552                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     354420                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage     1.100000                       # Voltage in Volts (Volt)
system.cpu0.numCycles                      4295468666                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.968973                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.032020                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     8212072844                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   22670                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    8142366742                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                826678                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           218574290                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        414444401                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               7952                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples         4217643453                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.930549                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.394536                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0               2068507511     49.04%     49.04% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                327701244      7.77%     56.81% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                372448895      8.83%     65.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                371698979      8.81%     74.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                307157684      7.28%     81.74% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                264635241      6.27%     88.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                236938702      5.62%     93.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                167209958      3.96%     97.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                101345239      2.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           4217643453                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu               79071264     81.34%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                    31      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     81.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 14118      0.01%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                    49      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1367      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                 3629      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 323      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     81.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead              11127689     11.45%     92.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              6937751      7.14%     99.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            30102      0.03%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           23566      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass    112840319      1.39%      1.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu   6077332370     74.64%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1424320      0.02%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        30965      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       147450      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           64      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            9      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv           35      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd        16768      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       233166      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp         9034      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt       100376      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       323673      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         9985      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd          346      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            1      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt          912      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            3      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult          355      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead   1305942152     16.04%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    642941833      7.90%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       358244      0.00%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       654362      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    8142366742                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.895571                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           97209889                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.011939                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads             20596411003                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             8428108834                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     8120584355                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  4002501                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 2621324                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         1867988                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 8124703285                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     2033027                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                 14237241                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                       32771515                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                       77825213                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads    1317325894                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores    645757150                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     16526600                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      5743214                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch         6469      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     51235213      5.66%      5.66% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     32602736      3.60%      9.27% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect     22491563      2.49%     11.75% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond    720650367     79.65%     91.41% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond     26040634      2.88%     94.29% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     94.29% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond     51705176      5.71%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total     904732158                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch         5841      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return       531373      1.24%      1.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      2721660      6.37%      7.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect      1668794      3.90%     11.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond     35186221     82.32%     93.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond      2016028      4.72%     98.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond       613250      1.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     42743167                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch         1479      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return        10174      0.08%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect       638465      5.27%      5.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect        84475      0.70%      6.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond      4451021     36.72%     42.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond      1402038     11.57%     54.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     54.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond      5532465     45.65%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total     12120117                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch          628      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return     50703840      5.88%      5.88% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect     29881076      3.47%      9.35% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect     20822769      2.42%     11.76% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond    685464143     79.52%     91.29% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond     24024606      2.79%     94.07% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     94.07% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond     51091926      5.93%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total    861988988                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch          628      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return         3337      0.03%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect       628712      5.59%      5.62% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect        71152      0.63%      6.25% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond      3641704     32.36%     38.61% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond      1385115     12.31%     50.92% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     50.92% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond      5524510     49.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total     11255158                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget    648025341     71.63%     71.63% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB    139612750     15.43%     87.06% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     51235213      5.66%     92.72% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect     65858854      7.28%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total    904732158                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch      7716944     63.71%     63.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return      1179630      9.74%     73.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect        10174      0.08%     73.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect      3206412     26.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total     12113160                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted        720656831                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     88727507                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect         12120117                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss       3422378                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted     10955698                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted      1164419                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups           904732158                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates             5327105                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits              277142487                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.306325                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted        4071737                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups       74196735                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits          65858854                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses         8337881                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch         6469      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     51235213      5.66%      5.66% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     32602736      3.60%      9.27% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect     22491563      2.49%     11.75% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond    720650367     79.65%     91.41% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond     26040634      2.88%     94.29% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     94.29% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond     51705176      5.71%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total    904732158                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch         1038      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     51233732      8.16%      8.16% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect      2015061      0.32%      8.48% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect     22485655      3.58%     12.07% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond    497378588     79.25%     91.32% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond      2770608      0.44%     91.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     91.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond     51704989      8.24%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total    627589671                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect       638465     11.99%     11.99% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     11.99% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond      3286602     61.70%     73.68% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond      1402038     26.32%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total      5327105                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect       638465     11.99%     11.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond      3286602     61.70%     73.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond      1402038     26.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total      5327105                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups     74196735                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits     65858854                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses      8337881                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords      5616940                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords     79813679                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            55625672                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              55625667                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes           4921827                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used              50703840                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct           50700503                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect             3337                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      218564654                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          14718                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts         10082003                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples   4182386839                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.911234                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.731428                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0     2216925116     53.01%     53.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      454381568     10.86%     63.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      217851314      5.21%     69.08% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3      419367183     10.03%     79.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4      151313004      3.62%     82.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5      113352758      2.71%     85.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       70642636      1.69%     87.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7       58962229      1.41%     88.53% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8      479591031     11.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   4182386839                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       9788                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls             50703845                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass    109189399      1.37%      1.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu   5955864136     74.51%     75.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1421562      0.02%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        27944      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       114627      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           64      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd        13788      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       196489      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp         7950      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        87412      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       300040      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         4735      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd          339      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            1      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt          829      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            3      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult          339      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     75.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead   1285983612     16.09%     91.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite    639507595      8.00%     99.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       245530      0.00%     99.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       554824      0.01%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   7993521218                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples    479591031                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts          4433009948                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            7993521218                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP    4433009948                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      7993521218                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.968973                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.032020                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs        1926291561                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           1621604                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       7883611738                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts      1286229142                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts      640062419                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass    109189399      1.37%      1.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu   5955864136     74.51%     75.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      1421562      0.02%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        27944      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       114627      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           64      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd        13788      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       196489      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp         7950      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt        87412      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       300040      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift         4735      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd          339      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            1      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt          829      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            3      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult          339      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead   1285983612     16.09%     91.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite    639507595      8.00%     99.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       245530      0.00%     99.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       554824      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   7993521218                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl    861988988                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl    739369825                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl    122618535                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl    685464143                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl    176524217                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall     50703845                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn     50703840                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data   1879224912                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total       1879224912                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data   1879225233                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total      1879225233                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      2705293                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2705293                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      2706278                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2706278                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 103337204425                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 103337204425                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 103337204425                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 103337204425                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data   1881930205                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total   1881930205                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data   1881931511                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total   1881931511                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.001438                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.001438                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.001438                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.001438                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 38198.156142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 38198.156142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 38184.253216                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 38184.253216                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      3782843                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         1409                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        85583                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     44.200869                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    67.095238                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1130172                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1130172                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       728098                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       728098                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       728098                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       728098                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1977195                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1977195                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1978173                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1978173                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  65965453427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  65965453427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  66038755427                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  66038755427                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.001051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.001051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.001051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.001051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 33363.150032                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 33363.150032                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 33383.710842                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 33383.710842                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1973976                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data         4883                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         4883                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           11                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       577000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       577000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         4894                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         4894                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.002248                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.002248                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 52454.545455                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 52454.545455                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data     20326000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     20326000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.002248                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.002248                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 1847818.181818                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 1847818.181818                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         4894                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         4894                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         4894                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         4894                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data   1239369368                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total     1239369368                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2501324                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2501324                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  95812323500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  95812323500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data   1241870692                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total   1241870692                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.002014                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.002014                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 38304.643261                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 38304.643261                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       726239                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       726239                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1775085                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1775085                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  58736384000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  58736384000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.001429                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.001429                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 33089.336004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 33089.336004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data          321                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          321                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data          985                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          985                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data         1306                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total         1306                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.754211                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.754211                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data          978                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total          978                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data     73302000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     73302000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.748851                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.748851                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 74950.920245                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 74950.920245                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data    639855544                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total     639855544                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       203969                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       203969                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   7524880925                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   7524880925                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data    640059513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total    640059513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.000319                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.000319                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 36892.277380                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 36892.277380                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data         1859                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total         1859                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       202110                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       202110                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   7229069427                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   7229069427                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.000316                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.000316                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 35767.994790                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 35767.994790                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.970173                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs          1881214089                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1975000                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            952.513463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.970173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          896                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses        3765857598                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses       3765857598                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles              2868165252                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             73575950                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles               1259644458                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              6119088                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles              10138705                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved           140977153                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred              2048651                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            8291851816                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts             14922106                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         8128129501                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches       870180629                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts     1302829009                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts     643464830                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.892257                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads    4184016002                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites   2303516429                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads       2234496                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      1162313                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads  10535113045                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   5854417187                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs       1946293839                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads   3785334324                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           36                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches         256706817                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   1342156364                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles               24372530                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.tlbCycles                        39                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu0.fetch.miscStallCycles               10679                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        66012                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles         3535                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                523992009                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes              7978215                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        4217643453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.979130                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.255046                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0              2943886934     69.80%     69.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                67262478      1.59%     71.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                61774336      1.46%     72.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                55798012      1.32%     74.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                83128361      1.97%     76.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                73148166      1.73%     77.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                49171333      1.17%     79.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                72011766      1.71%     80.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               811462067     19.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          4217643453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts           4637307789                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.079581                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches         904732158                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.210625                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles   2863220559                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    421494581                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        421494581                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    421494581                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       421494581                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst    102497408                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total      102497408                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst    102497408                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total     102497408                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst 1345954772404                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total 1345954772404                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst 1345954772404                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total 1345954772404                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst    523991989                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    523991989                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    523991989                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    523991989                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.195609                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.195609                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.195609                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.195609                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 13131.598142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 13131.598142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 13131.598142                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 13131.598142                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs        49093                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs         2084                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     23.557102                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          169                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              169                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst       132568                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total       132568                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst       132568                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total       132568                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst    102364840                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total    102364840                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst    102364840                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total    102364840                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst 1241348881416                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total 1241348881416                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst 1241348881416                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total 1241348881416                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.195356                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.195356                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.195356                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.195356                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 12126.711490                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 12126.711490                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 12126.711490                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 12126.711490                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements             102361845                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    421494581                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      421494581                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst    102497408                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total    102497408                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst 1345954772404                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total 1345954772404                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    523991989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    523991989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.195609                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.195609                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 13131.598142                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 13131.598142                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst       132568                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total       132568                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst    102364840                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total    102364840                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst 1241348881416                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total 1241348881416                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.195356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.195356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 12126.711490                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 12126.711490                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.009654                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           523859420                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs         102364839                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              5.117572                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.009654                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.996131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           94                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses        1150348817                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses       1150348817                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                 10138705                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  48703446                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 2838515                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            8212095514                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              729818                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts              1317325894                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts              645757150                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 8775                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   203731                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 2472517                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         61786                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect       4599184                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect      7359697                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts            11958881                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              8125226891                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             8122452343                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               5756805003                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               9307893192                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.890935                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.618486                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                   60690728                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               31096752                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                6036                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              61786                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               5694731                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                5482                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 72517                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples        1286229142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.327424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            4.448075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9            1283989849     99.83%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               62497      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1332208      0.10%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               44337      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                8126      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                9112      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                7583      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               11191      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                8473      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               10126      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             16875      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             17066      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             29179      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            297917      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             66805      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             21243      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             84417      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             18696      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             13608      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199            105418      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             15257      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              4326      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              3084      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              2190      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              2227      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              2813      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269              3176      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279              2797      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              3156      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              2580      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           32810      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total          1286229142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses             1302605626                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses              643468468                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                   263058                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    17557                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              524002814                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                    70409                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles              10138705                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles              2874440663                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               61633672                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         12270                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles               1259258106                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             12160037                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            8264257858                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               659798                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3125947                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               3180899                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               5225847                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              8                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands        12551246119                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                26521038988                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups             10757177377                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  2590175                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps          12066205113                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               485040997                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    248                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 11724812                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                     11914856005                       # The number of ROB reads (Count)
system.cpu0.rob.writes                    16459458115                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts              4433009948                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                7993521218                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  949                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus.transDist::ReadResp            104140826                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1369754                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          103782349                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq               3184                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp              3184                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              199013                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             199013                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq       104140827                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port    307087875                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port      5930177                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                313018052                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port   6551126976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port    198723712                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                6749850688                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            820098                       # Total snoops (Count)
system.l2bus.snoopTraffic                    15563264                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           105159306                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001357                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.037187                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 105018124     99.87%     99.87% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    139704      0.13%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                      1478      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::5                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::6                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::7                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::8                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             105159306                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         105469766494                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy        153548047419                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          2964998683                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       208678845                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    104336493                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests        69723                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             71385                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        69907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops         1478                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst        102171339                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data          1370745                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total            103542084                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst       102171339                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data         1370745                       # number of overall hits (Count)
system.l2cache.overallHits::total           103542084                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst         189852                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data         604141                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             793993                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst        189852                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data        604141                       # number of overall misses (Count)
system.l2cache.overallMisses::total            793993                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst  14910869500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data  48506302500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   63417172000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst  14910869500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data  48506302500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  63417172000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst    102361191                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data      1974886                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        104336077                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst    102361191                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data      1974886                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       104336077                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.001855                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.305912                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.007610                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.001855                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.305912                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.007610                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 78539.438615                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 80289.704721                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 79871.197857                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 78539.438615                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 80289.704721                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 79871.197857                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          239413                       # number of writebacks (Count)
system.l2cache.writebacks::total               239413                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu0.inst          707                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu0.data           46                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              753                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu0.inst          707                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu0.data           46                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             753                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu0.inst       189145                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data       604095                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         793240                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst       189145                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data       604095                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        793240                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst  12958331500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  42462740500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  55421072000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst  12958331500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  42462740500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  55421072000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.001848                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.305889                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.007603                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.001848                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.305889                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.007603                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 68510.039916                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 70291.494715                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 69866.713731                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 68510.039916                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 70291.494715                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 69866.713731                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    816282                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        34319                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        34319                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu0.data       124696                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           124696                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data        74302                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          74302                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data   5574721000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   5574721000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       198998                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       198998                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.373381                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.373381                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 75027.872736                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 75027.872736                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data        74302                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        74302                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data   4831701000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   4831701000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.373381                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.373381                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 65027.872736                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 65027.872736                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst    102171339                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data      1246049                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total    103417388                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst       189852                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data       529839                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       719691                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst  14910869500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data  42931581500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  57842451000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst    102361191                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data      1775888                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total    104137079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.001855                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.298352                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.006911                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 78539.438615                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 81027.598006                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 80371.230153                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu0.inst          707                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu0.data           46                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          753                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst       189145                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data       529793                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       718938                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst  12958331500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  37631039500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  50589371000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.001848                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.298326                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.006904                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 68510.039916                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 71029.703110                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 70366.806317                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu0.data         2784                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            2784                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu0.data          347                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total           347                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu0.data      1044000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total      1044000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu0.data         3131                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total         3131                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu0.data     0.110827                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.110827                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu0.data  3008.645533                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total  3008.645533                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu0.data          347                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total          347                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu0.data      5284500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total      5284500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.110827                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.110827                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15229.106628                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 15229.106628                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      1130341                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      1130341                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      1130341                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      1130341                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.785426                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               208609000                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                820378                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                254.284001                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   292.124496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst  1875.561284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  1928.099646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.071319                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.457901                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.470727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             218                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            1391                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2486                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            1669975402                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           1669975402                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    239387.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples    189134.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples    601363.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       4.145404663750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         14650                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         14651                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2307109                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              224969                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       793235                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      239413                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     793235                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    239413                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2738                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 793235                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                239413                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   525111                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   188031                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    58686                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    17838                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      735                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2002                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   11648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   14051                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   14743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   14925                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   14947                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   14893                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   14916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   14888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   14964                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   15205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   15180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   15310                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   15307                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   14743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   14675                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   14659                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        14651                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       53.955157                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      43.085386                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     147.772741                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          14621     99.80%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023           17      0.12%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            6      0.04%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          14651                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        14650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.338157                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.319905                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.798694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             12245     83.58%     83.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               278      1.90%     85.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1763     12.03%     97.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               310      2.12%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                50      0.34%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 4      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          14650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   175232                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 50767040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15322432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               23637485.89934133                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               7134230.60205236                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2147734307000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2079831.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst     12104576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     38487232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     15319168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 5635974.532245831564                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 17919922.132641144097                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 7132710.861016141251                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst       189144                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data       604091                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       239413                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst   6203007500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  20907571000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 48646489563750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     32795.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     34609.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 203190677.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst     12105216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     38661824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        50767040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst     12105216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     12105216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     15322432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15322432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst       189144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       604091                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           793235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       239413                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          239413                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst        5636273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data       18001213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           23637486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst      5636273                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        5636273                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      7134231                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           7134231                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      7134231                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst       5636273                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data      18001213                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          30771717                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                790497                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               239362                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         57009                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         54532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         42921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         43735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         58481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         41527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         47524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         54417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         57518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         43489                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        51110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        43601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        55262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        44462                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        47093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        47816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         14685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         12644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         14823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         17037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         13502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         14547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         16149                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         17775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         15409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        14412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        15293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        15532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        15283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        13493                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        12014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12288759750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3952485000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         27110578500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15545.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34295.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               526831                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              115471                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             66.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            48.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       387545                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   170.068302                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   116.654368                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   199.466807                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       202698     52.30%     52.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       111198     28.69%     81.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        32577      8.41%     89.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        13722      3.54%     92.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         7734      2.00%     94.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4529      1.17%     96.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3169      0.82%     96.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2317      0.60%     97.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         9601      2.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       387545                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           50591808                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        15319168                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                23.555897                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 7.132711                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1406451480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        747516330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2857042440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      627188220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 169539839040.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  57565898850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 776253437280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1008997373640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    469.796175                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 2017563409500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  71717360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  58453563000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1360698360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        723209355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2787106140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      622255320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 169539839040.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  57057037050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 776681952480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1008772097745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    469.691285                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 2018680216500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  71717360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  57336756000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              718937                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        239413                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            549211                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               404                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              74298                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             74298                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         718937                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      2375498                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      2375498                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2375498                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     66089472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     66089472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 66089472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               53                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             793639                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   793639    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               793639                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2147734332500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy          1269931003                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2147323500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1582263                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       789524                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
