[2m2025-01-14T14:37:48.846566Z[0m [33m WARN[0m SP1_PROVER environment variable not set, defaulting to 'cpu'    
[2m2025-01-14T14:37:49.298011Z[0m [32m INFO[0m vk verification: true
n: 15097
[2m2025-01-14T14:37:51.630151Z[0m [32m INFO[0m [1mprove_core[0m: clk = 0 pc = 0x200d04    
stdout: WARNING: Using insecure random number generator.
[2m2025-01-14T14:37:51.786791Z[0m [32m INFO[0m [1mprove_core[0m: clk = 0 pc = 0x200d04    
stdout: WARNING: Using insecure random number generator.
[2m2025-01-14T14:37:52.535816Z[0m [32m INFO[0m [1mprove_core[0m: deferred 1 records    
[2m2025-01-14T14:37:52.784866Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=1, Cluster=210
[2m2025-01-14T14:37:52.784890Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-14T14:37:52.784893Z[0m [32m INFO[0m [1mprove_core[0m: Chip DivRem: 2   -> 10 
[2m2025-01-14T14:37:52.784895Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-14T14:37:52.784896Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 19  -> 19 
[2m2025-01-14T14:37:52.784898Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 10  -> 17 
[2m2025-01-14T14:37:52.784900Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 18  -> 18 
[2m2025-01-14T14:37:52.784902Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-14T14:37:52.784903Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 18  -> 18 
[2m2025-01-14T14:37:52.784905Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 13  -> 18 
[2m2025-01-14T14:37:52.784906Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-14T14:37:52.784907Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 9   -> 18 
[2m2025-01-14T14:37:52.784909Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 16  -> 18 
[2m2025-01-14T14:37:52.784910Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 13  -> 18 
[2m2025-01-14T14:37:52.784911Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 16  -> 17 
[2m2025-01-14T14:37:52.784913Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallCore: 2   -> 10 
[2m2025-01-14T14:37:52.784914Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallInstrs: 2   -> 10 
[2m2025-01-14T14:37:52.785127Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=2, Cluster=179
[2m2025-01-14T14:37:52.785132Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-14T14:37:52.785133Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-14T14:37:52.785134Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 14  -> 17 
[2m2025-01-14T14:37:52.785135Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 10  -> 17 
[2m2025-01-14T14:37:52.785136Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 12  -> 17 
[2m2025-01-14T14:37:52.785137Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-14T14:37:52.785138Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 20  -> 20 
[2m2025-01-14T14:37:52.785140Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 13  -> 18 
[2m2025-01-14T14:37:52.785141Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-14T14:37:52.785142Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 12  -> 18 
[2m2025-01-14T14:37:52.785143Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 19  -> 19 
[2m2025-01-14T14:37:52.785144Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 15  -> 18 
[2m2025-01-14T14:37:52.785145Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 16  -> 17 
[2m2025-01-14T14:37:52.786142Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=3, Cluster=313
[2m2025-01-14T14:37:52.786150Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 20  -> 20 
[2m2025-01-14T14:37:52.786152Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 19  -> 20 
[2m2025-01-14T14:37:52.786153Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 14  -> 16 
[2m2025-01-14T14:37:52.786154Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 9   -> 16 
[2m2025-01-14T14:37:52.786155Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 11  -> 16 
[2m2025-01-14T14:37:52.786157Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 16  -> 16 
[2m2025-01-14T14:37:52.786158Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 18  -> 18 
[2m2025-01-14T14:37:52.786159Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 11  -> 17 
[2m2025-01-14T14:37:52.786160Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 18  -> 18 
[2m2025-01-14T14:37:52.786161Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 11  -> 17 
[2m2025-01-14T14:37:52.786163Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 17  -> 17 
[2m2025-01-14T14:37:52.786164Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 14  -> 17 
[2m2025-01-14T14:37:52.786165Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 14  -> 16 
[2m2025-01-14T14:37:52.786166Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallCore: 5   -> 10 
[2m2025-01-14T14:37:52.786167Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallInstrs: 5   -> 10 
[2m2025-01-14T14:37:53.000100Z[0m [32m INFO[0m [1mprove_core[0m:[1mgenerate main traces[0m: close [3mtime.busy[0m[2m=[0m214ms [3mtime.idle[0m[2m=[0m2.30Âµs [2m[3mindex[0m[2m=[0m0[0m
[2m2025-01-14T14:38:27.759802Z[0m [32m INFO[0m [1mprove_core[0m: execution report (totals): total_cycles=4847870, total_syscall_cycles=20, touched_memory_addresses=50889
[2m2025-01-14T14:38:27.759828Z[0m [32m INFO[0m [1mprove_core[0m: execution report (opcode counts):
[2m2025-01-14T14:38:27.759836Z[0m [32m INFO[0m [1mprove_core[0m:   1514666 add
[2m2025-01-14T14:38:27.759839Z[0m [32m INFO[0m [1mprove_core[0m:    840083 lw
[2m2025-01-14T14:38:27.759841Z[0m [32m INFO[0m [1mprove_core[0m:    787071 sw
[2m2025-01-14T14:38:27.759842Z[0m [32m INFO[0m [1mprove_core[0m:    405243 sll
[2m2025-01-14T14:38:27.759844Z[0m [32m INFO[0m [1mprove_core[0m:    253766 bltu
[2m2025-01-14T14:38:27.759845Z[0m [32m INFO[0m [1mprove_core[0m:    197435 xor
[2m2025-01-14T14:38:27.759846Z[0m [32m INFO[0m [1mprove_core[0m:    190839 sltu
[2m2025-01-14T14:38:27.759848Z[0m [32m INFO[0m [1mprove_core[0m:    187615 srl
[2m2025-01-14T14:38:27.759849Z[0m [32m INFO[0m [1mprove_core[0m:    184290 or
[2m2025-01-14T14:38:27.759850Z[0m [32m INFO[0m [1mprove_core[0m:     90476 bne
[2m2025-01-14T14:38:27.759851Z[0m [32m INFO[0m [1mprove_core[0m:     60476 beq
[2m2025-01-14T14:38:27.759853Z[0m [32m INFO[0m [1mprove_core[0m:     59816 bgeu
[2m2025-01-14T14:38:27.759854Z[0m [32m INFO[0m [1mprove_core[0m:     34210 jal
[2m2025-01-14T14:38:27.759855Z[0m [32m INFO[0m [1mprove_core[0m:     15837 sub
[2m2025-01-14T14:38:27.759857Z[0m [32m INFO[0m [1mprove_core[0m:      9732 jalr
[2m2025-01-14T14:38:27.759858Z[0m [32m INFO[0m [1mprove_core[0m:      8182 and
[2m2025-01-14T14:38:27.759859Z[0m [32m INFO[0m [1mprove_core[0m:      4869 auipc
[2m2025-01-14T14:38:27.759861Z[0m [32m INFO[0m [1mprove_core[0m:      1950 mul
[2m2025-01-14T14:38:27.759862Z[0m [32m INFO[0m [1mprove_core[0m:       473 sb
[2m2025-01-14T14:38:27.759863Z[0m [32m INFO[0m [1mprove_core[0m:       327 lbu
[2m2025-01-14T14:38:27.759865Z[0m [32m INFO[0m [1mprove_core[0m:       248 mulhu
[2m2025-01-14T14:38:27.759866Z[0m [32m INFO[0m [1mprove_core[0m:       238 blt
[2m2025-01-14T14:38:27.759867Z[0m [32m INFO[0m [1mprove_core[0m:        20 ecall
[2m2025-01-14T14:38:27.759868Z[0m [32m INFO[0m [1mprove_core[0m:         4 lb
[2m2025-01-14T14:38:27.759870Z[0m [32m INFO[0m [1mprove_core[0m:         3 divu
[2m2025-01-14T14:38:27.759871Z[0m [32m INFO[0m [1mprove_core[0m:         1 bge
[2m2025-01-14T14:38:27.759874Z[0m [32m INFO[0m [1mprove_core[0m: execution report (syscall counts):
[2m2025-01-14T14:38:27.759880Z[0m [32m INFO[0m [1mprove_core[0m:   8 commit
[2m2025-01-14T14:38:27.759883Z[0m [32m INFO[0m [1mprove_core[0m:   8 commit_deferred_proofs
[2m2025-01-14T14:38:27.759884Z[0m [32m INFO[0m [1mprove_core[0m:   1 halt
[2m2025-01-14T14:38:27.759886Z[0m [32m INFO[0m [1mprove_core[0m:   1 write
[2m2025-01-14T14:38:27.759887Z[0m [32m INFO[0m [1mprove_core[0m:   1 hint_len
[2m2025-01-14T14:38:27.759889Z[0m [32m INFO[0m [1mprove_core[0m:   1 hint_read
[2m2025-01-14T14:38:27.759896Z[0m [32m INFO[0m [1mprove_core[0m: summary: cycles=4847870, e2e=36.130402992s, khz=134.18
[2m2025-01-14T14:38:27.763375Z[0m [32m INFO[0m [1mprove_core[0m: close [3mtime.busy[0m[2m=[0m34.9s [3mtime.idle[0m[2m=[0m1.22s
Successfully generated proof!
[2m2025-01-14T14:38:28.492906Z[0m [32m INFO[0m [1mverify[0m: close [3mtime.busy[0m[2m=[0m702ms [3mtime.idle[0m[2m=[0m1.19Âµs
Successfully verified proof!
