Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Jul  6 12:25:15 2020
| Host         : kidre-N551JX running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   974 |
| Unused register locations in slices containing registers |  1189 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           22 |
|      2 |           59 |
|      3 |           48 |
|      4 |           76 |
|      5 |           34 |
|      6 |           61 |
|      7 |            3 |
|      8 |          141 |
|      9 |           46 |
|     10 |           54 |
|     11 |            9 |
|     12 |           22 |
|     13 |           18 |
|     14 |            4 |
|     15 |            6 |
|    16+ |          371 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1517 |          286 |
| No           | No                    | Yes                    |             258 |           54 |
| No           | Yes                   | No                     |             856 |          234 |
| Yes          | No                    | No                     |            9226 |         1389 |
| Yes          | No                    | Yes                    |             420 |           64 |
| Yes          | Yes                   | No                     |            6490 |          981 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                                                                                                                                                  Enable Signal                                                                                                                                                 |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              1 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[3]_0                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[3]_0                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[3]_0                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[2][0]                                                                                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                              |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/exitcond_reg_680_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[2][1]                                                                                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              1 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[2][2]                                                                                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[1]                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[1]_i_1_n_0                                                                                                                                                                     | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_11_reg_14920                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_reg_14880                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/exitcond_reg_7140                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                                            | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                            |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push_3                                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr_reg[3]_0                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[2]                                                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/reset_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__2_n_0                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                              |                0 |              2 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                              |                0 |              2 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                              |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_16_reg_1444_pp1_iter1_reg0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                                         |                0 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                                         |                0 |              2 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                        |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                              |                0 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/tmp_9_reg_694[0]_i_1_n_2                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                           | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                           | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                               |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              2 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              2 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[2]_i_1__0_n_0                                                                                                                                 |                0 |              3 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__1_n_2                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                   |                1 |              3 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_51_reg_14580                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                2 |              3 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_70_reg_14480                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              3 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_2                                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__1_n_2                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_2                                                                                                                                                                | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__1_n_2                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                                                        | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                             |                                                                                                                                                                                                                                                              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__2_n_2                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in[0]                                                                                                                                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                                                        | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[2]_i_1__0_n_0                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                      | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/reset_24M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5_i_1__0_n_2                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[24][0]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32][0]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                2 |              4 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                 |                1 |              4 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5_i_1__0_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                2 |              4 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_NS_fsm175_out                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                              | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                              | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                              | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                                            | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_1                                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_0                                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5_i_1__0_n_2                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]                                                                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |              4 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                          | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              5 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                0 |              5 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |              5 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                              |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              5 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_2                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_2                                                                                                                     |                1 |              5 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[4][0]                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_2                                                                                                                       |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |              5 |
|  design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0] |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                        | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              5 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/mux_sd_ov_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                        |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                        |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                        |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                        |                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/reset_24M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                         | design_1_i/reset_24M/U0/SEQ/seq_clr                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                        |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                                                                                          | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                        | design_1_i/reset_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                        |                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |              6 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt_reg[5][0]                                                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt_reg[5][0]                                                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                0 |              6 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/ar_pop                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/ar_pop                                                                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[71]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[95]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[79]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[87]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[111]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0[0]                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                             |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/data_in_ov7670_V_V_0_load_B                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_A                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[127]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[119]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[111]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[103]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[95]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[87]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[79]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[71]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[103]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                      | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0[0]                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/data_in_ov7670_V_V_0_load_A                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[127]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[119]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                           |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                           |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                             |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_grayscale_V_V_1_load_A                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                           |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_grayscale_V_V_1_load_B                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_frame_intr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_0                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/data_in_sd_V_V_0_load_B                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/outputStream_V_V_1_load_A                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                           |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/outputStream_V_V_1_load_B                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/inStream_V_V_0_load_A                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/chosen_reg[0][0]                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/inStream_V_V_0_load_B                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/data_in_sd_V_V_0_load_A                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                               |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_CHROMA_V_V_1_load_A                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_CHROMA_V_V_1_load_B                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                  | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                           |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_LUMA_V_V_1_load_A                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/outStream_LUMA_V_V_1_load_B                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[111]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                              | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[127]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[119]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[103]_0[0]                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[95]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[87]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[79]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[71]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/outStream_channel_1_V_1_load_A                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inputStream_V_0_load_B                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inputStream_V_0_load_A                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0[0]                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_A                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/outStream_channel_1_V_1_load_B                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_B                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inputStream_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inputStream_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                0 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0[0]                                             | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/FRAME_BUFFER_NUMBER_r_reg[0][0]                                                                                                                                                                        | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |              8 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                     | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                                  |                1 |              9 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0/inst/p_72_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_196_in                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                                       |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              9 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                          | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                              |                1 |              9 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                      |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                              |                0 |              9 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                     | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |              9 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_196_in                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                                    |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                  | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[3][0]                                                                                                                                |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_196_in                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                              |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                                                |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]             | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_1430_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                               | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                               | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                                           |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]             | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                               | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                               | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]             | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]             | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_278_reg[0]                                                                                                                                                                                     | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_278_reg[0]_0[0]                                                                                                                              |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_684_reg[0][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                               | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]             | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                3 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                               | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                1 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/indvar_reg_335_reg[0][0]                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/indvar_reg_335_reg[0][0]                                                                                                                             |                3 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_397_reg[0]_0                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/indvar_reg_397_reg[0][0]                                                                                                      |                0 |             10 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/exitcond_reg_1426_pp0_iter1_reg_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                0 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                              |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                              |                3 |             11 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             11 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                3 |             12 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                3 |             12 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                4 |             12 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg_0[0]                                                                                                            | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                2 |             12 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                                              |                                                                                                                                                                                                                                                              |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             13 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/buffer_U/ddr_to_axis_readebkb_ram_U/E[0]                                                                                                                                                                                                      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_enable_reg_pp1_iter00                                                                                                                                                                    |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                                              |                                                                                                                                                                                                                                                              |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_1_reg_694[3]_i_1_n_2                                                                                                                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                                           |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                                              |                                                                                                                                                                                                                                                              |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/j_reg_2900                                                                                                                                                                                                                                                           | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                  |                1 |             13 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/j1_reg_4300                                                                                                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_NS_fsm1                                                                                                                                                                                  |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             14 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                              |                1 |             16 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                        |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/sel                                                                                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                              |                1 |             16 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                  | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                              |                1 |             16 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/sel                                                                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                                           |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                                                                           |                                                                                                                                                                                                                                                              |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_0_in[0]                                                                                                                              |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/sel                                                                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inner_index_V[7]_i_1_n_2                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[130]_0                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen66_in                                                                                          |                                                                                                                                                                                                                                                              |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen82_in                                                                                          |                                                                                                                                                                                                                                                              |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen74_in                                                                                          |                                                                                                                                                                                                                                                              |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen90_in                                                                                          |                                                                                                                                                                                                                                                              |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             18 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen59_in                                                                                          |                                                                                                                                                                                                                                                              |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             18 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen424_in                                                                                         |                                                                                                                                                                                                                                                              |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                   | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                     |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                           | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                             |                4 |             20 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                   | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                                      | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             20 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/SR[0]                                                                                                                                                |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[0][0]                                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |             20 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                               |                3 |             20 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                           | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                9 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                0 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |             21 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                               |                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                                              |                                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             25 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                        | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                5 |             25 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                              |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             25 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                              |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             25 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                              |                6 |             26 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                              |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                              |                1 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                            | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                              |                1 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                           |                0 |             27 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                  | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                    |                0 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                         |                1 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                              |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                              |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                              |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                              |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                              |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                              |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                              |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                              |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                              |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                              |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                              |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                              |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                              |                6 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                              |                5 |             29 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                        | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                              |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                              |               11 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                              |                3 |             29 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/offset1_reg_376_reg[28]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                2 |             29 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             29 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/BASE_ADDRESS_r_reg[0][0]                                                                                                                                                                               | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |               12 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                              |                7 |             29 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[10][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                              |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[0]_i_1_n_2                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                  | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                5 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/last_sect_buf                                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                3 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                               |                2 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                       |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                 |                2 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                        | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                6 |             30 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                           | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             31 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                0 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines                                                                                                                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines[0]_i_1_n_0                                                                                                                                                                           |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                2 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |               17 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_readings                                                                                                                                                                                                                                     | design_1_i/reset_24M/U0/peripheral_reset[0]                                                                                                                                                                                                                  |                4 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/FRAME_OFFSET_reg[0][0]                                                                                                                                                                                 | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                5 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                                    |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                       | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                1 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0]_0[0]                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_279_reg[0][0]                                                                                                                         |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |               18 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/inner_index[31]_i_1_n_2                                                                                                                                                                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/i_reg_267                                                                                                                                                                                                          |                4 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/buffer_U/ddr_to_axis_readebkb_ram_U/E[0]                                                                                                                                                                                                      | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                4 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                    | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                5 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                           | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                8 |             32 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                       | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                                         | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                       | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                      | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                   |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                        | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf_reg[3][0]                                                                                                                                                                     | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             33 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                              |                6 |             34 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |             35 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                8 |             35 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                0 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |             37 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/tmp_3_reg_248_reg[0][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |             37 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                3 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                              |               15 |             38 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                                                              |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                              |               11 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                              |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                              |                5 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |                9 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |               11 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                        |                9 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                           |                3 |             42 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             43 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |             43 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                              |                7 |             43 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                7 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                               |                4 |             46 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               12 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                              |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                              |                3 |             48 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_NS_fsm175_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                2 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             62 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                      | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                            | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                          | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |             64 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/base_ddr_addr_addr_r_reg_1435_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                              |               20 |             64 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             64 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                0 |             64 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             64 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                           | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |               13 |             65 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                                              |               19 |             67 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                                              |               19 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_324[3]_i_2_n_2                                                                                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                                        |                6 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_reg_324[3]_i_2_n_2                                                                                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                                      |                4 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_reg_324[3]_i_2_n_2                                                                                                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_enable_reg_pp0_iter00                                                                                                                                                                                           |                7 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                   | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                              | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             73 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                          | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |                4 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                               | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               15 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                 | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                    | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               15 |             76 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |               15 |             87 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |               16 |             87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                              |               24 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               23 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |               23 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               29 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                                              |               28 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                             |                                                                                                                                                                                                                                                              |               21 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                             |                                                                                                                                                                                                                                                              |               24 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                                              |               25 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                             |                                                                                                                                                                                                                                                              |               23 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                                              |               23 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                             |                                                                                                                                                                                                                                                              |               24 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                                              |               28 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                                              |               29 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                             |                                                                                                                                                                                                                                                              |               31 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                             |                                                                                                                                                                                                                                                              |               29 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                                              |               29 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                              |               27 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                                                   |                                                                                                                                                                                                                                                              |                0 |            131 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                                    |                                                                                                                                                                                                                                                              |                0 |            131 |
|  PCLK_IBUF_BUFGCE                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            |                                                                                                                                                                                                                                                              |               34 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               36 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rready[5]                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               37 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rready[4]                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               36 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                3 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |               19 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                3 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                                                              |               32 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                              |               30 |            147 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                | design_1_i/reset_24M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                |               34 |            152 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                | design_1_i/reset_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |              105 |            326 |
|  PCLK_IBUF_BUFGCE                                                             |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |               75 |            351 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                    |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |              218 |           1169 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


