{"sha": "b7f47ecdde00d836765f15c0c5dbec927e8933c9", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjdmNDdlY2RkZTAwZDgzNjc2NWYxNWMwYzVkYmVjOTI3ZTg5MzNjOQ==", "commit": {"author": {"name": "Sergey Shalnov", "email": "Sergey.Shalnov@intel.com", "date": "2017-12-01T05:59:33Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2017-12-01T05:59:33Z"}, "message": "Fix registers type for MODE_TI\n\ngcc/\n\t* config/i386/i386.c (standard_sse_constant_opcode): Fix\n\tregisters type for 128bit mode.\n\nFrom-SVN: r255290", "tree": {"sha": "183deb6b564bcb6a5b31bf5131dc6f43f20a7938", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/183deb6b564bcb6a5b31bf5131dc6f43f20a7938"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b7f47ecdde00d836765f15c0c5dbec927e8933c9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b7f47ecdde00d836765f15c0c5dbec927e8933c9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b7f47ecdde00d836765f15c0c5dbec927e8933c9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b7f47ecdde00d836765f15c0c5dbec927e8933c9/comments", "author": {"login": "shssf", "id": 19515906, "node_id": "MDQ6VXNlcjE5NTE1OTA2", "avatar_url": "https://avatars.githubusercontent.com/u/19515906?v=4", "gravatar_id": "", "url": "https://api.github.com/users/shssf", "html_url": "https://github.com/shssf", "followers_url": "https://api.github.com/users/shssf/followers", "following_url": "https://api.github.com/users/shssf/following{/other_user}", "gists_url": "https://api.github.com/users/shssf/gists{/gist_id}", "starred_url": "https://api.github.com/users/shssf/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/shssf/subscriptions", "organizations_url": "https://api.github.com/users/shssf/orgs", "repos_url": "https://api.github.com/users/shssf/repos", "events_url": "https://api.github.com/users/shssf/events{/privacy}", "received_events_url": "https://api.github.com/users/shssf/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6ae3512c0eeb31eced99d73229b898529635e786", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6ae3512c0eeb31eced99d73229b898529635e786", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6ae3512c0eeb31eced99d73229b898529635e786"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "bfa6016f5cc842e58fb4a01c066e9aa4fa33be4b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b7f47ecdde00d836765f15c0c5dbec927e8933c9/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b7f47ecdde00d836765f15c0c5dbec927e8933c9/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b7f47ecdde00d836765f15c0c5dbec927e8933c9", "patch": "@@ -1,3 +1,8 @@\n+2017-12-01  Sergey Shalnov  <Sergey.Shalnov@intel.com>\n+\n+\t* config/i386/i386.c (standard_sse_constant_opcode): Fix\n+\tregisters type for 128bit mode.\n+\n 2017-11-30  Jakub Jelinek  <jakub@redhat.com>\n \n \t* spellcheck-tree.c (test_find_closest_identifier): Use ; instead"}, {"sha": "2f4ca7c01e9bfe4afaa6b294d624176e0aabe050", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b7f47ecdde00d836765f15c0c5dbec927e8933c9/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b7f47ecdde00d836765f15c0c5dbec927e8933c9/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=b7f47ecdde00d836765f15c0c5dbec927e8933c9", "patch": "@@ -10403,7 +10403,7 @@ standard_sse_constant_opcode (rtx_insn *insn, rtx x)\n \t\t  : \"vpxor\\t%x0, %x0, %x0\");\n \tcase MODE_TI:\n \t  return (TARGET_AVX512VL\n-\t\t  ? \"vpxord\\t%t0, %t0, %t0\"\n+\t\t  ? \"vpxord\\t%x0, %x0, %x0\"\n \t\t  : \"%vpxor\\t%0, %d0\");\n \n \tcase MODE_V8DF:"}]}