<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/word_width.cpp:20:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1228800 has been inferred" OldID="bb2.load.4," ID="x_inseq" BundleName="gmem" VarName="x_in" LoopLoc="../src/word_width.cpp:20:2" LoopName="LOAD" ParentFunc="word_width(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)" Length="1228800" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/word_width.cpp:25:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 409600 has been inferred" OldID="bb4.store.53," ID="yseq" BundleName="gmem" VarName="1" LoopLoc="../src/word_width.cpp:25:2" LoopName="WRITE" ParentFunc="word_width(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)" Length="409600" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../src/word_width.cpp:20:2" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 1228800 x 8bit words has been widened by 64: 19200 x 512bit words" OldID="x_inseq," ID="wseq" BundleName="gmem" VarName="x_in" LoopLoc="../src/word_width.cpp:20:2" LoopName="LOAD" ParentFunc="word_width(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)" Length="19200" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../src/word_width.cpp:25:2" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 409600 x 8bit words has been widened by 64: 6400 x 512bit words" OldID="yseq," ID="wseq7" BundleName="gmem" VarName="1" LoopLoc="../src/word_width.cpp:25:2" LoopName="WRITE" ParentFunc="word_width(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)" Length="6400" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/word_width.cpp:20:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 19200 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="19200" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/word_width.cpp:25:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 6400 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="6400" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

