-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity parseEvents is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    data_empty_n : IN STD_LOGIC;
    data_read : OUT STD_LOGIC;
    eventsArraySize : IN STD_LOGIC_VECTOR (31 downto 0);
    eventSlice_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    eventSlice_full_n : IN STD_LOGIC;
    eventSlice_write : OUT STD_LOGIC );
end;


architecture behav of parseEvents is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.307000,HLS_SYN_LAT=95006,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=15,HLS_SYN_FF=927,HLS_SYN_LUT=6584}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv11_12C : STD_LOGIC_VECTOR (10 downto 0) := "00100101100";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal glPLActiveSliceIdx_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal glPLTminus1SliceIdx_s : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal glPLTminus2SliceIdx_s : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal glPLSlices_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_0_ce0 : STD_LOGIC;
    signal glPLSlices_V_0_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_0_ce1 : STD_LOGIC;
    signal glPLSlices_V_0_we1 : STD_LOGIC;
    signal glPLSlices_V_0_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_1_ce0 : STD_LOGIC;
    signal glPLSlices_V_1_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_1_ce1 : STD_LOGIC;
    signal glPLSlices_V_1_we1 : STD_LOGIC;
    signal glPLSlices_V_1_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_2_ce0 : STD_LOGIC;
    signal glPLSlices_V_2_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_2_ce1 : STD_LOGIC;
    signal glPLSlices_V_2_we1 : STD_LOGIC;
    signal glPLSlices_V_2_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_3_ce0 : STD_LOGIC;
    signal glPLSlices_V_3_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_3_ce1 : STD_LOGIC;
    signal glPLSlices_V_3_we1 : STD_LOGIC;
    signal glPLSlices_V_3_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_4_ce0 : STD_LOGIC;
    signal glPLSlices_V_4_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_4_ce1 : STD_LOGIC;
    signal glPLSlices_V_4_we1 : STD_LOGIC;
    signal glPLSlices_V_4_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_5_ce0 : STD_LOGIC;
    signal glPLSlices_V_5_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_5_ce1 : STD_LOGIC;
    signal glPLSlices_V_5_we1 : STD_LOGIC;
    signal glPLSlices_V_5_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_6_ce0 : STD_LOGIC;
    signal glPLSlices_V_6_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_6_ce1 : STD_LOGIC;
    signal glPLSlices_V_6_we1 : STD_LOGIC;
    signal glPLSlices_V_6_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_7_ce0 : STD_LOGIC;
    signal glPLSlices_V_7_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_7_ce1 : STD_LOGIC;
    signal glPLSlices_V_7_we1 : STD_LOGIC;
    signal glPLSlices_V_7_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_8_ce0 : STD_LOGIC;
    signal glPLSlices_V_8_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_8_ce1 : STD_LOGIC;
    signal glPLSlices_V_8_we1 : STD_LOGIC;
    signal glPLSlices_V_8_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_9_ce0 : STD_LOGIC;
    signal glPLSlices_V_9_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_9_ce1 : STD_LOGIC;
    signal glPLSlices_V_9_we1 : STD_LOGIC;
    signal glPLSlices_V_9_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_10_ce0 : STD_LOGIC;
    signal glPLSlices_V_10_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_10_ce1 : STD_LOGIC;
    signal glPLSlices_V_10_we1 : STD_LOGIC;
    signal glPLSlices_V_10_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_11_ce0 : STD_LOGIC;
    signal glPLSlices_V_11_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_11_ce1 : STD_LOGIC;
    signal glPLSlices_V_11_we1 : STD_LOGIC;
    signal glPLSlices_V_11_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_12_ce0 : STD_LOGIC;
    signal glPLSlices_V_12_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_12_ce1 : STD_LOGIC;
    signal glPLSlices_V_12_we1 : STD_LOGIC;
    signal glPLSlices_V_12_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_13_ce0 : STD_LOGIC;
    signal glPLSlices_V_13_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_13_ce1 : STD_LOGIC;
    signal glPLSlices_V_13_we1 : STD_LOGIC;
    signal glPLSlices_V_13_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_14_ce0 : STD_LOGIC;
    signal glPLSlices_V_14_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_14_ce1 : STD_LOGIC;
    signal glPLSlices_V_14_we1 : STD_LOGIC;
    signal glPLSlices_V_14_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_15_ce0 : STD_LOGIC;
    signal glPLSlices_V_15_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_15_ce1 : STD_LOGIC;
    signal glPLSlices_V_15_we1 : STD_LOGIC;
    signal glPLSlices_V_15_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal refBlock_V_0_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_0_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_1_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_1_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_2_2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_2_2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_3_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_3_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_5_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_5_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_6_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_6_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_7_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_7_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_8_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_8_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_9_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_9_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_10_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_10_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_11_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_11_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_12_12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_12_12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_13_13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_13_13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_14_14 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_14 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sum : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal glCnt : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_5_reg_3302 : STD_LOGIC_VECTOR (0 downto 0);
    signal eventSlice_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_5_reg_3302_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_08_rec_reg_1453 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_6_fu_2578_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_reg_3297 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_5_fu_2588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_2593_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_reg_3306 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_10_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_3311 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_3311_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_2605_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_28_reg_3315 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_28_reg_3315_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal x_reg_3319 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal y_reg_3324 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_7_fu_2629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_3331 : STD_LOGIC_VECTOR (0 downto 0);
    signal arrayNo_reg_3335 : STD_LOGIC_VECTOR (3 downto 0);
    signal glPLSlices_V_0_addr_reg_3340 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_1_addr_reg_3346 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_10_addr_reg_3352 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_11_addr_reg_3358 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_12_addr_reg_3364 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_13_addr_reg_3370 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_14_addr_reg_3376 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_15_addr_reg_3382 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_2_addr_reg_3388 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_3_addr_reg_3394 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_4_addr_reg_3400 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_5_addr_reg_3406 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_6_addr_reg_3412 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_7_addr_reg_3418 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_8_addr_reg_3424 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_9_addr_reg_3430 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_reg_3436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state7_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal tmp1_fu_2948_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp1_reg_3446 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_3198_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_17_reg_3451 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_11_cast_fu_3236_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_state22_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state6_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal grp_calcOF_fu_1565_ap_start : STD_LOGIC;
    signal grp_calcOF_fu_1565_ap_done : STD_LOGIC;
    signal grp_calcOF_fu_1565_ap_idle : STD_LOGIC;
    signal grp_calcOF_fu_1565_ap_ready : STD_LOGIC;
    signal grp_calcOF_fu_1565_ap_ce : STD_LOGIC;
    signal grp_calcOF_fu_1565_y : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_0_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_0_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_1_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_1_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_2_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_2_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_3_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_3_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_4_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_4_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_5_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_5_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_6_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_6_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_7_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_7_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_8_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_8_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_9_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_9_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_10_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_10_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_11_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_11_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_12_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_12_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_13_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_13_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_14_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_14_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_15_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1565_glPLSlices_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1565_glPLSlices_V_15_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_0_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_0_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_1_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_1_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_2_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_2_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_3_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_3_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_4_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_4_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_5_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_5_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_6_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_6_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_7_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_7_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_8_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_8_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_9_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_9_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_10_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_10_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_11_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_11_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_12_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_12_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_13_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_13_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_refBlock_V_14_14 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1565_targetBlocks_V_14_14 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld : STD_LOGIC;
    signal ap_block_state8_pp0_stage4_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state9_pp0_stage5_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state10_pp0_stage6_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state11_pp0_stage7_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state12_pp0_stage8_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state13_pp0_stage9_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state14_pp0_stage10_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state15_pp0_stage11_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state16_pp0_stage12_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state17_pp0_stage13_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state18_pp0_stage14_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state19_pp0_stage15_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state20_pp0_stage16_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state21_pp0_stage17_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state22_pp0_stage18_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal glPLActiveSliceIdx_V_2_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal glPLActiveSliceIdx_V_3_reg_1371 : STD_LOGIC_VECTOR (1 downto 0);
    signal glPLActiveSliceIdx_V_4_reg_1383 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal glPLActiveSliceIdx_V_5_reg_1395 : STD_LOGIC_VECTOR (1 downto 0);
    signal glPLActiveSliceIdx_V_6_reg_1408 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_08_rec_phi_fu_1457_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_1559_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_1556 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_storemerge_reg_1556 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_calcOF_fu_1565_ap_start_reg : STD_LOGIC := '0';
    signal x_cast_fu_2918_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal tmp_8_cast_fu_2662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal tmp_18_fu_3255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_op_assign_fu_1094 : STD_LOGIC_VECTOR (15 downto 0);
    signal localCnt_fu_3245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_2892_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_6_fu_2578_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_cast_fu_2584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_cast6_fu_2647_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_2657_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_2727_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmpData_V_fu_2690_p18 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_15_cast_fu_2734_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_assign_1_s_fu_2746_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal index_assign_1_cast_fu_2752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_assign_1_1_fu_2764_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal index_assign_1_1_cas_fu_2770_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_assign_1_2_fu_2782_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal index_assign_1_2_cas_fu_2788_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_2756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_3_fu_2800_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmpTmpData_V_fu_2812_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_fu_2818_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_1_fu_2822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_2836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_2826_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Repl2_1_1_fu_2844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_fu_2858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_2848_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Repl2_1_2_fu_2866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_2880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_2870_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Repl2_1_3_fu_2888_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_2926_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_13_fu_2937_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_cast_fu_2944_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_cast_cast_fu_2933_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_cast_fu_3032_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_cast_fu_3171_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp3_fu_3178_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp3_cast_fu_3184_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_cast_fu_2958_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp2_fu_3188_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp2_cast_cast_fu_3194_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp1_cast_fu_3175_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_fu_3212_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_3204_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_cast_fu_3226_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_3216_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_fu_3230_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_state8_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_state9_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_state10_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_state11_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_state12_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_state13_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_state14_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_state15_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_state16_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_state17_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_state18_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_state19_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_state20_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_state21_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal tmp_6_fu_2578_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_921 : BOOLEAN;
    signal ap_condition_928 : BOOLEAN;
    signal ap_condition_934 : BOOLEAN;
    signal ap_condition_940 : BOOLEAN;
    signal ap_condition_946 : BOOLEAN;
    signal ap_condition_952 : BOOLEAN;
    signal ap_condition_958 : BOOLEAN;
    signal ap_condition_964 : BOOLEAN;
    signal ap_condition_970 : BOOLEAN;
    signal ap_condition_976 : BOOLEAN;
    signal ap_condition_982 : BOOLEAN;
    signal ap_condition_988 : BOOLEAN;
    signal ap_condition_994 : BOOLEAN;
    signal ap_condition_1007 : BOOLEAN;
    signal ap_condition_923 : BOOLEAN;

    component calcOF IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        glPLTminus1SliceIdx_s : IN STD_LOGIC_VECTOR (1 downto 0);
        glPLSlices_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_0_ce0 : OUT STD_LOGIC;
        glPLSlices_V_0_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_0_ce1 : OUT STD_LOGIC;
        glPLSlices_V_0_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_1_ce0 : OUT STD_LOGIC;
        glPLSlices_V_1_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_1_ce1 : OUT STD_LOGIC;
        glPLSlices_V_1_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_2_ce0 : OUT STD_LOGIC;
        glPLSlices_V_2_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_2_ce1 : OUT STD_LOGIC;
        glPLSlices_V_2_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_3_ce0 : OUT STD_LOGIC;
        glPLSlices_V_3_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_3_ce1 : OUT STD_LOGIC;
        glPLSlices_V_3_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_4_ce0 : OUT STD_LOGIC;
        glPLSlices_V_4_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_4_ce1 : OUT STD_LOGIC;
        glPLSlices_V_4_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_5_ce0 : OUT STD_LOGIC;
        glPLSlices_V_5_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_5_ce1 : OUT STD_LOGIC;
        glPLSlices_V_5_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_6_ce0 : OUT STD_LOGIC;
        glPLSlices_V_6_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_6_ce1 : OUT STD_LOGIC;
        glPLSlices_V_6_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_7_ce0 : OUT STD_LOGIC;
        glPLSlices_V_7_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_7_ce1 : OUT STD_LOGIC;
        glPLSlices_V_7_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_8_ce0 : OUT STD_LOGIC;
        glPLSlices_V_8_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_8_ce1 : OUT STD_LOGIC;
        glPLSlices_V_8_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_9_ce0 : OUT STD_LOGIC;
        glPLSlices_V_9_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_9_ce1 : OUT STD_LOGIC;
        glPLSlices_V_9_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_10_ce0 : OUT STD_LOGIC;
        glPLSlices_V_10_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_10_ce1 : OUT STD_LOGIC;
        glPLSlices_V_10_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_11_ce0 : OUT STD_LOGIC;
        glPLSlices_V_11_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_11_ce1 : OUT STD_LOGIC;
        glPLSlices_V_11_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_12_ce0 : OUT STD_LOGIC;
        glPLSlices_V_12_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_12_ce1 : OUT STD_LOGIC;
        glPLSlices_V_12_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_13_ce0 : OUT STD_LOGIC;
        glPLSlices_V_13_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_13_ce1 : OUT STD_LOGIC;
        glPLSlices_V_13_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_14_ce0 : OUT STD_LOGIC;
        glPLSlices_V_14_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_14_ce1 : OUT STD_LOGIC;
        glPLSlices_V_14_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_15_ce0 : OUT STD_LOGIC;
        glPLSlices_V_15_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_15_ce1 : OUT STD_LOGIC;
        glPLSlices_V_15_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLTminus2SliceIdx_s : IN STD_LOGIC_VECTOR (1 downto 0);
        refBlock_V_0_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_0_0_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_0_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_0_0_ap_vld : OUT STD_LOGIC;
        refBlock_V_1_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_1_1_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_1_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_1_1_ap_vld : OUT STD_LOGIC;
        refBlock_V_2_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_2_2_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_2_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_2_2_ap_vld : OUT STD_LOGIC;
        refBlock_V_3_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_3_3_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_3_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_3_3_ap_vld : OUT STD_LOGIC;
        refBlock_V_4_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_4_4_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_4_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_4_4_ap_vld : OUT STD_LOGIC;
        refBlock_V_5_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_5_5_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_5_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_5_5_ap_vld : OUT STD_LOGIC;
        refBlock_V_6_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_6_6_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_6_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_6_6_ap_vld : OUT STD_LOGIC;
        refBlock_V_7_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_7_7_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_7_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_7_7_ap_vld : OUT STD_LOGIC;
        refBlock_V_8_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_8_8_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_8_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_8_8_ap_vld : OUT STD_LOGIC;
        refBlock_V_9_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_9_9_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_9_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_9_9_ap_vld : OUT STD_LOGIC;
        refBlock_V_10_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_10_10_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_10_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_10_10_ap_vld : OUT STD_LOGIC;
        refBlock_V_11_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_11_11_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_11_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_11_11_ap_vld : OUT STD_LOGIC;
        refBlock_V_12_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_12_12_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_12_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_12_12_ap_vld : OUT STD_LOGIC;
        refBlock_V_13_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_13_13_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_13_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_13_13_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_1_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_2_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_3_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_4_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_5_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_6_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_7_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_8_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_9_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_10_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_11_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_12_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_13_ap_vld : OUT STD_LOGIC;
        refBlock_V_14_14 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_14_14_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_14 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_14_ap_vld : OUT STD_LOGIC );
    end component;


    component parseEvents_mux_1bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (35 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        din2 : IN STD_LOGIC_VECTOR (35 downto 0);
        din3 : IN STD_LOGIC_VECTOR (35 downto 0);
        din4 : IN STD_LOGIC_VECTOR (35 downto 0);
        din5 : IN STD_LOGIC_VECTOR (35 downto 0);
        din6 : IN STD_LOGIC_VECTOR (35 downto 0);
        din7 : IN STD_LOGIC_VECTOR (35 downto 0);
        din8 : IN STD_LOGIC_VECTOR (35 downto 0);
        din9 : IN STD_LOGIC_VECTOR (35 downto 0);
        din10 : IN STD_LOGIC_VECTOR (35 downto 0);
        din11 : IN STD_LOGIC_VECTOR (35 downto 0);
        din12 : IN STD_LOGIC_VECTOR (35 downto 0);
        din13 : IN STD_LOGIC_VECTOR (35 downto 0);
        din14 : IN STD_LOGIC_VECTOR (35 downto 0);
        din15 : IN STD_LOGIC_VECTOR (35 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component parseEvents_glPLSeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (35 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;



begin
    glPLSlices_V_0_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_0_address0,
        ce0 => glPLSlices_V_0_ce0,
        q0 => glPLSlices_V_0_q0,
        address1 => glPLSlices_V_0_address1,
        ce1 => glPLSlices_V_0_ce1,
        we1 => glPLSlices_V_0_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_0_q1);

    glPLSlices_V_1_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_1_address0,
        ce0 => glPLSlices_V_1_ce0,
        q0 => glPLSlices_V_1_q0,
        address1 => glPLSlices_V_1_address1,
        ce1 => glPLSlices_V_1_ce1,
        we1 => glPLSlices_V_1_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_1_q1);

    glPLSlices_V_2_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_2_address0,
        ce0 => glPLSlices_V_2_ce0,
        q0 => glPLSlices_V_2_q0,
        address1 => glPLSlices_V_2_address1,
        ce1 => glPLSlices_V_2_ce1,
        we1 => glPLSlices_V_2_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_2_q1);

    glPLSlices_V_3_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_3_address0,
        ce0 => glPLSlices_V_3_ce0,
        q0 => glPLSlices_V_3_q0,
        address1 => glPLSlices_V_3_address1,
        ce1 => glPLSlices_V_3_ce1,
        we1 => glPLSlices_V_3_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_3_q1);

    glPLSlices_V_4_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_4_address0,
        ce0 => glPLSlices_V_4_ce0,
        q0 => glPLSlices_V_4_q0,
        address1 => glPLSlices_V_4_address1,
        ce1 => glPLSlices_V_4_ce1,
        we1 => glPLSlices_V_4_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_4_q1);

    glPLSlices_V_5_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_5_address0,
        ce0 => glPLSlices_V_5_ce0,
        q0 => glPLSlices_V_5_q0,
        address1 => glPLSlices_V_5_address1,
        ce1 => glPLSlices_V_5_ce1,
        we1 => glPLSlices_V_5_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_5_q1);

    glPLSlices_V_6_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_6_address0,
        ce0 => glPLSlices_V_6_ce0,
        q0 => glPLSlices_V_6_q0,
        address1 => glPLSlices_V_6_address1,
        ce1 => glPLSlices_V_6_ce1,
        we1 => glPLSlices_V_6_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_6_q1);

    glPLSlices_V_7_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_7_address0,
        ce0 => glPLSlices_V_7_ce0,
        q0 => glPLSlices_V_7_q0,
        address1 => glPLSlices_V_7_address1,
        ce1 => glPLSlices_V_7_ce1,
        we1 => glPLSlices_V_7_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_7_q1);

    glPLSlices_V_8_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_8_address0,
        ce0 => glPLSlices_V_8_ce0,
        q0 => glPLSlices_V_8_q0,
        address1 => glPLSlices_V_8_address1,
        ce1 => glPLSlices_V_8_ce1,
        we1 => glPLSlices_V_8_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_8_q1);

    glPLSlices_V_9_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_9_address0,
        ce0 => glPLSlices_V_9_ce0,
        q0 => glPLSlices_V_9_q0,
        address1 => glPLSlices_V_9_address1,
        ce1 => glPLSlices_V_9_ce1,
        we1 => glPLSlices_V_9_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_9_q1);

    glPLSlices_V_10_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_10_address0,
        ce0 => glPLSlices_V_10_ce0,
        q0 => glPLSlices_V_10_q0,
        address1 => glPLSlices_V_10_address1,
        ce1 => glPLSlices_V_10_ce1,
        we1 => glPLSlices_V_10_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_10_q1);

    glPLSlices_V_11_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_11_address0,
        ce0 => glPLSlices_V_11_ce0,
        q0 => glPLSlices_V_11_q0,
        address1 => glPLSlices_V_11_address1,
        ce1 => glPLSlices_V_11_ce1,
        we1 => glPLSlices_V_11_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_11_q1);

    glPLSlices_V_12_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_12_address0,
        ce0 => glPLSlices_V_12_ce0,
        q0 => glPLSlices_V_12_q0,
        address1 => glPLSlices_V_12_address1,
        ce1 => glPLSlices_V_12_ce1,
        we1 => glPLSlices_V_12_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_12_q1);

    glPLSlices_V_13_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_13_address0,
        ce0 => glPLSlices_V_13_ce0,
        q0 => glPLSlices_V_13_q0,
        address1 => glPLSlices_V_13_address1,
        ce1 => glPLSlices_V_13_ce1,
        we1 => glPLSlices_V_13_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_13_q1);

    glPLSlices_V_14_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_14_address0,
        ce0 => glPLSlices_V_14_ce0,
        q0 => glPLSlices_V_14_q0,
        address1 => glPLSlices_V_14_address1,
        ce1 => glPLSlices_V_14_ce1,
        we1 => glPLSlices_V_14_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_14_q1);

    glPLSlices_V_15_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 900,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_15_address0,
        ce0 => glPLSlices_V_15_ce0,
        q0 => glPLSlices_V_15_q0,
        address1 => glPLSlices_V_15_address1,
        ce1 => glPLSlices_V_15_ce1,
        we1 => glPLSlices_V_15_we1,
        d1 => tmp_26_fu_2892_p4,
        q1 => glPLSlices_V_15_q1);

    grp_calcOF_fu_1565 : component calcOF
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_calcOF_fu_1565_ap_start,
        ap_done => grp_calcOF_fu_1565_ap_done,
        ap_idle => grp_calcOF_fu_1565_ap_idle,
        ap_ready => grp_calcOF_fu_1565_ap_ready,
        ap_ce => grp_calcOF_fu_1565_ap_ce,
        x => x_cast_fu_2918_p1,
        y => grp_calcOF_fu_1565_y,
        glPLTminus1SliceIdx_s => glPLTminus1SliceIdx_s,
        glPLSlices_V_0_address0 => grp_calcOF_fu_1565_glPLSlices_V_0_address0,
        glPLSlices_V_0_ce0 => grp_calcOF_fu_1565_glPLSlices_V_0_ce0,
        glPLSlices_V_0_q0 => glPLSlices_V_0_q0,
        glPLSlices_V_0_address1 => grp_calcOF_fu_1565_glPLSlices_V_0_address1,
        glPLSlices_V_0_ce1 => grp_calcOF_fu_1565_glPLSlices_V_0_ce1,
        glPLSlices_V_0_q1 => glPLSlices_V_0_q1,
        glPLSlices_V_1_address0 => grp_calcOF_fu_1565_glPLSlices_V_1_address0,
        glPLSlices_V_1_ce0 => grp_calcOF_fu_1565_glPLSlices_V_1_ce0,
        glPLSlices_V_1_q0 => glPLSlices_V_1_q0,
        glPLSlices_V_1_address1 => grp_calcOF_fu_1565_glPLSlices_V_1_address1,
        glPLSlices_V_1_ce1 => grp_calcOF_fu_1565_glPLSlices_V_1_ce1,
        glPLSlices_V_1_q1 => glPLSlices_V_1_q1,
        glPLSlices_V_2_address0 => grp_calcOF_fu_1565_glPLSlices_V_2_address0,
        glPLSlices_V_2_ce0 => grp_calcOF_fu_1565_glPLSlices_V_2_ce0,
        glPLSlices_V_2_q0 => glPLSlices_V_2_q0,
        glPLSlices_V_2_address1 => grp_calcOF_fu_1565_glPLSlices_V_2_address1,
        glPLSlices_V_2_ce1 => grp_calcOF_fu_1565_glPLSlices_V_2_ce1,
        glPLSlices_V_2_q1 => glPLSlices_V_2_q1,
        glPLSlices_V_3_address0 => grp_calcOF_fu_1565_glPLSlices_V_3_address0,
        glPLSlices_V_3_ce0 => grp_calcOF_fu_1565_glPLSlices_V_3_ce0,
        glPLSlices_V_3_q0 => glPLSlices_V_3_q0,
        glPLSlices_V_3_address1 => grp_calcOF_fu_1565_glPLSlices_V_3_address1,
        glPLSlices_V_3_ce1 => grp_calcOF_fu_1565_glPLSlices_V_3_ce1,
        glPLSlices_V_3_q1 => glPLSlices_V_3_q1,
        glPLSlices_V_4_address0 => grp_calcOF_fu_1565_glPLSlices_V_4_address0,
        glPLSlices_V_4_ce0 => grp_calcOF_fu_1565_glPLSlices_V_4_ce0,
        glPLSlices_V_4_q0 => glPLSlices_V_4_q0,
        glPLSlices_V_4_address1 => grp_calcOF_fu_1565_glPLSlices_V_4_address1,
        glPLSlices_V_4_ce1 => grp_calcOF_fu_1565_glPLSlices_V_4_ce1,
        glPLSlices_V_4_q1 => glPLSlices_V_4_q1,
        glPLSlices_V_5_address0 => grp_calcOF_fu_1565_glPLSlices_V_5_address0,
        glPLSlices_V_5_ce0 => grp_calcOF_fu_1565_glPLSlices_V_5_ce0,
        glPLSlices_V_5_q0 => glPLSlices_V_5_q0,
        glPLSlices_V_5_address1 => grp_calcOF_fu_1565_glPLSlices_V_5_address1,
        glPLSlices_V_5_ce1 => grp_calcOF_fu_1565_glPLSlices_V_5_ce1,
        glPLSlices_V_5_q1 => glPLSlices_V_5_q1,
        glPLSlices_V_6_address0 => grp_calcOF_fu_1565_glPLSlices_V_6_address0,
        glPLSlices_V_6_ce0 => grp_calcOF_fu_1565_glPLSlices_V_6_ce0,
        glPLSlices_V_6_q0 => glPLSlices_V_6_q0,
        glPLSlices_V_6_address1 => grp_calcOF_fu_1565_glPLSlices_V_6_address1,
        glPLSlices_V_6_ce1 => grp_calcOF_fu_1565_glPLSlices_V_6_ce1,
        glPLSlices_V_6_q1 => glPLSlices_V_6_q1,
        glPLSlices_V_7_address0 => grp_calcOF_fu_1565_glPLSlices_V_7_address0,
        glPLSlices_V_7_ce0 => grp_calcOF_fu_1565_glPLSlices_V_7_ce0,
        glPLSlices_V_7_q0 => glPLSlices_V_7_q0,
        glPLSlices_V_7_address1 => grp_calcOF_fu_1565_glPLSlices_V_7_address1,
        glPLSlices_V_7_ce1 => grp_calcOF_fu_1565_glPLSlices_V_7_ce1,
        glPLSlices_V_7_q1 => glPLSlices_V_7_q1,
        glPLSlices_V_8_address0 => grp_calcOF_fu_1565_glPLSlices_V_8_address0,
        glPLSlices_V_8_ce0 => grp_calcOF_fu_1565_glPLSlices_V_8_ce0,
        glPLSlices_V_8_q0 => glPLSlices_V_8_q0,
        glPLSlices_V_8_address1 => grp_calcOF_fu_1565_glPLSlices_V_8_address1,
        glPLSlices_V_8_ce1 => grp_calcOF_fu_1565_glPLSlices_V_8_ce1,
        glPLSlices_V_8_q1 => glPLSlices_V_8_q1,
        glPLSlices_V_9_address0 => grp_calcOF_fu_1565_glPLSlices_V_9_address0,
        glPLSlices_V_9_ce0 => grp_calcOF_fu_1565_glPLSlices_V_9_ce0,
        glPLSlices_V_9_q0 => glPLSlices_V_9_q0,
        glPLSlices_V_9_address1 => grp_calcOF_fu_1565_glPLSlices_V_9_address1,
        glPLSlices_V_9_ce1 => grp_calcOF_fu_1565_glPLSlices_V_9_ce1,
        glPLSlices_V_9_q1 => glPLSlices_V_9_q1,
        glPLSlices_V_10_address0 => grp_calcOF_fu_1565_glPLSlices_V_10_address0,
        glPLSlices_V_10_ce0 => grp_calcOF_fu_1565_glPLSlices_V_10_ce0,
        glPLSlices_V_10_q0 => glPLSlices_V_10_q0,
        glPLSlices_V_10_address1 => grp_calcOF_fu_1565_glPLSlices_V_10_address1,
        glPLSlices_V_10_ce1 => grp_calcOF_fu_1565_glPLSlices_V_10_ce1,
        glPLSlices_V_10_q1 => glPLSlices_V_10_q1,
        glPLSlices_V_11_address0 => grp_calcOF_fu_1565_glPLSlices_V_11_address0,
        glPLSlices_V_11_ce0 => grp_calcOF_fu_1565_glPLSlices_V_11_ce0,
        glPLSlices_V_11_q0 => glPLSlices_V_11_q0,
        glPLSlices_V_11_address1 => grp_calcOF_fu_1565_glPLSlices_V_11_address1,
        glPLSlices_V_11_ce1 => grp_calcOF_fu_1565_glPLSlices_V_11_ce1,
        glPLSlices_V_11_q1 => glPLSlices_V_11_q1,
        glPLSlices_V_12_address0 => grp_calcOF_fu_1565_glPLSlices_V_12_address0,
        glPLSlices_V_12_ce0 => grp_calcOF_fu_1565_glPLSlices_V_12_ce0,
        glPLSlices_V_12_q0 => glPLSlices_V_12_q0,
        glPLSlices_V_12_address1 => grp_calcOF_fu_1565_glPLSlices_V_12_address1,
        glPLSlices_V_12_ce1 => grp_calcOF_fu_1565_glPLSlices_V_12_ce1,
        glPLSlices_V_12_q1 => glPLSlices_V_12_q1,
        glPLSlices_V_13_address0 => grp_calcOF_fu_1565_glPLSlices_V_13_address0,
        glPLSlices_V_13_ce0 => grp_calcOF_fu_1565_glPLSlices_V_13_ce0,
        glPLSlices_V_13_q0 => glPLSlices_V_13_q0,
        glPLSlices_V_13_address1 => grp_calcOF_fu_1565_glPLSlices_V_13_address1,
        glPLSlices_V_13_ce1 => grp_calcOF_fu_1565_glPLSlices_V_13_ce1,
        glPLSlices_V_13_q1 => glPLSlices_V_13_q1,
        glPLSlices_V_14_address0 => grp_calcOF_fu_1565_glPLSlices_V_14_address0,
        glPLSlices_V_14_ce0 => grp_calcOF_fu_1565_glPLSlices_V_14_ce0,
        glPLSlices_V_14_q0 => glPLSlices_V_14_q0,
        glPLSlices_V_14_address1 => grp_calcOF_fu_1565_glPLSlices_V_14_address1,
        glPLSlices_V_14_ce1 => grp_calcOF_fu_1565_glPLSlices_V_14_ce1,
        glPLSlices_V_14_q1 => glPLSlices_V_14_q1,
        glPLSlices_V_15_address0 => grp_calcOF_fu_1565_glPLSlices_V_15_address0,
        glPLSlices_V_15_ce0 => grp_calcOF_fu_1565_glPLSlices_V_15_ce0,
        glPLSlices_V_15_q0 => glPLSlices_V_15_q0,
        glPLSlices_V_15_address1 => grp_calcOF_fu_1565_glPLSlices_V_15_address1,
        glPLSlices_V_15_ce1 => grp_calcOF_fu_1565_glPLSlices_V_15_ce1,
        glPLSlices_V_15_q1 => glPLSlices_V_15_q1,
        glPLTminus2SliceIdx_s => glPLTminus2SliceIdx_s,
        refBlock_V_0_0 => grp_calcOF_fu_1565_refBlock_V_0_0,
        refBlock_V_0_0_ap_vld => grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld,
        targetBlocks_V_0_0 => grp_calcOF_fu_1565_targetBlocks_V_0_0,
        targetBlocks_V_0_0_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld,
        refBlock_V_1_1 => grp_calcOF_fu_1565_refBlock_V_1_1,
        refBlock_V_1_1_ap_vld => grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld,
        targetBlocks_V_1_1 => grp_calcOF_fu_1565_targetBlocks_V_1_1,
        targetBlocks_V_1_1_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld,
        refBlock_V_2_2 => grp_calcOF_fu_1565_refBlock_V_2_2,
        refBlock_V_2_2_ap_vld => grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld,
        targetBlocks_V_2_2 => grp_calcOF_fu_1565_targetBlocks_V_2_2,
        targetBlocks_V_2_2_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld,
        refBlock_V_3_3 => grp_calcOF_fu_1565_refBlock_V_3_3,
        refBlock_V_3_3_ap_vld => grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld,
        targetBlocks_V_3_3 => grp_calcOF_fu_1565_targetBlocks_V_3_3,
        targetBlocks_V_3_3_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld,
        refBlock_V_4_4 => grp_calcOF_fu_1565_refBlock_V_4_4,
        refBlock_V_4_4_ap_vld => grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld,
        targetBlocks_V_4_4 => grp_calcOF_fu_1565_targetBlocks_V_4_4,
        targetBlocks_V_4_4_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld,
        refBlock_V_5_5 => grp_calcOF_fu_1565_refBlock_V_5_5,
        refBlock_V_5_5_ap_vld => grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld,
        targetBlocks_V_5_5 => grp_calcOF_fu_1565_targetBlocks_V_5_5,
        targetBlocks_V_5_5_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld,
        refBlock_V_6_6 => grp_calcOF_fu_1565_refBlock_V_6_6,
        refBlock_V_6_6_ap_vld => grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld,
        targetBlocks_V_6_6 => grp_calcOF_fu_1565_targetBlocks_V_6_6,
        targetBlocks_V_6_6_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld,
        refBlock_V_7_7 => grp_calcOF_fu_1565_refBlock_V_7_7,
        refBlock_V_7_7_ap_vld => grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld,
        targetBlocks_V_7_7 => grp_calcOF_fu_1565_targetBlocks_V_7_7,
        targetBlocks_V_7_7_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld,
        refBlock_V_8_8 => grp_calcOF_fu_1565_refBlock_V_8_8,
        refBlock_V_8_8_ap_vld => grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld,
        targetBlocks_V_8_8 => grp_calcOF_fu_1565_targetBlocks_V_8_8,
        targetBlocks_V_8_8_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld,
        refBlock_V_9_9 => grp_calcOF_fu_1565_refBlock_V_9_9,
        refBlock_V_9_9_ap_vld => grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld,
        targetBlocks_V_9_9 => grp_calcOF_fu_1565_targetBlocks_V_9_9,
        targetBlocks_V_9_9_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld,
        refBlock_V_10_10 => grp_calcOF_fu_1565_refBlock_V_10_10,
        refBlock_V_10_10_ap_vld => grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld,
        targetBlocks_V_10_10 => grp_calcOF_fu_1565_targetBlocks_V_10_10,
        targetBlocks_V_10_10_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld,
        refBlock_V_11_11 => grp_calcOF_fu_1565_refBlock_V_11_11,
        refBlock_V_11_11_ap_vld => grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld,
        targetBlocks_V_11_11 => grp_calcOF_fu_1565_targetBlocks_V_11_11,
        targetBlocks_V_11_11_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld,
        refBlock_V_12_12 => grp_calcOF_fu_1565_refBlock_V_12_12,
        refBlock_V_12_12_ap_vld => grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld,
        targetBlocks_V_12_12 => grp_calcOF_fu_1565_targetBlocks_V_12_12,
        targetBlocks_V_12_12_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld,
        refBlock_V_13_13 => grp_calcOF_fu_1565_refBlock_V_13_13,
        refBlock_V_13_13_ap_vld => grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld,
        targetBlocks_V_13_13 => grp_calcOF_fu_1565_targetBlocks_V_13_13,
        targetBlocks_V_13_13_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld,
        targetBlocks_V_14_1 => grp_calcOF_fu_1565_targetBlocks_V_14_1,
        targetBlocks_V_14_1_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld,
        targetBlocks_V_14_2 => grp_calcOF_fu_1565_targetBlocks_V_14_2,
        targetBlocks_V_14_2_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld,
        targetBlocks_V_14_3 => grp_calcOF_fu_1565_targetBlocks_V_14_3,
        targetBlocks_V_14_3_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld,
        targetBlocks_V_14_4 => grp_calcOF_fu_1565_targetBlocks_V_14_4,
        targetBlocks_V_14_4_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld,
        targetBlocks_V_14_5 => grp_calcOF_fu_1565_targetBlocks_V_14_5,
        targetBlocks_V_14_5_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld,
        targetBlocks_V_14_6 => grp_calcOF_fu_1565_targetBlocks_V_14_6,
        targetBlocks_V_14_6_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld,
        targetBlocks_V_14_7 => grp_calcOF_fu_1565_targetBlocks_V_14_7,
        targetBlocks_V_14_7_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld,
        targetBlocks_V_14_8 => grp_calcOF_fu_1565_targetBlocks_V_14_8,
        targetBlocks_V_14_8_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld,
        targetBlocks_V_14_9 => grp_calcOF_fu_1565_targetBlocks_V_14_9,
        targetBlocks_V_14_9_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld,
        targetBlocks_V_14_10 => grp_calcOF_fu_1565_targetBlocks_V_14_10,
        targetBlocks_V_14_10_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld,
        targetBlocks_V_14_11 => grp_calcOF_fu_1565_targetBlocks_V_14_11,
        targetBlocks_V_14_11_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld,
        targetBlocks_V_14_12 => grp_calcOF_fu_1565_targetBlocks_V_14_12,
        targetBlocks_V_14_12_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld,
        targetBlocks_V_14_13 => grp_calcOF_fu_1565_targetBlocks_V_14_13,
        targetBlocks_V_14_13_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld,
        refBlock_V_14_14 => grp_calcOF_fu_1565_refBlock_V_14_14,
        refBlock_V_14_14_ap_vld => grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld,
        targetBlocks_V_14_14 => grp_calcOF_fu_1565_targetBlocks_V_14_14,
        targetBlocks_V_14_14_ap_vld => grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld);

    parseEvents_mux_1bkb_U110 : component parseEvents_mux_1bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 36,
        din1_WIDTH => 36,
        din2_WIDTH => 36,
        din3_WIDTH => 36,
        din4_WIDTH => 36,
        din5_WIDTH => 36,
        din6_WIDTH => 36,
        din7_WIDTH => 36,
        din8_WIDTH => 36,
        din9_WIDTH => 36,
        din10_WIDTH => 36,
        din11_WIDTH => 36,
        din12_WIDTH => 36,
        din13_WIDTH => 36,
        din14_WIDTH => 36,
        din15_WIDTH => 36,
        din16_WIDTH => 4,
        dout_WIDTH => 36)
    port map (
        din0 => glPLSlices_V_0_q0,
        din1 => glPLSlices_V_1_q0,
        din2 => glPLSlices_V_2_q0,
        din3 => glPLSlices_V_3_q0,
        din4 => glPLSlices_V_4_q0,
        din5 => glPLSlices_V_5_q0,
        din6 => glPLSlices_V_6_q0,
        din7 => glPLSlices_V_7_q0,
        din8 => glPLSlices_V_8_q0,
        din9 => glPLSlices_V_9_q0,
        din10 => glPLSlices_V_10_q0,
        din11 => glPLSlices_V_11_q0,
        din12 => glPLSlices_V_12_q0,
        din13 => glPLSlices_V_13_q0,
        din14 => glPLSlices_V_14_q0,
        din15 => glPLSlices_V_15_q0,
        din16 => arrayNo_reg_3335,
        dout => tmpData_V_fu_2690_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (((ap_const_boolean_0 = ap_block_pp0_stage18_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage18_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_calcOF_fu_1565_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_calcOF_fu_1565_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                    grp_calcOF_fu_1565_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_calcOF_fu_1565_ap_ready = ap_const_logic_1)) then 
                    grp_calcOF_fu_1565_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_1556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_1556 <= tmp_11_cast_fu_3236_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_1556 <= ap_phi_reg_pp0_iter0_storemerge_reg_1556;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_2_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_2514_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_2_reg_1357 <= ap_const_lv1_0;
                elsif ((tmp_fu_2514_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_2_reg_1357 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_3_reg_1371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_2514_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_3_reg_1371 <= glPLActiveSliceIdx_V;
                elsif ((tmp_fu_2514_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_3_reg_1371 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_4_reg_1383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if ((tmp_2_fu_2532_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_4_reg_1383 <= glPLActiveSliceIdx_V_2_reg_1357;
                elsif ((tmp_2_fu_2532_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_4_reg_1383 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_5_reg_1395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if ((tmp_2_fu_2532_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_5_reg_1395 <= ap_const_lv2_1;
                elsif ((tmp_2_fu_2532_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_5_reg_1395 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_6_reg_1408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if ((tmp_2_fu_2532_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_6_reg_1408 <= glPLActiveSliceIdx_V_3_reg_1371;
                elsif ((tmp_2_fu_2532_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_6_reg_1408 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    glPLTminus1SliceIdx_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                glPLTminus1SliceIdx_s <= ap_const_lv2_2;
            elsif (((tmp_2_fu_2532_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                glPLTminus1SliceIdx_s <= ap_const_lv2_1;
            elsif (((tmp_fu_2514_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                glPLTminus1SliceIdx_s <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    glPLTminus2SliceIdx_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                glPLTminus2SliceIdx_s <= ap_const_lv2_1;
            elsif (((tmp_2_fu_2532_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                glPLTminus2SliceIdx_s <= ap_const_lv2_0;
            elsif (((tmp_fu_2514_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                glPLTminus2SliceIdx_s <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    p_08_rec_reg_1453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                p_08_rec_reg_1453 <= i_reg_3306;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                p_08_rec_reg_1453 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    sum_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_7_fu_2629_p3 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                arrayNo_reg_3335 <= data_dout(20 downto 17);
                glPLSlices_V_0_addr_reg_3340 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_10_addr_reg_3352 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_11_addr_reg_3358 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_12_addr_reg_3364 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_13_addr_reg_3370 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_14_addr_reg_3376 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_15_addr_reg_3382 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_1_addr_reg_3346 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_2_addr_reg_3388 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_3_addr_reg_3394 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_4_addr_reg_3400 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_5_addr_reg_3406 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_6_addr_reg_3412 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_7_addr_reg_3418 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_8_addr_reg_3424 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
                glPLSlices_V_9_addr_reg_3430 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                glCnt <= tmp_18_fu_3255_p2;
                i_op_assign_fu_1094 <= localCnt_fu_3245_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                glPLActiveSliceIdx_V <= ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_reg_3306 <= i_fu_2593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                refBlock_V_0_0 <= grp_calcOF_fu_1565_refBlock_V_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then
                refBlock_V_10_10 <= grp_calcOF_fu_1565_refBlock_V_10_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then
                refBlock_V_11_11 <= grp_calcOF_fu_1565_refBlock_V_11_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then
                refBlock_V_12_12 <= grp_calcOF_fu_1565_refBlock_V_12_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then
                refBlock_V_13_13 <= grp_calcOF_fu_1565_refBlock_V_13_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_14_14 <= grp_calcOF_fu_1565_refBlock_V_14_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then
                refBlock_V_1_1 <= grp_calcOF_fu_1565_refBlock_V_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then
                refBlock_V_2_2 <= grp_calcOF_fu_1565_refBlock_V_2_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then
                refBlock_V_3_3 <= grp_calcOF_fu_1565_refBlock_V_3_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then
                refBlock_V_4_4 <= grp_calcOF_fu_1565_refBlock_V_4_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then
                refBlock_V_5_5 <= grp_calcOF_fu_1565_refBlock_V_5_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then
                refBlock_V_6_6 <= grp_calcOF_fu_1565_refBlock_V_6_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then
                refBlock_V_7_7 <= grp_calcOF_fu_1565_refBlock_V_7_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then
                refBlock_V_8_8 <= grp_calcOF_fu_1565_refBlock_V_8_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then
                refBlock_V_9_9 <= grp_calcOF_fu_1565_refBlock_V_9_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then
                targetBlocks_V_0_0 <= grp_calcOF_fu_1565_targetBlocks_V_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then
                targetBlocks_V_10_10 <= grp_calcOF_fu_1565_targetBlocks_V_10_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then
                targetBlocks_V_11_11 <= grp_calcOF_fu_1565_targetBlocks_V_11_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then
                targetBlocks_V_12_12 <= grp_calcOF_fu_1565_targetBlocks_V_12_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_13_13 <= grp_calcOF_fu_1565_targetBlocks_V_13_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_1 <= grp_calcOF_fu_1565_targetBlocks_V_14_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_10 <= grp_calcOF_fu_1565_targetBlocks_V_14_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_11 <= grp_calcOF_fu_1565_targetBlocks_V_14_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_12 <= grp_calcOF_fu_1565_targetBlocks_V_14_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_13 <= grp_calcOF_fu_1565_targetBlocks_V_14_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_14 <= grp_calcOF_fu_1565_targetBlocks_V_14_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_2 <= grp_calcOF_fu_1565_targetBlocks_V_14_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_3 <= grp_calcOF_fu_1565_targetBlocks_V_14_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_4 <= grp_calcOF_fu_1565_targetBlocks_V_14_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_5 <= grp_calcOF_fu_1565_targetBlocks_V_14_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_6 <= grp_calcOF_fu_1565_targetBlocks_V_14_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_7 <= grp_calcOF_fu_1565_targetBlocks_V_14_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_8 <= grp_calcOF_fu_1565_targetBlocks_V_14_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                targetBlocks_V_14_9 <= grp_calcOF_fu_1565_targetBlocks_V_14_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then
                targetBlocks_V_1_1 <= grp_calcOF_fu_1565_targetBlocks_V_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then
                targetBlocks_V_2_2 <= grp_calcOF_fu_1565_targetBlocks_V_2_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then
                targetBlocks_V_3_3 <= grp_calcOF_fu_1565_targetBlocks_V_3_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then
                targetBlocks_V_4_4 <= grp_calcOF_fu_1565_targetBlocks_V_4_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then
                targetBlocks_V_5_5 <= grp_calcOF_fu_1565_targetBlocks_V_5_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then
                targetBlocks_V_6_6 <= grp_calcOF_fu_1565_targetBlocks_V_6_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then
                targetBlocks_V_7_7 <= grp_calcOF_fu_1565_targetBlocks_V_7_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then
                targetBlocks_V_8_8 <= grp_calcOF_fu_1565_targetBlocks_V_8_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then
                targetBlocks_V_9_9 <= grp_calcOF_fu_1565_targetBlocks_V_9_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_10_reg_3311 = ap_const_lv1_0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp1_reg_3446 <= tmp1_fu_2948_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_fu_2588_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_10_reg_3311 <= tmp_10_fu_2599_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_10_reg_3311_pp0_iter1_reg <= tmp_10_reg_3311;
                tmp_28_reg_3315_pp0_iter1_reg <= tmp_28_reg_3315;
                tmp_5_reg_3302 <= tmp_5_fu_2588_p2;
                tmp_5_reg_3302_pp0_iter1_reg <= tmp_5_reg_3302;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_17_reg_3451 <= tmp_17_fu_3198_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_10_reg_3311 = ap_const_lv1_0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_27_reg_3436 <= data_dout(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_10_fu_2599_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_fu_2588_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_28_reg_3315 <= tmp_28_fu_2605_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    tmp_6_reg_3297(10 downto 2) <= tmp_6_fu_2578_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_7_reg_3331 <= data_dout(1 downto 1);
                x_reg_3319 <= data_dout(31 downto 17);
                y_reg_3324 <= data_dout(16 downto 2);
            end if;
        end if;
    end process;
    tmp_6_reg_3297(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, tmp_5_fu_2588_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_fu_2588_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_fu_2588_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state26 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(data_empty_n, ap_enable_reg_pp0_iter0, tmp_5_reg_3302)
    begin
                ap_block_pp0_stage1_11001 <= ((tmp_5_reg_3302 = ap_const_lv1_1) and (data_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(data_empty_n, ap_enable_reg_pp0_iter0, tmp_5_reg_3302)
    begin
                ap_block_pp0_stage1_subdone <= ((tmp_5_reg_3302 = ap_const_lv1_1) and (data_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(eventSlice_full_n, ap_enable_reg_pp0_iter1, tmp_5_reg_3302_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_01001 <= ((tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(eventSlice_full_n, ap_enable_reg_pp0_iter1, tmp_5_reg_3302_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_11001 <= ((tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(eventSlice_full_n, ap_enable_reg_pp0_iter1, tmp_5_reg_3302_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_subdone <= ((tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage6_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage7_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage8_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage9_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage10_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage11_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage12_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage13_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage14_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage15_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage16_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage17_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage18_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_pp0_stage2_iter1_assign_proc : process(eventSlice_full_n, tmp_5_reg_3302_pp0_iter1_reg)
    begin
                ap_block_state25_pp0_stage2_iter1 <= ((tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage1_iter0_assign_proc : process(data_empty_n, tmp_5_reg_3302)
    begin
                ap_block_state5_pp0_stage1_iter0 <= ((tmp_5_reg_3302 = ap_const_lv1_1) and (data_empty_n = ap_const_logic_0));
    end process;

        ap_block_state6_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage4_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage5_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1007_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_1007 <= (((tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_0)) or ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_F) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1)) or ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_E) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_condition_921_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_921 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_1) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_923_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_923 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_928_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_928 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_2) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_934_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_934 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_3) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_940_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_940 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_4) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_946_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_946 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_5) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_952_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_952 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_6) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_958_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_958 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_7) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_964_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_964 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_8) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_970_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_970 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_9) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_976_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_976 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_A) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_982_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_982 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_B) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_988_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_988 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_C) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_994_assign_proc : process(tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg)
    begin
                ap_condition_994 <= ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_D) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(tmp_5_fu_2588_p2)
    begin
        if ((tmp_5_fu_2588_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4_assign_proc : process(ap_CS_fsm_state3, glPLActiveSliceIdx_V_4_reg_1383, tmp_4_fu_2550_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((tmp_4_fu_2550_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 <= glPLActiveSliceIdx_V_4_reg_1383;
            elsif ((tmp_4_fu_2550_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 <= "X";
            end if;
        else 
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4_assign_proc : process(ap_CS_fsm_state3, glPLActiveSliceIdx_V_5_reg_1395, tmp_4_fu_2550_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((tmp_4_fu_2550_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 <= glPLActiveSliceIdx_V_5_reg_1395;
            elsif ((tmp_4_fu_2550_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4_assign_proc : process(ap_CS_fsm_state3, glPLActiveSliceIdx_V_6_reg_1408, tmp_4_fu_2550_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((tmp_4_fu_2550_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 <= glPLActiveSliceIdx_V_6_reg_1408;
            elsif ((tmp_4_fu_2550_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_p_08_rec_phi_fu_1457_p4_assign_proc : process(tmp_5_reg_3302, ap_enable_reg_pp0_iter1, p_08_rec_reg_1453, ap_CS_fsm_pp0_stage0, i_reg_3306, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_08_rec_phi_fu_1457_p4 <= i_reg_3306;
        else 
            ap_phi_mux_p_08_rec_phi_fu_1457_p4 <= p_08_rec_reg_1453;
        end if; 
    end process;


    ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28_assign_proc : process(refBlock_V_1_1, refBlock_V_2_2, refBlock_V_3_3, refBlock_V_4_4, refBlock_V_5_5, refBlock_V_6_6, refBlock_V_7_7, refBlock_V_8_8, refBlock_V_9_9, refBlock_V_10_10, refBlock_V_11_11, refBlock_V_12_12, refBlock_V_13_13, refBlock_V_14_14, ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464, ap_condition_921, ap_condition_928, ap_condition_934, ap_condition_940, ap_condition_946, ap_condition_952, ap_condition_958, ap_condition_964, ap_condition_970, ap_condition_976, ap_condition_982, ap_condition_988, ap_condition_994, ap_condition_1007, ap_condition_923)
    begin
        if ((ap_const_boolean_1 = ap_condition_923)) then
            if ((ap_const_boolean_1 = ap_condition_1007)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_14_14;
            elsif ((ap_const_boolean_1 = ap_condition_994)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_13_13;
            elsif ((ap_const_boolean_1 = ap_condition_988)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_12_12;
            elsif ((ap_const_boolean_1 = ap_condition_982)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_11_11;
            elsif ((ap_const_boolean_1 = ap_condition_976)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_10_10;
            elsif ((ap_const_boolean_1 = ap_condition_970)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_9_9;
            elsif ((ap_const_boolean_1 = ap_condition_964)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_8_8;
            elsif ((ap_const_boolean_1 = ap_condition_958)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_7_7;
            elsif ((ap_const_boolean_1 = ap_condition_952)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_6_6;
            elsif ((ap_const_boolean_1 = ap_condition_946)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_5_5;
            elsif ((ap_const_boolean_1 = ap_condition_940)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_4_4;
            elsif ((ap_const_boolean_1 = ap_condition_934)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_3_3;
            elsif ((ap_const_boolean_1 = ap_condition_928)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_2_2;
            elsif ((ap_const_boolean_1 = ap_condition_921)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= refBlock_V_1_1;
            else 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464;
            end if;
        else 
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 <= ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_1559_p4_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_17_reg_3451, ap_phi_reg_pp0_iter1_storemerge_reg_1556)
    begin
        if (((tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_phi_mux_storemerge_phi_fu_1559_p4 <= tmp_17_reg_3451;
        else 
            ap_phi_mux_storemerge_phi_fu_1559_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_1556;
        end if; 
    end process;


    ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54_assign_proc : process(targetBlocks_V_1_1, targetBlocks_V_2_2, targetBlocks_V_3_3, targetBlocks_V_4_4, targetBlocks_V_5_5, targetBlocks_V_6_6, targetBlocks_V_7_7, targetBlocks_V_8_8, targetBlocks_V_9_9, targetBlocks_V_10_10, targetBlocks_V_11_11, targetBlocks_V_12_12, targetBlocks_V_13_13, targetBlocks_V_14_1, targetBlocks_V_14_2, targetBlocks_V_14_3, targetBlocks_V_14_4, targetBlocks_V_14_5, targetBlocks_V_14_6, targetBlocks_V_14_7, targetBlocks_V_14_8, targetBlocks_V_14_9, targetBlocks_V_14_10, targetBlocks_V_14_11, targetBlocks_V_14_12, targetBlocks_V_14_13, targetBlocks_V_14_14, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_5_reg_3302_pp0_iter1_reg, tmp_10_reg_3311_pp0_iter1_reg, tmp_28_reg_3315_pp0_iter1_reg, ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497)
    begin
        if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_13;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_12;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_11;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_10;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_9;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_8;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_7;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_6;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_5;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_4;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_3;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_2;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (((tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_0)) or ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_F) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1)) or ((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_E) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_14_14;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_D) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_13_13;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_C) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_12_12;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_B) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_11_11;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_A) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_10_10;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_9) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_9_9;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_8) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_8_8;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_7) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_7_7;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_6) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_6_6;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_5) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_5_5;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_4) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_4_4;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_3) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_3_3;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_2) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_2_2;
        elsif (((tmp_28_reg_3315_pp0_iter1_reg = ap_const_lv4_1) and (tmp_10_reg_3311_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= targetBlocks_V_1_1;
        else 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 <= ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_1556 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464 <= "XXXX";
    ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497 <= "XXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    data_blk_n_assign_proc : process(data_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302)
    begin
        if (((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            data_blk_n <= data_empty_n;
        else 
            data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            data_read <= ap_const_logic_1;
        else 
            data_read <= ap_const_logic_0;
        end if; 
    end process;


    eventSlice_blk_n_assign_proc : process(eventSlice_full_n, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, tmp_5_reg_3302_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            eventSlice_blk_n <= eventSlice_full_n;
        else 
            eventSlice_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        eventSlice_din <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_storemerge_phi_fu_1559_p4),32));


    eventSlice_write_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, tmp_5_reg_3302_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((tmp_5_reg_3302_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            eventSlice_write <= ap_const_logic_1;
        else 
            eventSlice_write <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_0_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_0_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_0_address0 <= grp_calcOF_fu_1565_glPLSlices_V_0_address0;
        else 
            glPLSlices_V_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_0_addr_reg_3340, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_0_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_0_address1 <= glPLSlices_V_0_addr_reg_3340;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_0_address1 <= grp_calcOF_fu_1565_glPLSlices_V_0_address1;
        else 
            glPLSlices_V_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_0_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_0_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_0_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_0_ce0;
        else 
            glPLSlices_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_0_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_0_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_0_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_0_ce1;
        else 
            glPLSlices_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (arrayNo_reg_3335 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_0_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_10_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_10_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_10_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_10_address0 <= grp_calcOF_fu_1565_glPLSlices_V_10_address0;
        else 
            glPLSlices_V_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_10_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_10_addr_reg_3352, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_10_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_10_address1 <= glPLSlices_V_10_addr_reg_3352;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_10_address1 <= grp_calcOF_fu_1565_glPLSlices_V_10_address1;
        else 
            glPLSlices_V_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_10_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_10_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_10_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_10_ce0;
        else 
            glPLSlices_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_10_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_10_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_10_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_10_ce1;
        else 
            glPLSlices_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_10_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_A) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_10_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_11_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_11_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_11_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_11_address0 <= grp_calcOF_fu_1565_glPLSlices_V_11_address0;
        else 
            glPLSlices_V_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_11_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_11_addr_reg_3358, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_11_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_11_address1 <= glPLSlices_V_11_addr_reg_3358;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_11_address1 <= grp_calcOF_fu_1565_glPLSlices_V_11_address1;
        else 
            glPLSlices_V_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_11_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_11_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_11_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_11_ce0;
        else 
            glPLSlices_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_11_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_11_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_11_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_11_ce1;
        else 
            glPLSlices_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_11_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_B) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_11_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_12_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_12_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_12_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_12_address0 <= grp_calcOF_fu_1565_glPLSlices_V_12_address0;
        else 
            glPLSlices_V_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_12_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_12_addr_reg_3364, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_12_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_12_address1 <= glPLSlices_V_12_addr_reg_3364;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_12_address1 <= grp_calcOF_fu_1565_glPLSlices_V_12_address1;
        else 
            glPLSlices_V_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_12_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_12_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_12_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_12_ce0;
        else 
            glPLSlices_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_12_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_12_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_12_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_12_ce1;
        else 
            glPLSlices_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_12_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_C) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_12_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_13_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_13_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_13_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_13_address0 <= grp_calcOF_fu_1565_glPLSlices_V_13_address0;
        else 
            glPLSlices_V_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_13_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_13_addr_reg_3370, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_13_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_13_address1 <= glPLSlices_V_13_addr_reg_3370;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_13_address1 <= grp_calcOF_fu_1565_glPLSlices_V_13_address1;
        else 
            glPLSlices_V_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_13_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_13_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_13_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_13_ce0;
        else 
            glPLSlices_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_13_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_13_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_13_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_13_ce1;
        else 
            glPLSlices_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_13_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_D) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_13_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_14_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_14_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_14_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_14_address0 <= grp_calcOF_fu_1565_glPLSlices_V_14_address0;
        else 
            glPLSlices_V_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_14_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_14_addr_reg_3376, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_14_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_14_address1 <= glPLSlices_V_14_addr_reg_3376;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_14_address1 <= grp_calcOF_fu_1565_glPLSlices_V_14_address1;
        else 
            glPLSlices_V_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_14_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_14_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_14_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_14_ce0;
        else 
            glPLSlices_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_14_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_14_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_14_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_14_ce1;
        else 
            glPLSlices_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_14_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_E) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_14_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_15_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_15_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_15_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_15_address0 <= grp_calcOF_fu_1565_glPLSlices_V_15_address0;
        else 
            glPLSlices_V_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_15_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_15_addr_reg_3382, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_15_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_15_address1 <= glPLSlices_V_15_addr_reg_3382;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_15_address1 <= grp_calcOF_fu_1565_glPLSlices_V_15_address1;
        else 
            glPLSlices_V_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_15_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_15_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_15_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_15_ce0;
        else 
            glPLSlices_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_15_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_15_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_15_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_15_ce1;
        else 
            glPLSlices_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_15_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_F) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_15_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_1_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_1_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_1_address0 <= grp_calcOF_fu_1565_glPLSlices_V_1_address0;
        else 
            glPLSlices_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_1_addr_reg_3346, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_1_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_1_address1 <= glPLSlices_V_1_addr_reg_3346;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_1_address1 <= grp_calcOF_fu_1565_glPLSlices_V_1_address1;
        else 
            glPLSlices_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_1_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_1_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_1_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_1_ce0;
        else 
            glPLSlices_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_1_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_1_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_1_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_1_ce1;
        else 
            glPLSlices_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_1) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_1_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_2_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_2_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_2_address0 <= grp_calcOF_fu_1565_glPLSlices_V_2_address0;
        else 
            glPLSlices_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_2_addr_reg_3388, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_2_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_2_address1 <= glPLSlices_V_2_addr_reg_3388;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_2_address1 <= grp_calcOF_fu_1565_glPLSlices_V_2_address1;
        else 
            glPLSlices_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_2_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_2_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_2_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_2_ce0;
        else 
            glPLSlices_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_2_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_2_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_2_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_2_ce1;
        else 
            glPLSlices_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_2) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_2_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_3_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_3_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_3_address0 <= grp_calcOF_fu_1565_glPLSlices_V_3_address0;
        else 
            glPLSlices_V_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_3_addr_reg_3394, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_3_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_3_address1 <= glPLSlices_V_3_addr_reg_3394;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_3_address1 <= grp_calcOF_fu_1565_glPLSlices_V_3_address1;
        else 
            glPLSlices_V_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_3_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_3_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_3_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_3_ce0;
        else 
            glPLSlices_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_3_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_3_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_3_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_3_ce1;
        else 
            glPLSlices_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_3) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_3_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_4_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_4_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_4_address0 <= grp_calcOF_fu_1565_glPLSlices_V_4_address0;
        else 
            glPLSlices_V_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_4_addr_reg_3400, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_4_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_4_address1 <= glPLSlices_V_4_addr_reg_3400;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_4_address1 <= grp_calcOF_fu_1565_glPLSlices_V_4_address1;
        else 
            glPLSlices_V_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_4_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_4_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_4_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_4_ce0;
        else 
            glPLSlices_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_4_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_4_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_4_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_4_ce1;
        else 
            glPLSlices_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_4) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_4_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_5_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_5_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_5_address0 <= grp_calcOF_fu_1565_glPLSlices_V_5_address0;
        else 
            glPLSlices_V_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_5_addr_reg_3406, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_5_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_5_address1 <= glPLSlices_V_5_addr_reg_3406;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_5_address1 <= grp_calcOF_fu_1565_glPLSlices_V_5_address1;
        else 
            glPLSlices_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_5_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_5_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_5_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_5_ce0;
        else 
            glPLSlices_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_5_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_5_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_5_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_5_ce1;
        else 
            glPLSlices_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_5) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_5_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_6_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_6_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_6_address0 <= grp_calcOF_fu_1565_glPLSlices_V_6_address0;
        else 
            glPLSlices_V_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_6_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_6_addr_reg_3412, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_6_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_6_address1 <= glPLSlices_V_6_addr_reg_3412;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_6_address1 <= grp_calcOF_fu_1565_glPLSlices_V_6_address1;
        else 
            glPLSlices_V_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_6_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_6_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_6_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_6_ce0;
        else 
            glPLSlices_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_6_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_6_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_6_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_6_ce1;
        else 
            glPLSlices_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_6_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_6) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_6_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_7_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_7_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_7_address0 <= grp_calcOF_fu_1565_glPLSlices_V_7_address0;
        else 
            glPLSlices_V_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_7_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_7_addr_reg_3418, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_7_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_7_address1 <= glPLSlices_V_7_addr_reg_3418;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_7_address1 <= grp_calcOF_fu_1565_glPLSlices_V_7_address1;
        else 
            glPLSlices_V_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_7_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_7_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_7_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_7_ce0;
        else 
            glPLSlices_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_7_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_7_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_7_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_7_ce1;
        else 
            glPLSlices_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_7_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_7) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_7_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_8_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_8_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_8_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_8_address0 <= grp_calcOF_fu_1565_glPLSlices_V_8_address0;
        else 
            glPLSlices_V_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_8_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_8_addr_reg_3424, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_8_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_8_address1 <= glPLSlices_V_8_addr_reg_3424;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_8_address1 <= grp_calcOF_fu_1565_glPLSlices_V_8_address1;
        else 
            glPLSlices_V_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_8_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_8_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_8_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_8_ce0;
        else 
            glPLSlices_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_8_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_8_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_8_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_8_ce1;
        else 
            glPLSlices_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_8_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_8) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_8_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_9_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_9_address0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_8_cast_fu_2662_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_9_address0 <= tmp_8_cast_fu_2662_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_9_address0 <= grp_calcOF_fu_1565_glPLSlices_V_9_address0;
        else 
            glPLSlices_V_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_9_address1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, glPLSlices_V_9_addr_reg_3430, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_9_address1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_9_address1 <= glPLSlices_V_9_addr_reg_3430;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_9_address1 <= grp_calcOF_fu_1565_glPLSlices_V_9_address1;
        else 
            glPLSlices_V_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_9_ce0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            glPLSlices_V_9_ce0 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_9_ce0 <= grp_calcOF_fu_1565_glPLSlices_V_9_ce0;
        else 
            glPLSlices_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1565_glPLSlices_V_9_ce1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage0, ap_block_pp0_stage2_11001, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_9_ce1 <= ap_const_logic_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)))) then 
            glPLSlices_V_9_ce1 <= grp_calcOF_fu_1565_glPLSlices_V_9_ce1;
        else 
            glPLSlices_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_9_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3302, ap_CS_fsm_pp0_stage2, tmp_7_reg_3331, arrayNo_reg_3335, ap_block_pp0_stage2_11001)
    begin
        if (((arrayNo_reg_3335 = ap_const_lv4_9) and (tmp_7_reg_3331 = ap_const_lv1_1) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            glPLSlices_V_9_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    grp_calcOF_fu_1565_ap_ce_assign_proc : process(tmp_5_reg_3302, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_3302 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_calcOF_fu_1565_ap_ce <= ap_const_logic_1;
        else 
            grp_calcOF_fu_1565_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_calcOF_fu_1565_ap_start <= grp_calcOF_fu_1565_ap_start_reg;
    grp_calcOF_fu_1565_y <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_reg_3324),16));
    i_cast_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_08_rec_phi_fu_1457_p4),32));
    i_fu_2593_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_08_rec_phi_fu_1457_p4) + unsigned(ap_const_lv31_1));
    index_assign_1_1_cas_fu_2770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_assign_1_1_fu_2764_p2),32));
    index_assign_1_1_fu_2764_p2 <= (tmp_s_fu_2727_p3 or ap_const_lv17_2);
    index_assign_1_2_cas_fu_2788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_assign_1_2_fu_2782_p2),32));
    index_assign_1_2_fu_2782_p2 <= (tmp_s_fu_2727_p3 or ap_const_lv17_3);
    index_assign_1_cast_fu_2752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_assign_1_s_fu_2746_p2),32));
    index_assign_1_s_fu_2746_p2 <= (tmp_s_fu_2727_p3 or ap_const_lv17_1);
    lhs_V_fu_3204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_fu_1094),18));
    localCnt_fu_3245_p2 <= std_logic_vector(unsigned(i_op_assign_fu_1094) + unsigned(ap_const_lv16_1));
    p_Repl2_1_1_fu_2844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2836_p3),64));
    p_Repl2_1_2_fu_2866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_2858_p3),64));
    p_Repl2_1_3_fu_2888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2880_p3),64));
    p_Repl2_1_fu_2822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_2818_p1),64));
    p_Result_4_3_fu_2800_p5 <= (((tmp_16_fu_2792_p3 & tmp_15_fu_2774_p3) & tmp_14_fu_2756_p3) & tmp_11_fu_2738_p3);
    r_V_1_fu_3230_p2 <= std_logic_vector(signed(rhs_V_1_cast_fu_3226_p1) + signed(r_V_fu_3216_p2));
    r_V_fu_3216_p2 <= std_logic_vector(signed(rhs_V_fu_3212_p1) + signed(lhs_V_fu_3204_p1));
        rhs_V_1_cast_fu_3226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(targetBlocks_V_0_0),18));

        rhs_V_fu_3212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(refBlock_V_0_0),18));

    tmp1_cast_fu_3175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_reg_3446),25));
    tmp1_fu_2948_p2 <= std_logic_vector(unsigned(tmp_16_cast_fu_2944_p1) + unsigned(tmp_19_cast_cast_fu_2933_p1));
        tmp2_cast_cast_fu_3194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_fu_3188_p2),25));

    tmp2_fu_3188_p2 <= std_logic_vector(signed(tmp3_cast_fu_3184_p1) + signed(tmp_21_cast_fu_2958_p1));
        tmp3_cast_fu_3184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_fu_3178_p2),17));

    tmp3_fu_3178_p2 <= std_logic_vector(signed(tmp_22_cast_fu_3032_p1) + signed(tmp_23_cast_fu_3171_p1));
    tmpTmpData_V_fu_2812_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(p_Result_4_3_fu_2800_p5));
    tmp_10_fu_2599_p2 <= "1" when (ap_phi_mux_p_08_rec_phi_fu_1457_p4 = ap_const_lv31_0) else "0";
        tmp_11_cast_fu_3236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_fu_3230_p2),25));

    tmp_11_fu_2738_p3 <= tmpData_V_fu_2690_p18(to_integer(unsigned(tmp_15_cast_fu_2734_p1)) downto to_integer(unsigned(tmp_15_cast_fu_2734_p1))) when (to_integer(unsigned(tmp_15_cast_fu_2734_p1))>= 0 and to_integer(unsigned(tmp_15_cast_fu_2734_p1))<=35) else "-";
    tmp_12_fu_2926_p3 <= (y_reg_3324 & ap_const_lv8_0);
    tmp_13_fu_2937_p3 <= (tmp_27_reg_3436 & x_cast_fu_2918_p1);
    tmp_14_fu_2756_p3 <= tmpData_V_fu_2690_p18(to_integer(unsigned(index_assign_1_cast_fu_2752_p1)) downto to_integer(unsigned(index_assign_1_cast_fu_2752_p1))) when (to_integer(unsigned(index_assign_1_cast_fu_2752_p1))>= 0 and to_integer(unsigned(index_assign_1_cast_fu_2752_p1))<=35) else "-";
    tmp_15_cast_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2727_p3),32));
    tmp_15_fu_2774_p3 <= tmpData_V_fu_2690_p18(to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1)) downto to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1))) when (to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1))>= 0 and to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1))<=35) else "-";
    tmp_16_cast_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_2937_p3),24));
    tmp_16_fu_2792_p3 <= tmpData_V_fu_2690_p18(to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1)) downto to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1))) when (to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1))>= 0 and to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1))<=35) else "-";
    tmp_17_fu_3198_p2 <= std_logic_vector(signed(tmp2_cast_cast_fu_3194_p1) + signed(tmp1_cast_fu_3175_p1));
    tmp_18_fu_3255_p2 <= std_logic_vector(unsigned(glCnt) + unsigned(ap_const_lv16_1));
    tmp_19_cast_cast_fu_2933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_2926_p3),24));
    tmp_19_fu_2818_p1 <= tmpTmpData_V_fu_2812_p2(1 - 1 downto 0);
    
    tmp_20_fu_2826_p4_proc : process(tmpData_V_fu_2690_p18, tmp_15_cast_fu_2734_p1, p_Repl2_1_fu_2822_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_20_fu_2826_p4 <= tmpData_V_fu_2690_p18;
        if to_integer(unsigned(tmp_15_cast_fu_2734_p1)) >= tmpData_V_fu_2690_p18'low and to_integer(unsigned(tmp_15_cast_fu_2734_p1)) <= tmpData_V_fu_2690_p18'high then
            result(0) := '0';
            for i in p_Repl2_1_fu_2822_p1'range loop
                result(0) := result(0) or p_Repl2_1_fu_2822_p1(i);
            end loop;
            tmp_20_fu_2826_p4(to_integer(unsigned(tmp_15_cast_fu_2734_p1))) <= result(0);
        end if;
    end process;

        tmp_21_cast_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum),17));

    tmp_21_fu_2836_p3 <= tmpTmpData_V_fu_2812_p2(1 downto 1);
        tmp_22_cast_fu_3032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28),5));

    
    tmp_22_fu_2848_p4_proc : process(tmp_20_fu_2826_p4, index_assign_1_cast_fu_2752_p1, p_Repl2_1_1_fu_2844_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_22_fu_2848_p4 <= tmp_20_fu_2826_p4;
        if to_integer(unsigned(index_assign_1_cast_fu_2752_p1)) >= tmp_20_fu_2826_p4'low and to_integer(unsigned(index_assign_1_cast_fu_2752_p1)) <= tmp_20_fu_2826_p4'high then
            result(0) := '0';
            for i in p_Repl2_1_1_fu_2844_p1'range loop
                result(0) := result(0) or p_Repl2_1_1_fu_2844_p1(i);
            end loop;
            tmp_22_fu_2848_p4(to_integer(unsigned(index_assign_1_cast_fu_2752_p1))) <= result(0);
        end if;
    end process;

        tmp_23_cast_fu_3171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54),5));

    tmp_23_fu_2858_p3 <= tmpTmpData_V_fu_2812_p2(2 downto 2);
    
    tmp_24_fu_2870_p4_proc : process(tmp_22_fu_2848_p4, index_assign_1_1_cas_fu_2770_p1, p_Repl2_1_2_fu_2866_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_24_fu_2870_p4 <= tmp_22_fu_2848_p4;
        if to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1)) >= tmp_22_fu_2848_p4'low and to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1)) <= tmp_22_fu_2848_p4'high then
            result(0) := '0';
            for i in p_Repl2_1_2_fu_2866_p1'range loop
                result(0) := result(0) or p_Repl2_1_2_fu_2866_p1(i);
            end loop;
            tmp_24_fu_2870_p4(to_integer(unsigned(index_assign_1_1_cas_fu_2770_p1))) <= result(0);
        end if;
    end process;

    tmp_25_fu_2880_p3 <= tmpTmpData_V_fu_2812_p2(3 downto 3);
    
    tmp_26_fu_2892_p4_proc : process(tmp_24_fu_2870_p4, index_assign_1_2_cas_fu_2788_p1, p_Repl2_1_3_fu_2888_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_26_fu_2892_p4 <= tmp_24_fu_2870_p4;
        if to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1)) >= tmp_24_fu_2870_p4'low and to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1)) <= tmp_24_fu_2870_p4'high then
            result(0) := '0';
            for i in p_Repl2_1_3_fu_2888_p1'range loop
                result(0) := result(0) or p_Repl2_1_3_fu_2888_p1(i);
            end loop;
            tmp_26_fu_2892_p4(to_integer(unsigned(index_assign_1_2_cas_fu_2788_p1))) <= result(0);
        end if;
    end process;

    tmp_28_fu_2605_p1 <= ap_phi_mux_p_08_rec_phi_fu_1457_p4(4 - 1 downto 0);
    tmp_2_fu_2532_p2 <= "1" when (glPLActiveSliceIdx_V_3_reg_1371 = ap_const_lv2_1) else "0";
    tmp_4_fu_2550_p2 <= "1" when (glPLActiveSliceIdx_V_6_reg_1408 = ap_const_lv2_2) else "0";
    tmp_5_fu_2588_p2 <= "1" when (signed(i_cast_fu_2584_p1) < signed(eventsArraySize)) else "0";
    tmp_6_fu_2578_p0 <= tmp_6_fu_2578_p00(2 - 1 downto 0);
    tmp_6_fu_2578_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4),11));
    tmp_6_fu_2578_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2578_p0) * unsigned(ap_const_lv11_12C), 11));
    tmp_7_fu_2629_p3 <= data_dout(1 downto 1);
        tmp_8_cast_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_fu_2657_p2),64));

    tmp_8_fu_2657_p2 <= std_logic_vector(unsigned(tmp_6_reg_3297) + unsigned(tmp_9_cast6_fu_2647_p4));
    tmp_9_cast6_fu_2647_p4 <= data_dout(31 downto 21);
    tmp_fu_2514_p2 <= "1" when (glPLActiveSliceIdx_V = ap_const_lv2_0) else "0";
    tmp_s_fu_2727_p3 <= (y_reg_3324 & ap_const_lv2_0);
    x_cast_fu_2918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_3319),16));
end behav;
