/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 296 176)
	(text "regfile32" (rect 5 0 59 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Read1Register[4..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "Read1Register[4..0]" (rect 21 27 139 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Read2Register[4..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "Read2Register[4..0]" (rect 21 43 139 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "WriteData[31..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "WriteData[31..0]" (rect 21 59 120 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "WriteReg[4..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "WriteReg[4..0]" (rect 21 75 105 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 91 37 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "reset0" (rect 0 0 37 19)(font "Intel Clear" (font_size 8)))
		(text "reset0" (rect 21 107 58 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "writeEn" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "writeEn" (rect 21 123 64 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 280 32)
		(output)
		(text "Read1Data[31..0]" (rect 0 0 106 19)(font "Intel Clear" (font_size 8)))
		(text "Read1Data[31..0]" (rect 153 27 259 46)(font "Intel Clear" (font_size 8)))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "Read2Data[31..0]" (rect 0 0 106 19)(font "Intel Clear" (font_size 8)))
		(text "Read2Data[31..0]" (rect 153 43 259 62)(font "Intel Clear" (font_size 8)))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 144))
	)
)
