{'bNext': {'CDeps': [[[]],
                     [[]],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']],
                     [[]],
                     [[]],
                     [[]],
                     [[]]],
           'CLines': [[None],
                      [None],
                      [None],
                      [None, None, '264:C', None, '284:C', '285:C'],
                      [None],
                      [None, None, '264:C', None, '284:C', '285:C'],
                      [None],
                      [None],
                      [None],
                      [None]],
           'Clocked': False,
           'DDeps': [['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['rx', 'bReg'],
                     ['bReg'],
                     ['rx', 'bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg']],
           'DLines': ['260:D',
                      '260:D',
                      '260:D',
                      '288:D',
                      '260:D',
                      '288:D',
                      '260:D',
                      '260:D',
                      '260:D',
                      '260:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662450>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662450>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bc10>]},
 'bReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
          'CLines': [[None, None, '233:C'], [None, None, '233:C']],
          'Clocked': True,
          'DDeps': [['bNext'], []],
          'DLines': ['245:D', '237:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d28b690>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d28b110>]},
 'dOut': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['bReg']],
          'DLines': ['316:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f544d662f10>]},
 'nNext': {'CDeps': [[[]],
                     [[]],
                     [[]],
                     [[],
                      [],
                      ['stateReg'],
                      [],
                      ['sTick'],
                      ['sReg'],
                      [],
                      ['nReg', 'dataBits']],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']]],
           'CLines': [[None],
                      [None],
                      [None],
                      [None,
                       None,
                       '264:C',
                       None,
                       '284:C',
                       '285:C',
                       None,
                       '290:C'],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None, None, '264:C', None, '272:C', '273:C']],
           'Clocked': False,
           'DDeps': [['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     []],
           'DLines': ['261:D',
                      '261:D',
                      '261:D',
                      '293:D',
                      '261:D',
                      '261:D',
                      '261:D',
                      '261:D',
                      '261:D',
                      '278:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662910>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bd50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d66eb90>]},
 'nReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
          'CLines': [[None, None, '233:C'], [None, None, '233:C']],
          'Clocked': True,
          'DDeps': [['nNext'], []],
          'DLines': ['246:D', '238:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d28b7d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d28b250>]},
 'rxDoneTick': {'CDeps': [[[]],
                          [[],
                           [],
                           ['stateReg'],
                           [],
                           ['sTick'],
                           ['sReg', 'sbTick']],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]]],
                'CLines': [[None],
                           [None, None, '264:C', None, '299:C', '300:C'],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None]],
                'Clocked': False,
                'DDeps': [[], [], [], [], [], [], [], [], []],
                'DLines': ['262:D',
                           '303:D',
                           '262:D',
                           '262:D',
                           '262:D',
                           '262:D',
                           '262:D',
                           '262:D',
                           '262:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662f50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28be90>]},
 'sNext': {'CDeps': [[[]],
                     [[]],
                     [[],
                      [],
                      ['stateReg'],
                      [],
                      ['sTick'],
                      ['sReg', 'sbTick']],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], ['rx']],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], ['sTick'], ['sReg']]],
           'CLines': [[None],
                      [None],
                      [None, None, '264:C', None, '299:C', '300:C'],
                      [None],
                      [None, None, '264:C', None, '284:C', '285:C'],
                      [None],
                      [None, None, '264:C', None, '284:C', '285:C'],
                      [None],
                      [None, None, '264:C', None, '284:C', '285:C'],
                      [None],
                      [None, None, '264:C', None, '266:C'],
                      [None],
                      [None, None, '264:C', None, '272:C', '273:C'],
                      [None],
                      [None, None, '264:C', None, '272:C', '273:C']],
           'Clocked': False,
           'DDeps': [['sReg'],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     [],
                     ['sReg'],
                     [],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     [],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     []],
           'DLines': ['259:D',
                      '259:D',
                      '307:D',
                      '259:D',
                      '287:D',
                      '259:D',
                      '287:D',
                      '259:D',
                      '297:D',
                      '259:D',
                      '269:D',
                      '259:D',
                      '282:D',
                      '259:D',
                      '277:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d667190>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662110>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662110>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662a50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d66e490>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d66ed90>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28bad0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d66ea50>]},
 'sReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
          'CLines': [[None, None, '233:C'], [None, None, '233:C']],
          'Clocked': True,
          'DDeps': [['sNext'], []],
          'DLines': ['244:D', '236:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d28b550>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d52afd0>]},
 'stateNext': {'CDeps': [[[]],
                         [[],
                          [],
                          ['stateReg'],
                          [],
                          ['sTick'],
                          ['sReg', 'sbTick']],
                         [[]],
                         [[]],
                         [[]],
                         [[],
                          [],
                          ['stateReg'],
                          [],
                          ['sTick'],
                          ['sReg'],
                          [],
                          ['nReg', 'dataBits']],
                         [[]],
                         [[]],
                         [[], [], ['stateReg'], [], ['rx']],
                         [[]],
                         [[]],
                         [[], [], ['stateReg'], [], ['sTick'], ['sReg']]],
               'CLines': [[None],
                          [None, None, '264:C', None, '299:C', '300:C'],
                          [None],
                          [None],
                          [None],
                          [None,
                           None,
                           '264:C',
                           None,
                           '284:C',
                           '285:C',
                           None,
                           '290:C'],
                          [None],
                          [None],
                          [None, None, '264:C', None, '266:C'],
                          [None],
                          [None],
                          [None, None, '264:C', None, '272:C', '273:C']],
               'Clocked': False,
               'DDeps': [['stateReg'],
                         ['idle'],
                         ['stateReg'],
                         ['stateReg'],
                         ['stateReg'],
                         ['stop'],
                         ['stateReg'],
                         ['stateReg'],
                         ['start'],
                         ['stateReg'],
                         ['stateReg'],
                         ['data']],
               'DLines': ['258:D',
                          '302:D',
                          '258:D',
                          '258:D',
                          '258:D',
                          '291:D',
                          '258:D',
                          '258:D',
                          '268:D',
                          '258:D',
                          '258:D',
                          '275:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662e10>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d662710>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d66e310>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d28b950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f544d66e8d0>]},
 'stateReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
              'CLines': [[None, None, '233:C'], [None, None, '233:C']],
              'Clocked': True,
              'DDeps': [['stateNext'], ['idle']],
              'DLines': ['243:D', '235:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d28b410>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f544d95de10>]}}
