use pgc_defs,pgc10k_defs;

package pgc10k_funcs_connect_wl_bl
{

/********************************************************************************
********************************************************************************/
function connect_srb_wl_input
(
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    int sy = ty * NUM_GRID_Y;
    
    connect
      (   
          <pin ADDR   of <device SRB_TILE @ [1*NUM_GRID_X,sy]>>  => <wire ADDR[21:2]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [1*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[0]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [1*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>  => <wire ADDR[45:26]        of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[1]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire ADDR[71:52]        of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[2]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [4*NUM_GRID_X,sy]>>  => <wire ADDR[97:78]        of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [4*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[3]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [4*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire ADDR[123:104]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[4]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>  => <wire ADDR[149:130]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[5]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire ADDR[175:156]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[6]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [8*NUM_GRID_X,sy]>>  => <wire ADDR[196:177]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [8*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[7]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [8*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire ADDR[222:203]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire GLOGEN_OUTL[8]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire PUP_REL_N_OUTL[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [10*NUM_GRID_X,sy]>> => <wire ADDR[248:229]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [10*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[9]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [10*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTL[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [11*NUM_GRID_X,sy]>> => <wire ADDR[274:255]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [11*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[10]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [11*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTL[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [12*NUM_GRID_X,sy]>> => <wire ADDR[300:281]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [12*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[11]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [12*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTL[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [13*NUM_GRID_X,sy]>> => <wire ADDR[326:307]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [13*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[12]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [13*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTL[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [14*NUM_GRID_X,sy]>> => <wire ADDR[352:333]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [14*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[13]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [14*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTL[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [15*NUM_GRID_X,sy]>> => <wire ADDR[378:359]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [15*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[14]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [15*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTL[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [17*NUM_GRID_X,sy]>> => <wire ADDR[399:380]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [17*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[0]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [17*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [18*NUM_GRID_X,sy]>> => <wire ADDR[425:406]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [18*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[1]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [18*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [19*NUM_GRID_X,sy]>> => <wire ADDR[451:432]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [19*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[2]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [19*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [20*NUM_GRID_X,sy]>> => <wire ADDR[477:458]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [20*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[3]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [20*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [21*NUM_GRID_X,sy]>> => <wire ADDR[503:484]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [21*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[4]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [21*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [22*NUM_GRID_X,sy]>> => <wire ADDR[529:510]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [22*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[5]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [22*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [23*NUM_GRID_X,sy]>> => <wire ADDR[555:536]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [23*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[6]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [23*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [24*NUM_GRID_X,sy]>> => <wire ADDR[581:562]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [24*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[7]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [24*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [25*NUM_GRID_X,sy]>> => <wire ADDR[602:583]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [25*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[8]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [25*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [26*NUM_GRID_X,sy]>> => <wire ADDR[628:609]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [26*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[9]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [26*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [27*NUM_GRID_X,sy]>> => <wire ADDR[654:635]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [27*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[10]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [27*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [28*NUM_GRID_X,sy]>> => <wire ADDR[680:661]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [28*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[11]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [28*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [29*NUM_GRID_X,sy]>> => <wire ADDR[706:687]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [29*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[12]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [29*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin ADDR   of <device SRB_TILE @ [30*NUM_GRID_X,sy]>> => <wire ADDR[732:713]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device SRB_TILE @ [30*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTR[13]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin PU_N   of <device SRB_TILE @ [30*NUM_GRID_X,sy]>> => <wire PUP_REL_N_OUTR[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );                                                                                                 
                                                                                                         
}//end of connect_srb_wl_input                                                                           
/********************************************************************************                        
********************************************************************************/
function connect_ckeb_wl_input
(
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    connect
      (   
      <pin ADDR   of <device IOCK_7K_TILE @ [1*NUM_GRID_X+3,sy-NUM_GRID_Y]>> => <wire ADDR[25:2]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device IOCK_7K_TILE @ [1*NUM_GRID_X+3,sy-NUM_GRID_Y]>> => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device IOCK_7K_TILE @ [1*NUM_GRID_X+3,sy-NUM_GRID_Y]>> => <wire GRS_N_OUTL[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin ADDR of <device CKEB_TILE @ [2*NUM_GRID_X,sy]>>  => <wire ADDR[51:26]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire ADDR[77:52]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [4*NUM_GRID_X,sy]>>  => <wire ADDR[103:78]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire ADDR[129:104] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [6*NUM_GRID_X,sy]>>  => <wire ADDR[155:130] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire ADDR[228:203] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [10*NUM_GRID_X,sy]>> => <wire ADDR[254:229] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>> => <wire ADDR[280:255] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [12*NUM_GRID_X,sy]>> => <wire ADDR[306:281] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>> => <wire ADDR[332:307] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [14*NUM_GRID_X,sy]>> => <wire ADDR[358:333] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>> => <wire ADDR[405:380] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [18*NUM_GRID_X,sy]>> => <wire ADDR[431:406] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>> => <wire ADDR[457:432] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [20*NUM_GRID_X,sy]>> => <wire ADDR[483:458] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>> => <wire ADDR[509:484] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [22*NUM_GRID_X,sy]>> => <wire ADDR[535:510] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>> => <wire ADDR[561:536] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [25*NUM_GRID_X,sy]>> => <wire ADDR[608:583] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>> => <wire ADDR[634:609] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [27*NUM_GRID_X,sy]>> => <wire ADDR[660:635] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>> => <wire ADDR[686:661] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB_TILE @ [29*NUM_GRID_X,sy]>> => <wire ADDR[712:687] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[20:0] of <device CKEBD_TILE @ [7*NUM_GRID_X,sy]>>  => <wire ADDR[176:156] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[21] of <device CKEBD_TILE @ [7*NUM_GRID_X,sy]>>  => <wire ADDR[739]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR of <device CKEB2_TILE @ [8*NUM_GRID_X,sy]>> => <wire ADDR[202:177] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[20:0] of <device CKEB2D_TILE @ [24*NUM_GRID_X,sy]>> => <wire ADDR[582:562] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[21] of <device CKEB2D_TILE @ [24*NUM_GRID_X,sy]>> => <wire ADDR[741]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin ADDR[20:0]   of <device USCM_TILE @ [16*NUM_GRID_X,sy+6]>> => <wire ADDR[379:359]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device USCM_TILE @ [16*NUM_GRID_X,sy+6]>> => <wire GLOGEN_OUTL[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[21]   of <device USCM_TILE @ [16*NUM_GRID_X,sy+6]>> => <wire ADDR[740]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin ADDR   of <device IOCK_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire ADDR[736:713]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device IOCK_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device IOCK_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
      );

}//end of connect_ckeb_wl_input
/********************************************************************************
********************************************************************************/
function connect_clm_wl_input
(
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";


    connect
      (   
      <pin ADDR   of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire ADDR[51:46]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire READ2T[0]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire MASK_N[0]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire ADDR[77:72]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire READ2T[1]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire MASK_N[1]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire ADDR[103:98]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[3]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[3]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[3]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[3]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire READ2T[2]        of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMSS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire MASK_N[3:2]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire ADDR[129:124]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire READ2T[3]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X+3,sy]>>  => <wire MASK_N[4]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire ADDR[155:150]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[5]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[5]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[5]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire READ2T[4]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire MASK_N[5]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire ADDR[202:197]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[7]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[7]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[7]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire READ2T[5]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X+3,sy]>>  => <wire MASK_N[6]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire ADDR[228:223]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire READ2T[6]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire MASK_N[7]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire ADDR[254:249]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[9]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[9]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTL[9]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[9]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire READ2T[7]        of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire MASK_N[8]        of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire ADDR[280:275]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[10]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTL[10]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[10]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire READ2T[8]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMSS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire MASK_N[10:9]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire ADDR[306:301]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTL[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire READ2T[9]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X+3,sy]>> => <wire MASK_N[11]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire ADDR[332:327]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTL[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire READ2T[10]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [13*NUM_GRID_X+3,sy]>> => <wire MASK_N[12]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire ADDR[358:353]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTL[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire READ2T[11]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire MASK_N[13]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire ADDR[405:400]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[0]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[0]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[0]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire READ2T[12]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [17*NUM_GRID_X+3,sy]>> => <wire MASK_N[14]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire ADDR[431:426]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire READ2T[13]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMSS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire MASK_N[16:15]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire ADDR[457:452]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire READ2T[14]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire MASK_N[17]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire ADDR[483:478]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[3]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[3]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[3]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire READ2T[15]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [20*NUM_GRID_X+3,sy]>> => <wire MASK_N[18]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire ADDR[509:504]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire READ2T[16]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire MASK_N[19]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire ADDR[535:530]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[5]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[5]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[5]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[5]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire READ2T[17]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMSS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire MASK_N[21:20]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire ADDR[561:556]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[6]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[6]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[6]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire READ2T[18]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [23*NUM_GRID_X+3,sy]>> => <wire MASK_N[22]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire ADDR[608:603]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire READ2T[19]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [25*NUM_GRID_X+3,sy]>> => <wire MASK_N[23]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire ADDR[634:629]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[9]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[9]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[9]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire READ2T[20]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [26*NUM_GRID_X+3,sy]>> => <wire MASK_N[24]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire ADDR[660:655]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[10]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[10]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[10]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[10]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire READ2T[21]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMSS_TILE @ [27*NUM_GRID_X+3,sy]>> => <wire MASK_N[26:25]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire ADDR[686:681]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire READ2T[22]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [28*NUM_GRID_X+3,sy]>> => <wire MASK_N[27]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire ADDR[712:707]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWE  of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin READ   of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire READ2T[23]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MASK_N of <device CLMS_TILE @ [29*NUM_GRID_X+3,sy]>> => <wire MASK_N[28]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_clm_wl_input
/********************************************************************************
********************************************************************************/
function connect_iollr_wl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    unsigned int ty_ccs,
    unsigned int ty_analog
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";
    string ccs = "CCS_10K_TILE";
    string analog = "ANALOG_7K_TILE";

  if(tx==1)
  {
    if(ty==2 || ty==44)
    {
      connect
        (   
          <pin ADDR of <device PLL_TILE @ [sx,sy]>>     => <wire ADDR[25:22] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device PLL_TILE @ [sx,sy]>>   => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
    else if(ty==ty_ccs)
    {
      connect
        (   
          <pin ADDR of <device *ccs @ [sx,sy]>>         => <wire ADDR[25:22] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN_SFB of <device *ccs @ [sx,sy]>>   => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );
    }
    else if(ty==ty_analog)
    {
      connect
        (   
          <pin ADDR of <device *analog @ [sx,sy]>>     => <wire ADDR[25:22] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device *analog @ [sx,sy]>>   => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
//          <pin GWEN of <device *analog @ [sx,sy]>>     => <wire GWEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (   
          <pin ADDR of <device IOLL_TILE @ [sx,sy]>>     => <wire ADDR[25:22] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device IOLL_TILE @ [sx,sy]>>   => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GRS_N of <device IOLL_TILE @ [sx,sy]>>    => <wire GRS_N_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
  }
  else
  {
      connect
        ( 
      <pin ADDR   of <device IOLR_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire ADDR[736:733]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device IOLR_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device IOLR_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
  }

}//end of connect_iollr_wl_input
/********************************************************************************
********************************************************************************/
function connect_dll_wl_input
(
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";



    if(ty==DLL_TILE1_Y)
    {
      connect
        (   
      <pin ADDR   of <device DLL_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire ADDR[736:733]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device DLL_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device DLL_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
    if(ty==DLL_TILE0_Y)
    {
      connect
        (   
          <pin ADDR of <device DLL_TILE @ [NUM_GRID_X+3,sy]>>     => <wire ADDR[25:22] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GLOGEN of <device DLL_TILE @ [NUM_GRID_X+3,sy]>>   => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
          <pin GRS_N of <device DLL_TILE @ [NUM_GRID_X+3,sy]>>    => <wire GRS_N_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
}
/********************************************************************************
********************************************************************************/
function connect_sfb_wl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    unsigned int tx_uscm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    if(tx>tx_uscm)
     {
      connect
        (   
      <pin ADDR   of <device SFB_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire ADDR[736:733]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device SFB_TILE @ [30*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
        );
     }
    else
     {
      connect
        (   
      <pin ADDR   of <device SFB_TILE @ [1*NUM_GRID_X+3,sy]>> => <wire ADDR[25:22]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device SFB_TILE @ [1*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
        );
     }
}
/********************************************************************************
********************************************************************************/
function connect_iol_wl_input
(
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;

    string iolc = (ty>1) ? "IOLTC_TILE" : "IOLBC_TILE";
    string iol = (ty>1) ? "IOLT_TILE" : "IOLB_TILE";

    string cram_ctrl = "CRAM_CTRL_10K_TILE";


    connect
      (   
       <pin ADDR of <device *iolc @ [1*NUM_GRID_X+3,sy]>> => <wire ADDR[25:2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin GLOGEN of <device *iolc @ [1*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin GRS_N  of <device *iolc @ [1*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin ADDR   of <device *iol @ [2*NUM_GRID_X+3,sy]>>  => <wire ADDR[51:26]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [2*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [2*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [3*NUM_GRID_X+3,sy]>>  => <wire ADDR[77:52]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [3*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [3*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [4*NUM_GRID_X+3,sy]>>  => <wire ADDR[103:78]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [4*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [4*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[3]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [5*NUM_GRID_X+3,sy]>>  => <wire ADDR[129:104]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [5*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [5*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [6*NUM_GRID_X+3,sy]>>  => <wire ADDR[155:130]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [6*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [6*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[5]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [8*NUM_GRID_X+3,sy]>>  => <wire ADDR[202:177]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [8*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [8*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[7]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [9*NUM_GRID_X+3,sy]>>  => <wire ADDR[228:203]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [9*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [9*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [10*NUM_GRID_X+3,sy]>> => <wire ADDR[254:229]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [10*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [10*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[9]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [11*NUM_GRID_X+3,sy]>> => <wire ADDR[280:255]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [11*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [11*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[10]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [12*NUM_GRID_X+3,sy]>> => <wire ADDR[306:281]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [12*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [12*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [13*NUM_GRID_X+3,sy]>> => <wire ADDR[332:307]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [13*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [13*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[12]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [14*NUM_GRID_X+3,sy]>> => <wire ADDR[358:333]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [14*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [14*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[13]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [17*NUM_GRID_X+3,sy]>> => <wire ADDR[405:380]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [17*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [17*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[0]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [18*NUM_GRID_X+3,sy]>> => <wire ADDR[431:406]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [18*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [18*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[1]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [19*NUM_GRID_X+3,sy]>> => <wire ADDR[457:432]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [19*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [19*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[2]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [20*NUM_GRID_X+3,sy]>> => <wire ADDR[483:458]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [20*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [20*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[3]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [21*NUM_GRID_X+3,sy]>> => <wire ADDR[509:484]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [21*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [21*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[4]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [22*NUM_GRID_X+3,sy]>> => <wire ADDR[535:510]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [22*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [22*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[5]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [23*NUM_GRID_X+3,sy]>> => <wire ADDR[561:536]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [23*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [23*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[6]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [25*NUM_GRID_X+3,sy]>> => <wire ADDR[608:583]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [25*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [25*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[8]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [26*NUM_GRID_X+3,sy]>> => <wire ADDR[634:609]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [26*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [26*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[9]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [27*NUM_GRID_X+3,sy]>> => <wire ADDR[660:635]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [27*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [27*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[10]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR   of <device *iol @ [28*NUM_GRID_X+3,sy]>> => <wire ADDR[686:661]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *iol @ [28*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device *iol @ [28*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[11]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_iol_wl_input
/********************************************************************************
********************************************************************************/
function connect_clkdly_wl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;
    sx = tx * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    string clkdly = (ty>ty_wl) ? "CLKDLYT_TILE" : "CLKDLYB_TILE"; 

    connect
    (
      <pin ADDR[20:0]   of <device *clkdly @ [16*NUM_GRID_X,sy]>> => <wire ADDR[379:359]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *clkdly @ [16*NUM_GRID_X,sy]>> => <wire GLOGEN_OUTL[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[21]   of <device *clkdly @ [16*NUM_GRID_X,sy]>> => <wire ADDR[740]       of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
    );
}

/********************************************************************************
********************************************************************************/
function connect_drm_wl_input
(
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    connect
      (
      <pin ADDR   of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire ADDR[176]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire GLOGEN_OUTL[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GRS_N  of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire GRS_N_OUTL[6]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GWEN   of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire GWEN_OUTL[6]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin POR_N  of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[6]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin MWL   of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire ADDR[739]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MWR of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>   => (ty>ty_wl) ? <wire MWR_OU[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MWR_OD[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MCE of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>>   => (ty>ty_wl) ? <wire MCE_OU[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MCE_OD[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MCLKB of <device DRM_TILE @ [7*NUM_GRID_X+3,sy]>> => (ty>ty_wl) ? <wire MCLKB_OU[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MCLKB_OD[0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

        <pin ADDR   of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire ADDR[379]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin GLOGEN of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[14]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin GRS_N  of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTL[14]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin GWEN   of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTL[14]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin POR_N  of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[14]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MWL   of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire ADDR[740]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MWR of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>>   => (ty>ty_wl) ? <wire MWR_OU[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MWR_OD[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MCE of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>>   => (ty>ty_wl) ? <wire MCE_OU[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MCE_OD[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MCLKB of <device DRM_TILE @ [15*NUM_GRID_X+3,sy]>> => (ty>ty_wl) ? <wire MCLKB_OU[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MCLKB_OD[1] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

        <pin ADDR   of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire ADDR[582]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin GLOGEN of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin GRS_N  of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire GRS_N_OUTR[7]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin GWEN   of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire GWEN_OUTR[7]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin POR_N  of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[7]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MWL   of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire ADDR[741]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MWR of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>>   => (ty>ty_wl) ? <wire MWR_OU[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MWR_OD[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MCE of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>>   => (ty>ty_wl) ? <wire MCE_OU[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MCE_OD[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin MCLKB of <device DRM_TILE @ [24*NUM_GRID_X+3,sy]>> => (ty>ty_wl) ? <wire MCLKB_OU[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
                                                                                : <wire MCLKB_OD[2] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );


}//end of connect_drm_wl_input
/********************************************************************************
********************************************************************************/
//function connect_sfb1_wl_input
//(
//    unsigned int ty,
//    unsigned int tx_wl,
//    unsigned int ty_wl
//)
//{
//    int sx_wl = tx_wl * NUM_GRID_X;
//    int sy_wl = ty_wl * NUM_GRID_Y;
//
//    int sx,sy;
//    sy = ty * NUM_GRID_Y;
//    sx = 0;
//
//    string cram_ctrl = "CRAM_CTRL_10K_TILE";
//
//    connect
//      (   
//
//        <pin ADDR[0] of <device SFB1_TILE @ [sx+8*NUM_GRID_X+3,sy]>> => <wire ADDR[202] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin ADDR[1] of <device SFB1_TILE @ [sx+8*NUM_GRID_X+3,sy]>>  => <wire ADDR[359] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin GLOGEN of <device SFB1_TILE @ [sx+8*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTL[7] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
// 
//      );
//
//}//end of connect_sfb1_wl_input
/********************************************************************************
********************************************************************************/
function connect_sfbudc_wl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    unsigned int ty_uscm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";
    string sfb = (ty<ty_uscm) ? "SFBBC_7K_TILE" : "SFBTC_TILE" ;

    connect
      (   
      <pin ADDR   of <device *sfb @ [30*NUM_GRID_X+3,sy]>> => <wire ADDR[736:713]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *sfb @ [30*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_sfbudc_wl_input
/********************************************************************************
********************************************************************************/
function connect_sfbudc_bl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    unsigned int ty_uscm,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;
    
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    if(ty<ty_uscm)
    {
     connect
      (   
        <pin DATA of <device SFBBC_7K_TILE @ [sx,sy]>> => <wire *data[75:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin DATAN of <device SFBBC_7K_TILE @ [sx,sy]>> => <wire *datan[75:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
    else
    {
     connect
      (   
        <pin DATA of <device SFBTC_TILE @ [sx,sy]>> => <wire *data[2905:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin DATAN of <device SFBTC_TILE @ [sx,sy]>> => <wire *datan[2905:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
  
}//end of connect_sfbudc_bl_input
/********************************************************************************
********************************************************************************/
function connect_sfbbt_wl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    unsigned int ty_uscm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";
    string sfbbt = (ty<ty_uscm) ? "SFBB_TILE" : "SFBT_TILE" ;

    connect
      (   
      <pin ADDR   of <device *sfbbt @ [29*NUM_GRID_X+3,sy]>> => <wire ADDR[712:687]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin GLOGEN of <device *sfbbt @ [29*NUM_GRID_X+3,sy]>> => <wire GLOGEN_OUTR[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_sfbbt_wl_input
/********************************************************************************
********************************************************************************/
function connect_sfbbt_bl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    unsigned int ty_uscm
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = ty * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";
    string sfbbt = (ty<ty_uscm) ? "SFBB_TILE" : "SFBT_TILE" ;

    if(ty<ty_uscm)
    {
     connect
      (   
        <pin DATA of <device *sfbbt @ [sx,sy]>> => <wire DATA_R_NEXT[75:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin DATAN of <device *sfbbt @ [sx,sy]>> => <wire DATAN_R_NEXT[75:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
    else
    {
     connect
      (   
        <pin DATA of <device *sfbbt @ [sx,sy]>> => <wire DATA_R_NEXT[2905:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin DATAN of <device *sfbbt @ [sx,sy]>> => <wire DATAN_R_NEXT[2905:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
  
}//end of connect_sfbbt_bl_input

/********************************************************************************
********************************************************************************/
function connect_srb_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;
    int sx,sy;

    sy = NUM_GRID_Y;
    sx = tx * NUM_GRID_X;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";


    connect
      (   
      <pin DATA  of <device SRB_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *data[75:12]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *datan[75:12]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,2*NUM_GRID_Y]>>  => <wire *data[139:76]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,2*NUM_GRID_Y]>>  => <wire *datan[139:76]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,3*NUM_GRID_Y]>>  => <wire *data[203:140]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,3*NUM_GRID_Y]>>  => <wire *datan[203:140]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,4*NUM_GRID_Y]>>  => <wire *data[267:204]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,4*NUM_GRID_Y]>>  => <wire *datan[267:204]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,5*NUM_GRID_Y]>>  => <wire *data[331:268]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,5*NUM_GRID_Y]>>  => <wire *datan[331:268]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,6*NUM_GRID_Y]>>  => <wire *data[395:332]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,6*NUM_GRID_Y]>>  => <wire *datan[395:332]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,7*NUM_GRID_Y]>>  => <wire *data[459:396]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,7*NUM_GRID_Y]>>  => <wire *datan[459:396]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,8*NUM_GRID_Y]>>  => <wire *data[523:460]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,8*NUM_GRID_Y]>>  => <wire *datan[523:460]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,9*NUM_GRID_Y]>>  => <wire *data[587:524]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,9*NUM_GRID_Y]>>  => <wire *datan[587:524]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,10*NUM_GRID_Y]>> => <wire *data[651:588]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,10*NUM_GRID_Y]>> => <wire *datan[651:588]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,11*NUM_GRID_Y]>> => <wire *data[715:652]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,11*NUM_GRID_Y]>> => <wire *datan[715:652]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,12*NUM_GRID_Y]>> => <wire *data[779:716]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,12*NUM_GRID_Y]>> => <wire *datan[779:716]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *data[843:780]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *datan[843:780]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,14*NUM_GRID_Y]>> => <wire *data[907:844]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,14*NUM_GRID_Y]>> => <wire *datan[907:844]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,15*NUM_GRID_Y]>> => <wire *data[971:908]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,15*NUM_GRID_Y]>> => <wire *datan[971:908]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,16*NUM_GRID_Y]>> => <wire *data[1035:972]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,16*NUM_GRID_Y]>> => <wire *datan[1035:972]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,17*NUM_GRID_Y]>> => <wire *data[1099:1036]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,17*NUM_GRID_Y]>> => <wire *datan[1099:1036] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,18*NUM_GRID_Y]>> => <wire *data[1163:1100]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,18*NUM_GRID_Y]>> => <wire *datan[1163:1100] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *data[1227:1164]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *datan[1227:1164] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,20*NUM_GRID_Y]>> => <wire *data[1291:1228]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,20*NUM_GRID_Y]>> => <wire *datan[1291:1228] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,21*NUM_GRID_Y]>> => <wire *data[1355:1292]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,21*NUM_GRID_Y]>> => <wire *datan[1355:1292] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,22*NUM_GRID_Y]>> => <wire *data[1419:1356]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,22*NUM_GRID_Y]>> => <wire *datan[1419:1356] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,23*NUM_GRID_Y]>> => <wire *data[1483:1420]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,23*NUM_GRID_Y]>> => <wire *datan[1483:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,24*NUM_GRID_Y]>> => <wire *data[1547:1484]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,24*NUM_GRID_Y]>> => <wire *datan[1547:1484] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,26*NUM_GRID_Y]>> => <wire *data[1619:1556]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,26*NUM_GRID_Y]>> => <wire *datan[1619:1556] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,27*NUM_GRID_Y]>> => <wire *data[1683:1620]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,27*NUM_GRID_Y]>> => <wire *datan[1683:1620] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,28*NUM_GRID_Y]>> => <wire *data[1747:1684]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,28*NUM_GRID_Y]>> => <wire *datan[1747:1684] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,29*NUM_GRID_Y]>> => <wire *data[1811:1748]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,29*NUM_GRID_Y]>> => <wire *datan[1811:1748] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,30*NUM_GRID_Y]>> => <wire *data[1875:1812]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,30*NUM_GRID_Y]>> => <wire *datan[1875:1812] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,31*NUM_GRID_Y]>> => <wire *data[1939:1876]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,31*NUM_GRID_Y]>> => <wire *datan[1939:1876] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,32*NUM_GRID_Y]>> => <wire *data[2003:1940]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,32*NUM_GRID_Y]>> => <wire *datan[2003:1940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,33*NUM_GRID_Y]>> => <wire *data[2067:2004]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,33*NUM_GRID_Y]>> => <wire *datan[2067:2004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,34*NUM_GRID_Y]>> => <wire *data[2131:2068]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,34*NUM_GRID_Y]>> => <wire *datan[2131:2068] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,35*NUM_GRID_Y]>> => <wire *data[2195:2132]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,35*NUM_GRID_Y]>> => <wire *datan[2195:2132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,36*NUM_GRID_Y]>> => <wire *data[2259:2196]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,36*NUM_GRID_Y]>> => <wire *datan[2259:2196] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,37*NUM_GRID_Y]>> => <wire *data[2323:2260]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,37*NUM_GRID_Y]>> => <wire *datan[2323:2260] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,38*NUM_GRID_Y]>> => <wire *data[2387:2324]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,38*NUM_GRID_Y]>> => <wire *datan[2387:2324] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,39*NUM_GRID_Y]>> => <wire *data[2451:2388]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,39*NUM_GRID_Y]>> => <wire *datan[2451:2388] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,40*NUM_GRID_Y]>> => <wire *data[2515:2452]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,40*NUM_GRID_Y]>> => <wire *datan[2515:2452] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,41*NUM_GRID_Y]>> => <wire *data[2579:2516]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,41*NUM_GRID_Y]>> => <wire *datan[2579:2516] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,42*NUM_GRID_Y]>> => <wire *data[2643:2580]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,42*NUM_GRID_Y]>> => <wire *datan[2643:2580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,43*NUM_GRID_Y]>> => <wire *data[2707:2644]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,43*NUM_GRID_Y]>> => <wire *datan[2707:2644] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *data[2771:2708]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *datan[2771:2708] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,45*NUM_GRID_Y]>> => <wire *data[2835:2772]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,45*NUM_GRID_Y]>> => <wire *datan[2835:2772] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SRB_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *data[2899:2836]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SRB_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *datan[2899:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
}//end of connect_srb_bl_input
/********************************************************************************
********************************************************************************/
function connect_clm_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan,
    string dev_clm
)
{
    string clm = dev_clm ;

    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;
    int sx,sy;

    sy = NUM_GRID_Y;

    sx = tx * NUM_GRID_X + 3;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";


    connect
      (   
      <pin DATA  of <device *clm @ [sx,2*NUM_GRID_Y]>>  => <wire *data[139:76]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,2*NUM_GRID_Y]>>  => <wire *datan[139:76]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,3*NUM_GRID_Y]>>  => <wire *data[203:140]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,3*NUM_GRID_Y]>>  => <wire *datan[203:140]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,4*NUM_GRID_Y]>>  => <wire *data[267:204]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,4*NUM_GRID_Y]>>  => <wire *datan[267:204]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,5*NUM_GRID_Y]>>  => <wire *data[331:268]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,5*NUM_GRID_Y]>>  => <wire *datan[331:268]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,6*NUM_GRID_Y]>>  => <wire *data[395:332]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,6*NUM_GRID_Y]>>  => <wire *datan[395:332]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,7*NUM_GRID_Y]>>  => <wire *data[459:396]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,7*NUM_GRID_Y]>>  => <wire *datan[459:396]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,8*NUM_GRID_Y]>>  => <wire *data[523:460]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,8*NUM_GRID_Y]>>  => <wire *datan[523:460]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,9*NUM_GRID_Y]>>  => <wire *data[587:524]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,9*NUM_GRID_Y]>>  => <wire *datan[587:524]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,10*NUM_GRID_Y]>> => <wire *data[651:588]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,10*NUM_GRID_Y]>> => <wire *datan[651:588]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,11*NUM_GRID_Y]>> => <wire *data[715:652]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,11*NUM_GRID_Y]>> => <wire *datan[715:652]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,12*NUM_GRID_Y]>> => <wire *data[779:716]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,12*NUM_GRID_Y]>> => <wire *datan[779:716]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,13*NUM_GRID_Y]>> => <wire *data[843:780]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,13*NUM_GRID_Y]>> => <wire *datan[843:780]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,14*NUM_GRID_Y]>> => <wire *data[907:844]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,14*NUM_GRID_Y]>> => <wire *datan[907:844]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,15*NUM_GRID_Y]>> => <wire *data[971:908]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,15*NUM_GRID_Y]>> => <wire *datan[971:908]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,16*NUM_GRID_Y]>> => <wire *data[1035:972]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,16*NUM_GRID_Y]>> => <wire *datan[1035:972]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,17*NUM_GRID_Y]>> => <wire *data[1099:1036]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,17*NUM_GRID_Y]>> => <wire *datan[1099:1036] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,18*NUM_GRID_Y]>> => <wire *data[1163:1100]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,18*NUM_GRID_Y]>> => <wire *datan[1163:1100] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,19*NUM_GRID_Y]>> => <wire *data[1227:1164]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,19*NUM_GRID_Y]>> => <wire *datan[1227:1164] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,20*NUM_GRID_Y]>> => <wire *data[1291:1228]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,20*NUM_GRID_Y]>> => <wire *datan[1291:1228] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,21*NUM_GRID_Y]>> => <wire *data[1355:1292]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,21*NUM_GRID_Y]>> => <wire *datan[1355:1292] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,22*NUM_GRID_Y]>> => <wire *data[1419:1356]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,22*NUM_GRID_Y]>> => <wire *datan[1419:1356] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,23*NUM_GRID_Y]>> => <wire *data[1483:1420]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,23*NUM_GRID_Y]>> => <wire *datan[1483:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,24*NUM_GRID_Y]>> => <wire *data[1547:1484]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,24*NUM_GRID_Y]>> => <wire *datan[1547:1484] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,26*NUM_GRID_Y]>> => <wire *data[1619:1556]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,26*NUM_GRID_Y]>> => <wire *datan[1619:1556] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,27*NUM_GRID_Y]>> => <wire *data[1683:1620]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,27*NUM_GRID_Y]>> => <wire *datan[1683:1620] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,28*NUM_GRID_Y]>> => <wire *data[1747:1684]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,28*NUM_GRID_Y]>> => <wire *datan[1747:1684] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,29*NUM_GRID_Y]>> => <wire *data[1811:1748]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,29*NUM_GRID_Y]>> => <wire *datan[1811:1748] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,30*NUM_GRID_Y]>> => <wire *data[1875:1812]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,30*NUM_GRID_Y]>> => <wire *datan[1875:1812] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,31*NUM_GRID_Y]>> => <wire *data[1939:1876]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,31*NUM_GRID_Y]>> => <wire *datan[1939:1876] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,32*NUM_GRID_Y]>> => <wire *data[2003:1940]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,32*NUM_GRID_Y]>> => <wire *datan[2003:1940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,33*NUM_GRID_Y]>> => <wire *data[2067:2004]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,33*NUM_GRID_Y]>> => <wire *datan[2067:2004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,34*NUM_GRID_Y]>> => <wire *data[2131:2068]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,34*NUM_GRID_Y]>> => <wire *datan[2131:2068] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,35*NUM_GRID_Y]>> => <wire *data[2195:2132]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,35*NUM_GRID_Y]>> => <wire *datan[2195:2132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,36*NUM_GRID_Y]>> => <wire *data[2259:2196]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,36*NUM_GRID_Y]>> => <wire *datan[2259:2196] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,37*NUM_GRID_Y]>> => <wire *data[2323:2260]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,37*NUM_GRID_Y]>> => <wire *datan[2323:2260] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,38*NUM_GRID_Y]>> => <wire *data[2387:2324]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,38*NUM_GRID_Y]>> => <wire *datan[2387:2324] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,39*NUM_GRID_Y]>> => <wire *data[2451:2388]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,39*NUM_GRID_Y]>> => <wire *datan[2451:2388] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,40*NUM_GRID_Y]>> => <wire *data[2515:2452]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,40*NUM_GRID_Y]>> => <wire *datan[2515:2452] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,41*NUM_GRID_Y]>> => <wire *data[2579:2516]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,41*NUM_GRID_Y]>> => <wire *datan[2579:2516] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,42*NUM_GRID_Y]>> => <wire *data[2643:2580]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,42*NUM_GRID_Y]>> => <wire *datan[2643:2580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,43*NUM_GRID_Y]>> => <wire *data[2707:2644]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,43*NUM_GRID_Y]>> => <wire *datan[2707:2644] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,44*NUM_GRID_Y]>> => <wire *data[2771:2708]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,44*NUM_GRID_Y]>> => <wire *datan[2771:2708] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *clm @ [sx,45*NUM_GRID_Y]>> => <wire *data[2835:2772]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *clm @ [sx,45*NUM_GRID_Y]>> => <wire *datan[2835:2772] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

      );
}//end of connect_clm_bl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_bl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;
    sx = tx * NUM_GRID_X;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    string ckeb = (tx==8) ? "CKEB2_TILE"
                 :(tx==7) ? "CKEBD_TILE"
                 :(tx==24) ? "CKEB2D_TILE"
                 :"CKEB_TILE" ;

    connect
      (
        <pin DATA of <device *ckeb @[sx,sy]>>   => <wire *data[1555:1548] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
        <pin DATAN of <device *ckeb @[sx,sy]>>  => <wire *datan[1555:1548] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_ckeb_bl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_bl_input
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_bl,
    unsigned int ty_bl
)
{
    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sy = ty * NUM_GRID_Y;
    sx = tx * NUM_GRID_X;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    connect
      (
      <pin DATA  of <device USCM_TILE @ [sx,26*NUM_GRID_Y]>> => <wire DATA[1555:1548]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device USCM_TILE @ [sx,26*NUM_GRID_Y]>> => <wire DATAN[1555:1548] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_uscm_bl_input
/********************************************************************************
********************************************************************************/
function connect_iol_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{ 

    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;

    int sx;
    sx = tx * NUM_GRID_X + 3;


    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    connect
      (
      <pin DATA  of <device IOLB_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *data[75:6]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device IOLB_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *datan[75:6]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device IOLT_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *data[2905:2836]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device IOLT_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *datan[2905:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_iol_bl_input
/********************************************************************************
********************************************************************************/
function connect_iolc_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;

    int sx;
    sx = tx * NUM_GRID_X + 3;


    string cram_ctrl = "CRAM_CTRL_10K_TILE";


    connect
      (
      <pin DATA  of <device IOLBC_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *data[75:6]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device IOLBC_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *datan[75:6]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device IOLTC_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *data[2905:2836]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device IOLTC_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *datan[2905:2836] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_iolc_bl_input
/********************************************************************************
********************************************************************************/
function connect_clkdly_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;

    int sx;
    sx = tx * NUM_GRID_X;
 
    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    connect
      (
      <pin DATA  of <device CLKDLYT_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *data[2905:2900]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device CLKDLYT_TILE @ [sx,46*NUM_GRID_Y]>> => <wire *datan[2905:2900] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device CLKDLYB_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *data[11:6]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device CLKDLYB_TILE @ [sx,1*NUM_GRID_Y]>>  => <wire *datan[11:6]      of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );

}//end of connect_clkdly_bl_input
/********************************************************************************
********************************************************************************/
function connect_iollr_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;
    int sx,sy;

    sx = tx * NUM_GRID_X + 3;

    string iol = (tx==1) ? "IOLL_TILE" : "IOLR_TILE";
    string iock = (tx==1) ? "IOCK_7K_TILE" : "IOCK_TILE";


    string cram_ctrl = "CRAM_CTRL_10K_TILE";
    string ccs = "CCS_10K_TILE";
    string analog = "ANALOG_7K_TILE";

      connect
        (
      <pin DATA  of <device *iol @ [sx,4*NUM_GRID_Y]>>  => <wire *data[267:204]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,4*NUM_GRID_Y]>>  => <wire *datan[267:204]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,5*NUM_GRID_Y]>>  => <wire *data[331:268]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,5*NUM_GRID_Y]>>  => <wire *datan[331:268]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,6*NUM_GRID_Y]>>  => <wire *data[395:332]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,6*NUM_GRID_Y]>>  => <wire *datan[395:332]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,9*NUM_GRID_Y]>>  => <wire *data[587:524]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,9*NUM_GRID_Y]>>  => <wire *datan[587:524]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,10*NUM_GRID_Y]>> => <wire *data[651:588]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,10*NUM_GRID_Y]>> => <wire *datan[651:588]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,11*NUM_GRID_Y]>> => <wire *data[715:652]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,11*NUM_GRID_Y]>> => <wire *datan[715:652]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,12*NUM_GRID_Y]>> => <wire *data[779:716]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,12*NUM_GRID_Y]>> => <wire *datan[779:716]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,16*NUM_GRID_Y]>> => <wire *data[1035:972]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,16*NUM_GRID_Y]>> => <wire *datan[1035:972]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,17*NUM_GRID_Y]>> => <wire *data[1099:1036]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,17*NUM_GRID_Y]>> => <wire *datan[1099:1036] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,18*NUM_GRID_Y]>> => <wire *data[1163:1100]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,18*NUM_GRID_Y]>> => <wire *datan[1163:1100] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,21*NUM_GRID_Y]>> => <wire *data[1355:1292]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,21*NUM_GRID_Y]>> => <wire *datan[1355:1292] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,22*NUM_GRID_Y]>> => <wire *data[1419:1356]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,22*NUM_GRID_Y]>> => <wire *datan[1419:1356] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,23*NUM_GRID_Y]>> => <wire *data[1483:1420]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,23*NUM_GRID_Y]>> => <wire *datan[1483:1420] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,27*NUM_GRID_Y]>> => <wire *data[1683:1620]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,27*NUM_GRID_Y]>> => <wire *datan[1683:1620] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,28*NUM_GRID_Y]>> => <wire *data[1747:1684]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,28*NUM_GRID_Y]>> => <wire *datan[1747:1684] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,29*NUM_GRID_Y]>> => <wire *data[1811:1748]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,29*NUM_GRID_Y]>> => <wire *datan[1811:1748] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,31*NUM_GRID_Y]>> => <wire *data[1939:1876]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,31*NUM_GRID_Y]>> => <wire *datan[1939:1876] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,32*NUM_GRID_Y]>> => <wire *data[2003:1940]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,32*NUM_GRID_Y]>> => <wire *datan[2003:1940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,37*NUM_GRID_Y]>> => <wire *data[2323:2260]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,37*NUM_GRID_Y]>> => <wire *datan[2323:2260] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,38*NUM_GRID_Y]>> => <wire *data[2387:2324]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,38*NUM_GRID_Y]>> => <wire *datan[2387:2324] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,39*NUM_GRID_Y]>> => <wire *data[2451:2388]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,39*NUM_GRID_Y]>> => <wire *datan[2451:2388] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,40*NUM_GRID_Y]>> => <wire *data[2515:2452]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,40*NUM_GRID_Y]>> => <wire *datan[2515:2452] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,41*NUM_GRID_Y]>> => <wire *data[2579:2516]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,41*NUM_GRID_Y]>> => <wire *datan[2579:2516] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *iol @ [sx,43*NUM_GRID_Y]>> => <wire *data[2707:2644]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *iol @ [sx,43*NUM_GRID_Y]>> => <wire *datan[2707:2644] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

         <pin DATA of <device *iock @ [sx,24*NUM_GRID_Y]>> => <wire *data[1619:1484] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN of <device *iock @ [sx,24*NUM_GRID_Y]>> => <wire *datan[1619:1484] of <device *cram_ctrl @ [sx_wl,sy_wl]>>

        );

    if(tx==1)
    {
      connect
        (

      <pin DATA  of <device SFB_TILE @ [sx,7*NUM_GRID_Y]>>  => <wire *data[459:396]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,7*NUM_GRID_Y]>>  => <wire *datan[459:396]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,8*NUM_GRID_Y]>>  => <wire *data[523:460]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,8*NUM_GRID_Y]>>  => <wire *datan[523:460]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *data[843:780]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *datan[843:780]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,14*NUM_GRID_Y]>> => <wire *data[907:844]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,14*NUM_GRID_Y]>> => <wire *datan[907:844]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,15*NUM_GRID_Y]>> => <wire *data[971:908]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,15*NUM_GRID_Y]>> => <wire *datan[971:908]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin DATA  of <device SFB_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *data[1227:1164]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *datan[1227:1164] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,20*NUM_GRID_Y]>> => <wire *data[1291:1228]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,20*NUM_GRID_Y]>> => <wire *datan[1291:1228] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,30*NUM_GRID_Y]>> => <wire *data[1875:1812]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,30*NUM_GRID_Y]>> => <wire *datan[1875:1812] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,36*NUM_GRID_Y]>> => <wire *data[2259:2196]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,36*NUM_GRID_Y]>> => <wire *datan[2259:2196] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device *ccs @ [sx,33*NUM_GRID_Y]>> => <wire *data[2131:2004]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *ccs @ [sx,33*NUM_GRID_Y]>> => <wire *datan[2131:2004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,         
      <pin DATA  of <device *analog @ [sx,35*NUM_GRID_Y]>> => <wire *data[2195:2132]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device *analog @ [sx,35*NUM_GRID_Y]>> => <wire *datan[2195:2132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,         
      <pin DATA  of <device PLL_TILE @ [sx,2*NUM_GRID_Y]>>  => <wire *data[203:76]     of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device PLL_TILE @ [sx,2*NUM_GRID_Y]>>  => <wire *datan[203:76]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device PLL_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *data[2835:2708]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device PLL_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *datan[2835:2708] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,         
      <pin DATA  of <device DLL_TILE @ [sx,42*NUM_GRID_Y]>> => <wire *data[2643:2580]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DLL_TILE @ [sx,42*NUM_GRID_Y]>> => <wire *datan[2643:2580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
         
        );
    }
    else
    {
      connect
        (
      <pin DATA  of <device SFB_TILE @ [sx,3*NUM_GRID_Y]>>  => <wire *data[203:140]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,3*NUM_GRID_Y]>>  => <wire *datan[203:140]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,7*NUM_GRID_Y]>>  => <wire *data[459:396]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,7*NUM_GRID_Y]>>  => <wire *datan[459:396]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,8*NUM_GRID_Y]>>  => <wire *data[523:460]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,8*NUM_GRID_Y]>>  => <wire *datan[523:460]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin DATA  of <device SFB_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *data[843:780]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *datan[843:780]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,14*NUM_GRID_Y]>> => <wire *data[907:844]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,14*NUM_GRID_Y]>> => <wire *datan[907:844]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,15*NUM_GRID_Y]>> => <wire *data[971:908]    of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,15*NUM_GRID_Y]>> => <wire *datan[971:908]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin DATA  of <device SFB_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *data[1227:1164]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *datan[1227:1164] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,20*NUM_GRID_Y]>> => <wire *data[1291:1228]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,20*NUM_GRID_Y]>> => <wire *datan[1291:1228] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,30*NUM_GRID_Y]>> => <wire *data[1875:1812]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,30*NUM_GRID_Y]>> => <wire *datan[1875:1812] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin DATA  of <device SFB_TILE @ [sx,33*NUM_GRID_Y]>> => <wire *data[2067:2004]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,33*NUM_GRID_Y]>> => <wire *datan[2067:2004] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,34*NUM_GRID_Y]>> => <wire *datan[2131:2068] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,34*NUM_GRID_Y]>> => <wire *data[2131:2068]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,35*NUM_GRID_Y]>> => <wire *datan[2195:2132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,35*NUM_GRID_Y]>> => <wire *data[2195:2132]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,36*NUM_GRID_Y]>> => <wire *data[2259:2196]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,36*NUM_GRID_Y]>> => <wire *datan[2259:2196] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin DATA  of <device SFB_TILE @ [sx,42*NUM_GRID_Y]>> => <wire *data[2643:2580]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,42*NUM_GRID_Y]>> => <wire *datan[2643:2580] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *data[2771:2708]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *datan[2771:2708] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device SFB_TILE @ [sx,45*NUM_GRID_Y]>> => <wire *data[2835:2772]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device SFB_TILE @ [sx,45*NUM_GRID_Y]>> => <wire *datan[2835:2772] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

      <pin DATA of <device DLL_TILE @ [sx,2*NUM_GRID_Y]>> => <wire *data[139:76] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DLL_TILE @ [sx,2*NUM_GRID_Y]>> => <wire *datan[139:76] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }


}//end of connect_iollr_bl_input
/********************************************************************************
********************************************************************************/
function connect_drm_bl_input
(
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    int sx_wl = tx_bl * NUM_GRID_X;
    int sy_wl = ty_bl * NUM_GRID_Y;
    int sx,sy;

    sy = 0;

    sx = tx * NUM_GRID_X + 3;


    string cram_ctrl = "CRAM_CTRL_10K_TILE";


    connect
      (   
       <pin DATA of <device DRM_TILE @ [sx,1*NUM_GRID_Y]>> => <wire *data[203:12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,1*NUM_GRID_Y]>> => <wire *datan[203:12] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
       <pin DATA of <device DRM_TILE @ [sx,4*NUM_GRID_Y]>> => <wire *data[395:204] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,4*NUM_GRID_Y]>> => <wire *datan[395:204] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
       <pin DATA of <device DRM_TILE @ [sx,7*NUM_GRID_Y]>> => <wire *data[587:396] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,7*NUM_GRID_Y]>> => <wire *datan[587:396] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
       <pin DATA of <device DRM_TILE @ [sx,10*NUM_GRID_Y]>> => <wire *data[779:588] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,10*NUM_GRID_Y]>> => <wire *datan[779:588] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
       <pin DATA of <device DRM_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *data[971:780] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,13*NUM_GRID_Y]>> => <wire *datan[971:780] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
       <pin DATA of <device DRM_TILE @ [sx,16*NUM_GRID_Y]>> => <wire *data[1163:972] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,16*NUM_GRID_Y]>> => <wire *datan[1163:972] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
       <pin DATA of <device DRM_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *data[1355:1164] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       <pin DATAN of <device DRM_TILE @ [sx,19*NUM_GRID_Y]>> => <wire *datan[1355:1164] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
       
      <pin DATA  of <device DRM_TILE @ [sx,22*NUM_GRID_Y]>> => <wire *data[1547:1356]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,22*NUM_GRID_Y]>> => <wire *datan[1547:1356] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,26*NUM_GRID_Y]>> => <wire *data[1747:1556]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,26*NUM_GRID_Y]>> => <wire *datan[1747:1556] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,29*NUM_GRID_Y]>> => <wire *data[1939:1748]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,29*NUM_GRID_Y]>> => <wire *datan[1939:1748] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,32*NUM_GRID_Y]>> => <wire *data[2131:1940]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,32*NUM_GRID_Y]>> => <wire *datan[2131:1940] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,35*NUM_GRID_Y]>> => <wire *data[2323:2132]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,35*NUM_GRID_Y]>> => <wire *datan[2323:2132] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,38*NUM_GRID_Y]>> => <wire *data[2515:2324]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,38*NUM_GRID_Y]>> => <wire *datan[2515:2324] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,41*NUM_GRID_Y]>> => <wire *data[2707:2516]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,41*NUM_GRID_Y]>> => <wire *datan[2707:2516] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATA  of <device DRM_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *data[2899:2708]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin DATAN of <device DRM_TILE @ [sx,44*NUM_GRID_Y]>> => <wire *datan[2899:2708] of <device *cram_ctrl @ [sx_wl,sy_wl]>> 
      );
}//end of connect_drm_bl_input
/********************************************************************************
********************************************************************************/
function connect_iob_gs
(
  unsigned int tx_ccs,ty_ccs,tx_analog,ty_analog,tx_iob0,ty_iob0,tx_iob1,ty_iob1,tx_iob2,ty_iob2,tx_iob3,ty_iob3,tx_iob4,ty_iob4,tx_iob5,ty_iob5
)              
{              
    int sx_ccs = tx_ccs * NUM_GRID_X + 3;
    int sy_ccs = ty_ccs * NUM_GRID_Y;

    int sx_analog = tx_analog * NUM_GRID_X + 3;
    int sy_analog = ty_analog * NUM_GRID_Y;


    int sx_iob0 = tx_iob0 * NUM_GRID_X;
    int sy_iob0 = ty_iob0 * NUM_GRID_Y;

    int sx_iob1 = tx_iob1 * NUM_GRID_X;
    int sy_iob1 = ty_iob1 * NUM_GRID_Y;

    int sx_iob2 = tx_iob2 * NUM_GRID_X;
    int sy_iob2 = ty_iob2 * NUM_GRID_Y;

    int sx_iob3 = tx_iob3 * NUM_GRID_X;
    int sy_iob3 = ty_iob3 * NUM_GRID_Y;

    int sx_iob4 = tx_iob4 * NUM_GRID_X;
    int sy_iob4 = ty_iob4 * NUM_GRID_Y;

    int sx_iob5 = tx_iob5 * NUM_GRID_X;
    int sy_iob5 = ty_iob5 * NUM_GRID_Y;

    string ccs = "CCS_10K_TILE";
    string analog = "ANALOG_7K_TILE";

    connect
      (
         <pin MODE1     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire MODE_1        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE1_I2C      of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire MODE_1_I2C        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE1_JTAG     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire MODE_1_JTAG       of <device *ccs         @[sx_ccs,sy_ccs]>>,     
         <pin MODE1_MSPI     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire MODE_1_MSPI       of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE1_SPI      of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire MODE_1_SPI        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE1_SSPI     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire MODE_1_SSPI       of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE2     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire MODE_2        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE3     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire MODE_3        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin S12_RST   of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire JRST          of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin SHIFT_DR  of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire SHIFTDR       of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin UPDATE_DR of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire UPDATEDR      of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin TCK_CCS   of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire CLOCKDR       of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin TCK_INT   of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire TCK_BUF_O     of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin TDI_INT   of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire TDO_INIT      of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin GOUTEN    of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire GOUTEN        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin POR_N     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>> => <wire POR_N         of <device *analog      @[sx_analog,sy_analog]>>,
         <pin TDO_BSCAN of <device *ccs         @[sx_ccs,sy_ccs]>>   => <wire TDO_CCS       of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
                                                                                                                                             
         <pin MODE1     of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire MODE_1        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE2     of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire MODE_2        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin MODE3     of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire MODE_3        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin S12_RST   of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire JRST          of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin SHIFT_DR  of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire SHIFTDR       of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin UPDATE_DR of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire UPDATEDR      of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin TCK_IN    of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire TCK_BUF_O     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>>,    
         <pin TDI_INT   of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire TDO_INT       of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin GOUTEN    of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire GOUTEN        of <device *ccs         @[sx_ccs,sy_ccs]>>,      
         <pin POR_N     of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>> => <wire POR_N         of <device *analog      @[sx_analog,sy_analog]>>,
                                                                                                                                             
         <pin MODE1     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire MODE1_O       of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin MODE2     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire MODE2_O       of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin MODE3     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire MODE3_O       of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin S12_RST   of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire S12_RST_O     of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin SHIFT_DR  of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire SHIFT_DR_O    of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin UPDATE_DR of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire UPDATE_DR_O   of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin TCK_IN    of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire TCK_BUF       of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>>,    
         <pin TDI_INT   of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire TDO_INT       of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin GOUTEN    of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire GOUTEN_O      of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
         <pin POR_N     of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>> => <wire POR_N_O       of <device IOB1_10K_TILE @[sx_iob1,sy_iob1]>>,    
                                                                                                                                             
         <pin MODE1     of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire MODE1_BUF     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin MODE2     of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire MODE2_BUF     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin MODE3     of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire MODE3_BUF     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin S12_RST   of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire S12_RST_BUF   of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin SHIFT_DR  of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire SHIFT_DR_BUF  of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin UPDATE_DR of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire UPDATE_DR_BUF of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin TCK       of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire TCK_BUF       of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin TDI_INT   of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire TDO_INT       of <device IOB2_10K_TILE @[sx_iob2,sy_iob2]>>,    
         <pin GOUTEN    of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire GOUTEN_BUF    of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin POR_N     of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>> => <wire POR_N_O       of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
                                                                                                                                             
         <pin MODE1     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire MODE1_O       of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin MODE2     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire MODE2_O       of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin MODE3     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire MODE3_O       of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin S12_RST   of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire S12_RST_O     of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin SHIFT_DR  of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire SHIFT_DR_O    of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin UPDATE_DR of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire UPDATE_DR_O   of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin TCK_IN    of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire TCK_O         of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin TDI_INIT  of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire TDO_INT       of <device IOB3_10K_TILE @[sx_iob3,sy_iob3]>>,    
         <pin GOUTEN    of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire GOUTEN_O      of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
         <pin POR_N     of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>> => <wire POR_N_O       of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>>,    
                                                                                                                                             
         <pin MODE1     of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire MODE1_BUF     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin MODE2     of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire MODE2_BUF     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin MODE3     of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire MODE3_BUF     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin S12_RST   of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire S12_RST_BUF   of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin SHIFT_DR  of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire SHIFT_DR_BUF  of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin UPDATE_DR of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire UPDATE_DR_BUF of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin TCK_IN    of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire TCK_BUF_O     of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin TDI_INIT  of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire TDO_INIT      of <device IOB4_10K_TILE @[sx_iob4,sy_iob4]>>,    
         <pin GOUTEN    of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire GOUTEN_BUF    of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>,    
         <pin POR_N     of <device IOB5_10K_TILE @[sx_iob5,sy_iob5]>> => <wire POR_N_O       of <device IOB0_10K_TILE @[sx_iob0,sy_iob0]>>
      );
}
/********************************************************************************
********************************************************************************/
function connect_clm_mask_data
(
    unsigned int tx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    unsigned int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = ty * NUM_GRID_X;

    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int tx_b = tx - 1 ;
    int tx_bb = tx - 2 ;
    int tx_f = tx + 1 ;
    int tx_ff = tx + 2 ; 

    int sx_b = tx_b * NUM_GRID_X + 3;
    int sx_bb = tx_bb * NUM_GRID_X + 3 ;
    int sx_f = tx_f * NUM_GRID_X + 3 ;
    int sx_ff = tx_ff * NUM_GRID_X + 3 ;

    string clm = (tx==4 || tx==11 || tx==18 || tx==22 || tx==27) ? "CLMSS_TILE" : "CLMS_TILE";
    string clmb = (tx_b==4 || tx_b==11 || tx_b==18 || tx_b==22 || tx_b==27 ) ? "CLMSS_TILE" : "CLMS_TILE";
    string clmbb = (tx_bb==4 || tx_bb==11 || tx_bb==18 || tx_bb==22 || tx_bb==27 ) ? "CLMSS_TILE" : "CLMS_TILE";
    string clmf = (tx_f==4 || tx_f==11 || tx_f==18 || tx_f==22 || tx_f==27 ) ? "CLMSS_TILE": "CLMS_TILE";
    string clmff = (tx_ff==4 || tx_ff==11 || tx_ff==18 || tx_ff==22 || tx_ff==27 ) ? "CLMSS_TILE" : "CLMS_TILE";

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    if(tx==2||tx==29)
    {
        connect(<pin MASK_DATA_CIN of <device *clm @[sx,sy]>> => <wire TIELO of <device *clm @[sx,sy]>>);
    }
    else if(tx==8)
    {
        connect(<pin MASK_DATA_CIN of <device *clm @[sx,sy]>> => <wire MASK_DATA_COUT of <device *clmbb @[sx_bb,sy]>>);
    }
    else if(tx==23)
    {
        connect(<pin MASK_DATA_CIN of <device *clm @[sx,sy]>> => <wire MASK_DATA_COUT of <device *clmff @[sx_ff,sy]>>);
    }
    else if(tx<16)
    {
        connect(<pin MASK_DATA_CIN of <device *clm @[sx,sy]>> => <wire MASK_DATA_COUT of <device *clmb @[sx_b,sy]>>);
    }
    else
    {
        connect(<pin MASK_DATA_CIN of <device *clm @[sx,sy]>> => <wire MASK_DATA_COUT of <device *clmf @[sx_f,sy]>>);
    }

}
/********************************************************************************
********************************************************************************/
function connect_clm_mask_data2cram
(
    unsigned int tx,
    unsigned int tx_wl,
    unsigned int ty_wl,
    string dev_clm
)
{
    string clm = dev_clm ;
    
    unsigned int sx,sy;
    sx = tx * NUM_GRID_X + 3;

    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    string cram_ctrl = "CRAM_CTRL_10K_TILE";

    if(tx<tx_wl)
    {
       connect
      (
      <pin MASK_DATA_L[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,2*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,3*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,4*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,5*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,6*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,7*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,8*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,9*NUM_GRID_Y]>>, 
      <pin MASK_DATA_L[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,10*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,11*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,12*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,13*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,14*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,15*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,16*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,17*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,18*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,19*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,20*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,21*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[20] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,22*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[21] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,23*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[22] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,24*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[23] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,26*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[24] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,27*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[25] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,28*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[26] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,29*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[27] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,30*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[28] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,31*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[29] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,32*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[30] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,33*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[31] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,34*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[32] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,35*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[33] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,36*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[34] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,37*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[35] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,38*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[36] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,39*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[37] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,40*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[38] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,41*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[39] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,42*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[40] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,43*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[41] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,44*NUM_GRID_Y]>>,
      <pin MASK_DATA_L[42] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,45*NUM_GRID_Y]>>
      );
    }
    else
    {
       connect
      (
          <pin MASK_DATA_R[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,2*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,3*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,4*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,5*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,6*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,7*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,8*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,9*NUM_GRID_Y]>>, 
          <pin MASK_DATA_R[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,10*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,11*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,12*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[11] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,13*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[12] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,14*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[13] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,15*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[14] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,16*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[15] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,17*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[16] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,18*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[17] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,19*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[18] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,20*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[19] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,21*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[20] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,22*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[21] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,23*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[22] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,24*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[23] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,26*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[24] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,27*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[25] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,28*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[26] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,29*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[27] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,30*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[28] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,31*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[29] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,32*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[30] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,33*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[31] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,34*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[32] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,35*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[33] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,36*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[34] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,37*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[35] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,38*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[36] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,39*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[37] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,40*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[38] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,41*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[39] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,42*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[40] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,43*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[41] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,44*NUM_GRID_Y]>>,
          <pin MASK_DATA_R[42] of <device *cram_ctrl @ [sx_wl,sy_wl]>> => <wire MASK_DATA_COUT of <device *clm @ [sx,45*NUM_GRID_Y]>>
      );
   }
} // end of connect_clm_mask_data2cram
/********************************************************************************
********************************************************************************/

//function connect_clm_mask_read
//(
//    unsigned int ty,
//    unsigned int tx_wl,
//    unsigned int ty_wl
//)
//{
//    unsigned int sy;
//    sy = ty * NUM_GRID_X;
//
//    int sx_wl = tx_wl * NUM_GRID_X;
//    int sy_wl = ty_wl * NUM_GRID_Y;
//
//    string cram_ctrl = "CRAM_CTRL_10K_TILE";
//
//    connect
//      (   
//        <pin READ   of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire READ2T[0]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire MASK_N[0]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [2*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire READ2T[1]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire MASK_N[1]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [3*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire READ2T[2]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire MASK_N[2]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [4*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMSS_TILE   @ [5*NUM_GRID_X+3,sy]>>  => <wire READ2T[3]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[0] of <device CLMSS_TILE   @ [5*NUM_GRID_X+3,sy]>>  => <wire MASK_N[3]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[1] of <device CLMSS_TILE   @ [5*NUM_GRID_X+3,sy]>>  => <wire MASK_N[4]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMSS_TILE   @ [5*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire READ2T[4]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire MASK_N[5]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [6*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire READ2T[5]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire MASK_N[6]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [7*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[6]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>
//                                                                                                                                         
//        <pin READ   of <device CLMSS_TILE   @ [8*NUM_GRID_X+3,sy]>>  => <wire READ2T[6]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[0] of <device CLMSS_TILE   @ [8*NUM_GRID_X+3,sy]>>  => <wire MASK_N[7]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[1] of <device CLMSS_TILE   @ [8*NUM_GRID_X+3,sy]>>  => <wire MASK_N[8]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMSS_TILE   @ [8*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire READ2T[7]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire MASK_N[9]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [9*NUM_GRID_X+3,sy]>>  => <wire POR_N_OUTL[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire READ2T[8]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire MASK_N[10]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [10*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire READ2T[9]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire MASK_N[11]          of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [11*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTL[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire READ2T[10]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire MASK_N[12]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [14*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[0]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire READ2T[11]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire MASK_N[13]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [15*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[1]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [16*NUM_GRID_X+3,sy]>> => <wire READ2T[12]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [16*NUM_GRID_X+3,sy]>> => <wire MASK_N[14]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [16*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[2]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMSS_TILE   @ [17*NUM_GRID_X+3,sy]>> => <wire READ2T[13]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[0] of <device CLMSS_TILE   @ [17*NUM_GRID_X+3,sy]>> => <wire MASK_N[15]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[1] of <device CLMSS_TILE   @ [17*NUM_GRID_X+3,sy]>> => <wire MASK_N[16]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMSS_TILE   @ [17*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[3]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire READ2T[14]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire MASK_N[17]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [18*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[4]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire READ2T[15]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire MASK_N[18]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [19*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[5]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire READ2T[16]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire MASK_N[19]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [21*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[7]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire READ2T[17]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire MASK_N[20]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [22*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[8]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMSS_TILE   @ [23*NUM_GRID_X+3,sy]>> => <wire READ2T[18]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[0] of <device CLMSS_TILE   @ [23*NUM_GRID_X+3,sy]>> => <wire MASK_N[21]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N[1] of <device CLMSS_TILE   @ [23*NUM_GRID_X+3,sy]>> => <wire MASK_N[22]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMSS_TILE   @ [23*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[9]  of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//                                                                                                                                         
//        <pin READ   of <device CLMS_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire READ2T[19]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin MASK_N of <device CLMS_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire MASK_N[23]         of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
//        <pin POR_N  of <device CLMS_TILE @ [24*NUM_GRID_X+3,sy]>> => <wire POR_N_OUTR[10] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
//      );
//
// } // end of connect_clm_mask_read
/********************************************************************************
********************************************************************************/
function connect_iobb_wl(unsigned int tx, ty, tx_cram, ty_cram, flag)
{
    unsigned int sx, sy; 
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl= "CRAM_CTRL_10K_TILE";
    string iob = (flag==0) ? "IOB3_10K_TILE" : (flag==1) ? "IOB4_10K_TILE" : "IOB5_10K_TILE";

    if(flag==0)
    {
     connect
        (
          <pin ADDR[307:152] of <device *iob @[sx,sy]>>   => <wire ADDR[738:583] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[151] of <device *iob @[sx,sy]>>   => <wire ADDR[741] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[150:0] of <device *iob @[sx,sy]>>   => <wire ADDR[582:432] of <device *cram_ctrl @[sx_wl,sy_wl]>>
        );
    }
    else if(flag==1)
    {
       connect
       (
          <pin ADDR[177:126] of <device *iob @[sx,sy]>> => <wire ADDR[431:380] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[125] of <device *iob @[sx,sy]>> => <wire ADDR[740] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[124:0] of <device *iob @[sx,sy]>>   => <wire ADDR[379:255] of <device *cram_ctrl @[sx_wl,sy_wl]>>
       );
    }
    else
    {
     connect
        (
          <pin ADDR[255:178] of <device *iob @[sx,sy]>> => <wire ADDR[254:177] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[177] of <device *iob @[sx,sy]>> => <wire ADDR[739] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[176:0] of <device *iob @[sx,sy]>> => <wire ADDR[176:0] of <device *cram_ctrl @[sx_wl,sy_wl]>>
        );
    }
}   //end of connect_iobb_wl

//   if(flag==0)
//   {
//    connect
//       (
//         <pin ADDR[303:200] of <device *iob @[sx,sy]>> => <wire ADDR[712:609] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
//         <pin ADDR[199] of <device *iob @[sx,sy]>> => <wire ADDR[715] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
//         <pin ADDR[198:74] of <device *iob @[sx,sy]>>   => <wire ADDR[608:484] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
//         <pin ADDR[73] of <device *iob @[sx,sy]>>   => <wire ADDR[714] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
//         <pin ADDR[72:0] of <device *iob @[sx,sy]>>   => <wire ADDR[483:411] of <device *cram_ctrl @[sx_wl,sy_wl]>>
//       );
//   }
//   else if(flag==1)
//   {
//    connect
//       (
//         <pin ADDR[177:74] of <device *iob @[sx,sy]>> => <wire ADDR[410:307] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
//         <pin ADDR[73] of <device *iob @[sx,sy]>> => <wire ADDR[713] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
//         <pin ADDR[72:0] of <device *iob @[sx,sy]>>   => <wire ADDR[306:234] of <device *cram_ctrl @[sx_wl,sy_wl]>>
//       );
//   }
//   else
//   {
//    connect
//       (
//         <pin ADDR[233:0] of <device *iob @[sx,sy]>> => <wire ADDR[233:0] of <device *cram_ctrl @[sx_wl,sy_wl]>>
//       );
//   }
//}
/********************************************************************************
********************************************************************************/
function connect_ioblr_wl(unsigned int tx, ty, tx_cram, ty_cram)
{
    unsigned int sx, sy; 
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    string iob = (tx==0) ? "IOB0_10K_TILE" : "IOB2_10K_TILE";
    
    if(tx==0)
    {
    connect
      (
        <pin ADDR of  <device *iob @ [sx,sy]>>  => <wire ADDR[1:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
    else
    {
    connect
      (
        <pin ADDR of  <device *iob @ [sx,sy]>>  => <wire ADDR[738:737] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
}
/********************************************************************************
********************************************************************************/
function connect_iobt_wl(unsigned int tx, ty, tx_cram, ty_cram)
{
    unsigned int sx, sy; 

    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    string iob = "IOB1_10K_TILE";
    
    connect
        (
          <pin ADDR[741:586] of <device *iob @[sx,sy]>> => <wire ADDR[738:583] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[585] of <device *iob @[sx,sy]>> => <wire ADDR[741] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[584:382] of <device *iob @[sx,sy]>>   => <wire ADDR[582:380] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[381] of <device *iob @[sx,sy]>>   => <wire ADDR[740] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[380:178] of <device *iob @[sx,sy]>>   => <wire ADDR[379:177] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[177] of <device *iob @[sx,sy]>> => <wire ADDR[739] of <device *cram_ctrl @[sx_wl,sy_wl]>>,
          <pin ADDR[176:0] of <device *iob @[sx,sy]>>   => <wire ADDR[176:0] of <device *cram_ctrl @[sx_wl,sy_wl]>>

      );
}
/********************************************************************************
********************************************************************************/
function connect_iobt_bl(unsigned int tx, ty, tx_cram, ty_cram)
{
    unsigned int sx, sy; 
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

      connect
        (
         <pin DATA_R0 of  <device IOB1_10K_TILE @[sx,sy]>>         => <wire DATA[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_R0 of  <device IOB1_10K_TILE @[sx,sy]>>        => <wire DATAN[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATA_L0 of  <device IOB1_10K_TILE @[sx,sy]>>         => <wire DATA[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_L0 of  <device IOB1_10K_TILE @[sx,sy]>>        => <wire DATAN[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,

         <pin DATA_R1 of  <device IOB1_10K_TILE @[sx,sy]>>         => <wire DATA_R_NEXT[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_R1 of  <device IOB1_10K_TILE @[sx,sy]>>        => <wire DATAN_R_NEXT[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATA_L1 of  <device IOB1_10K_TILE @[sx,sy]>>         => <wire DATA_L_NEXT[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_L1 of  <device IOB1_10K_TILE @[sx,sy]>>        => <wire DATAN_L_NEXT[2911:2906] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
}
/********************************************************************************
********************************************************************************/
function connect_ioblr_bl(unsigned int tx, ty, tx_cram, ty_cram)
{
    
    unsigned int sx, sy; 
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    string iob = (tx==0) ? "IOB0_10K_TILE" : "IOB2_10K_TILE";

    if(tx==0)
    {
      connect
        (
         <pin DATA of  <device *iob @[sx,sy]>>         => <wire DATA_L_NEXT[2905:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN of  <device *iob @[sx,sy]>>        => <wire DATAN_L_NEXT[2905:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (
         <pin DATA of  <device *iob @[sx,sy]>>         => <wire DATA_R_NEXT[2905:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN of  <device *iob @[sx,sy]>>        => <wire DATAN_R_NEXT[2905:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
        );
    }
}

/********************************************************************************
********************************************************************************/
function connect_iobb_bl(unsigned int tx, ty, tx_cram, ty_cram,flag)
{
    unsigned int sx, sy; 
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    if(flag==0)
    {
    connect
      (
         <pin DATA_R0 of  <device IOB3_10K_TILE @[sx,sy]>>  => <wire DATA[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_R0 of  <device IOB3_10K_TILE @[sx,sy]>> => <wire DATAN[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATA_R1 of  <device IOB3_10K_TILE @[sx,sy]>>  => <wire DATA_R_NEXT[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_R1 of  <device IOB3_10K_TILE @[sx,sy]>> => <wire DATAN_R_NEXT[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
    else if(flag==1)
    {
    connect
      (
         <pin DATA_R0 of  <device IOB4_10K_TILE @[sx,sy]>>  => <wire DATA[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_R0 of  <device IOB4_10K_TILE @[sx,sy]>> => <wire DATAN[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATA_L0 of  <device IOB4_10K_TILE @[sx,sy]>>  => <wire DATA[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_L0 of  <device IOB4_10K_TILE @[sx,sy]>> => <wire DATAN[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
    else 
    {
    connect
      (
         <pin DATA_L0 of  <device IOB5_10K_TILE @[sx,sy]>>  => <wire DATA[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_L0 of  <device IOB5_10K_TILE @[sx,sy]>> => <wire DATAN[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATA_L1 of  <device IOB5_10K_TILE @[sx,sy]>>  => <wire DATA_L_NEXT[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN_L1 of  <device IOB5_10K_TILE @[sx,sy]>> => <wire DATAN_L_NEXT[5:0] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
}
/********************************************************************************
********************************************************************************/
function connect_cram0622_bl

(
    unsigned int tx, ty, tx_cram, ty_cram,
    string sig_data,
    string sig_datan
)
{
    string data = sig_data ;
    string datan = sig_datan ;

    unsigned int sx, sy; 
    sx = tx * NUM_GRID_X;
    sy = ty * NUM_GRID_Y;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    if(ty<ty_cram)
    {
    connect
      (
         <pin DATA of  <device CRAM0622_TILE @[sx,sy]>>  => <wire *data[11:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN of  <device CRAM0622_TILE @[sx,sy]>> => <wire *datan[11:6] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
    else
    {
    connect
      (
         <pin DATA of  <device CRAM0622_TILE @[sx,sy]>>  => <wire *data[2905:2900] of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
         <pin DATAN of  <device CRAM0622_TILE @[sx,sy]>> => <wire *datan[2905:2900] of <device *cram_ctrl @ [sx_wl,sy_wl]>>
      );
    }
}

/********************************************************************************
********************************************************************************/
function connect_cram0622_wl

(unsigned int tx, ty, tx_cram, ty_cram)

{
    unsigned int sx, sy; 
    sy = ty * NUM_GRID_X;

    int sx_wl = tx_cram * NUM_GRID_X;
    int sy_wl = ty_cram * NUM_GRID_Y;

    string cram_ctrl="CRAM_CTRL_10K_TILE";

    if(ty==2 || ty==45)
    {
    connect
      (
      <pin ADDR[20:0]   of <device CRAM0622_TILE @ [16*NUM_GRID_X,sy]>> => <wire ADDR[176:156]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[21]   of <device CRAM0622_TILE @ [16*NUM_GRID_X,sy]>> => <wire ADDR[739]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>
       );
    }
    else
    {
    connect
      (
      <pin ADDR[20:0]   of <device CRAM0622_TILE @ [16*NUM_GRID_X,sy]>> => <wire ADDR[582:562]   of <device *cram_ctrl @ [sx_wl,sy_wl]>>,
      <pin ADDR[21]   of <device CRAM0622_TILE @ [16*NUM_GRID_X,sy]>> => <wire ADDR[741]       of <device *cram_ctrl @ [sx_wl,sy_wl]>>
       );
    }
} // end of function connect_cram0622_wl
};  // end of package pgc10k_funcs_connect_wl_bl
