# Reading C:/intelFPGA/Quartus_18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE10_Nano_D8M_DDR3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/Quartus_18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Desktop/OV5642_1080P {D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:23 on Nov 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/OV5642_1080P" D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v 
# -- Compiling module DE10_Nano_D8M_DDR3
# 
# Top level modules:
# 	DE10_Nano_D8M_DDR3
# End time: 20:46:23 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib soc_system
# ** Warning: (vlib-34) Library already exists at "soc_system".
# vmap soc_system soc_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap soc_system soc_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Desktop/OV5642_1080P/testbench {D:/Desktop/OV5642_1080P/testbench/tb_edge_detection.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:23 on Nov 23,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Desktop/OV5642_1080P/testbench" D:/Desktop/OV5642_1080P/testbench/tb_edge_detection.sv 
# -- Compiling module tb_edge_detection
# 
# Top level modules:
# 	tb_edge_detection
# End time: 20:46:23 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/OV5642_1080P/edge_detection {D:/Desktop/OV5642_1080P/edge_detection/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:23 on Nov 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/OV5642_1080P/edge_detection" D:/Desktop/OV5642_1080P/edge_detection/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 20:46:23 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/OV5642_1080P/edge_detection {D:/Desktop/OV5642_1080P/edge_detection/edge_detection.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:23 on Nov 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/OV5642_1080P/edge_detection" D:/Desktop/OV5642_1080P/edge_detection/edge_detection.v 
# -- Compiling module edge_detection
# 
# Top level modules:
# 	edge_detection
# End time: 20:46:23 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/OV5642_1080P/edge_detection {D:/Desktop/OV5642_1080P/edge_detection/shift_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:23 on Nov 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/OV5642_1080P/edge_detection" D:/Desktop/OV5642_1080P/edge_detection/shift_register.v 
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# End time: 20:46:23 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/OV5642_1080P/edge_detection {D:/Desktop/OV5642_1080P/edge_detection/sqrt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:23 on Nov 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/OV5642_1080P/edge_detection" D:/Desktop/OV5642_1080P/edge_detection/sqrt.v 
# -- Compiling module sqrt
# 
# Top level modules:
# 	sqrt
# End time: 20:46:24 on Nov 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/OV5642_1080P/edge_detection {D:/Desktop/OV5642_1080P/edge_detection/square.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:24 on Nov 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/OV5642_1080P/edge_detection" D:/Desktop/OV5642_1080P/edge_detection/square.v 
# -- Compiling module square
# 
# Top level modules:
# 	square
# End time: 20:46:24 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L soc_system -voptargs="+acc"  tb_edge_detection
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L soc_system -voptargs=""+acc"" tb_edge_detection 
# Start time: 20:46:24 on Nov 23,2020
# Loading sv_std.std
# Loading work.tb_edge_detection
# Loading work.edge_detection
# Loading work.sqrt
# Loading altera_mf_ver.altsqrt
# Loading work.shift_register
# Loading altera_mf_ver.altshift_taps
# ** Warning: (vsim-3016) D:/Desktop/OV5642_1080P/edge_detection/shift_register.v(77): Port type is incompatible with connection (port 'aclr').
#    Time: 0 ps  Iteration: 0  Instance: /tb_edge_detection/edge_detection_u0/shift_register_u0/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/tb_edge_detection/edge_detection_u0/line0 \
sim:/tb_edge_detection/edge_detection_u0/line1 \
sim:/tb_edge_detection/edge_detection_u0/line2 \
sim:/tb_edge_detection/edge_detection_u0/D
add wave -position insertpoint  \
sim:/tb_edge_detection/edge_detection_u0/y_value \
sim:/tb_edge_detection/edge_detection_u0/gx \
sim:/tb_edge_detection/edge_detection_u0/gy \
sim:/tb_edge_detection/edge_detection_u0/g_sum \
sim:/tb_edge_detection/edge_detection_u0/y_result
restart
# ** Warning: (vsim-3016) D:/Desktop/OV5642_1080P/edge_detection/shift_register.v(77): Port type is incompatible with connection (port 'aclr').
#    Time: 0 ps  Iteration: 0  Instance: /tb_edge_detection/edge_detection_u0/shift_register_u0/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
run -all
# End time: 21:01:32 on Nov 23,2020, Elapsed time: 0:15:08
# Errors: 0, Warnings: 2
