Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 10 02:15:45 2024
| Host         : DESKTOP-DU3OVKP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.349        0.000                      0                   48        0.223        0.000                      0                   48        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.349        0.000                      0                   48        0.223        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 2.441ns (51.564%)  route 2.293ns (48.436%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.479    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.593 r  seven_seg/segment_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.593    seven_seg/segment_counter0_carry__5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.927 r  seven_seg/segment_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     9.734    seven_seg/data0[30]
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.325    10.059 r  seven_seg/segment_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.059    seven_seg/segment_counter_0[30]
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.602    15.025    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[30]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.118    15.407    seven_seg/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 2.305ns (50.131%)  route 2.293ns (49.868%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.479    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.813 r  seven_seg/segment_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.807     9.620    seven_seg/data0[26]
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.303     9.923 r  seven_seg/segment_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.923    seven_seg/segment_counter_0[26]
    SLICE_X2Y87          FDRE                                         r  seven_seg/segment_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    seven_seg/CLK
    SLICE_X2Y87          FDRE                                         r  seven_seg/segment_counter_reg[26]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.077    15.340    seven_seg/segment_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.189ns (48.897%)  route 2.288ns (51.103%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.479    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.701 r  seven_seg/segment_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.802     9.502    seven_seg/data0[25]
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.299     9.801 r  seven_seg/segment_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.801    seven_seg/segment_counter_0[25]
    SLICE_X1Y87          FDRE                                         r  seven_seg/segment_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    seven_seg/CLK
    SLICE_X1Y87          FDRE                                         r  seven_seg/segment_counter_reg[25]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    15.292    seven_seg/segment_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.173ns (48.060%)  route 2.348ns (51.940%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.678 r  seven_seg/segment_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.862     9.540    seven_seg/data0[24]
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.306     9.846 r  seven_seg/segment_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.846    seven_seg/segment_counter_0[24]
    SLICE_X2Y86          FDRE                                         r  seven_seg/segment_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X2Y86          FDRE                                         r  seven_seg/segment_counter_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    15.341    seven_seg/segment_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.191ns (48.864%)  route 2.293ns (51.136%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.699 r  seven_seg/segment_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.807     9.506    seven_seg/data0[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.303     9.809 r  seven_seg/segment_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.809    seven_seg/segment_counter_0[22]
    SLICE_X2Y86          FDRE                                         r  seven_seg/segment_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X2Y86          FDRE                                         r  seven_seg/segment_counter_reg[22]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077    15.339    seven_seg/segment_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.075ns (47.562%)  route 2.288ns (52.438%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.587 r  seven_seg/segment_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.802     9.388    seven_seg/data0[21]
    SLICE_X1Y86          LUT5 (Prop_lut5_I4_O)        0.299     9.687 r  seven_seg/segment_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.687    seven_seg/segment_counter_0[21]
    SLICE_X1Y86          FDRE                                         r  seven_seg/segment_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    seven_seg/CLK
    SLICE_X1Y86          FDRE                                         r  seven_seg/segment_counter_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.029    15.291    seven_seg/segment_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.945ns (45.302%)  route 2.348ns (54.698%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.450 r  seven_seg/segment_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.862     9.312    seven_seg/data0[16]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.306     9.618 r  seven_seg/segment_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.618    seven_seg/segment_counter_0[16]
    SLICE_X2Y84          FDRE                                         r  seven_seg/segment_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.599    15.022    seven_seg/CLK
    SLICE_X2Y84          FDRE                                         r  seven_seg/segment_counter_reg[16]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.079    15.340    seven_seg/segment_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 2.209ns (52.381%)  route 2.008ns (47.619%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.479    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.718 r  seven_seg/segment_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.522     9.240    seven_seg/data0[27]
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.302     9.542 r  seven_seg/segment_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.542    seven_seg/segment_counter_0[27]
    SLICE_X2Y87          FDRE                                         r  seven_seg/segment_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    seven_seg/CLK
    SLICE_X2Y87          FDRE                                         r  seven_seg/segment_counter_reg[27]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.081    15.344    seven_seg/segment_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.847ns (43.918%)  route 2.359ns (56.082%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.359 r  seven_seg/segment_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.873     9.231    seven_seg/data0[13]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.299     9.530 r  seven_seg/segment_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.530    seven_seg/segment_counter_0[13]
    SLICE_X2Y84          FDRE                                         r  seven_seg/segment_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.599    15.022    seven_seg/CLK
    SLICE_X2Y84          FDRE                                         r  seven_seg/segment_counter_reg[13]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.077    15.338    seven_seg/segment_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 2.303ns (54.460%)  route 1.926ns (45.540%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.722     5.325    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          1.486     7.329    seven_seg/segment_counter[0]
    SLICE_X3Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.909 r  seven_seg/segment_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.909    seven_seg/segment_counter0_carry_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  seven_seg/segment_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.023    seven_seg/segment_counter0_carry__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  seven_seg/segment_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.137    seven_seg/segment_counter0_carry__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  seven_seg/segment_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.251    seven_seg/segment_counter0_carry__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  seven_seg/segment_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.365    seven_seg/segment_counter0_carry__3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  seven_seg/segment_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.479    seven_seg/segment_counter0_carry__4_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.593 r  seven_seg/segment_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.593    seven_seg/segment_counter0_carry__5_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.815 r  seven_seg/segment_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.440     9.254    seven_seg/data0[29]
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.299     9.553 r  seven_seg/segment_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.553    seven_seg/segment_counter_0[29]
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.602    15.025    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.081    15.370    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.843%)  route 0.167ns (54.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    seven_seg/CLK
    SLICE_X1Y85          FDSE                                         r  seven_seg/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  seven_seg/segment_state_reg[0]/Q
                         net (fo=8, routed)           0.167     1.827    seven_seg/p_0_in[1]
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    seven_seg/CLK
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg/segment_state_reg[2]/Q
                         net (fo=8, routed)           0.184     1.845    seven_seg/p_0_in[3]
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.070     1.589    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.320%)  route 0.209ns (59.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    seven_seg/CLK
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg/segment_state_reg[3]/Q
                         net (fo=8, routed)           0.209     1.869    seven_seg/p_0_in[4]
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.070     1.604    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.030%)  route 0.194ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    seven_seg/CLK
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg/segment_state_reg[5]/Q
                         net (fo=4, routed)           0.194     1.855    seven_seg/p_0_in[6]
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.070     1.589    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.521    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.200     1.885    seven_seg/segment_counter[0]
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.043     1.928 r  seven_seg/segment_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.928    seven_seg/segment_counter_0[30]
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.040    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[30]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.652    seven_seg/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.036%)  route 0.203ns (58.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    seven_seg/CLK
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg/segment_state_reg[4]/Q
                         net (fo=4, routed)           0.203     1.863    seven_seg/p_0_in[5]
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X0Y85          FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.066     1.585    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.521    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.200     1.885    seven_seg/segment_counter[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  seven_seg/segment_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    seven_seg/segment_counter_0[0]
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.040    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.641    seven_seg/segment_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.055%)  route 0.226ns (51.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.521    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.226     1.911    seven_seg/segment_counter[0]
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.956 r  seven_seg/segment_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.956    seven_seg/segment_counter_0[28]
    SLICE_X2Y87          FDRE                                         r  seven_seg/segment_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.038    seven_seg/CLK
    SLICE_X2Y87          FDRE                                         r  seven_seg/segment_counter_reg[28]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.656    seven_seg/segment_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    seven_seg/CLK
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg/segment_state_reg[1]/Q
                         net (fo=8, routed)           0.230     1.890    seven_seg/p_0_in[2]
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X0Y86          FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.066     1.585    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.823%)  route 0.237ns (53.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.521    seven_seg/CLK
    SLICE_X2Y88          FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.237     1.923    seven_seg/segment_counter[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.968 r  seven_seg/segment_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.968    seven_seg/segment_counter_0[23]
    SLICE_X2Y86          FDRE                                         r  seven_seg/segment_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    seven_seg/CLK
    SLICE_X2Y86          FDRE                                         r  seven_seg/segment_counter_reg[23]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.655    seven_seg/segment_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     seven_seg/segment_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     seven_seg/segment_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     seven_seg/segment_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     seven_seg/segment_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     seven_seg/segment_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     seven_seg/segment_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     seven_seg/segment_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     seven_seg/segment_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     seven_seg/segment_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     seven_seg/segment_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg/segment_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_seg/segment_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_seg/segment_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_seg/segment_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     seven_seg/segment_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seven_seg/segment_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seven_seg/segment_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     seven_seg/segment_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg/segment_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     seven_seg/segment_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     seven_seg/segment_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_seg/segment_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     seven_seg/segment_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_seg/segment_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     seven_seg/segment_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     seven_seg/segment_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     seven_seg/segment_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     seven_seg/segment_counter_reg[0]/C



