Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 09:20:51 2024
| Host         : Ciprian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tester_timing_summary_routed.rpt -pb Tester_timing_summary_routed.pb -rpx Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : Tester
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  75          
DPIR-1     Warning           Asynchronous driver check    20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (182)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: P1/count_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: P4/P1/count_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (182)
--------------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  196          inf        0.000                      0                  196           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.689ns  (logic 7.330ns (16.778%)  route 36.358ns (83.222%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 r  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       25.991    32.124    MEM1/sel[4]
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.306    32.430 r  MEM1/vgaBlue_OBUF[0]_inst_i_184/O
                         net (fo=1, routed)           0.810    33.241    MEM1/vgaBlue_OBUF[0]_inst_i_184_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.124    33.365 r  MEM1/vgaBlue_OBUF[0]_inst_i_75/O
                         net (fo=1, routed)           0.802    34.167    MEM1/vgaBlue_OBUF[0]_inst_i_75_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    34.291 r  MEM1/vgaBlue_OBUF[0]_inst_i_29/O
                         net (fo=1, routed)           0.000    34.291    MEM1/vgaBlue_OBUF[0]_inst_i_29_n_0
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    34.505 r  MEM1/vgaBlue_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.479    34.984    MEM1/vgaBlue_OBUF[0]_inst_i_12_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.297    35.281 r  MEM1/vgaBlue_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.149    36.429    MEM1/vgaBlue_OBUF[0]_inst_i_5_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.553 r  MEM1/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    36.553    MEM1/vgaBlue_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    36.765 r  MEM1/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.458    38.223    P4/vgaBlue[0]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.299    38.522 r  P4/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671    40.193    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    43.689 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.689    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.507ns  (logic 7.083ns (16.281%)  route 36.423ns (83.719%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 r  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       25.352    31.485    MEM1/sel[4]
    SLICE_X47Y23         LUT6 (Prop_lut6_I2_O)        0.306    31.791 r  MEM1/vgaRed_OBUF[1]_inst_i_355/O
                         net (fo=2, routed)           0.677    32.468    MEM1/vgaRed_OBUF[1]_inst_i_355_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124    32.592 r  MEM1/vgaRed_OBUF[1]_inst_i_142/O
                         net (fo=1, routed)           1.089    33.681    MEM1/vgaRed_OBUF[1]_inst_i_142_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    33.805 r  MEM1/vgaRed_OBUF[1]_inst_i_51/O
                         net (fo=1, routed)           0.000    33.805    MEM1/vgaRed_OBUF[1]_inst_i_51_n_0
    SLICE_X40Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    34.022 r  MEM1/vgaRed_OBUF[1]_inst_i_19/O
                         net (fo=1, routed)           0.000    34.022    MEM1/vgaRed_OBUF[1]_inst_i_19_n_0
    SLICE_X40Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    34.116 r  MEM1/vgaRed_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           1.485    35.601    MEM1/vgaRed_OBUF[1]_inst_i_8_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.316    35.917 r  MEM1/vgaRed_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.936    36.854    P4/vgaRed_OBUF[1]_inst_i_1_1
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124    36.978 r  P4/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.070    38.048    P4/vgaRed_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.124    38.172 r  P4/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.815    39.987    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    43.507 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.507    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.154ns  (logic 7.356ns (17.045%)  route 35.799ns (82.955%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 r  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       25.719    31.852    MEM1/sel[4]
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.306    32.158 r  MEM1/vgaRed_OBUF[0]_inst_i_408/O
                         net (fo=2, routed)           0.292    32.450    MEM1/vgaRed_OBUF[0]_inst_i_408_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.124    32.574 r  MEM1/vgaGreen_OBUF[0]_inst_i_73/O
                         net (fo=1, routed)           1.107    33.681    MEM1/vgaGreen_OBUF[0]_inst_i_73_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.124    33.805 r  MEM1/vgaGreen_OBUF[0]_inst_i_29/O
                         net (fo=1, routed)           0.000    33.805    MEM1/vgaGreen_OBUF[0]_inst_i_29_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    34.022 r  MEM1/vgaGreen_OBUF[0]_inst_i_13/O
                         net (fo=1, routed)           0.433    34.455    MEM1/vgaGreen_OBUF[0]_inst_i_13_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.299    34.754 r  MEM1/vgaGreen_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.281    36.035    MEM1/vgaGreen_OBUF[0]_inst_i_5_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.159 r  MEM1/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    36.159    MEM1/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X12Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    36.368 r  MEM1/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.301    37.669    P4/vgaGreen[0]
    SLICE_X1Y35          LUT6 (Prop_lut6_I4_O)        0.297    37.966 r  P4/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668    39.634    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    43.154 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.154    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.989ns  (logic 7.088ns (16.487%)  route 35.901ns (83.513%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 r  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       25.953    32.087    MEM1/sel[4]
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.306    32.393 r  MEM1/vgaRed_OBUF[0]_inst_i_410/O
                         net (fo=1, routed)           0.674    33.067    MEM1/vgaRed_OBUF[0]_inst_i_410_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.124    33.191 r  MEM1/vgaRed_OBUF[0]_inst_i_215/O
                         net (fo=1, routed)           0.940    34.130    MEM1/vgaRed_OBUF[0]_inst_i_215_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124    34.254 r  MEM1/vgaRed_OBUF[0]_inst_i_88/O
                         net (fo=1, routed)           0.000    34.254    MEM1/vgaRed_OBUF[0]_inst_i_88_n_0
    SLICE_X31Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    34.471 r  MEM1/vgaRed_OBUF[0]_inst_i_32/O
                         net (fo=1, routed)           0.000    34.471    MEM1/vgaRed_OBUF[0]_inst_i_32_n_0
    SLICE_X31Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    34.565 r  MEM1/vgaRed_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.983    35.549    MEM1/vgaRed_OBUF[0]_inst_i_12_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.316    35.865 r  MEM1/vgaRed_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.795    36.660    MEM1/vgaRed_OBUF[0]_inst_i_6_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.124    36.784 r  MEM1/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.860    37.644    P4/vgaRed[0]
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.124    37.768 r  P4/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.697    39.465    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    42.989 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.989    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.982ns  (logic 7.058ns (16.422%)  route 35.923ns (83.578%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 r  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       25.604    31.738    MEM1/sel[4]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.306    32.044 r  MEM1/vgaRed_OBUF[1]_inst_i_351/O
                         net (fo=3, routed)           0.958    33.002    MEM1/vgaRed_OBUF[1]_inst_i_351_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124    33.126 r  MEM1/vgaGreen_OBUF[1]_inst_i_190/O
                         net (fo=1, routed)           0.623    33.749    MEM1/vgaGreen_OBUF[1]_inst_i_190_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.873 r  MEM1/vgaGreen_OBUF[1]_inst_i_86/O
                         net (fo=1, routed)           0.000    33.873    MEM1/vgaGreen_OBUF[1]_inst_i_86_n_0
    SLICE_X42Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    34.082 r  MEM1/vgaGreen_OBUF[1]_inst_i_38/O
                         net (fo=1, routed)           0.000    34.082    MEM1/vgaGreen_OBUF[1]_inst_i_38_n_0
    SLICE_X42Y23         MUXF8 (Prop_muxf8_I1_O)      0.088    34.170 r  MEM1/vgaGreen_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           1.256    35.426    MEM1/vgaGreen_OBUF[1]_inst_i_15_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.319    35.745 r  MEM1/vgaGreen_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.079    36.824    MEM1/vgaGreen_OBUF[1]_inst_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    36.948 r  MEM1/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.737    37.685    P4/vgaGreen[1]
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.124    37.809 r  P4/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    39.476    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    42.982 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.982    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.773ns  (logic 7.477ns (17.482%)  route 35.296ns (82.518%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 r  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       25.795    31.928    MEM1/sel[4]
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.306    32.234 r  MEM1/vgaBlue_OBUF[1]_inst_i_328/O
                         net (fo=1, routed)           0.000    32.234    MEM1/vgaBlue_OBUF[1]_inst_i_328_n_0
    SLICE_X38Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    32.481 r  MEM1/vgaBlue_OBUF[1]_inst_i_164/O
                         net (fo=1, routed)           0.000    32.481    MEM1/vgaBlue_OBUF[1]_inst_i_164_n_0
    SLICE_X38Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    32.579 r  MEM1/vgaBlue_OBUF[1]_inst_i_71/O
                         net (fo=1, routed)           0.981    33.560    MEM1/vgaBlue_OBUF[1]_inst_i_71_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.319    33.879 r  MEM1/vgaBlue_OBUF[1]_inst_i_30/O
                         net (fo=1, routed)           0.000    33.879    MEM1/vgaBlue_OBUF[1]_inst_i_30_n_0
    SLICE_X38Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    34.093 r  MEM1/vgaBlue_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.000    34.093    MEM1/vgaBlue_OBUF[1]_inst_i_14_n_0
    SLICE_X38Y23         MUXF8 (Prop_muxf8_I1_O)      0.088    34.181 r  MEM1/vgaBlue_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.162    35.343    MEM1/vgaBlue_OBUF[1]_inst_i_7_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.319    35.662 r  MEM1/vgaBlue_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.945    36.607    P4/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.731 r  P4/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.747    37.478    P4/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.124    37.602 r  P4/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    39.270    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    42.773 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.773    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.838ns  (logic 7.359ns (18.019%)  route 33.479ns (81.981%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 f  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       21.519    27.653    MEM1/sel[4]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.306    27.959 r  MEM1/vgaRed_OBUF[3]_inst_i_393/O
                         net (fo=10, routed)          1.716    29.675    MEM1/vgaRed_OBUF[3]_inst_i_393_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.799 r  MEM1/vgaGreen_OBUF[2]_inst_i_44/O
                         net (fo=2, routed)           1.101    30.900    MEM1/vgaGreen_OBUF[2]_inst_i_44_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    31.024 r  MEM1/vgaBlue_OBUF[2]_inst_i_40/O
                         net (fo=1, routed)           0.000    31.024    MEM1/vgaBlue_OBUF[2]_inst_i_40_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    31.238 r  MEM1/vgaBlue_OBUF[2]_inst_i_16/O
                         net (fo=1, routed)           0.685    31.923    MEM1/vgaBlue_OBUF[2]_inst_i_16_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.297    32.220 r  MEM1/vgaBlue_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    32.220    MEM1/vgaBlue_OBUF[2]_inst_i_6_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    32.437 r  MEM1/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.390    33.827    P4/vgaBlue_OBUF[2]_inst_i_1_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.299    34.126 r  P4/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.204    35.330    P4/vgaBlue_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.124    35.454 r  P4/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865    37.319    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    40.838 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.838    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.453ns  (logic 6.714ns (16.597%)  route 33.739ns (83.403%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 f  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       21.519    27.653    MEM1/sel[4]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.306    27.959 r  MEM1/vgaRed_OBUF[3]_inst_i_393/O
                         net (fo=10, routed)          1.716    29.675    MEM1/vgaRed_OBUF[3]_inst_i_393_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.799 r  MEM1/vgaGreen_OBUF[2]_inst_i_44/O
                         net (fo=2, routed)           0.985    30.784    MEM1/vgaGreen_OBUF[2]_inst_i_44_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    30.908 r  MEM1/vgaGreen_OBUF[2]_inst_i_15/O
                         net (fo=2, routed)           0.830    31.738    MEM1/vgaGreen_OBUF[2]_inst_i_15_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.124    31.862 r  MEM1/vgaGreen_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.634    32.496    MEM1/vgaGreen_OBUF[2]_inst_i_6_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I1_O)        0.124    32.620 r  MEM1/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.265    33.886    P4/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124    34.010 r  P4/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.104    35.114    P4/vgaGreen_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    35.238 r  P4/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686    36.924    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    40.453 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.453    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.223ns  (logic 6.687ns (16.626%)  route 33.536ns (83.374%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 f  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       21.519    27.653    MEM1/sel[4]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.306    27.959 r  MEM1/vgaRed_OBUF[3]_inst_i_393/O
                         net (fo=10, routed)          1.608    29.566    MEM1/vgaRed_OBUF[3]_inst_i_393_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124    29.690 r  MEM1/vgaRed_OBUF[3]_inst_i_213/O
                         net (fo=3, routed)           0.834    30.524    MEM1/vgaRed_OBUF[3]_inst_i_213_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.124    30.648 r  MEM1/vgaRed_OBUF[3]_inst_i_96/O
                         net (fo=1, routed)           0.875    31.523    MEM1/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I5_O)        0.124    31.647 r  MEM1/vgaRed_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.921    32.568    MEM1/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124    32.692 r  MEM1/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.655    33.347    P4/vgaRed_OBUF[3]_inst_i_1_2
    SLICE_X8Y41          LUT6 (Prop_lut6_I3_O)        0.124    33.471 r  P4/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.250    34.721    P4/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.124    34.845 r  P4/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.875    36.721    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    40.223 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.223    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2/countV_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.975ns  (logic 7.077ns (17.703%)  route 32.898ns (82.297%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  P2/countV_reg[0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.627     0.627 r  P2/countV_reg[0]/Q
                         net (fo=28, routed)          2.198     2.825    P4/vgaRed_OBUF[3]_inst_i_17[0]
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     3.247 r  P4/vgaRed_OBUF[3]_inst_i_168/O[1]
                         net (fo=7, routed)           0.697     3.944    P4/MEM1/A[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554     4.498 r  P4/vgaRed_OBUF[3]_inst_i_157/O[2]
                         net (fo=2, routed)           1.103     5.601    P4/MEM1/multOp[4]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.302     5.903 r  P4/vgaRed_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           0.000     5.903    P4/vgaRed_OBUF[3]_inst_i_160_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.133 f  P4/vgaRed_OBUF[3]_inst_i_67/O[1]
                         net (fo=2380, routed)       21.519    27.653    MEM1/sel[4]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.306    27.959 r  MEM1/vgaRed_OBUF[3]_inst_i_393/O
                         net (fo=10, routed)          1.716    29.675    MEM1/vgaRed_OBUF[3]_inst_i_393_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124    29.799 r  MEM1/vgaGreen_OBUF[2]_inst_i_44/O
                         net (fo=2, routed)           0.985    30.784    MEM1/vgaGreen_OBUF[2]_inst_i_44_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.124    30.908 r  MEM1/vgaGreen_OBUF[2]_inst_i_15/O
                         net (fo=2, routed)           0.665    31.573    MEM1/vgaGreen_OBUF[2]_inst_i_15_n_0
    SLICE_X10Y53         LUT5 (Prop_lut5_I2_O)        0.124    31.697 r  MEM1/vgaRed_OBUF[2]_inst_i_16/O
                         net (fo=1, routed)           0.000    31.697    MEM1/vgaRed_OBUF[2]_inst_i_16_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    31.906 r  MEM1/vgaRed_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    31.906    MEM1/vgaRed_OBUF[2]_inst_i_7_n_0
    SLICE_X10Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    31.994 r  MEM1/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.391    33.384    P4/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.319    33.703 r  P4/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.956    34.660    P4/vgaRed_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I3_O)        0.124    34.784 r  P4/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    36.451    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    39.975 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.975    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P4/P4/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P4/P4/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  P4/P4/q1_reg/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P4/P4/q1_reg/Q
                         net (fo=2, routed)           0.125     0.266    P4/P4/q1
    SLICE_X5Y21          FDRE                                         r  P4/P4/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/P3/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P4/P3/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  P4/P3/q1_reg/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P4/P3/q1_reg/Q
                         net (fo=2, routed)           0.125     0.266    P4/P3/q1
    SLICE_X7Y21          FDRE                                         r  P4/P3/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/P3/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P4/P3/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  P4/P3/q2_reg/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P4/P3/q2_reg/Q
                         net (fo=2, routed)           0.179     0.320    P4/P3/q2
    SLICE_X7Y21          FDRE                                         r  P4/P3/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/P4/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P4/P4/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  P4/P4/q2_reg/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P4/P4/q2_reg/Q
                         net (fo=2, routed)           0.179     0.320    P4/P4/q2
    SLICE_X5Y21          FDRE                                         r  P4/P4/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/P2/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P4/P2/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  P4/P2/q2_reg/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P4/P2/q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    P4/P2/q2
    SLICE_X1Y26          FDRE                                         r  P4/P2/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/P1/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P4/P1/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE                         0.000     0.000 r  P4/P1/q2_reg/C
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  P4/P1/q2_reg/Q
                         net (fo=2, routed)           0.179     0.343    P4/P1/q2
    SLICE_X2Y26          FDRE                                         r  P4/P1/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/countH_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            P4/countH_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  P4/countH_reg[0]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  P4/countH_reg[0]/Q
                         net (fo=17, routed)          0.180     0.321    P4/Q[0]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  P4/countH[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.366    P4/p_0_in[0]
    SLICE_X5Y20          FDCE                                         r  P4/countH_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  P1/count_reg[0]/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  P1/count_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    P1/count[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.043     0.370 r  P1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    P1/count[1]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  P1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  P1/count_reg[0]/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  P1/count_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    P1/count[0]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  P1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    P1/count[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  P1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P4/countV_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            P4/countV_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  P4/countV_reg[0]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  P4/countV_reg[0]/Q
                         net (fo=21, routed)          0.204     0.345    P4/countV_reg[9]_0[0]
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.045     0.390 r  P4/countV[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    P4/countV[0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  P4/countV_reg[0]/D
  -------------------------------------------------------------------    -------------------





