Classic Timing Analyzer report for multiplexer2_1
Thu Mar 10 20:44:08 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.467 ns   ; B7   ; Y7 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.467 ns       ; B7   ; Y7 ;
; N/A   ; None              ; 14.453 ns       ; B3   ; Y3 ;
; N/A   ; None              ; 14.391 ns       ; B4   ; Y4 ;
; N/A   ; None              ; 14.231 ns       ; B5   ; Y5 ;
; N/A   ; None              ; 14.113 ns       ; B6   ; Y6 ;
; N/A   ; None              ; 14.107 ns       ; B1   ; Y1 ;
; N/A   ; None              ; 14.073 ns       ; B0   ; Y0 ;
; N/A   ; None              ; 14.046 ns       ; B2   ; Y2 ;
; N/A   ; None              ; 13.799 ns       ; A6   ; Y6 ;
; N/A   ; None              ; 13.592 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 13.521 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 13.430 ns       ; A7   ; Y7 ;
; N/A   ; None              ; 13.311 ns       ; A4   ; Y4 ;
; N/A   ; None              ; 12.990 ns       ; A5   ; Y5 ;
; N/A   ; None              ; 12.984 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 12.984 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 10.427 ns       ; BY   ; Y6 ;
; N/A   ; None              ; 10.239 ns       ; BY   ; Y7 ;
; N/A   ; None              ; 10.162 ns       ; BY   ; Y4 ;
; N/A   ; None              ; 10.157 ns       ; BY   ; Y3 ;
; N/A   ; None              ; 10.065 ns       ; AY   ; Y7 ;
; N/A   ; None              ; 9.995 ns        ; AY   ; Y4 ;
; N/A   ; None              ; 9.990 ns        ; AY   ; Y3 ;
; N/A   ; None              ; 9.848 ns        ; BY   ; Y5 ;
; N/A   ; None              ; 9.776 ns        ; BY   ; Y1 ;
; N/A   ; None              ; 9.772 ns        ; BY   ; Y2 ;
; N/A   ; None              ; 9.753 ns        ; BY   ; Y0 ;
; N/A   ; None              ; 9.678 ns        ; AY   ; Y5 ;
; N/A   ; None              ; 9.609 ns        ; AY   ; Y1 ;
; N/A   ; None              ; 9.597 ns        ; AY   ; Y2 ;
; N/A   ; None              ; 9.586 ns        ; AY   ; Y0 ;
; N/A   ; None              ; 9.578 ns        ; AY   ; Y6 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Mar 10 20:44:08 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplexer2_1 -c multiplexer2_1 --timing_analysis_only
Info: Longest tpd from source pin "B7" to destination pin "Y7" is 14.467 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_76; Fanout = 1; PIN Node = 'B7'
    Info: 2: + IC(6.772 ns) + CELL(0.651 ns) = 8.397 ns; Loc. = LCCOMB_X25_Y5_N22; Fanout = 1; COMB Node = 'inst16'
    Info: 3: + IC(2.964 ns) + CELL(3.106 ns) = 14.467 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'Y7'
    Info: Total cell delay = 4.731 ns ( 32.70 % )
    Info: Total interconnect delay = 9.736 ns ( 67.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Thu Mar 10 20:44:08 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


