---
MainSourceFile:  /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          1524030
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          1524496
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          1524963
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          1808005
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_85_1:  '
    FileOffset:      85
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2177574
        Length:          0
        ReplacementText: 'VITIS_LOOP_85_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_118_2:  '
    FileOffset:      118
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2178308
        Length:          0
        ReplacementText: 'VITIS_LOOP_118_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_119_3:  '
    FileOffset:      119
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2178346
        Length:          0
        ReplacementText: 'VITIS_LOOP_119_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_124_4:  '
    FileOffset:      124
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2178476
        Length:          0
        ReplacementText: 'VITIS_LOOP_124_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_125_5:  '
    FileOffset:      125
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2178507
        Length:          0
        ReplacementText: 'VITIS_LOOP_125_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_138_6:  '
    FileOffset:      138
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2178693
        Length:          0
        ReplacementText: 'VITIS_LOOP_138_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_173_7:  '
    FileOffset:      173
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2179211
        Length:          0
        ReplacementText: 'VITIS_LOOP_173_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_205_8:  '
    FileOffset:      205
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2179972
        Length:          0
        ReplacementText: 'VITIS_LOOP_205_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_206_9:  '
    FileOffset:      206
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2180010
        Length:          0
        ReplacementText: 'VITIS_LOOP_206_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_211_10:  '
    FileOffset:      211
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2180146
        Length:          0
        ReplacementText: 'VITIS_LOOP_211_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_212_11:  '
    FileOffset:      212
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2180180
        Length:          0
        ReplacementText: 'VITIS_LOOP_212_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_223_12:  '
    FileOffset:      223
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp
        Offset:          2180379
        Length:          0
        ReplacementText: 'VITIS_LOOP_223_12: '
...
