#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct  3 21:07:53 2018
# Process ID: 18124
# Current directory: C:/FPGA_EGR680/led_ip/led_ip.runs/system_auto_pc_1_synth_1
# Command line: vivado.exe -log system_auto_pc_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_pc_1.tcl
# Log file: C:/FPGA_EGR680/led_ip/led_ip.runs/system_auto_pc_1_synth_1/system_auto_pc_1.vds
# Journal file: C:/FPGA_EGR680/led_ip/led_ip.runs/system_auto_pc_1_synth_1\vivado.jou
#-----------------------------------------------------------
source system_auto_pc_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 325.828 ; gain = 82.305
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' (1#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' (2#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' (3#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' (4#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' (5#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' (6#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' (6#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' (7#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' (8#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' (9#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' (9#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' (9#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' (10#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (12#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (12#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (12#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (12#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (14#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s' (15#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (16#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (17#1) [c:/FPGA_EGR680/led_ip/led_ip.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 445.973 ; gain = 202.449
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 445.973 ; gain = 202.449
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 692.199 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 692.199 ; gain = 448.676
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 692.199 ; gain = 448.676
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 692.199 ; gain = 448.676
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 692.199 ; gain = 448.676
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 692.199 ; gain = 448.676
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:35 . Memory (MB): peak = 692.199 ; gain = 448.676
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:38 . Memory (MB): peak = 709.590 ; gain = 466.066
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 709.715 ; gain = 466.191
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |    37|
|3     |LUT2    |    19|
|4     |LUT3    |   200|
|5     |LUT4    |    47|
|6     |LUT5    |    68|
|7     |LUT6    |   112|
|8     |SRL16E  |    11|
|9     |SRLC32E |    36|
|10    |FDRE    |   447|
|11    |FDSE    |    37|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 709.715 ; gain = 466.191
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:45 . Memory (MB): peak = 709.715 ; gain = 471.828
