#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 27 17:23:42 2018
# Process ID: 23896
# Current directory: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/synth_1
# Command line: vivado -log Testing_IP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testing_IP.tcl
# Log file: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/synth_1/Testing_IP.vds
# Journal file: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Testing_IP.tcl -notrace
Command: synth_design -top Testing_IP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23905 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.176 ; gain = 85.891 ; free physical = 7822 ; free virtual = 18875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testing_IP' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Testing_IP.vhd:14]
INFO: [Synth 8-3491] module 'AES_128_parallel' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:5' bound to instance 'AES_DUT' of component 'AES_128_parallel' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Testing_IP.vhd:57]
INFO: [Synth 8-638] synthesizing module 'AES_128_parallel' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:16]
	Parameter datapath bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mux.vhd:5' bound to instance 'INST_IS_MUX_IN' of component 'MUX' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:129]
INFO: [Synth 8-638] synthesizing module 'MUX' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mux.vhd:16]
	Parameter datapath bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mux.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mux.vhd:16]
	Parameter length bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/reg.vhd:4' bound to instance 'INST_IS_REG' of component 'reg' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:139]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/reg.vhd:15]
	Parameter length bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/reg.vhd:15]
INFO: [Synth 8-3491] module 'subBytes' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:5' bound to instance 'INST_SBOX_LAYER' of component 'SubBytes' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:150]
INFO: [Synth 8-638] synthesizing module 'subBytes' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:13]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-638] synthesizing module 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'sbox' (3#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:15]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'subBytes' (4#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/subBytes.vhd:13]
INFO: [Synth 8-3491] module 'Shiftrows' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Shiftrows.vhd:5' bound to instance 'INST_SHIFTROWS' of component 'ShiftRows' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Shiftrows' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Shiftrows.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Shiftrows' (5#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Shiftrows.vhd:12]
INFO: [Synth 8-3491] module 'MixColumns' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:5' bound to instance 'INST_MixColumns' of component 'MixColumns' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:164]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:12]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mixcolumn.vhd:5' bound to instance 'inst_firstcolumn' of component 'mixcolumn' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mixColumn' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mixcolumn.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mixColumn' (6#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mixcolumn.vhd:12]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mixcolumn.vhd:5' bound to instance 'inst_secondcolumn' of component 'mixcolumn' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:47]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mixcolumn.vhd:5' bound to instance 'inst_thirdcolumn' of component 'mixcolumn' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:53]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mixcolumn.vhd:5' bound to instance 'inst_fourthcolumn' of component 'mixcolumn' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (7#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/MixColumns.vhd:12]
	Parameter datapath bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/mux.vhd:5' bound to instance 'INST_KEY_IN_MUX' of component 'MUX' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:171]
	Parameter length bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/reg.vhd:4' bound to instance 'INST_KEY_REG' of component 'reg' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:181]
INFO: [Synth 8-3491] module 'key_schedule' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:6' bound to instance 'INST_KEY_SCHEDULE' of component 'key_schedule' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:191]
INFO: [Synth 8-638] synthesizing module 'key_schedule' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:15]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:36]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:36]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:36]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/sbox.vhd:6' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'key_schedule' (8#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/key_schedule.vhd:15]
INFO: [Synth 8-3491] module 'AddRoundKey' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AddRoundKey.vhd:5' bound to instance 'INST_AddRoundKey' of component 'AddRoundKey' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:201]
INFO: [Synth 8-638] synthesizing module 'AddRoundKey' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AddRoundKey.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'AddRoundKey' (9#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AddRoundKey.vhd:14]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/cnt.vhd:6' bound to instance 'INST_CNT' of component 'cnt' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:209]
INFO: [Synth 8-638] synthesizing module 'CNT' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/cnt.vhd:16]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (10#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/cnt.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'AES_128_parallel' (11#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:16]
	Parameter size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/cnt.vhd:6' bound to instance 'INST_CNT' of component 'cnt' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Testing_IP.vhd:69]
INFO: [Synth 8-638] synthesizing module 'CNT__parameterized0' [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/cnt.vhd:16]
	Parameter size bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT__parameterized0' (11#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/cnt.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Testing_IP' (12#1) [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/sources_1/imports/src/Testing_IP.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.785 ; gain = 130.500 ; free physical = 7848 ; free virtual = 18901
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.785 ; gain = 130.500 ; free physical = 7848 ; free virtual = 18901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.785 ; gain = 130.500 ; free physical = 7848 ; free virtual = 18901
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Testing_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Testing_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1718.355 ; gain = 0.000 ; free physical = 7609 ; free virtual = 18659
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1718.355 ; gain = 493.070 ; free physical = 7657 ; free virtual = 18710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1718.355 ; gain = 493.070 ; free physical = 7657 ; free virtual = 18710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1718.355 ; gain = 493.070 ; free physical = 7659 ; free virtual = 18712
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'AES_128_parallel'
INFO: [Synth 8-5544] ROM "IS_CE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEL_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Testing_IP'
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loading |                               00 |                               00
                    idle |                               01 |                               01
              processing |                               10 |                               10
             end_encrypt |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'AES_128_parallel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              011
                 loading |                          0000010 |                              001
                 waiting |                          0000100 |                              101
               start_enc |                          0001000 |                              000
                     enc |                          0010000 |                              100
                  ending |                          0100000 |                              010
                 success |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Testing_IP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1718.355 ; gain = 493.070 ; free physical = 7650 ; free virtual = 18703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 31    
	   3 Input      8 Bit         XORs := 14    
	   5 Input      8 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Testing_IP 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mixColumn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 3     
	   5 Input      8 Bit         XORs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module key_schedule 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 15    
	   3 Input      8 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module AddRoundKey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module AES_128_parallel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module CNT__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1718.355 ; gain = 493.070 ; free physical = 7658 ; free virtual = 18719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+--------------------------------------------+---------------+----------------+
|Module Name  | RTL Object                                 | Depth x Width | Implemented As | 
+-------------+--------------------------------------------+---------------+----------------+
|sbox         | SubBytes[0]                                | 256x8         | LUT            | 
|subBytes     | subbytes_gen[0].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[1].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[2].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[3].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[4].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[5].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[6].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[7].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[8].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[9].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[10].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[11].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[12].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[13].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[14].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[15].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|key_schedule | apply_sbox[0].inst_sub_column/SubBytes[0]  | 256x8         | LUT            | 
|key_schedule | apply_sbox[1].inst_sub_column/SubBytes[0]  | 256x8         | LUT            | 
|key_schedule | apply_sbox[2].inst_sub_column/SubBytes[0]  | 256x8         | LUT            | 
+-------------+--------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 1718.355 ; gain = 493.070 ; free physical = 7520 ; free virtual = 18574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1728.934 ; gain = 503.648 ; free physical = 7490 ; free virtual = 18544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7487 ; free virtual = 18541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7487 ; free virtual = 18542
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7487 ; free virtual = 18542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7487 ; free virtual = 18541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7488 ; free virtual = 18542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7488 ; free virtual = 18542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7488 ; free virtual = 18542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |    21|
|5     |LUT3   |    69|
|6     |LUT4   |    12|
|7     |LUT5   |   189|
|8     |LUT6   |  1044|
|9     |MUXF7  |   168|
|10    |MUXF8  |    32|
|11    |FDCE   |     6|
|12    |FDRE   |   271|
|13    |FDSE   |     2|
|14    |IBUF   |     3|
|15    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------+------+
|      |Instance                               |Module              |Cells |
+------+---------------------------------------+--------------------+------+
|1     |top                                    |                    |  1833|
|2     |  AES_DUT                              |AES_128_parallel    |  1811|
|3     |    INST_CNT                           |CNT                 |    16|
|4     |    INST_IS_REG                        |\reg                |   986|
|5     |    INST_KEY_REG                       |reg_0               |   465|
|6     |    INST_KEY_SCHEDULE                  |key_schedule        |   107|
|7     |      \apply_sbox[0].inst_sub_column   |sbox_16             |    24|
|8     |      \apply_sbox[1].inst_sub_column   |sbox_17             |    24|
|9     |      \apply_sbox[2].inst_sub_column   |sbox_18             |    24|
|10    |      \apply_sbox[3].inst_sub_column   |sbox_19             |    24|
|11    |    INST_SBOX_LAYER                    |subBytes            |   232|
|12    |      \subbytes_gen[0].inst_subbytes   |sbox                |    14|
|13    |      \subbytes_gen[10].inst_subbytes  |sbox_1              |    14|
|14    |      \subbytes_gen[11].inst_subbytes  |sbox_2              |    14|
|15    |      \subbytes_gen[12].inst_subbytes  |sbox_3              |    14|
|16    |      \subbytes_gen[13].inst_subbytes  |sbox_4              |    14|
|17    |      \subbytes_gen[14].inst_subbytes  |sbox_5              |    14|
|18    |      \subbytes_gen[15].inst_subbytes  |sbox_6              |    14|
|19    |      \subbytes_gen[1].inst_subbytes   |sbox_7              |    14|
|20    |      \subbytes_gen[2].inst_subbytes   |sbox_8              |    14|
|21    |      \subbytes_gen[3].inst_subbytes   |sbox_9              |    14|
|22    |      \subbytes_gen[4].inst_subbytes   |sbox_10             |    16|
|23    |      \subbytes_gen[5].inst_subbytes   |sbox_11             |    16|
|24    |      \subbytes_gen[6].inst_subbytes   |sbox_12             |    16|
|25    |      \subbytes_gen[7].inst_subbytes   |sbox_13             |    16|
|26    |      \subbytes_gen[8].inst_subbytes   |sbox_14             |    14|
|27    |      \subbytes_gen[9].inst_subbytes   |sbox_15             |    14|
|28    |  INST_CNT                             |CNT__parameterized0 |     7|
+------+---------------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.941 ; gain = 511.656 ; free physical = 7488 ; free virtual = 18542
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1736.941 ; gain = 149.086 ; free physical = 7546 ; free virtual = 18600
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1736.949 ; gain = 511.656 ; free physical = 7547 ; free virtual = 18601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1768.957 ; gain = 555.234 ; free physical = 7556 ; free virtual = 18610
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/AES/AES.runs/synth_1/Testing_IP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_synth.rpt -pb Testing_IP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1792.969 ; gain = 0.000 ; free physical = 7556 ; free virtual = 18611
INFO: [Common 17-206] Exiting Vivado at Wed Jun 27 17:24:43 2018...
