<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\project_manager\Mini_eye_Board\gowin\course\course15_FRE\FRE\impl\synthesize\rev_1\FRE.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\project_manager\Mini_eye_Board\gowin\course\course15_FRE\FRE\src\top_freq.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 10 14:45:40 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>181</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>177</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DEFAULT_CLK</td>
<td>103.662(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.353</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.047</td>
</tr>
<tr>
<td>2</td>
<td>0.617</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.783</td>
</tr>
<tr>
<td>3</td>
<td>0.617</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.783</td>
</tr>
<tr>
<td>4</td>
<td>0.674</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg2_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.726</td>
</tr>
<tr>
<td>5</td>
<td>0.687</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg2_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.713</td>
</tr>
<tr>
<td>6</td>
<td>0.687</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg2_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.713</td>
</tr>
<tr>
<td>7</td>
<td>0.761</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg2_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.639</td>
</tr>
<tr>
<td>8</td>
<td>0.884</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg0_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.516</td>
</tr>
<tr>
<td>9</td>
<td>0.940</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg0_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.460</td>
</tr>
<tr>
<td>10</td>
<td>1.111</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.289</td>
</tr>
<tr>
<td>11</td>
<td>1.371</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.029</td>
</tr>
<tr>
<td>12</td>
<td>1.371</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.029</td>
</tr>
<tr>
<td>13</td>
<td>1.371</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.029</td>
</tr>
<tr>
<td>14</td>
<td>1.425</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg0_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.975</td>
</tr>
<tr>
<td>15</td>
<td>1.425</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg0_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.975</td>
</tr>
<tr>
<td>16</td>
<td>1.783</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.617</td>
</tr>
<tr>
<td>17</td>
<td>1.908</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[3]/SET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.848</td>
</tr>
<tr>
<td>18</td>
<td>1.908</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[1]/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.848</td>
</tr>
<tr>
<td>19</td>
<td>1.947</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[2]/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>20</td>
<td>1.947</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[1]/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>21</td>
<td>1.947</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg3_Z[0]/SET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>22</td>
<td>2.280</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[3]/SET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.476</td>
</tr>
<tr>
<td>23</td>
<td>2.280</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[2]/RESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.476</td>
</tr>
<tr>
<td>24</td>
<td>2.280</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg1_Z[0]/SET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.476</td>
</tr>
<tr>
<td>25</td>
<td>2.280</td>
<td>freq_test/clk_gen_Z[16]/Q</td>
<td>freq_test/seg2_Z[3]/SET</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.476</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>div_clk/flag/Q</td>
<td>div_clk/flag/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>freq_test/flag_Z/Q</td>
<td>freq_test/flag_Z/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>key0/key_times_Z[0]/Q</td>
<td>key0/key_times_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>key0/key_times_Z[1]/Q</td>
<td>key0/key_times_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>key0/key_times_Z[3]/Q</td>
<td>key0/key_times_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>freq_test/seg1_Z[2]/Q</td>
<td>freq_test/seg1_Z[2]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>freq_test/seg1_Z[0]/Q</td>
<td>freq_test/seg1_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.712</td>
<td>freq_test/seg0_Z[3]/Q</td>
<td>freq_test/seg0_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>9</td>
<td>0.714</td>
<td>freq_test/seg3_Z[3]/Q</td>
<td>freq_test/seg3_Z[3]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>10</td>
<td>0.714</td>
<td>freq_test/seg0_Z[0]/Q</td>
<td>freq_test/seg0_Z[0]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>11</td>
<td>0.837</td>
<td>key0/key_reg_Z/Q</td>
<td>key0/key_times_Z[0]/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>12</td>
<td>0.852</td>
<td>freq_test/clk_gen_Z[5]/Q</td>
<td>freq_test/clk_gen_Z[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>13</td>
<td>0.852</td>
<td>freq_test/clk_gen_Z[7]/Q</td>
<td>freq_test/clk_gen_Z[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>14</td>
<td>0.852</td>
<td>freq_test/clk_gen_Z[1]/Q</td>
<td>freq_test/clk_gen_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>15</td>
<td>0.853</td>
<td>div_clk/cnt_Z[1]/Q</td>
<td>div_clk/cnt_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>16</td>
<td>0.853</td>
<td>div_clk/cnt_Z[7]/Q</td>
<td>div_clk/cnt_Z[7]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>17</td>
<td>0.853</td>
<td>freq_test/times_cnt_Z[17]/Q</td>
<td>freq_test/times_cnt_Z[17]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>18</td>
<td>0.853</td>
<td>freq_test/times_cnt_Z[19]/Q</td>
<td>freq_test/times_cnt_Z[19]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>19</td>
<td>0.853</td>
<td>freq_test/times_cnt_Z[25]/Q</td>
<td>freq_test/times_cnt_Z[25]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>20</td>
<td>0.853</td>
<td>freq_test/times_cnt_Z[1]/Q</td>
<td>freq_test/times_cnt_Z[1]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>21</td>
<td>0.853</td>
<td>freq_test/times_cnt_Z[5]/Q</td>
<td>freq_test/times_cnt_Z[5]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>22</td>
<td>0.853</td>
<td>freq_test/clk_gen_Z[11]/Q</td>
<td>freq_test/clk_gen_Z[11]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>23</td>
<td>0.853</td>
<td>freq_test/clk_gen_Z[13]/Q</td>
<td>freq_test/clk_gen_Z[13]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>24</td>
<td>0.853</td>
<td>freq_test/clk_gen_Z[17]/Q</td>
<td>freq_test/clk_gen_Z[17]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>25</td>
<td>0.853</td>
<td>freq_test/clk_gen_Z[19]/Q</td>
<td>freq_test/clk_gen_Z[19]/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
<tr>
<td>2</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_btn_deb/time_cnt_Z[5]</td>
</tr>
<tr>
<td>3</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_btn_deb/time_cnt_Z[1]</td>
</tr>
<tr>
<td>4</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_btn_deb/time_cnt_Z[13]</td>
</tr>
<tr>
<td>5</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>freq_test/clk_gen_Z[3]</td>
</tr>
<tr>
<td>7</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>freq_test/clk_gen_Z[4]</td>
</tr>
<tr>
<td>8</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>freq_test/seg2_Z[3]</td>
</tr>
<tr>
<td>9</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>freq_test/clk_gen_Z[5]</td>
</tr>
<tr>
<td>10</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>freq_test/clk_gen_Z[6]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>8.988</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>freq_test/seg29_i_o4/I1</td>
</tr>
<tr>
<td>9.614</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg29_i_o4/F</td>
</tr>
<tr>
<td>10.450</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>freq_test/un1_test_flag4_11_0/I0</td>
</tr>
<tr>
<td>11.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_11_0/F</td>
</tr>
<tr>
<td>12.385</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_3_cZ[0]/I1</td>
</tr>
<tr>
<td>13.417</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">freq_test/seg1_3_cZ[0]/F</td>
</tr>
<tr>
<td>13.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.264, 47.133%; route: 4.324, 47.800%; tC2Q: 0.458, 5.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>8.988</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>freq_test/seg29_i_o4/I1</td>
</tr>
<tr>
<td>9.614</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg29_i_o4/F</td>
</tr>
<tr>
<td>10.450</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>freq_test/un1_test_flag4_11_0/I0</td>
</tr>
<tr>
<td>11.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_11_0/F</td>
</tr>
<tr>
<td>12.054</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>freq_test/seg1_3_cZ[3]/I1</td>
</tr>
<tr>
<td>13.153</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">freq_test/seg1_3_cZ[3]/F</td>
</tr>
<tr>
<td>13.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>freq_test/seg1_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[3]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>freq_test/seg1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.331, 49.312%; route: 3.994, 45.470%; tC2Q: 0.458, 5.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>8.988</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>freq_test/seg29_i_o4/I1</td>
</tr>
<tr>
<td>9.614</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg29_i_o4/F</td>
</tr>
<tr>
<td>10.450</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>freq_test/un1_test_flag4_11_0/I0</td>
</tr>
<tr>
<td>11.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_11_0/F</td>
</tr>
<tr>
<td>12.054</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_3_cZ[2]/I1</td>
</tr>
<tr>
<td>13.153</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg1_3_cZ[2]/F</td>
</tr>
<tr>
<td>13.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.331, 49.312%; route: 3.994, 45.470%; tC2Q: 0.458, 5.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg2_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.531</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>freq_test/un1_test_flag4_12_0/I1</td>
</tr>
<tr>
<td>11.563</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_12_0/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>freq_test/seg2_3_cZ[1]/I1</td>
</tr>
<tr>
<td>13.096</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg2_3_cZ[1]/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg2_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>freq_test/seg2_Z[1]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg2_Z[1]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>freq_test/seg2_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.196, 48.085%; route: 4.072, 46.662%; tC2Q: 0.458, 5.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg2_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.531</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>freq_test/un1_test_flag4_12_0/I1</td>
</tr>
<tr>
<td>11.557</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_12_0/F</td>
</tr>
<tr>
<td>11.984</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>freq_test/seg2_3_cZ[3]/I1</td>
</tr>
<tr>
<td>13.083</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">freq_test/seg2_3_cZ[3]/F</td>
</tr>
<tr>
<td>13.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">freq_test/seg2_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>freq_test/seg2_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg2_Z[3]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>freq_test/seg2_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.257, 48.859%; route: 3.998, 45.881%; tC2Q: 0.458, 5.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg2_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.531</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>freq_test/un1_test_flag4_12_0/I1</td>
</tr>
<tr>
<td>11.557</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_12_0/F</td>
</tr>
<tr>
<td>11.984</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>freq_test/seg2_3_cZ[2]/I1</td>
</tr>
<tr>
<td>13.083</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">freq_test/seg2_3_cZ[2]/F</td>
</tr>
<tr>
<td>13.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">freq_test/seg2_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>freq_test/seg2_Z[2]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg2_Z[2]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>freq_test/seg2_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.257, 48.859%; route: 3.998, 45.881%; tC2Q: 0.458, 5.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg2_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.531</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>freq_test/un1_test_flag4_12_0/I1</td>
</tr>
<tr>
<td>11.563</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_12_0/F</td>
</tr>
<tr>
<td>11.911</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>freq_test/seg2_3_cZ[0]/I2</td>
</tr>
<tr>
<td>13.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">freq_test/seg2_3_cZ[0]/F</td>
</tr>
<tr>
<td>13.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg2_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>freq_test/seg2_Z[0]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg2_Z[0]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>freq_test/seg2_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.263, 49.344%; route: 3.918, 45.351%; tC2Q: 0.458, 5.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg0_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.655</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>freq_test/un1_test_flag4_9_0_a2/I1</td>
</tr>
<tr>
<td>10.457</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0_a2/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>freq_test/un1_test_flag4_9_0/I1</td>
</tr>
<tr>
<td>11.502</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0/F</td>
</tr>
<tr>
<td>11.854</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>freq_test/seg0_3_cZ[1]/I1</td>
</tr>
<tr>
<td>12.886</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">freq_test/seg0_3_cZ[1]/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>freq_test/seg0_Z[1]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg0_Z[1]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>freq_test/seg0_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.967, 46.581%; route: 4.091, 48.037%; tC2Q: 0.458, 5.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg0_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.655</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>freq_test/un1_test_flag4_9_0_a2/I1</td>
</tr>
<tr>
<td>10.457</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0_a2/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>freq_test/un1_test_flag4_9_0/I1</td>
</tr>
<tr>
<td>11.502</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0/F</td>
</tr>
<tr>
<td>12.008</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_3_cZ[0]/I2</td>
</tr>
<tr>
<td>12.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">freq_test/seg0_3_cZ[0]/F</td>
</tr>
<tr>
<td>12.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_Z[0]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg0_Z[0]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.757, 44.409%; route: 4.245, 50.173%; tC2Q: 0.458, 5.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>8.988</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>freq_test/seg29_i_o4/I1</td>
</tr>
<tr>
<td>9.614</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg29_i_o4/F</td>
</tr>
<tr>
<td>10.450</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>freq_test/un1_test_flag4_11_0/I0</td>
</tr>
<tr>
<td>11.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_11_0/F</td>
</tr>
<tr>
<td>11.560</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>freq_test/seg1_3_cZ[1]/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">freq_test/seg1_3_cZ[1]/F</td>
</tr>
<tr>
<td>12.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>freq_test/seg1_Z[1]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[1]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>freq_test/seg1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.331, 52.249%; route: 3.500, 42.222%; tC2Q: 0.458, 5.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.106</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>freq_test/un1_test_flag4_10_0/I0</td>
</tr>
<tr>
<td>11.148</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_10_0/F</td>
</tr>
<tr>
<td>11.577</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>freq_test/seg3_3_cZ[2]/I2</td>
</tr>
<tr>
<td>12.399</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">freq_test/seg3_3_cZ[2]/F</td>
</tr>
<tr>
<td>12.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>freq_test/seg3_Z[2]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[2]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>freq_test/seg3_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.981, 49.585%; route: 3.589, 44.706%; tC2Q: 0.458, 5.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.106</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>freq_test/un1_test_flag4_10_0/I0</td>
</tr>
<tr>
<td>11.148</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_10_0/F</td>
</tr>
<tr>
<td>11.577</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>freq_test/seg3_3_cZ[1]/I2</td>
</tr>
<tr>
<td>12.399</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">freq_test/seg3_3_cZ[1]/F</td>
</tr>
<tr>
<td>12.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>freq_test/seg3_Z[1]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[1]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>freq_test/seg3_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.981, 49.585%; route: 3.589, 44.706%; tC2Q: 0.458, 5.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.106</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>freq_test/un1_test_flag4_10_0/I0</td>
</tr>
<tr>
<td>11.148</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_10_0/F</td>
</tr>
<tr>
<td>11.577</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>freq_test/seg3_3_cZ[0]/I2</td>
</tr>
<tr>
<td>12.399</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">freq_test/seg3_3_cZ[0]/F</td>
</tr>
<tr>
<td>12.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>freq_test/seg3_Z[0]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[0]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>freq_test/seg3_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.981, 49.585%; route: 3.589, 44.706%; tC2Q: 0.458, 5.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg0_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.655</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>freq_test/un1_test_flag4_9_0_a2/I1</td>
</tr>
<tr>
<td>10.457</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0_a2/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>freq_test/un1_test_flag4_9_0/I1</td>
</tr>
<tr>
<td>11.502</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_3_cZ[3]/I1</td>
</tr>
<tr>
<td>12.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">freq_test/seg0_3_cZ[3]/F</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg0_Z[3]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.757, 47.107%; route: 3.760, 47.146%; tC2Q: 0.458, 5.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg0_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.655</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>freq_test/un1_test_flag4_9_0_a2/I1</td>
</tr>
<tr>
<td>10.457</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0_a2/F</td>
</tr>
<tr>
<td>10.876</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>freq_test/un1_test_flag4_9_0/I1</td>
</tr>
<tr>
<td>11.502</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_9_0/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>freq_test/seg0_3_cZ[2]/I1</td>
</tr>
<tr>
<td>12.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">freq_test/seg0_3_cZ[2]/F</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>freq_test/seg0_Z[2]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg0_Z[2]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>freq_test/seg0_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.757, 47.107%; route: 3.760, 47.146%; tC2Q: 0.458, 5.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.480</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>freq_test/g0_0/I0</td>
</tr>
<tr>
<td>10.106</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_0/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>freq_test/un1_test_flag4_10_0/I0</td>
</tr>
<tr>
<td>11.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">freq_test/un1_test_flag4_10_0/F</td>
</tr>
<tr>
<td>11.165</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_3_cZ[3]/I2</td>
</tr>
<tr>
<td>11.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg3_3_cZ[3]/F</td>
</tr>
<tr>
<td>11.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.987, 52.345%; route: 3.171, 41.638%; tC2Q: 0.458, 6.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>12.219</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[3]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 32.274%; route: 4.857, 61.886%; tC2Q: 0.458, 5.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>12.219</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>freq_test/seg1_Z[1]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[1]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>freq_test/seg1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 32.274%; route: 4.857, 61.886%; tC2Q: 0.458, 5.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>12.180</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>freq_test/seg3_Z[2]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[2]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>freq_test/seg3_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 32.433%; route: 4.819, 61.699%; tC2Q: 0.458, 5.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>12.180</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>freq_test/seg3_Z[1]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[1]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>freq_test/seg3_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 32.433%; route: 4.819, 61.699%; tC2Q: 0.458, 5.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>12.180</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[0]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>freq_test/seg3_Z[0]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[0]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>freq_test/seg3_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 32.433%; route: 4.819, 61.699%; tC2Q: 0.458, 5.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>11.846</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[3]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>freq_test/seg1_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[3]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>freq_test/seg1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 33.880%; route: 4.485, 59.989%; tC2Q: 0.458, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>11.846</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 33.880%; route: 4.485, 59.989%; tC2Q: 0.458, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>11.846</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[0]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 33.880%; route: 4.485, 59.989%; tC2Q: 0.458, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg2_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>freq_test/clk_gen_Z[16]/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[16]/Q</td>
</tr>
<tr>
<td>6.137</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_12/I1</td>
</tr>
<tr>
<td>7.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_12/F</td>
</tr>
<tr>
<td>7.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>freq_test/freq_gen_1_13/I1</td>
</tr>
<tr>
<td>7.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_13/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>freq_test/freq_gen_1_14/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_14/O</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>freq_test/freq_gen_1_15/I1</td>
</tr>
<tr>
<td>7.644</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/freq_gen_1_15/O</td>
</tr>
<tr>
<td>9.637</td>
<td>1.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>freq_test/g0_2/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/g0_2/F</td>
</tr>
<tr>
<td>11.846</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">freq_test/seg2_Z[3]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>freq_test/seg2_Z[3]/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg2_Z[3]</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>freq_test/seg2_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 33.880%; route: 4.485, 59.989%; tC2Q: 0.458, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/flag</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/flag</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>div_clk/flag/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>div_clk/flag_s/I2</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">div_clk/flag_s/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">div_clk/flag/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>div_clk/flag/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/flag</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>div_clk/flag</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/flag_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/flag_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>freq_test/flag_Z/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">freq_test/flag_Z/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>freq_test/flag_s/I2</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">freq_test/flag_s/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">freq_test/flag_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>freq_test/flag_Z/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/flag_Z</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>freq_test/flag_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>key0/key_times_Z[0]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[0]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>key0/un1_key_times_axbxc0_cZ/I1</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_axbxc0_cZ/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>key0/key_times_Z[0]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times_Z[0]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>key0/key_times_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>key0/key_times_Z[1]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C12[1][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[1]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>key0/un1_key_times_axbxc1_cZ/I0</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_axbxc1_cZ/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>key0/key_times_Z[1]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times_Z[1]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>key0/key_times_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_times_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>key0/key_times_Z[3]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[3]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>key0/un1_key_times_axbxc3_cZ/I2</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">key0/un1_key_times_axbxc3_cZ/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>key0/key_times_Z[3]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times_Z[3]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>key0/key_times_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[2]/Q</td>
</tr>
<tr>
<td>3.698</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_3_cZ[2]/I2</td>
</tr>
<tr>
<td>4.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg1_3_cZ[2]/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[2]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>freq_test/seg1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[0]/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_3_cZ[0]/I2</td>
</tr>
<tr>
<td>4.071</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">freq_test/seg1_3_cZ[0]/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg1_Z[0]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/seg0_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg0_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_Z[3]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[3]/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_3_cZ[3]/I3</td>
</tr>
<tr>
<td>4.072</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">freq_test/seg0_3_cZ[3]/F</td>
</tr>
<tr>
<td>4.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_Z[3]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg0_Z[3]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>freq_test/seg0_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[3]/Q</td>
</tr>
<tr>
<td>3.701</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_3_cZ[3]/I3</td>
</tr>
<tr>
<td>4.073</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">freq_test/seg3_3_cZ[3]/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">freq_test/seg3_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg3_Z[3]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>freq_test/seg3_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/seg0_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/seg0_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_Z[0]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[0]/Q</td>
</tr>
<tr>
<td>3.701</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_3_cZ[0]/I3</td>
</tr>
<tr>
<td>4.073</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">freq_test/seg0_3_cZ[0]/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">freq_test/seg0_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_Z[0]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/seg0_Z[0]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>freq_test/seg0_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>key0/key_reg_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>key0/key_times_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>key0/key_reg_Z/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">key0/key_reg_Z/Q</td>
</tr>
<tr>
<td>4.212</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">key0/key_times_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>key0/key_times_Z[0]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key0/key_times_Z[0]</td>
</tr>
<tr>
<td>3.375</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>key0/key_times_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.519, 60.872%; tC2Q: 0.333, 39.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>freq_test/clk_gen_Z[5]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[5]/Q</td>
</tr>
<tr>
<td>3.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[0][B]</td>
<td>freq_test/clk_gen_cry_0[5]/I0</td>
</tr>
<tr>
<td>4.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[5]/SUM</td>
</tr>
<tr>
<td>4.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>freq_test/clk_gen_Z[5]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[5]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>freq_test/clk_gen_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>freq_test/clk_gen_Z[7]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[7]/Q</td>
</tr>
<tr>
<td>3.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[1][B]</td>
<td>freq_test/clk_gen_cry_0[7]/I0</td>
</tr>
<tr>
<td>4.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[7]/SUM</td>
</tr>
<tr>
<td>4.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>freq_test/clk_gen_Z[7]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[7]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>freq_test/clk_gen_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>freq_test/clk_gen_Z[1]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[1]/Q</td>
</tr>
<tr>
<td>3.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C12[1][B]</td>
<td>freq_test/clk_gen_cry_0[1]/I0</td>
</tr>
<tr>
<td>4.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[1]/SUM</td>
</tr>
<tr>
<td>4.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>freq_test/clk_gen_Z[1]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[1]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>freq_test/clk_gen_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>div_clk/cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[1]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][B]</td>
<td>div_clk/un2_cnt_cry_1_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">div_clk/un2_cnt_cry_1_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>div_clk/cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[1]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>div_clk/cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>div_clk/cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[7]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>div_clk/un2_cnt_cry_7_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">div_clk/un2_cnt_cry_7_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>div_clk/cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_clk/cnt_Z[7]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>div_clk/cnt_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/times_cnt_Z[17]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/times_cnt_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>freq_test/times_cnt_Z[17]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C9[0][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[17]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C9[0][B]</td>
<td>freq_test/un2_times_cnt_cry_17_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" background: #97FFFF;">freq_test/un2_times_cnt_cry_17_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[17]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>freq_test/times_cnt_Z[17]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/times_cnt_Z[17]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>freq_test/times_cnt_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/times_cnt_Z[19]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/times_cnt_Z[19]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>freq_test/times_cnt_Z[19]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[19]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td>freq_test/un2_times_cnt_cry_19_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un2_times_cnt_cry_19_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[19]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>freq_test/times_cnt_Z[19]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/times_cnt_Z[19]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>freq_test/times_cnt_Z[19]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/times_cnt_Z[25]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/times_cnt_Z[25]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>freq_test/times_cnt_Z[25]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C10[1][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[25]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C10[1][B]</td>
<td>freq_test/un2_times_cnt_cry_25_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un2_times_cnt_cry_25_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[25]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>freq_test/times_cnt_Z[25]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/times_cnt_Z[25]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>freq_test/times_cnt_Z[25]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/times_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/times_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>freq_test/times_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C6[1][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C6[1][B]</td>
<td>freq_test/un2_times_cnt_cry_1_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">freq_test/un2_times_cnt_cry_1_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>freq_test/times_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/times_cnt_Z[1]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>freq_test/times_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/times_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/times_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>freq_test/times_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[5]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[0][B]</td>
<td>freq_test/un2_times_cnt_cry_5_0/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">freq_test/un2_times_cnt_cry_5_0/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">freq_test/times_cnt_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>freq_test/times_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/times_cnt_Z[5]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>freq_test/times_cnt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>freq_test/clk_gen_Z[11]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[11]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td>freq_test/clk_gen_cry_0[11]/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[11]/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>freq_test/clk_gen_Z[11]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[11]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>freq_test/clk_gen_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>freq_test/clk_gen_Z[13]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[13]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td>freq_test/clk_gen_cry_0[13]/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[13]/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>freq_test/clk_gen_Z[13]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[13]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>freq_test/clk_gen_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[17]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>freq_test/clk_gen_Z[17]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[17]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][B]</td>
<td>freq_test/clk_gen_cry_0[17]/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[17]/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[17]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>freq_test/clk_gen_Z[17]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[17]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>freq_test/clk_gen_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>freq_test/clk_gen_Z[19]</td>
</tr>
<tr>
<td class="label">To</td>
<td>freq_test/clk_gen_Z[19]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>freq_test/clk_gen_Z[19]/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[19]/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td>freq_test/clk_gen_cry_0[19]/I0</td>
</tr>
<tr>
<td>4.212</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">freq_test/clk_gen_cry_0[19]/SUM</td>
</tr>
<tr>
<td>4.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">freq_test/clk_gen_Z[19]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>IOL3[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>freq_test/clk_gen_Z[19]/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>freq_test/clk_gen_Z[19]</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>freq_test/clk_gen_Z[19]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/btn_out[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/btn_out[0]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_btn_deb/time_cnt_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>u_btn_deb/time_cnt_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_btn_deb/time_cnt_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>freq_test/seg1_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>freq_test/seg1_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>freq_test/seg1_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>freq_test/clk_gen_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>freq_test/clk_gen_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>freq_test/clk_gen_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>freq_test/clk_gen_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>freq_test/clk_gen_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>freq_test/clk_gen_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>freq_test/seg2_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>freq_test/seg2_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>freq_test/seg2_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>freq_test/clk_gen_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>freq_test/clk_gen_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>freq_test/clk_gen_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>freq_test/clk_gen_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>freq_test/clk_gen_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>freq_test/clk_gen_Z[6]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>108</td>
<td>clk_c</td>
<td>0.353</td>
<td>3.797</td>
</tr>
<tr>
<td>15</td>
<td>clk_100khz</td>
<td>8.307</td>
<td>4.268</td>
</tr>
<tr>
<td>15</td>
<td>seg0[0]</td>
<td>1.193</td>
<td>1.801</td>
</tr>
<tr>
<td>14</td>
<td>seg0[2]</td>
<td>0.711</td>
<td>1.806</td>
</tr>
<tr>
<td>14</td>
<td>freq_gen_1</td>
<td>0.353</td>
<td>2.011</td>
</tr>
<tr>
<td>14</td>
<td>seg0[1]</td>
<td>1.119</td>
<td>1.330</td>
</tr>
<tr>
<td>13</td>
<td>seg2[0]</td>
<td>2.424</td>
<td>1.338</td>
</tr>
<tr>
<td>13</td>
<td>seg2[2]</td>
<td>2.693</td>
<td>0.990</td>
</tr>
<tr>
<td>13</td>
<td>seg0[3]</td>
<td>0.733</td>
<td>1.649</td>
</tr>
<tr>
<td>13</td>
<td>seg3[1]</td>
<td>3.153</td>
<td>1.652</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C8</td>
<td>0.556</td>
</tr>
<tr>
<td>R9C7</td>
<td>0.486</td>
</tr>
<tr>
<td>R9C10</td>
<td>0.444</td>
</tr>
<tr>
<td>R9C9</td>
<td>0.389</td>
</tr>
<tr>
<td>R12C9</td>
<td>0.347</td>
</tr>
<tr>
<td>R8C8</td>
<td>0.306</td>
</tr>
<tr>
<td>R9C11</td>
<td>0.292</td>
</tr>
<tr>
<td>R7C8</td>
<td>0.292</td>
</tr>
<tr>
<td>R7C15</td>
<td>0.292</td>
</tr>
<tr>
<td>R12C7</td>
<td>0.292</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
