# system info system_0_tb on 2021.05.24.00:05:26
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1621825480
#
#
# Files generated for system_0_tb on 2021.05.24.00:05:26
files:
filepath,kind,attributes,module,is_top
system_0/testbench/system_0_tb/simulation/system_0_tb.vhd,VHDL,,system_0_tb,true
system_0/testbench/system_0_tb/simulation/submodules/system_0.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter_001.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter_002.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter_003.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_instruction_master_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_data_master_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_burst_adapter.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_burst_adapter_001.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0_s1_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_epcs_controller_epcs_control_port_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cfi_flash_0_uas_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sysid_qsys_0_control_slave_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_timer_0_s1_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_lcd_16207_0_control_slave_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_button_pio_s1_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_switch_pio_s1_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_dm9000a_avalon_slave_0_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_seg7_display_avalon_slave_0_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sram_0_avalon_slave_0_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_a1_0_avalon_slave_0_translator.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_rst_controller.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_rst_controller_002.vhd,VHDL,,system_0,false
system_0/testbench/system_0_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
system_0/testbench/system_0_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
system_0/testbench/system_0_tb/simulation/submodules/altera_sdram_partner_module.vhd,VHDL,,altera_sdram_partner_module,false
system_0/testbench/system_0_tb/simulation/submodules/altera_inout.vhd,VHDL,,altera_tristate_conduit_bridge_translator,false
system_0/testbench/system_0_tb/simulation/submodules/altera_tristate_conduit_bridge_translator.vhd,VHDL,,altera_tristate_conduit_bridge_translator,false
system_0/testbench/system_0_tb/simulation/submodules/altera_inout.vhd,VHDL,,altera_conduit_pin_divider,false
system_0/testbench/system_0_tb/simulation/submodules/altera_conduit_pin_divider.vhd,VHDL,,altera_conduit_pin_divider,false
system_0/testbench/system_0_tb/simulation/submodules/mentor/altera_external_memory_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_external_memory_bfm_vhdl,false
system_0/testbench/system_0_tb/simulation/submodules/mentor/altera_external_memory_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_external_memory_bfm_vhdl,false
system_0/testbench/system_0_tb/simulation/submodules/aldec/altera_external_memory_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_external_memory_bfm_vhdl,false
system_0/testbench/system_0_tb/simulation/submodules/aldec/altera_external_memory_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_external_memory_bfm_vhdl,false
system_0/testbench/system_0_tb/simulation/submodules/altera_external_memory_bfm_vhdl_pkg.vhd,VHDL,,altera_external_memory_bfm_vhdl,false
system_0/testbench/system_0_tb/simulation/submodules/altera_external_memory_bfm_vhdl.vhd,VHDL,,altera_external_memory_bfm_vhdl,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0.vhd,VHDL,,system_0_sdram_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0_test_component.vhd,VHDL,,system_0_sdram_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_epcs_controller.vhd,VHDL,,system_0_epcs_controller,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_epcs_controller_boot_rom.hex,HEX,,system_0_epcs_controller,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_jtag_uart_0.vhd,VHDL,,system_0_jtag_uart_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_timer_0.vhd,VHDL,,system_0_timer_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_lcd_16207_0.vhd,VHDL,,system_0_lcd_16207_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_button_pio.vhd,VHDL,,system_0_button_pio,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_switch_pio.vhd,VHDL,,system_0_switch_pio,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_SD_DAT.vhd,VHDL,,system_0_SD_DAT,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_SD_CLK.vhd,VHDL,,system_0_SD_CLK,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0.ocp,OTHER,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0.sdc,SDC,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0.vhd,VHDL_ENCRYPT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0.vho,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_bht_ram.dat,DAT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_bht_ram.hex,HEX,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_bht_ram.mif,MIF,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_dc_tag_ram.dat,DAT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_dc_tag_ram.hex,HEX,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_dc_tag_ram.mif,MIF,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_ic_tag_ram.dat,DAT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_ic_tag_ram.hex,HEX,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_ic_tag_ram.mif,MIF,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_sysclk.vhd,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_tck.vhd,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_wrapper.vhd,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_mult_cell.vhd,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_nios2_waves.do,OTHER,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_ociram_default_contents.dat,DAT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_ociram_default_contents.hex,HEX,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_ociram_default_contents.mif,MIF,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_oci_test_bench.vhd,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_rf_ram_a.dat,DAT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_rf_ram_a.hex,HEX,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_rf_ram_a.mif,MIF,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_rf_ram_b.dat,DAT,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_rf_ram_b.hex,HEX,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_rf_ram_b.mif,MIF,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_test_bench.vhd,VHDL,,system_0_cpu_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_tri_state_bridge_0_bridge_0.vho,VHDL,,system_0_tri_state_bridge_0_bridge_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0.vhd,VHDL,,system_0_tri_state_bridge_0_pinSharer_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_cfi_flash_0.vhd,VHDL,,system_0_cfi_flash_0,false
system_0/testbench/system_0_tb/simulation/submodules/system_0_sysid_qsys_0.vho,VHDL,,system_0_sysid_qsys_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_0_tb.system_0_inst,system_0
system_0_tb.system_0_inst.sdram_0,system_0_sdram_0
system_0_tb.system_0_inst.epcs_controller,system_0_epcs_controller
system_0_tb.system_0_inst.jtag_uart_0,system_0_jtag_uart_0
system_0_tb.system_0_inst.timer_0,system_0_timer_0
system_0_tb.system_0_inst.timer_1,system_0_timer_0
system_0_tb.system_0_inst.lcd_16207_0,system_0_lcd_16207_0
system_0_tb.system_0_inst.button_pio,system_0_button_pio
system_0_tb.system_0_inst.switch_pio,system_0_switch_pio
system_0_tb.system_0_inst.SD_DAT,system_0_SD_DAT
system_0_tb.system_0_inst.SD_CMD,system_0_SD_DAT
system_0_tb.system_0_inst.SD_CLK,system_0_SD_CLK
system_0_tb.system_0_inst.cpu_0,system_0_cpu_0
system_0_tb.system_0_inst.tri_state_bridge_0_bridge_0,system_0_tri_state_bridge_0_bridge_0
system_0_tb.system_0_inst.tri_state_bridge_0_pinSharer_0,system_0_tri_state_bridge_0_pinSharer_0
system_0_tb.system_0_inst.tri_state_bridge_0_pinSharer_0.pin_sharer,system_0_tri_state_bridge_0_pinSharer_0_pin_sharer
system_0_tb.system_0_inst.tri_state_bridge_0_pinSharer_0.arbiter,system_0_tri_state_bridge_0_pinSharer_0_arbiter
system_0_tb.system_0_inst.cfi_flash_0,system_0_cfi_flash_0
system_0_tb.system_0_inst.cfi_flash_0.tdt,system_0_cfi_flash_0_tdt
system_0_tb.system_0_inst.cfi_flash_0.slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.cfi_flash_0.tda,system_0_cfi_flash_0_tda
system_0_tb.system_0_inst.sysid_qsys_0,system_0_sysid_qsys_0
system_0_tb.system_0_inst.DM9000A,DM9000A_IF
system_0_tb.system_0_inst.SEG7_Display,SEG7_LUT_8
system_0_tb.system_0_inst.sram_0,SRAM_16Bit_512K
system_0_tb.system_0_inst.a1_0,top_avalon
system_0_tb.system_0_inst.cpu_0_instruction_master_translator,altera_merlin_master_translator
system_0_tb.system_0_inst.cpu_0_data_master_translator,altera_merlin_master_translator
system_0_tb.system_0_inst.cpu_0_instruction_master_translator,altera_merlin_master_translator
system_0_tb.system_0_inst.cpu_0_data_master_translator,altera_merlin_master_translator
system_0_tb.system_0_inst.cpu_0_jtag_debug_module_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.sdram_0_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.epcs_controller_epcs_control_port_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.cfi_flash_0_uas_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.timer_0_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.timer_1_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.lcd_16207_0_control_slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.button_pio_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.switch_pio_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.SD_DAT_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.SD_CMD_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.SD_CLK_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.DM9000A_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.SEG7_Display_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.sram_0_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.a1_0_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.cpu_0_jtag_debug_module_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.sdram_0_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.epcs_controller_epcs_control_port_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.cfi_flash_0_uas_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.timer_0_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.lcd_16207_0_control_slave_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.button_pio_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.switch_pio_s1_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.DM9000A_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.SEG7_Display_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.sram_0_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.a1_0_avalon_slave_0_translator,altera_merlin_slave_translator
system_0_tb.system_0_inst.cpu_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_0_tb.system_0_inst.cpu_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_0_tb.system_0_inst.cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.sdram_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.epcs_controller_epcs_control_port_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.cfi_flash_0_uas_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.timer_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.timer_1_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.button_pio_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.switch_pio_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.SD_DAT_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.SD_CMD_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.SD_CLK_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.DM9000A_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.SEG7_Display_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.a1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.sdram_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.cfi_flash_0_uas_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_0_tb.system_0_inst.cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.epcs_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.switch_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.SD_DAT_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.SD_CMD_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.SD_CLK_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.DM9000A_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.SEG7_Display_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.a1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
system_0_tb.system_0_inst.cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo,system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo
system_0_tb.system_0_inst.sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,system_0_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
system_0_tb.system_0_inst.addr_router,system_0_addr_router
system_0_tb.system_0_inst.addr_router_001,system_0_addr_router_001
system_0_tb.system_0_inst.id_router,system_0_id_router
system_0_tb.system_0_inst.id_router_002,system_0_id_router
system_0_tb.system_0_inst.id_router_004,system_0_id_router
system_0_tb.system_0_inst.id_router_001,system_0_id_router_001
system_0_tb.system_0_inst.id_router_003,system_0_id_router_003
system_0_tb.system_0_inst.id_router_005,system_0_id_router_005
system_0_tb.system_0_inst.id_router_006,system_0_id_router_005
system_0_tb.system_0_inst.id_router_007,system_0_id_router_005
system_0_tb.system_0_inst.id_router_008,system_0_id_router_005
system_0_tb.system_0_inst.id_router_009,system_0_id_router_005
system_0_tb.system_0_inst.id_router_010,system_0_id_router_005
system_0_tb.system_0_inst.id_router_011,system_0_id_router_005
system_0_tb.system_0_inst.id_router_012,system_0_id_router_005
system_0_tb.system_0_inst.id_router_013,system_0_id_router_005
system_0_tb.system_0_inst.id_router_014,system_0_id_router_005
system_0_tb.system_0_inst.id_router_015,system_0_id_router_005
system_0_tb.system_0_inst.id_router_017,system_0_id_router_005
system_0_tb.system_0_inst.id_router_016,system_0_id_router_016
system_0_tb.system_0_inst.limiter,altera_merlin_traffic_limiter
system_0_tb.system_0_inst.burst_adapter,altera_merlin_burst_adapter
system_0_tb.system_0_inst.burst_adapter_001,altera_merlin_burst_adapter
system_0_tb.system_0_inst.burst_adapter_002,altera_merlin_burst_adapter
system_0_tb.system_0_inst.burst_adapter,altera_merlin_burst_adapter
system_0_tb.system_0_inst.burst_adapter_001,altera_merlin_burst_adapter
system_0_tb.system_0_inst.rst_controller,altera_reset_controller
system_0_tb.system_0_inst.rst_controller_001,altera_reset_controller
system_0_tb.system_0_inst.rst_controller_002,altera_reset_controller
system_0_tb.system_0_inst.rst_controller,altera_reset_controller
system_0_tb.system_0_inst.rst_controller_002,altera_reset_controller
system_0_tb.system_0_inst.cmd_xbar_demux,system_0_cmd_xbar_demux
system_0_tb.system_0_inst.cmd_xbar_demux_001,system_0_cmd_xbar_demux_001
system_0_tb.system_0_inst.cmd_xbar_mux,system_0_cmd_xbar_mux
system_0_tb.system_0_inst.cmd_xbar_mux_001,system_0_cmd_xbar_mux
system_0_tb.system_0_inst.cmd_xbar_mux_002,system_0_cmd_xbar_mux
system_0_tb.system_0_inst.cmd_xbar_mux_003,system_0_cmd_xbar_mux
system_0_tb.system_0_inst.cmd_xbar_mux_004,system_0_cmd_xbar_mux
system_0_tb.system_0_inst.rsp_xbar_demux,system_0_rsp_xbar_demux
system_0_tb.system_0_inst.rsp_xbar_demux_001,system_0_rsp_xbar_demux
system_0_tb.system_0_inst.rsp_xbar_demux_002,system_0_rsp_xbar_demux
system_0_tb.system_0_inst.rsp_xbar_demux_003,system_0_rsp_xbar_demux
system_0_tb.system_0_inst.rsp_xbar_demux_004,system_0_rsp_xbar_demux
system_0_tb.system_0_inst.rsp_xbar_demux_005,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_006,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_007,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_008,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_009,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_010,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_011,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_012,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_013,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_014,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_015,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_016,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_demux_017,system_0_rsp_xbar_demux_005
system_0_tb.system_0_inst.rsp_xbar_mux,system_0_rsp_xbar_mux
system_0_tb.system_0_inst.rsp_xbar_mux_001,system_0_rsp_xbar_mux_001
system_0_tb.system_0_inst.width_adapter,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_001,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_002,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_003,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_004,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_005,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_001,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_002,altera_merlin_width_adapter
system_0_tb.system_0_inst.width_adapter_003,altera_merlin_width_adapter
system_0_tb.system_0_inst.irq_mapper,system_0_irq_mapper
system_0_tb.system_0_inst_clk_50_clk_in_bfm,altera_avalon_clock_source
system_0_tb.system_0_inst_merged_resets_in_reset_bfm,altera_avalon_reset_source
system_0_tb.sdram_0_my_partner,altera_sdram_partner_module
system_0_tb.tri_state_bridge_0_bridge_0_tcb_translator,altera_tristate_conduit_bridge_translator
system_0_tb.tri_state_bridge_0_pinSharer_0_pin_divider,altera_conduit_pin_divider
system_0_tb.cfi_flash_0_external_mem_bfm,altera_external_memory_bfm_vhdl
