{
  "module_name": "pipeline.json",
  "hash_id": "3ebc35900a77503851b77be77b7a10b842a9edc5be9987d2ddec6e92db17c402",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/rocketlake/pipeline.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles when divide unit is busy executing divide or square root operations.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"ARITH.DIVIDER_ACTIVE\",\n        \"PublicDescription\": \"Counts cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x9\"\n    },\n    {\n        \"BriefDescription\": \"Number of occurrences where a microcode assist is invoked by hardware.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"ASSISTS.ANY\",\n        \"PublicDescription\": \"Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"All branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\"\n    },\n    {\n        \"BriefDescription\": \"Conditional branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.COND\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts conditional branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x11\"\n    },\n    {\n        \"BriefDescription\": \"Not taken branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.COND_NTAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts not taken branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Taken conditional branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.COND_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts taken conditional branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Far branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.FAR_BRANCH\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts far branch instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Indirect near branch instructions retired (excluding returns)\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.INDIRECT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts near indirect branch instructions retired excluding returns. TSX abort is an indirect branch.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Direct and indirect near call instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_CALL\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts both direct and indirect near call instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Return instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_RETURN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts return instructions retired.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Taken branch instructions retired.\",\n        \"EventCode\": \"0xc4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts taken branch instructions retired.\",\n        \"SampleAfterValue\": \"400009\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"All mispredicted branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch.  When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path.\",\n        \"SampleAfterValue\": \"50021\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted conditional branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts mispredicted conditional branch instructions retired.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x11\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted non-taken conditional branch instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_NTAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the number of conditional branch instructions retired that were mispredicted and the branch direction was not taken.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"number of branch instructions retired that were mispredicted and taken.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.COND_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts taken conditional mispredicted branch instructions retired.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted indirect CALL instructions retired.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.INDIRECT_CALL\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired mispredicted indirect (near taken) CALL instructions, including both register and memory indirect.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of near branch instructions retired that were mispredicted and taken.\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.NEAR_TAKEN\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts number of near branch instructions retired that were mispredicted and taken.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"This event counts the number of mispredicted ret instructions retired. Non PEBS\",\n        \"EventCode\": \"0xc5\",\n        \"EventName\": \"BR_MISP_RETIRED.RET\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"This is a non-precise version (that is, does not use PEBS) of the event that counts mispredicted return instructions retired.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cycle counts are evenly distributed between active threads in the Core.\",\n        \"EventCode\": \"0xec\",\n        \"EventName\": \"CPU_CLK_UNHALTED.DISTRIBUTED\",\n        \"PublicDescription\": \"This event distributes cycle counts between active hyperthreads, i.e., those in C0.  A hyperthread becomes inactive when it executes the HLT or MWAIT instructions.  If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Core crystal clock cycles when this thread is unhalted and the other thread is halted.\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\",\n        \"PublicDescription\": \"Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted.\",\n        \"SampleAfterValue\": \"25003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.\",\n        \"EventCode\": \"0x3c\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_DISTRIBUTED\",\n        \"PublicDescription\": \"This event distributes Core crystal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If one thread is active in a core, all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Reference cycles when the core is not in halt state.\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_TSC\",\n        \"PublicDescription\": \"Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'.  The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'.  After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Core crystal clock cycles when the thread is unhalted.\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_XCLK\",\n        \"PublicDescription\": \"Counts core crystal clock cycles when the thread is unhalted.\",\n        \"SampleAfterValue\": \"25003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles when the thread is not in halt state\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"PublicDescription\": \"Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Thread cycles when thread is not in halt state\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD_P\",\n        \"PublicDescription\": \"This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.\",\n        \"SampleAfterValue\": \"2000003\"\n    },\n    {\n        \"BriefDescription\": \"Cycles while L1 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"8\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L1D_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cycles while L2 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L2_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles while memory subsystem has an outstanding load.\",\n        \"CounterMask\": \"16\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_MEM_ANY\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L1 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"12\",\n        \"EventCode\": \"0xA3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L1D_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xc\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L2 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"5\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L2_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while memory subsystem has an outstanding load.\",\n        \"CounterMask\": \"20\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_MEM_ANY\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x14\"\n    },\n    {\n        \"BriefDescription\": \"Total execution stalls.\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_TOTAL\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.1_PORTS_UTIL\",\n        \"PublicDescription\": \"Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.2_PORTS_UTIL\",\n        \"PublicDescription\": \"Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.3_PORTS_UTIL\",\n        \"PublicDescription\": \"Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.\",\n        \"EventCode\": \"0xa6\",\n        \"EventName\": \"EXE_ACTIVITY.4_PORTS_UTIL\",\n        \"PublicDescription\": \"Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where the Store Buffer was full and no loads caused an execution stall.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xA6\",\n        \"EventName\": \"EXE_ACTIVITY.BOUND_ON_STORES\",\n        \"PublicDescription\": \"Counts cycles where the Store Buffer was full and no loads caused an execution stall.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Stalls caused by changing prefix length of the instruction. [This event is alias to DECODE.LCP]\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"ILD_STALL.LCP\",\n        \"PublicDescription\": \"Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to DECODE.LCP]\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instruction decoders utilized in a cycle\",\n        \"EventCode\": \"0x55\",\n        \"EventName\": \"INST_DECODED.DECODERS\",\n        \"PublicDescription\": \"Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of instructions retired. Fixed Counter - architectural event\",\n        \"EventName\": \"INST_RETIRED.ANY\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the number of instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of instructions retired. General Counter - architectural event\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.ANY_P\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the number of instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.\",\n        \"SampleAfterValue\": \"2000003\"\n    },\n    {\n        \"BriefDescription\": \"Number of all retired NOP instructions.\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.NOP\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Precise instruction retired event with a reduced effect of PEBS shadow in IP distribution\",\n        \"EventName\": \"INST_RETIRED.PREC_DIST\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"A version of INST_RETIRED that allows for a more unbiased distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR) feature to mitigate some bias in how retired instructions get sampled. Use on Fixed Counter 0.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles without actually retired instructions.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xc0\",\n        \"EventName\": \"INST_RETIRED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"This event counts cycles without actually retired instructions.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x0D\",\n        \"EventName\": \"INT_MISC.ALL_RECOVERY_CYCLES\",\n        \"PublicDescription\": \"Counts cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Clears speculative count\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x0D\",\n        \"EventName\": \"INT_MISC.CLEARS_COUNT\",\n        \"PublicDescription\": \"Counts the number of speculative clears due to any type of branch misprediction or machine clears\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.\",\n        \"EventCode\": \"0x0d\",\n        \"EventName\": \"INT_MISC.CLEAR_RESTEER_CYCLES\",\n        \"PublicDescription\": \"Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles the allocator was stalled due to recovery from earlier clear event for this thread\",\n        \"EventCode\": \"0x0D\",\n        \"EventName\": \"INT_MISC.RECOVERY_CYCLES\",\n        \"PublicDescription\": \"Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.\",\n        \"SampleAfterValue\": \"500009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots where uops got dropped\",\n        \"EventCode\": \"0x0d\",\n        \"EventName\": \"INT_MISC.UOP_DROPPING\",\n        \"PublicDescription\": \"Estimated number of Top-down Microarchitecture Analysis slots that got dropped due to non front-end reasons\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.NO_SR\",\n        \"PublicDescription\": \"Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Loads blocked due to overlapping with a preceding store that cannot be forwarded.\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"LD_BLOCKS.STORE_FORWARD\",\n        \"PublicDescription\": \"Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"False dependencies due to partial compare on address.\",\n        \"EventCode\": \"0x07\",\n        \"EventName\": \"LD_BLOCKS_PARTIAL.ADDRESS_ALIAS\",\n        \"PublicDescription\": \"Counts the number of times a load got blocked due to false dependencies due to partial compare on address.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.\",\n        \"EventCode\": \"0x4c\",\n        \"EventName\": \"LOAD_HIT_PREFETCH.SWPF\",\n        \"PublicDescription\": \"Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Uops delivered by the LSD, but didn't come from the decoder.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"LSD.CYCLES_ACTIVE\",\n        \"PublicDescription\": \"Counts the cycles when at least one uop is delivered by the LSD (Loop-stream detector).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.\",\n        \"CounterMask\": \"5\",\n        \"EventCode\": \"0xa8\",\n        \"EventName\": \"LSD.CYCLES_OK\",\n        \"PublicDescription\": \"Counts the cycles when optimal number of uops is delivered by the LSD (Loop-stream detector).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of Uops delivered by the LSD.\",\n        \"EventCode\": \"0xa8\",\n        \"EventName\": \"LSD.UOPS\",\n        \"PublicDescription\": \"Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of machine clears (nukes) of any type.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.COUNT\",\n        \"PublicDescription\": \"Counts the number of machine clears (nukes) of any type.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Self-modifying code (SMC) detected.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.SMC\",\n        \"PublicDescription\": \"Counts self-modifying code (SMC) detected, which causes a machine clear.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Increments whenever there is an update to the LBR array.\",\n        \"EventCode\": \"0xcc\",\n        \"EventName\": \"MISC_RETIRED.LBR_INSERTS\",\n        \"PublicDescription\": \"Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR to be enabled properly.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of retired PAUSE instructions. This event is not supported on first SKL and KBL products.\",\n        \"EventCode\": \"0xcc\",\n        \"EventName\": \"MISC_RETIRED.PAUSE_INST\",\n        \"PublicDescription\": \"Counts number of retired PAUSE instructions. This event is not supported on first SKL and KBL products.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled due to no store buffers available. (not including draining form sync).\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"RESOURCE_STALLS.SB\",\n        \"PublicDescription\": \"Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Counts cycles where the pipeline is stalled due to serializing operations.\",\n        \"EventCode\": \"0xa2\",\n        \"EventName\": \"RESOURCE_STALLS.SCOREBOARD\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when Reservation Station (RS) is empty for the thread\",\n        \"EventCode\": \"0x5e\",\n        \"EventName\": \"RS_EVENTS.EMPTY_CYCLES\",\n        \"PublicDescription\": \"Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into stravation periods (e.g. branch mispredictions or i-cache misses)\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts end of periods where the Reservation Station (RS) was empty.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x5E\",\n        \"EventName\": \"RS_EVENTS.EMPTY_END\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events)\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots where no uops were being issued due to lack of back-end resources.\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.BACKEND_BOUND_SLOTS\",\n        \"PublicDescription\": \"Counts the number of Top-down Microarchitecture Analysis (TMA) method's  slots where no micro-operations were being issued from front-end to back-end of the machine due to lack of back-end resources.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots wasted due to incorrect speculation by branch mispredictions\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.BR_MISPREDICT_SLOTS\",\n        \"PublicDescription\": \"Number of TMA slots that were wasted due to incorrect speculation by branch mispredictions. This event estimates number of operations that were issued but not retired from the speculative path as well as the out-of-order engine recovery past a branch misprediction.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots available for an unhalted logical processor. Fixed counter - architectural event\",\n        \"EventName\": \"TOPDOWN.SLOTS\",\n        \"PublicDescription\": \"Number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method (TMA). The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the TMA method. This architectural event is counted on a designated fixed counter (Fixed Counter 3).\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"TMA slots available for an unhalted logical processor. General counter - architectural event\",\n        \"EventCode\": \"0xa4\",\n        \"EventName\": \"TOPDOWN.SLOTS_P\",\n        \"PublicDescription\": \"Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core.\",\n        \"SampleAfterValue\": \"10000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops decoded out of instructions exclusively fetched by decoder 0\",\n        \"EventCode\": \"0x56\",\n        \"EventName\": \"UOPS_DECODED.DEC0\",\n        \"PublicDescription\": \"Uops exclusively fetched by decoder 0\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 0\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_0\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 1\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_1\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 2 and 3\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_2_3\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 2 and 3.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 4 and 9\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_4_9\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 5 and 9.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 5\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_5\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 6\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_6\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on port 7 and 8\",\n        \"EventCode\": \"0xa1\",\n        \"EventName\": \"UOPS_DISPATCHED.PORT_7_8\",\n        \"PublicDescription\": \"Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 7 and 8.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of uops executed on the core.\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE\",\n        \"PublicDescription\": \"Counts the number of uops executed from any thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 1 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_1\",\n        \"PublicDescription\": \"Counts cycles when at least 1 micro-op is executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 2 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_2\",\n        \"PublicDescription\": \"Counts cycles when at least 2 micro-ops are executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 3 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"3\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_3\",\n        \"PublicDescription\": \"Counts cycles when at least 3 micro-ops are executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles at least 4 micro-op is executed from any thread on physical core.\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_CYCLES_GE_4\",\n        \"PublicDescription\": \"Counts cycles when at least 4 micro-ops are executed from any thread on physical core.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 1 uop was executed per-thread\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_1\",\n        \"PublicDescription\": \"Cycles where at least 1 uop was executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 2 uops were executed per-thread\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_2\",\n        \"PublicDescription\": \"Cycles where at least 2 uops were executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 3 uops were executed per-thread\",\n        \"CounterMask\": \"3\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_3\",\n        \"PublicDescription\": \"Cycles where at least 3 uops were executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 4 uops were executed per-thread\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.CYCLES_GE_4\",\n        \"PublicDescription\": \"Cycles where at least 4 uops were executed per-thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of cycles no uops were dispatched to be executed on this thread.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops to be executed per-thread each cycle.\",\n        \"EventCode\": \"0xb1\",\n        \"EventName\": \"UOPS_EXECUTED.THREAD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of x87 uops dispatched.\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.X87\",\n        \"PublicDescription\": \"Counts the number of x87 uops executed.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Uops that RAT issues to RS\",\n        \"EventCode\": \"0x0e\",\n        \"EventName\": \"UOPS_ISSUED.ANY\",\n        \"PublicDescription\": \"Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when RAT does not issue Uops to RS for the thread\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x0E\",\n        \"EventName\": \"UOPS_ISSUED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts cycles during which the Resource Allocation Table (RAT) does not issue any Uops to the reservation station (RS) for the current thread.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Uops inserted at issue-stage in order to preserve upper bits of vector registers.\",\n        \"EventCode\": \"0x0e\",\n        \"EventName\": \"UOPS_ISSUED.VECTOR_WIDTH_MISMATCH\",\n        \"PublicDescription\": \"Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to 'Mixing Intel AVX and Intel SSE Code' section of the Optimization Guide.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retirement slots used.\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.SLOTS\",\n        \"PublicDescription\": \"Counts the retirement slots used each cycle.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles without actually retired uops.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"This event counts cycles without actually retired uops.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with less than 10 actually retired uops.\",\n        \"CounterMask\": \"10\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.TOTAL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles using always true condition (uops_ret < 16) applied to non PEBS uops retired event.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}