#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 12:25:59 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
Start mod-gen.
I: Constant propagation done on s1/N39_bc0 (bmsREDAND).
I: Constant propagation done on s1/N181_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N151_ab1 (bmsREDAND).
I: Constant propagation done on s1/N91_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N91_bc1 (bmsREDAND).
I: Constant propagation done on s1/N137_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
Start logic-optimization.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     7 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     21 uses
GTP_LUT3                      9 uses
GTP_LUT4                     24 uses
GTP_LUT5                     37 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 43
GTP_INBUF                   8 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 133 of 17536 (0.76%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 133
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 43 of 240 (17.92%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 7
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N340)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N383)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N433)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N612)        : 4


Number of DFF:CE Signals : 5
  s1.N340(from GTP_LUT5M:Z)                        : 4
  s1.N383(from GTP_LUT5:Z)                         : 4
  s1.N433(from GTP_LUT4:Z)                         : 4
  s1.N612(from GTP_LUT5M:Z)                        : 4
  nt_rst_n(from GTP_INBUF:O)                       : 7

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     221.288 MHz       1000.000          4.519        995.481
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     956.023 MHz       1000.000          1.046        998.954
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.481       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.954       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N423_1/I4 (GTP_LUT5)
                                   td                    0.174       5.754 f       s1/N423_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.265         s1/N1008         
                                                                                   s1/N433_6/I4 (GTP_LUT5)
                                   td                    0.174       6.439 f       s1/N433_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.880         s1/_N364         
                                                                                   s1/N1016_4/I3 (GTP_LUT4)
                                   td                    0.174       7.054 f       s1/N1016_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.495         s1/N1016         
                                                                                   s1/N1156_4/I4 (GTP_LUT5)
                                   td                    0.174       7.669 f       s1/N1156_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.039         s1/N1156         
                                                                                   s1/N434_4/I4 (GTP_LUT5)
                                   td                    0.164       8.203 r       s1/N434_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.203         s1/N434          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.203         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.190%), Route: 2.920ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.481                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N433_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N433_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N365         
                                                                                   s1/N612_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N612_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N612_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N612_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N612          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N433_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N433_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N365         
                                                                                   s1/N612_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N612_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N612_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N612_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N612          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_E)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_E)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_E)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=14)       0.639       1.532         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.714%), Route: 0.639ns(66.286%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.954                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=14)       0.639       1.532         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.714%), Route: 0.639ns(66.286%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.954                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_lin [3]   
                                                                           r       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=10)       0.605       1.490         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.490         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.382%), Route: 0.605ns(65.618%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.889                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.517         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.517         Logic Levels: 0  
                                                                                   Logic: 0.317ns(33.404%), Route: 0.632ns(66.596%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N222         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[5]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[5]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N254            
                                                                                   dis_seg_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[5]       
 dis_seg[5]                                                                f       dis_seg[5] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N222         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N244            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N222         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N252            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                                   s1/N2/I0 (GTP_LUT2)
                                   td                    0.203       2.284 r       s1/N2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.284         s1/N2            
                                                                           r       s1/key_2/D (GTP_DFF_E)

 Data arrival time                                                   2.284         Logic Levels: 2  
                                                                                   Logic: 1.414ns(61.909%), Route: 0.870ns(38.091%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                                   s1/N5/I0 (GTP_LUT2)
                                   td                    0.189       2.341 r       s1/N5/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.341         s1/N5            
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 1.400ns(59.804%), Route: 0.941ns(40.196%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[0]                                           0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.000       0.000         key_column[0]    
                                                                                   key_column_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[0] 
                                                                                   s1/N4/I0 (GTP_LUT2)
                                   td                    0.189       2.341 r       s1/N4/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.341         s1/N4            
                                                                           r       s1/key_yellow/D (GTP_DFF_E)

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 1.400ns(59.804%), Route: 0.941ns(40.196%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 12.000 sec
Action synthesize: CPU time elapsed is 10.531 sec
Current time: Tue May 30 12:26:09 2023
Action synthesize: Peak memory pool usage is 193,826,816 bytes
