{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609343125345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609343125345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 16:45:25 2020 " "Processing started: Wed Dec 30 16:45:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609343125345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343125345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx -c rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx -c rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343125345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609343125574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609343125575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8bit-arch " "Found design unit 1: shift_register_8bit-arch" {  } { { "../../general_components/shift_register/vhd/shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132245 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bit " "Found entity 1: shift_register_8bit" {  } { { "../../general_components/shift_register/vhd/shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_nbit-arch " "Found design unit 1: counter_nbit-arch" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132245 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_nbit " "Found entity 1: counter_nbit" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voter_3bit-arch " "Found design unit 1: voter_3bit-arch" {  } { { "../components/voter/voter_3bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132246 ""} { "Info" "ISGN_ENTITY_NAME" "1 voter_3bit " "Found entity 1: voter_3bit" {  } { { "../components/voter/voter_3bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_detector-arch " "Found design unit 1: stop_detector-arch" {  } { { "../components/stop_det/stop_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132247 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_detector " "Found entity 1: stop_detector" {  } { { "../components/stop_det/stop_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_detector-arch " "Found design unit 1: start_detector-arch" {  } { { "../components/start_det/start_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132247 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_detector " "Found entity 1: start_detector" {  } { { "../components/start_det/start_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_dp-str " "Found design unit 1: rx_dp-str" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132248 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_cu-str " "Found design unit 1: rx_cu-str" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132249 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_cu " "Found entity 1: rx_cu" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-str " "Found design unit 1: rx-str" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132249 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609343132249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx " "Elaborating entity \"rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609343132289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_error rx.vhd(47) " "Verilog HDL or VHDL warning at rx.vhd(47): object \"flag_error\" assigned a value but never read" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609343132290 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "voter_en rx.vhd(52) " "VHDL Signal Declaration warning at rx.vhd(52): used implicit default value for signal \"voter_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609343132290 "|rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp rx_dp:datapath " "Elaborating entity \"rx_dp\" for hierarchy \"rx_dp:datapath\"" {  } { { "../vhd/rx.vhd" "datapath" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132290 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SL rx_dp.vhd(60) " "VHDL Signal Declaration warning at rx_dp.vhd(60): used explicit default value for signal \"SL\" because signal was never assigned a value" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609343132291 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_c_shift rx_dp.vhd(62) " "VHDL Signal Declaration warning at rx_dp.vhd(62): used implicit default value for signal \"d_c_shift\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609343132291 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_c_rxfull rx_dp.vhd(63) " "VHDL Signal Declaration warning at rx_dp.vhd(63): used implicit default value for signal \"d_c_rxfull\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609343132291 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_c_rxfull rx_dp.vhd(65) " "Verilog HDL or VHDL warning at rx_dp.vhd(65): object \"q_c_rxfull\" assigned a value but never read" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609343132291 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld rx_dp.vhd(66) " "VHDL Signal Declaration warning at rx_dp.vhd(66): used implicit default value for signal \"ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609343132291 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_out rx_dp.vhd(68) " "Verilog HDL or VHDL warning at rx_dp.vhd(68): object \"s_out\" assigned a value but never read" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609343132291 "|rx|rx_dp:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voter_3bit rx_dp:datapath\|voter_3bit:voter " "Elaborating entity \"voter_3bit\" for hierarchy \"rx_dp:datapath\|voter_3bit:voter\"" {  } { { "../vhd/rx_dp.vhd" "voter" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_detector rx_dp:datapath\|start_detector:start_det " "Elaborating entity \"start_detector\" for hierarchy \"rx_dp:datapath\|start_detector:start_det\"" {  } { { "../vhd/rx_dp.vhd" "start_det" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_detector rx_dp:datapath\|stop_detector:stop_det " "Elaborating entity \"stop_detector\" for hierarchy \"rx_dp:datapath\|stop_detector:stop_det\"" {  } { { "../vhd/rx_dp.vhd" "stop_det" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8bit rx_dp:datapath\|shift_register_8bit:shift_reg_samples " "Elaborating entity \"shift_register_8bit\" for hierarchy \"rx_dp:datapath\|shift_register_8bit:shift_reg_samples\"" {  } { { "../vhd/rx_dp.vhd" "shift_reg_samples" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nbit rx_dp:datapath\|counter_nbit:counter_shift " "Elaborating entity \"counter_nbit\" for hierarchy \"rx_dp:datapath\|counter_nbit:counter_shift\"" {  } { { "../vhd/rx_dp.vhd" "counter_shift" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nbit rx_dp:datapath\|counter_nbit:counter_rxfull " "Elaborating entity \"counter_nbit\" for hierarchy \"rx_dp:datapath\|counter_nbit:counter_rxfull\"" {  } { { "../vhd/rx_dp.vhd" "counter_rxfull" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cu rx_cu:control_unit " "Elaborating entity \"rx_cu\" for hierarchy \"rx_cu:control_unit\"" {  } { { "../vhd/rx.vhd" "control_unit" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343132298 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state rx_cu.vhd(76) " "VHDL Process Statement warning at rx_cu.vhd(76): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609343132299 "|rx|rx_cu:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stop_en_tmp rx_cu.vhd(140) " "VHDL Process Statement warning at rx_cu.vhd(140): inferring latch(es) for signal or variable \"stop_en_tmp\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_en_tmp rx_cu.vhd(140) " "VHDL Process Statement warning at rx_cu.vhd(140): inferring latch(es) for signal or variable \"start_en_tmp\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_en_tmp rx_cu.vhd(140) " "Inferred latch for \"start_en_tmp\" at rx_cu.vhd(140)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_en_tmp rx_cu.vhd(140) " "Inferred latch for \"stop_en_tmp\" at rx_cu.vhd(140)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.error_s rx_cu.vhd(76) " "Inferred latch for \"next_state.error_s\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.res_cnt rx_cu.vhd(76) " "Inferred latch for \"next_state.res_cnt\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop_on rx_cu.vhd(76) " "Inferred latch for \"next_state.stop_on\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start_off rx_cu.vhd(76) " "Inferred latch for \"next_state.start_off\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.sh_sample rx_cu.vhd(76) " "Inferred latch for \"next_state.sh_sample\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.sh_data rx_cu.vhd(76) " "Inferred latch for \"next_state.sh_data\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_s rx_cu.vhd(76) " "Inferred latch for \"next_state.reset_s\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle rx_cu.vhd(76) " "Inferred latch for \"next_state.idle\" at rx_cu.vhd(76)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343132300 "|rx|rx_cu:control_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|next_state.sh_data_253 " "Latch rx_cu:control_unit\|next_state.sh_data_253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\]" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132708 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|start_en_tmp " "Latch rx_cu:control_unit\|start_en_tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_cu:control_unit\|present_state.start_off " "Ports D and ENA on the latch are fed by the same signal rx_cu:control_unit\|present_state.start_off" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132708 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|next_state.sh_sample_242 " "Latch rx_cu:control_unit\|next_state.sh_sample_242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\]" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132708 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\] " "Ports ENA and PRE on the latch are fed by the same signal rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\]" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132708 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|stop_en_tmp " "Latch rx_cu:control_unit\|stop_en_tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_cu:control_unit\|present_state.stop_on " "Ports D and ENA on the latch are fed by the same signal rx_cu:control_unit\|present_state.stop_on" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132708 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|next_state.idle_283 " "Latch rx_cu:control_unit\|next_state.idle_283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_cu:control_unit\|present_state.idle " "Ports D and ENA on the latch are fed by the same signal rx_cu:control_unit\|present_state.idle" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132708 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|next_state.reset_s_268 " "Latch rx_cu:control_unit\|next_state.reset_s_268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_cu:control_unit\|present_state.idle " "Ports D and ENA on the latch are fed by the same signal rx_cu:control_unit\|present_state.idle" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132709 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|next_state.res_cnt_205 " "Latch rx_cu:control_unit\|next_state.res_cnt_205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\]" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\] " "Ports ENA and CLR on the latch are fed by the same signal rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\]" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132709 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rx_cu:control_unit\|next_state.error_s_194 " "Latch rx_cu:control_unit\|next_state.error_s_194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal rx_dp:datapath\|counter_nbit:counter_shift\|data\[2\]" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609343132709 ""}  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609343132709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609343132802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609343133079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609343133079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609343133109 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609343133109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609343133109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609343133109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609343133117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 16:45:33 2020 " "Processing ended: Wed Dec 30 16:45:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609343133117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609343133117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609343133117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609343133117 ""}
