INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Access' on host 'desktop-80c962t' (Windows NT_amd64 version 6.2) on Sun Nov 13 22:16:31 +0800 2022
INFO: [HLS 200-10] In directory 'C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C'
Sourcing Tcl script 'C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project canny 
INFO: [HLS 200-10] Opening project 'C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny'.
INFO: [HLS 200-1510] Running: set_top canny 
INFO: [HLS 200-1510] Running: add_files canny.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'canny.cpp' to the project
INFO: [HLS 200-1510] Running: add_files canny.hpp -cflags -I. 
WARNING: [HLS 200-40] Cannot find design file 'canny.hpp'
INFO: [HLS 200-1510] Running: add_files -tb src.txt -cflags -I. -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb dst.txt -cflags -I. -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'dst.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb canny_test.cpp -cflags -I. -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'canny_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.8ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 4.8 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./canny/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name canny canny 
INFO: [HLS 200-1510] Running: set_directive_pipeline canny/NonMaxSup_y 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/gradient_theta_shift 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label11 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label12 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label13 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label14 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label15 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label16 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label17 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label18 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label19 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label20 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label21 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label22 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label23 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label24 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label25 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label26 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label27 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label28 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label29 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label30 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label31 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label32 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label33 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label34 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label35 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label36 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label37 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label38 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label39 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label40 
INFO: [HLS 200-1510] Running: set_directive_unroll canny/canny_label41 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling canny.cpp_pre.cpp.tb.cpp
   Compiling apatb_canny.cpp
   Compiling canny_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_canny_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*******************************************
PASS: The output matches the golden output!
*******************************************
64INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Xilinx\Vitis_HLS\2022.1\HLS_LAB_C\canny\solution1\sim\verilog>set PATH= 

C:\Xilinx\Vitis_HLS\2022.1\HLS_LAB_C\canny\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_canny_top glbl -Oenable_linking_all_libraries  -prj canny.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s canny -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_canny_top glbl -Oenable_linking_all_libraries -prj canny.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s canny -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_axi_s_dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_axi_s_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_canny_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_ama_addmuladd_17s_17s_6ns_17ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_ama_addmuladd_17s_17s_6ns_17ns_17_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module canny_ama_addmuladd_17s_17s_6ns_17ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_canny_Pipeline_idx_idy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_canny_Pipeline_idx_idy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_canny_Pipeline_read_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_canny_Pipeline_read_img
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_canny_Pipeline_rest_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_canny_Pipeline_rest_result
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mac_muladd_11s_11s_22s_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_11s_11s_22s_22_4_1_DSP48_7
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_11s_11s_22s_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mac_muladd_17s_6ns_17ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_17s_6ns_17ns_17_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_17s_6ns_17ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mac_muladd_17s_7s_17ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_17s_7s_17ns_17_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_17s_7s_17ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mac_mul_sub_17s_6ns_17ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_mul_sub_17s_6ns_17ns_17_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module canny_mac_mul_sub_17s_6ns_17ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mul_mul_11s_11s_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_11s_11s_22_4_1_DSP48_6
INFO: [VRFC 10-311] analyzing module canny_mul_mul_11s_11s_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mul_mul_17s_6ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_17s_6ns_17_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module canny_mul_mul_17s_6ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mul_mul_17s_7s_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_17s_7s_17_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module canny_mul_mul_17s_7s_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mux_2511_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mux_2511_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mux_2544_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mux_2544_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mux_315_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mux_315_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_mux_325_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mux_325_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_regslice_both
INFO: [VRFC 10-311] analyzing module canny_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny_sdiv_16ns_11s_10_20_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_sdiv_16ns_11s_10_20_1_divider
INFO: [VRFC 10-311] analyzing module canny_sdiv_16ns_11s_10_20_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:46]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.canny_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.canny_canny_Pipeline_read_img
Compiling module xil_defaultlib.canny_mux_2544_32_1_1(ID=1,din25...
Compiling module xil_defaultlib.canny_mux_325_32_1_1(ID=1,din32_...
Compiling module xil_defaultlib.canny_mux_315_32_1_1(ID=1,din31_...
Compiling module xil_defaultlib.canny_mux_2511_32_1_1(ID=1,din25...
Compiling module xil_defaultlib.canny_sdiv_16ns_11s_10_20_1_divi...
Compiling module xil_defaultlib.canny_sdiv_16ns_11s_10_20_1(NUM_...
Compiling module xil_defaultlib.canny_mul_mul_17s_7s_17_4_1_DSP4...
Compiling module xil_defaultlib.canny_mul_mul_17s_7s_17_4_1(ID=1...
Compiling module xil_defaultlib.canny_mul_mul_17s_6ns_17_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_17s_6ns_17_4_1(ID=...
Compiling module xil_defaultlib.canny_mac_muladd_17s_7s_17ns_17_...
Compiling module xil_defaultlib.canny_mac_muladd_17s_7s_17ns_17_...
Compiling module xil_defaultlib.canny_mac_muladd_17s_6ns_17ns_17...
Compiling module xil_defaultlib.canny_mac_muladd_17s_6ns_17ns_17...
Compiling module xil_defaultlib.canny_mac_mul_sub_17s_6ns_17ns_1...
Compiling module xil_defaultlib.canny_mac_mul_sub_17s_6ns_17ns_1...
Compiling module xil_defaultlib.canny_ama_addmuladd_17s_17s_6ns_...
Compiling module xil_defaultlib.canny_ama_addmuladd_17s_17s_6ns_...
Compiling module xil_defaultlib.canny_mul_mul_11s_11s_22_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_11s_11s_22_4_1(ID=...
Compiling module xil_defaultlib.canny_mac_muladd_11s_11s_22s_22_...
Compiling module xil_defaultlib.canny_mac_muladd_11s_11s_22s_22_...
Compiling module xil_defaultlib.canny_canny_Pipeline_idx_idy
Compiling module xil_defaultlib.canny_canny_Pipeline_rest_result
Compiling module xil_defaultlib.canny_control_s_axi
Compiling module xil_defaultlib.canny_regslice_both
Compiling module xil_defaultlib.canny
Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_src
Compiling module xil_defaultlib.AESL_axi_s_dst
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_canny_top
Compiling module work.glbl
Built simulation snapshot canny

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/canny/xsim_script.tcl
# xsim {canny} -view {{canny_dataflow_ana.wcfg}} -tclbatch {canny.tcl} -protoinst {canny.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file canny.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny//AESL_inst_canny_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/grp_canny_Pipeline_idx_idy_fu_4186/grp_canny_Pipeline_idx_idy_fu_4186_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/grp_canny_Pipeline_read_img_fu_3664/grp_canny_Pipeline_read_img_fu_3664_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/grp_canny_Pipeline_rest_result_fu_5097/grp_canny_Pipeline_rest_result_fu_5097_activity
Time resolution is 1 ps
open_wave_config canny_dataflow_ana.wcfg
source canny.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set upperThresh__lowerThresh__return_group [add_wave_group upperThresh__lowerThresh__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/interrupt -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BRESP -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_BVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RRESP -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RDATA -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_RVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_ARADDR -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WSTRB -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WDATA -into $upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_WVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWREADY -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWVALID -into $upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/s_axi_control_AWADDR -into $upperThresh__lowerThresh__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/dst_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/src_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_TDATA -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_canny_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/LENGTH_src -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_dst -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_upperThresh -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_lowerThresh -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_upperThresh__lowerThresh__return_group [add_wave_group upperThresh__lowerThresh__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_canny_top/control_INTERRUPT -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_BRESP -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_BREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_BVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_RRESP -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_RDATA -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_RREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_RVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_ARREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_ARVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_ARADDR -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_WSTRB -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_WDATA -into $tb_upperThresh__lowerThresh__return_group -radix hex
## add_wave /apatb_canny_top/control_WREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_WVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_AWREADY -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_AWVALID -into $tb_upperThresh__lowerThresh__return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/control_AWADDR -into $tb_upperThresh__lowerThresh__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_canny_top/dst_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_canny_top/src_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_TDATA -into $tb_return_group -radix hex
## save_wave_config canny.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "80964000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 80992800 ps : File "C:/Xilinx/Vitis_HLS/2022.1/HLS_LAB_C/canny/solution1/sim/verilog/canny.autotb.v" Line 356
run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1251.504 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 27312 KB (Peak: 27312 KB), Simulation CPU Usage: 14718 ms
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 22:18:25 2022...
INFO: [COSIM 212-316] Starting C post checking ...
*******************************************
PASS: The output matches the golden output!
*******************************************
64INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 110.113 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 115.237 seconds; peak allocated memory: 1.369 GB.
