Warning: Design 'mvm_uart_system' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mvm_uart_system
Version: T-2022.03-SP5-1
Date   : Sat Apr 29 13:28:26 2023
****************************************

Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U261/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n169 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U260/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n447 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_3_/D (DFFASX1_HVT)                         0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_3_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U258/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n167 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U257/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n446 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_4_/D (DFFASX1_HVT)                         0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_4_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U256/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n165 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U255/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n445 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_5_/D (DFFASX1_HVT)                         0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_5_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U272/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n174 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U271/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n451 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_6_/D (DFFASX1_HVT)                         0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_6_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U253/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n162 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U252/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n444 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_7_/D (DFFASX1_HVT)                         0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_7_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U236/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n152 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U235/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n437 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_14_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_14_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U233/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n150 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U232/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n436 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_15_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_15_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U230/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n148 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U229/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n435 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_16_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_16_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U227/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n146 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U226/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n434 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_17_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_17_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U224/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n144 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U223/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n433 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_18_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_18_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U221/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n142 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U220/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n432 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_19_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_19_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U218/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n140 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U217/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n431 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_20_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_20_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U202/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n131 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U201/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n424 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_27_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_27_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U199/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n129 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U198/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n423 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_28_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_28_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U196/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n127 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U195/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n422 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_29_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_29_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U193/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n125 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U192/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n421 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_30_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_30_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U190/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n123 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U189/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n420 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_31_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_31_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U187/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n121 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U186/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n419 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_32_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_32_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U184/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n119 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U183/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n418 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_33_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_33_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U168/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n110 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U167/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n411 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_40_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_40_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U165/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n108 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U164/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n410 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_41_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_41_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U162/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n106 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U161/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n409 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_42_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_42_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U159/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n104 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U158/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n408 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_43_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_43_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U156/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n102 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U155/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n407 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_44_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_44_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U153/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n100 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U152/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n406 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_45_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_45_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U150/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n98 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U149/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n405 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_46_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_46_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U134/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n89 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U133/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n398 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_53_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_53_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U131/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n87 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U130/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n397 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_54_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_54_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U128/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n85 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U127/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n396 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_55_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_55_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U125/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n83 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U124/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n395 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_56_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_56_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U122/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n81 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U121/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n394 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_57_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_57_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U119/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n79 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U118/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n393 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_58_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_58_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U116/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n77 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U115/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n392 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_59_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_59_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U100/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n68 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U99/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n385 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_66_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_66_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U97/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n66 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U96/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n384 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_67_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_67_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U94/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n64 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U93/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n383 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_68_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_68_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U91/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n62 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U90/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n382 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_69_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_69_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U88/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n60 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U87/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n381 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_70_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_70_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U85/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n58 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U84/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n380 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_71_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_71_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U82/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n56 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U81/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n379 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_72_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_72_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U66/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n47 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U65/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n372 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_79_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_79_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U63/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n45 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U62/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n371 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_80_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_80_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U60/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n43 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U59/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n370 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_81_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_81_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U57/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n41 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U56/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n369 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_82_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_82_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U54/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n39 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U53/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n368 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_83_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_83_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U51/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n37 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U50/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n367 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_84_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_84_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U48/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n35 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U47/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n366 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_85_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_85_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U32/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n26 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U31/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n359 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_92_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_92_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U29/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n24 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U28/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n358 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_93_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_93_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U26/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n22 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U25/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n357 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_94_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_94_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U23/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n20 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U22/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n356 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_95_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_95_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U20/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n18 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U19/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n355 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_96_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_96_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U17/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n16 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U16/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n354 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_97_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_97_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U14/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n14 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U13/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n353 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_98_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_98_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U250/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n160 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U249/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n443 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_8_/D (DFFASX1_HVT)                         0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_8_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U215/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n138 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U214/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n430 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_21_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_21_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U181/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n117 (net)                            1        0.433               0.000      3.714 r
  UART_TX_U180/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n417 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_34_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_34_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U147/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n96 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U146/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n404 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_47_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_47_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U113/Y (AO21X1_HVT)                                      0.136     0.402      3.714 r
  UART_TX_n75 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U112/Y (AO221X1_HVT)                                     0.183     0.387      4.100 r
  UART_TX_n391 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_60_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_60_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U79/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n54 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U78/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n378 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_73_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_73_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U45/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n33 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U44/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n365 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_86_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_86_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U75/Y (AO21X1_HVT)                                               0.140     0.493      2.737 r
  n54 (net)                                     1        0.548               0.000      2.737 r
  U112/Y (AND2X1_HVT)                                              0.119     0.283      3.020 r
  UART_TX_n11 (net)                             1        1.395               0.000      3.020 r
  U110/Y (INVX2_HVT)                                               0.122     0.143      3.163 f
  n103 (net)                                    1        5.217               0.000      3.163 f
  U111/Y (INVX8_HVT)                                               0.134     0.149      3.311 r
  n104 (net)                                   64       28.756               0.000      3.311 r
  UART_TX_U11/Y (AO21X1_HVT)                                       0.136     0.402      3.714 r
  UART_TX_n10 (net)                             1        0.433               0.000      3.714 r
  UART_TX_U10/Y (AO221X1_HVT)                                      0.183     0.387      4.100 r
  UART_TX_n352 (net)                            1        0.619               0.000      4.100 r
  UART_TX_m_packets_reg_99_/D (DFFASX1_HVT)                        0.183     0.000      4.100 r
  data arrival time                                                                     4.100

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_99_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.100
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.737


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U238/Y (AO221X1_HVT)                                     0.183     0.498      4.098 r
  UART_TX_n438 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_13_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_13_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U204/Y (AO221X1_HVT)                                     0.183     0.498      4.098 r
  UART_TX_n425 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_26_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_26_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U170/Y (AO221X1_HVT)                                     0.183     0.498      4.098 r
  UART_TX_n412 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_39_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_39_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U136/Y (AO221X1_HVT)                                     0.183     0.498      4.098 r
  UART_TX_n399 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_52_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_52_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U102/Y (AO221X1_HVT)                                     0.183     0.498      4.098 r
  UART_TX_n386 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_65_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_65_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U68/Y (AO221X1_HVT)                                      0.183     0.498      4.098 r
  UART_TX_n373 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_78_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_78_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U34/Y (AO221X1_HVT)                                      0.183     0.498      4.098 r
  UART_TX_n360 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_91_/D (DFFASX1_HVT)                        0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_91_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  UART_TX_U341/Y (AND4X1_HVT)                                      0.259     0.535      2.244 r
  m_ready (net)                                 9        3.465               0.000      2.244 r
  U2/Y (AO21X2_HVT)                                                0.262     0.659      2.904 r
  n58 (net)                                    10        4.636               0.000      2.904 r
  U117/Y (AND2X1_HVT)                                              0.119     0.395      3.299 r
  n109 (net)                                    1        1.395               0.000      3.299 r
  U115/Y (INVX2_HVT)                                               0.122     0.143      3.441 f
  n107 (net)                                    1        5.217               0.000      3.441 f
  U116/Y (INVX8_HVT)                                               0.150     0.159      3.600 r
  n108 (net)                                   72       33.940               0.000      3.600 r
  UART_TX_U269/Y (AO221X1_HVT)                                     0.183     0.498      4.098 r
  UART_TX_n450 (net)                            1        0.619               0.000      4.098 r
  UART_TX_m_packets_reg_0_/D (DFFASX1_HVT)                         0.183     0.000      4.098 r
  data arrival time                                                                     4.098

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_0_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.098
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.735


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  U17/Y (NAND2X0_HVT)                                              0.128     0.160      3.632 r
  n11 (net)                                     1        0.479               0.000      3.632 r
  U19/Y (NAND3X0_HVT)                                              0.244     0.284      3.916 f
  UART_TX_n449 (net)                            1        0.581               0.000      3.916 f
  UART_TX_m_packets_reg_1_/D (DFFASX1_HVT)                         0.244     0.000      3.916 f
  data arrival time                                                                     3.916

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_1_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.463      0.237
  data required time                                                                    0.237
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.237
  data arrival time                                                                    -3.916
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.680


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  U6/Y (NAND2X0_HVT)                                               0.127     0.160      3.632 r
  n5 (net)                                      1        0.479               0.000      3.632 r
  U8/Y (NAND3X0_HVT)                                               0.244     0.284      3.916 f
  UART_TX_n448 (net)                            1        0.581               0.000      3.916 f
  UART_TX_m_packets_reg_2_/D (DFFASX1_HVT)                         0.244     0.000      3.916 f
  data arrival time                                                                     3.916

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_2_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.463      0.237
  data required time                                                                    0.237
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.237
  data arrival time                                                                    -3.916
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.679


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U244/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n441 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_10_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_10_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U242/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n440 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_11_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U240/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n439 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_12_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_12_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U210/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n428 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_23_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_23_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U208/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n427 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_24_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_24_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U206/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n426 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_25_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_25_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U176/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n415 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_36_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_36_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U174/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n414 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_37_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_37_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U172/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n413 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_38_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_38_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U142/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n402 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_49_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_49_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U86/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  UART_TX_n3 (net)                             11        4.813               0.000      3.553 r
  UART_TX_U140/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n401 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_50_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_50_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U138/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n400 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_51_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_51_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U106/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n388 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_63_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_63_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U74/Y (AO221X1_HVT)                                      0.183     0.479      4.032 r
  UART_TX_n376 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_75_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_75_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U70/Y (AO221X1_HVT)                                      0.183     0.479      4.032 r
  UART_TX_n374 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_77_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_77_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U38/Y (AO221X1_HVT)                                      0.183     0.479      4.032 r
  UART_TX_n362 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_89_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_89_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U6/Y (AO221X1_HVT)                                       0.183     0.479      4.032 r
  UART_TX_n350 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_101_/D (DFFASX1_HVT)                       0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_101_/CLK (DFFASX1_HVT)                               0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U246/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n442 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_9_/D (DFFASX1_HVT)                         0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_9_/CLK (DFFASX1_HVT)                                 0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U178/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n416 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_35_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_35_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U110/Y (AO221X1_HVT)                                     0.183     0.479      4.032 r
  UART_TX_n390 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_61_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_61_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U42/Y (AO221X1_HVT)                                      0.183     0.479      4.032 r
  UART_TX_n364 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_87_/D (DFFASX1_HVT)                        0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_87_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U80/Y (NOR4X1_HVT)                                               0.104     0.566      2.791 r
  n59 (net)                                     2        0.961               0.000      2.791 r
  U61/Y (AO21X1_HVT)                                               0.162     0.229      3.020 r
  n98 (net)                                     3        1.311               0.000      3.020 r
  U85/Y (AO22X1_HVT)                                               0.264     0.533      3.553 r
  n69 (net)                                    11        4.813               0.000      3.553 r
  UART_TX_U8/Y (AO221X1_HVT)                                       0.183     0.479      4.032 r
  UART_TX_n351 (net)                            1        0.619               0.000      4.032 r
  UART_TX_m_packets_reg_100_/D (DFFASX1_HVT)                       0.183     0.000      4.032 r
  data arrival time                                                                     4.032

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_100_/CLK (DFFASX1_HVT)                               0.000      0.700 r
  library setup time                                                        -0.336      0.364
  data required time                                                                    0.364
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.364
  data arrival time                                                                    -4.032
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.669


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  UART_TX_U108/Y (AO221X1_HVT)                                     0.131     0.497      3.968 f
  UART_TX_n389 (net)                            1        0.581               0.000      3.968 f
  UART_TX_m_packets_reg_62_/D (DFFASX1_HVT)                        0.131     0.000      3.968 f
  data arrival time                                                                     3.968

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_62_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.390      0.310
  data required time                                                                    0.310
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.310
  data arrival time                                                                    -3.968
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.658


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  UART_TX_U104/Y (AO221X1_HVT)                                     0.131     0.497      3.968 f
  UART_TX_n387 (net)                            1        0.581               0.000      3.968 f
  UART_TX_m_packets_reg_64_/D (DFFASX1_HVT)                        0.131     0.000      3.968 f
  data arrival time                                                                     3.968

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_64_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.390      0.310
  data required time                                                                    0.310
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.310
  data arrival time                                                                    -3.968
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.658


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  UART_TX_U72/Y (AO221X1_HVT)                                      0.131     0.497      3.968 f
  UART_TX_n375 (net)                            1        0.581               0.000      3.968 f
  UART_TX_m_packets_reg_76_/D (DFFASX1_HVT)                        0.131     0.000      3.968 f
  data arrival time                                                                     3.968

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_76_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.390      0.310
  data required time                                                                    0.310
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.310
  data arrival time                                                                    -3.968
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.658


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  UART_TX_U40/Y (AO221X1_HVT)                                      0.131     0.497      3.968 f
  UART_TX_n363 (net)                            1        0.581               0.000      3.968 f
  UART_TX_m_packets_reg_88_/D (DFFASX1_HVT)                        0.131     0.000      3.968 f
  data arrival time                                                                     3.968

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_88_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.390      0.310
  data required time                                                                    0.310
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.310
  data arrival time                                                                    -3.968
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.658


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  UART_TX_U36/Y (AO221X1_HVT)                                      0.131     0.497      3.968 f
  UART_TX_n361 (net)                            1        0.581               0.000      3.968 f
  UART_TX_m_packets_reg_90_/D (DFFASX1_HVT)                        0.131     0.000      3.968 f
  data arrival time                                                                     3.968

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_90_/CLK (DFFASX1_HVT)                                0.000      0.700 r
  library setup time                                                        -0.390      0.310
  data required time                                                                    0.310
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.310
  data arrival time                                                                    -3.968
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.658


  Startpoint: UART_TX_state_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: UART_TX_m_packets_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    8000                  saed32hvt_ss0p7v125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  UART_TX_state_reg_30_/CLK (DFFARX1_HVT)                          0.000     0.000      0.000 r
  UART_TX_state_reg_30_/QN (DFFARX1_HVT)                           0.172     0.508      0.508 r
  n93 (net)                                     1        0.486               0.000      0.508 r
  U96/Y (NAND4X0_HVT)                                              0.307     0.420      0.929 f
  UART_TX_n219 (net)                            1        0.481               0.000      0.929 f
  U118/Y (NOR4X1_HVT)                                              0.113     0.781      1.709 r
  UART_TX_n215 (net)                            3        1.300               0.000      1.709 r
  U82/Y (NAND3X2_HVT)                                              0.117     0.516      2.225 f
  n63 (net)                                     4        2.143               0.000      2.225 f
  U81/Y (NOR4X1_HVT)                                               0.117     0.578      2.804 r
  n60 (net)                                     3        1.503               0.000      2.804 r
  U107/Y (AOI21X1_HVT)                                             0.138     0.374      3.177 f
  n100 (net)                                    1        2.675               0.000      3.177 f
  U113/Y (INVX4_HVT)                                               0.120     0.147      3.324 r
  n105 (net)                                    1       10.333               0.000      3.324 r
  U114/Y (INVX16_HVT)                                              0.131     0.148      3.472 f
  n106 (net)                                  104       49.669               0.000      3.472 f
  UART_TX_U4/Y (AO221X1_HVT)                                       0.131     0.497      3.968 f
  UART_TX_n349 (net)                            1        0.581               0.000      3.968 f
  UART_TX_m_packets_reg_102_/D (DFFASX1_HVT)                       0.131     0.000      3.968 f
  data arrival time                                                                     3.968

  clock clk (rise edge)                                                      0.700      0.700
  clock network delay (ideal)                                                0.000      0.700
  UART_TX_m_packets_reg_102_/CLK (DFFASX1_HVT)                               0.000      0.700 r
  library setup time                                                        -0.390      0.310
  data required time                                                                    0.310
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.310
  data arrival time                                                                    -3.968
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -3.658


1
