cc_library_static {
    name: "libLLVM18AMDGPUCodeGen",
    defaults: [
        "llvm18-lib-defaults",
        "llvm18-amdgpu-defaults",
    ],
    srcs: ["*.cpp"],
}

cc_defaults {
    name: "llvm18-amdgpu-defaults",
    generated_headers: [
        "llvm18-gen-amdgpu",
        "llvm18-gen-amdgpuisel",
        "llvm18-gen-instcombine",
        "llvm18-gen-r600",
    ],
    static_libs: ["llvm18-amdgpu-headers"],
}

cc_library_static {
    name: "llvm18-amdgpu-headers",
    host_supported: true,
    vendor_available: true,
    target: {
        windows: {
            enabled: true,
        },
    },
    export_include_dirs: ["."],
}

llvm18_tblgen {
    name: "llvm18-gen-amdgpu",
    in: "AMDGPU.td",
    outs: [
        "AMDGPUGenRegisterInfo.inc",
        "AMDGPUGenInstrInfo.inc",
        "AMDGPUGenMCCodeEmitter.inc",
        "AMDGPUGenAsmWriter.inc",
        "AMDGPUGenAsmMatcher.inc",
        "AMDGPUGenDAGISel.inc",
        "AMDGPUGenCallingConv.inc",
        "AMDGPUGenSubtargetInfo.inc",
        "AMDGPUGenIntrinsicEnums.inc",
        "AMDGPUGenIntrinsicImpl.inc",
        "AMDGPUGenRegisterBank.inc",
        "AMDGPUGenMCPseudoLowering.inc",
        "AMDGPUGenSearchableTables.inc",
        "AMDGPUGenDisassemblerTables.inc",
    ],
}

llvm18_tblgen {
    name: "llvm18-gen-amdgpuisel",
    in: "AMDGPUGISel.td",
    outs: [
        "AMDGPUGenGlobalISel.inc",
        "AMDGPUGenPreLegalizeGICombiner.inc",
        "AMDGPUGenPostLegalizeGICombiner.inc",
        "AMDGPUGenRegBankGICombiner.inc",
    ],
}

llvm18_tblgen {
    name: "llvm18-gen-instcombine",
    in: "InstCombineTables.td",
    outs: ["InstCombineTables.inc"],
}

llvm18_tblgen {
    name: "llvm18-gen-r600",
    in: "R600.td",
    outs: [
        "R600GenAsmWriter.inc",
        "R600GenCallingConv.inc",
        "R600GenDAGISel.inc",
        "R600GenDFAPacketizer.inc",
        "R600GenInstrInfo.inc",
        "R600GenMCCodeEmitter.inc",
        "R600GenRegisterInfo.inc",
        "R600GenSubtargetInfo.inc",
    ],
}

subdirs = ["*"]
