# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:22 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 21:17:22 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:22 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 21:17:22 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:22 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 21:17:22 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:22 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 21:17:24 on Feb 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:25 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:17:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:25 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:17:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:25 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 21:17:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:25 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:17:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:26 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:17:26 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:26 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 21:17:26 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:26 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:17:26 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:26 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:17:26 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:26 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 21:17:27 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 21:17:27 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(61): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(69).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(53): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(26)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 26
do iir.do
# IIR_tb
# IIR_Filtr
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:25 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_tb.sv 
# -- Compiling module IIR
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# End time: 21:21:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:25 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 21:21:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:25 on Feb 20,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 21:21:25 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:26 on Feb 20,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 21:21:27 on Feb 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:21:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:21:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 21:21:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:28 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:21:28 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:21:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 21:21:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:21:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:21:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:29 on Feb 20,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 21:21:29 on Feb 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:21:33 on Feb 20,2022, Elapsed time: 0:04:06
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 21:21:33 on Feb 20,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.IIR
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(61): Variable '/IIR_tb/dut/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(60): Variable '/IIR_tb/dut/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(59): Variable '/IIR_tb/dut/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(69).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(58): Variable '/IIR_tb/dut/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(57): Variable '/IIR_tb/dut/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(56): Variable '/IIR_tb/dut/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(53): Variable '/IIR_tb/dut/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(67).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(52): Variable '/IIR_tb/dut/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR.sv(51): Variable '/IIR_tb/dut/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut File: ../IIR_Filtr/IIR.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(26)
#    Time: 10230 ns  Iteration: 1  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 26
