Analysis & Synthesis report for bs
Wed Apr 22 15:53:23 2015
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |bitSerialCPU|decode:u_decode|state_mult
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: mem:u_mem
 11. Port Connectivity Checks: "gpr:u_gpr"
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 22 15:53:22 2015       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; bs                                          ;
; Top-level Entity Name              ; bitSerialCPU                                ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 73                                          ;
;     Total combinational functions  ; 57                                          ;
;     Dedicated logic registers      ; 37                                          ;
; Total registers                    ; 37                                          ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; bitSerialCPU       ; bs                 ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------+---------+
; mem.sv                           ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/mem.sv          ;         ;
; signreg.sv                       ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/signreg.sv      ;         ;
; bitSerialCPU.sv                  ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/bitSerialCPU.sv ;         ;
; accumulator.sv                   ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/accumulator.sv  ;         ;
; carry_reg.sv                     ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/carry_reg.sv    ;         ;
; decode.sv                        ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/decode.sv       ;         ;
; mux8.sv                          ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/mux8.sv         ;         ;
; check_carry.sv                   ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/check_carry.sv  ;         ;
; pc.sv                            ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/pc.sv           ;         ;
; muxalu.sv                        ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/muxalu.sv       ;         ;
; gpr.sv                           ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/gpr.sv          ;         ;
; increase.sv                      ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/increase.sv     ;         ;
; muxgpr.sv                        ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/muxgpr.sv       ;         ;
; muxcarry.sv                      ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/muxcarry.sv     ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File                 ; H:/.das/Desktop/test/num/alu.sv          ;         ;
; prog.hex                         ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; H:/.das/Desktop/test/num/prog.hex        ;         ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 19               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 37               ;
; Total fan-out            ; 359              ;
; Average fan-out          ; 2.72             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------+--------------+
; |bitSerialCPU              ; 57 (0)            ; 37 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 19   ; 0            ; |bitSerialCPU                      ;              ;
;    |accumulator:u_acc|     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|accumulator:u_acc    ;              ;
;    |alu:u_alu|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|alu:u_alu            ;              ;
;    |carry_reg:u_carry|     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|carry_reg:u_carry    ;              ;
;    |check_carry:u_checkc|  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|check_carry:u_checkc ;              ;
;    |decode:u_decode|       ; 26 (26)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|decode:u_decode      ;              ;
;    |gpr:u_gpr|             ; 14 (14)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|gpr:u_gpr            ;              ;
;    |mem:u_mem|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|mem:u_mem            ;              ;
;    |mux8:u_mux8|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|mux8:u_mux8          ;              ;
;    |muxalu:u_muxalu|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|muxalu:u_muxalu      ;              ;
;    |pc:u_pc|               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|pc:u_pc              ;              ;
;    |signreg:u_signreg|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |bitSerialCPU|signreg:u_signreg    ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |bitSerialCPU|decode:u_decode|state_mult      ;
+---------------+---------------+---------------+---------------+
; Name          ; state_mult.01 ; state_mult.11 ; state_mult.00 ;
+---------------+---------------+---------------+---------------+
; state_mult.00 ; 0             ; 0             ; 0             ;
; state_mult.01 ; 1             ; 0             ; 1             ;
; state_mult.11 ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 37    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:u_mem ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; Psize          ; 3     ; Signed Integer                ;
; Isize          ; 2     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpr:u_gpr"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Apr 22 15:53:16 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bs -c bs
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mem.sv
    Info (12023): Found entity 1: mem
Info (12021): Found 1 design units, including 1 entities, in source file signreg.sv
    Info (12023): Found entity 1: signreg
Info (12021): Found 1 design units, including 1 entities, in source file bitserialcpu.sv
    Info (12023): Found entity 1: bitSerialCPU
Info (12021): Found 1 design units, including 1 entities, in source file accumulator.sv
    Info (12023): Found entity 1: accumulator
Info (12021): Found 1 design units, including 1 entities, in source file carry_reg.sv
    Info (12023): Found entity 1: carry_reg
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file check_carry.sv
    Info (12023): Found entity 1: check_carry
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file muxalu.sv
    Info (12023): Found entity 1: muxalu
Info (12021): Found 1 design units, including 1 entities, in source file gpr.sv
    Info (12023): Found entity 1: gpr
Info (12021): Found 1 design units, including 1 entities, in source file increase.sv
    Info (12023): Found entity 1: increase
Info (12021): Found 1 design units, including 1 entities, in source file muxgpr.sv
    Info (12023): Found entity 1: muxgpr
Info (12021): Found 1 design units, including 1 entities, in source file muxcarry.sv
    Info (12023): Found entity 1: muxcarry
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(58): created implicit net for "decode_gpr_sign"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(60): created implicit net for "decode_acc_sign"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(61): created implicit net for "decode_sign_store"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(62): created implicit net for "decode_blockcarry"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(64): created implicit net for "decode_check_carry"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(77): created implicit net for "muxgpr_out"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(85): created implicit net for "signreg_out"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(110): created implicit net for "muxc_out"
Warning (10236): Verilog HDL Implicit Net warning at bitSerialCPU.sv(135): created implicit net for "checkc_out"
Info (12127): Elaborating entity "bitSerialCPU" for the top level hierarchy
Info (12128): Elaborating entity "pc" for hierarchy "pc:u_pc"
Info (12128): Elaborating entity "mem" for hierarchy "mem:u_mem"
Warning (10230): Verilog HDL assignment warning at prog.hex(1): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(2): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(3): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(4): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(5): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(6): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(7): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at prog.hex(8): truncated value with size 4 to match size of target (3)
Warning (10030): Net "progMem.data_a" at mem.sv(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "progMem.waddr_a" at mem.sv(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "progMem.we_a" at mem.sv(29) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "increase" for hierarchy "increase:u_increase"
Info (12128): Elaborating entity "decode" for hierarchy "decode:u_decode"
Info (12128): Elaborating entity "mux8" for hierarchy "mux8:u_mux8"
Info (12128): Elaborating entity "muxgpr" for hierarchy "muxgpr:u_muxgpr"
Info (12128): Elaborating entity "signreg" for hierarchy "signreg:u_signreg"
Info (12128): Elaborating entity "gpr" for hierarchy "gpr:u_gpr"
Info (12128): Elaborating entity "muxalu" for hierarchy "muxalu:u_muxalu"
Info (12128): Elaborating entity "alu" for hierarchy "alu:u_alu"
Info (12128): Elaborating entity "accumulator" for hierarchy "accumulator:u_acc"
Info (12128): Elaborating entity "carry_reg" for hierarchy "carry_reg:u_carry"
Info (12128): Elaborating entity "muxcarry" for hierarchy "muxcarry:u_muxc"
Info (12128): Elaborating entity "check_carry" for hierarchy "check_carry:u_checkc"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "mem:u_mem|progMem" is uninferred due to inappropriate RAM size
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 94 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 75 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 535 megabytes
    Info: Processing ended: Wed Apr 22 15:53:23 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


