# Approximate_Multiplier_Xilin_2019
 
A Verilog gate level implementation of the approximate multiplier presented in the paper [Design of an Energy-Efficient Approximate Compressor for Error-Resilient Multiplications
](https://ieeexplore.ieee.org/document/8702199).

## Reference
X. Yi, H. Pei, Z. Zhang, H. Zhou and Y. He, "Design of an Energy-Efficient Approximate Compressor for Error-Resilient Multiplications," 2019 IEEE International Symposium on Circuits and Systems (ISCAS), 2019, pp. 1-5, doi: 10.1109/ISCAS.2019.8702199.
