cordic_0.vhd,vhdl,xil_defaultlib,../../../../Impedance_Analyzer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,incdir="../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
