// Generated by CIRCT unknown git version
module xc_malu_long(	// file.cleaned.mlir:2:3
  input  [31:0] rs1,	// file.cleaned.mlir:2:30
                rs2,	// file.cleaned.mlir:2:45
                rs3,	// file.cleaned.mlir:2:60
  input         fsm_init,	// file.cleaned.mlir:2:75
                fsm_mdr,	// file.cleaned.mlir:2:94
                fsm_msub_1,	// file.cleaned.mlir:2:112
                fsm_macc_1,	// file.cleaned.mlir:2:133
                fsm_mmul_1,	// file.cleaned.mlir:2:154
                fsm_mmul_2,	// file.cleaned.mlir:2:175
                fsm_done,	// file.cleaned.mlir:2:196
  input  [63:0] acc,	// file.cleaned.mlir:2:215
  input         carry,	// file.cleaned.mlir:2:230
  input  [5:0]  count,	// file.cleaned.mlir:2:246
  input  [32:0] padd_cout,	// file.cleaned.mlir:2:262
  input  [31:0] padd_result,	// file.cleaned.mlir:2:283
  input         uop_madd,	// file.cleaned.mlir:2:306
                uop_msub,	// file.cleaned.mlir:2:325
                uop_macc,	// file.cleaned.mlir:2:344
                uop_mmul,	// file.cleaned.mlir:2:363
  output [31:0] padd_lhs,	// file.cleaned.mlir:2:383
                padd_rhs,	// file.cleaned.mlir:2:403
  output        padd_cin,	// file.cleaned.mlir:2:423
                padd_sub,	// file.cleaned.mlir:2:442
                n_carry,	// file.cleaned.mlir:2:461
  output [63:0] n_acc,	// file.cleaned.mlir:2:479
                result,	// file.cleaned.mlir:2:496
  output        ready	// file.cleaned.mlir:2:514
);

  wire [31:0] _GEN = {31'h0, carry};	// file.cleaned.mlir:4:15, :14:10
  wire [63:0] _GEN_0 = {acc[63:32], padd_result};	// file.cleaned.mlir:17:11, :18:11
  wire [63:0] _GEN_1 = {padd_result, acc[31:0]};	// file.cleaned.mlir:19:11, :20:11
  wire [31:0] _GEN_2 = {32{uop_madd}};	// file.cleaned.mlir:25:11
  wire [31:0] _GEN_3 = {32{uop_macc}};	// file.cleaned.mlir:27:11
  wire [31:0] _GEN_4 = {32{uop_mmul}};	// file.cleaned.mlir:29:11
  wire [63:0] _GEN_5 = {64{uop_madd}};	// file.cleaned.mlir:38:11
  assign padd_lhs =
    _GEN_2 & rs1 | _GEN_3 & (fsm_init ? rs2 : rs1) | _GEN_4
    & (fsm_mmul_2 ? rs3 : acc[63:32]);	// file.cleaned.mlir:15:10, :17:11, :22:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :55:5
  assign padd_rhs =
    _GEN_2 & rs2 | _GEN_3 & (fsm_init ? rs3 : _GEN) | _GEN_4
    & (fsm_mmul_2 ? acc[31:0] : _GEN);	// file.cleaned.mlir:14:10, :16:11, :19:11, :23:11, :25:11, :27:11, :29:11, :32:11, :33:11, :34:11, :35:11, :55:5
  assign padd_cin = uop_madd & rs3[0];	// file.cleaned.mlir:9:10, :36:11, :55:5
  assign padd_sub = 1'h0;	// file.cleaned.mlir:3:14, :55:5
  assign n_carry = padd_cout[32];	// file.cleaned.mlir:37:11, :55:5
  assign n_acc =
    _GEN_5 & _GEN_0 | {64{uop_msub}}
    & {31'h0,
       (fsm_msub_1 ? acc[32:0] : {1'h0, rs1})
         - (fsm_msub_1 ? {32'h0, rs3[0]} : {1'h0, rs2})} | {64{uop_macc}}
    & (fsm_macc_1 ? _GEN_1 : _GEN_0) | {64{uop_mmul}} & (fsm_mmul_2 ? _GEN_0 : _GEN_1);	// file.cleaned.mlir:3:14, :4:15, :5:15, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :18:11, :20:11, :21:11, :24:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :55:5
  assign result =
    _GEN_5 & {31'h0, padd_cout[31], padd_result} | {64{uop_msub | uop_macc | uop_mmul}}
    & acc;	// file.cleaned.mlir:4:15, :38:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:5
  assign ready = uop_madd;	// file.cleaned.mlir:55:5
endmodule

