module pipeDE(input logic clk,input logic [31:0] RD1D,RD2D, ExtendD, output logic [31:0] RD1E,RD2E, ExtendE);

	always_ff @(posedge clk)
		RD1D <= RD1E;
		RD2D <= RD2E;
		ExtendD <= ExtendE;

endmodule
