[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras.RASStack: ras_top_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_handle,                  432
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_0,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_1,                  405
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_piq_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: prefetch_req_send_L2,                86174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_receive,              4040742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_send_piq,                87141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_fencei,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_behind,              2758283
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_miss,                 1596
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_except,                 1620
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_mainPipe,               387763
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_missUnit,                 6372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_cache,              1183680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_pmp,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_pf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_piq,                 1609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                  320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                  528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,                 4963
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                  455
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                  198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                  342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                 3439
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                  220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                  255
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                  174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                  126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                  280
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                 2266
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                  124
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                  104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                  139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,               623506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,               454315
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_2,               364287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,               458485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,               478037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_2,               263352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,               682219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,               680772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,              2133597
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,              2141281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,             10085120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,              1105721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,              1107026
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,             12090285
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_2,               668369
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_2,               670872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_2,             13188831
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,              1699869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,              1699869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,               898073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,               898073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_2,               602840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_2,               602840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_0,               717869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,               689309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,               351229
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_1,               436500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,               419250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,               181653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_2,               479578
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,               459458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,               232811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_3,               294616
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,               283138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,                94476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_4,               234228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,               227220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,               137764
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_5,               100814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,                97483
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                51468
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_6,               133240
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,               129710
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                85775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                46747
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                45499
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                25817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                80936
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                78595
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                61372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                25535
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                24863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                11188
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                41320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                40116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                34691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                11407
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                11162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                 6790
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                26433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                25630
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                21980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                 6947
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                 6841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                 4420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                17389
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                16858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                15076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                45955
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                 4068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                14174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                 4028
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,              1722920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                 3558
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_16,                12023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_16,                11742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_16_0,                11219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,              1803207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_17,                 3101
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_17,                 3081
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                91975
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_17_0,                 2923
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_18,                 8729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_18,                 8544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: can_not_send_acquire_because_of_merging_store,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_18_0,                 8324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             15238746
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_19,                 2598
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_19,                 2582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             13297588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_19_0,                 2458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_20,                 6828
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                 9430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_20,                 6682
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_20_0,                 6046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,             13251633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_21,                 2238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_21,                 2234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_21_0,                 1536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_22,                 5466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_22,                 5327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_22_0,                 4466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_23,                 1980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_23,                 1980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_23_0,                 1105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_24,                 4244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_24,                 4168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: dirRead_cnt,                99504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                34429
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_24_0,                 3323
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                  615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: choose_busy_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_25,                 1155
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                  693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_25,                 1154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                  426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_25_0,                  925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                  162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_26,                 3714
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                  111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_26,                 3644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_26_0,                 2887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_27,                  727
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             15238746
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_27,                  727
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_27_0,                  691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             13297588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_28,                 3183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,             13288158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_28,                 3158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                 6812
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_28_0,                 2991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_29,                  631
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 2471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_29,                  626
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_29_0,                  611
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_30,                 2861
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_30,                 2823
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_30_0,                 2807
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_31,                  569
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                 6816
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_31,                  568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              1893337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_31_0,                  550
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_32,                 2606
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                35491
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_32,                 2579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_32_0,                 2569
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                 8777
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_33,                  520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_33,                  520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_33_0,                  506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_34,                 2423
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_34,                 2406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_34_0,                 2385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_35,                  451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_35,                  451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_35_0,                  439
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_36,                 2367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_36,                 2352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_36_0,                 2259
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_37,                  404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                25359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_37,                  401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                  330
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_37_0,                  391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                  493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_38,                 3500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                  298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_38,                 3457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_38_0,                 2397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_39,                  331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_39,                  329
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_39_0,                  324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              1893337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_40,                17896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_40,                17549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                35491
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_40_0,                 4532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                26714
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_41,                  272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                 6401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_41,                  272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_41_0,                  269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                 2267
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: dirRead_cnt,                99442
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_42,                50817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_42,                49126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: choose_busy_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_42_0,                18377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_43,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_43,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_43_0,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                 6404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_44,               188342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              1895117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_44,               180780
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_44_0,                44476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                45955
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_45,                  134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_45,                  134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                 9397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_45_0,                  134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                13039
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_46,               336189
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_46,               321953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_46_0,               110721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                 5509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_47,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_47,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,               298631
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_47_0,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: total_prefetch,               161253
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: hint_fire,                79278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_hit_prefetch,                 5235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,              3747255
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: grant_data_fire,                82006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_miss_prefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sum,              3200780
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: good_prefetch,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: dirRead_cnt,                99815
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: bad_prefetch,                 3279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,               388905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: choose_busy_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_overflow,               378648
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                26096
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,             13299028
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                34481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                  582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,              1149214
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                  682
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_2_3,               836459
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: full,                 1527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                  421
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth32,             15284702
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: can_not_send_acquire_because_of_merging_store,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,            169579946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                  159
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             15271662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,            169579939
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                  111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth128,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth256,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             14843618
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth512,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: trigger_disable,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 1992
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              4745372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: prefetch_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              1895117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               380763
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                  808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               581261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,             14830579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                45955
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               574270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                36558
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               533566
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                 6809
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_has_invalid_way_but_select_valid_way,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               532019
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                 1174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_using_replacement,                25726
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               493745
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                 1358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               317406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,               448398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,               543182
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               432117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               323559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               331907
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                 6814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,               288469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                 8493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,               273263
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                 3265
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,               220511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                86480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,               181664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,               166467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                 1588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,               159544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,               246037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,               174339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,               161127
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                17001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                 7535
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,               124447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                14275
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                 2321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,               123759
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                 2168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,               118800
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: can_not_send_acquire_because_of_merging_store,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                  607
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,               127192
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             15276208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                  386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,               118362
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,               122707
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                  181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             15004669
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,               161032
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,               150749
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,               131674
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                 1437
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,               129844
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,               101607
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,             14996176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                89779
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,               267176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             15271662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,               300813
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,               207900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,               313864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,               166314
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             14843618
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,               145466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,             14841626
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,               139079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,               163988
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 1356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                86385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                97603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                 4664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                 9772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                 1080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                12703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                  518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                  703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                 7842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                  289
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                  803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                  160
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                 2092
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              2069330
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,              2927554
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              4745372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             15276208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,              2087051
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                 1363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             15004669
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: ibuffer_IDWidth_hvButNotFull,              2433883
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,               569141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,             15003232
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   67
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                  867
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exception_num,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                 8418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: flush_pipe_num,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                  464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 1419
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_idle,             13884059
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_walk,               435658
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_idle,               435658
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_walk,               529327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: clock_cycle,             15284702
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: utilization,           1011386443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                  872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sum,           1011386367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               570046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_mean,                   66
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                  168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 3378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_overflow,                19293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_0_1,              1126103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_1_2,               114201
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_2_3,               127630
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_3_4,               117324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_4_5,               125770
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_5_6,               145295
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_6_7,               260033
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_7_8,               140666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_8_9,               147525
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_9_10,               156517
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                 5265
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_10_11,               150291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_11_12,               142332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                 1057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_12_13,               217763
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                  338
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_13_14,               141301
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_14_15,               149753
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                  177
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_15_16,               161852
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_16_17,               148474
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                   74
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_17_18,               159072
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                 1917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_18_19,               215136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                  521
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_19_20,               136349
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                  284
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_20_21,               152731
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                  142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_21_22,               157120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_22_23,               165843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_23_24,               155135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,               569141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_24_25,               208287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_25_26,               156539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               570046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_26_27,               154395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   67
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                  168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_27_28,               146917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 3378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_28_29,               150962
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                 8418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                 3012
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_29_30,               157656
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_30_31,               172971
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                 6999
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_31_32,               141951
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                  104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                  986
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_32_33,               147747
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_33_34,               143389
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_34_35,               156654
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_35_36,               137879
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_36_37,               146910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                  377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_37_38,               132277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                  225
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_38_39,               127228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_39_40,               136179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_40_41,               129418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_41_42,               130960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_42_43,               134897
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_43_44,               125438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_44_45,               120538
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_45_46,               128882
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_46_47,               128425
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               263023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_47_48,               125082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_48_49,               128056
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 8493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_49_50,               113180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                  989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_50_51,               123681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                 1410
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_51_52,               119101
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,               414983
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_52_53,               113547
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_53_54,               117822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_54_55,               110030
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_55_56,               105189
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_56_57,               112272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                13039
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_57_58,               101174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 1964
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_58_59,                91676
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_59_60,                93810
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_60_61,                91162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_61_62,                99065
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                 4675
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_62_63,                91445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                 1074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_63_64,                85275
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                  699
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_64_65,                80976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_65_66,                78169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                  160
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_66_67,                84474
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_67_68,                81479
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_68_69,                76198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_69_70,                76753
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_70_71,                72452
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_71_72,                69418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               263023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_72_73,                72729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_73_74,                74031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 8493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_74_75,                65111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                 7083
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_75_76,                67117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                  865
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_76_77,                57645
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                  232
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_77_78,                59123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                  275
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_78_79,                60767
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_79_80,                63370
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_80_81,                52973
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                 7542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_81_82,                59946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_82_83,                48678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_83_84,                47141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                 2168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_84_85,                50854
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                  871
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                  602
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_85_86,                50379
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                 4646
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_86_87,                44335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                  385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_87_88,                44568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                 2767
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                  182
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_88_89,                42060
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                53463
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_89_90,                40626
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                   88
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_90_91,                44745
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_91_92,                39767
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,               152325
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_92_93,                39627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_93_94,                39836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                 9295
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_94_95,                34508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                  782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_95_96,                35967
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_96_97,                38998
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_97_98,                34962
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_98_99,                37832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_99_100,                34345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             15280055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,               414983
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_100_101,                30502
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_101_102,                34237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             15113789
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_102_103,                34673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_103_104,                33386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                13039
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_104_105,                34029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                11075
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_105_106,                31559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_106_107,                28995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,             15109143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 1356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_107_108,                32332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_108_109,                27422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                  221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_109_110,                28606
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_110_111,                35020
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                  346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_111_112,                28940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_112_113,                28157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_113_114,                30511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_114_115,                23698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_115_116,                27545
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_116_117,                28205
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_117_118,                25053
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                 2080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_118_119,                26404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                  690
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_119_120,                23713
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                  450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_120_121,                21678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                  255
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_121_122,                22641
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                  150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_122_123,                27011
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                 1362
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_123_124,                21774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_124_125,                23310
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_125_126,                19360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                 1041
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             15280055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_126_127,                27485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_127_128,                19735
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                  870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             15113789
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_128_129,                26999
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,             15112925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_129_130,                19791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                12425
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  572
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_130_131,                17943
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_131_132,                17206
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_132_133,                18378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                66620
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                  577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_133_134,                16977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                 2082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,               378239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_134_135,                19775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                  179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_primary,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_135_136,                21568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                 2107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_136_137,                15102
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_137_138,                15066
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_138_139,                15543
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_139_140,                16270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_140_141,                15829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_141_142,                19033
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             15283660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_142_143,                27037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_143_144,                21899
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_144_145,                14183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_145_146,                14426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             15213917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_146_147,                33800
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_147_148,                28623
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_148_149,                13717
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_149_150,                14693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                  401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_150_151,                15505
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_151_152,                15158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_152_153,                18738
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,             15212876
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_153_154,                19458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                 1065
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_154_155,                20502
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                  331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_155_156,                18519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                  225
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_156_157,                24443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_157_158,                24440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_158_159,                27498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_159_160,                37600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_160_161,                51937
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_161_162,                51238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,               378239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_162_163,                66471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                  179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_163_164,                48401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                 2107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_164_165,                54342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_165_166,                36753
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                 1904
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_166_167,                47995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_167_168,                42896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_168_169,                63567
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                   42
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_169_170,                43328
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_170_171,                63418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_171_172,                40936
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_172_173,                39600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_173_174,                14329
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                  268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_174_175,                12398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                  125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_175_176,                10084
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,               161617
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_176_177,                10124
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_177_178,                10930
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 4646
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_178_179,                10748
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_179_180,                10244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  835
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_180_181,                11477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_181_182,                12416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_182_183,                11555
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_183_184,                11912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_184_185,                10508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_185_186,                10908
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_186_187,                11703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_187_188,                10880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_188_189,                12233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_189_190,                11087
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_190_191,                11386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             15283660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                 2082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_191_192,                12834
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                  688
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_192_193,                13077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                  450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_193_194,                11956
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                  255
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_194_195,                13554
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                  150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             15213917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_195_196,                12514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_196_197,                 9910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,             15213516
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_197_198,                 9170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_198_199,                 9880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                  321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_199_200,                 8380
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_200_201,                 8736
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,               161617
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_201_202,                 8921
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_202_203,                 6022
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 4646
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_203_204,                 6386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                 3811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_204_205,                 6203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_205_206,                 7984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_206_207,                 7018
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                   89
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_207_208,                 7557
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_208_209,                 6277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_209_210,                 6432
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_210_211,                 5424
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_211_212,                 7496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_212_213,                 7831
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_213_214,                 6754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                  576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                  322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_214_215,                 6413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                 3002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_215_216,                 5659
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,               543096
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                 2131
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_216_217,                 6446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                36054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                 1054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_217_218,                 7296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_218_219,                 8041
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                  515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_219_220,                 7612
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,               109996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_220_221,                 6740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_221_222,                11008
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                 6008
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_222_223,                 7914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_primary,                  192
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_223_224,                15455
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_224_225,                10316
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_225_226,                11595
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             15281699
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_226_227,                13679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_227_228,                15858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             15162692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_228_229,                12665
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_229_230,                11574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  625
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_230_231,                18142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_231_232,                11489
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,             15159690
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_232_233,                 9614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_233_234,                13354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_234_235,                 7597
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_235_236,                 9951
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_236_237,                 8384
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_237_238,                13254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_238_239,                12666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_239_240,                28790
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_240_241,                37995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_241_242,                21334
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_242_243,                20887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                 1061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_243_244,                28339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                  469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_244_245,                25046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                  324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_245_246,                31834
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                  220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_246_247,                22938
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                  131
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_247_248,                31261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                  233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                   85
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_248_249,                52106
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_249_250,                37110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_250_251,                48706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             15281699
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_251_252,                87481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_252_253,                67339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             15162692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_253_254,                53909
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,             15162067
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_254_255,                42269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_255_256,                52574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: full,               305661
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                  107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exHalf,              2627480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: empty,              1126103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitUop,             19954918
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstr,             20000001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMove,              1349610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMoveElim,              1349610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                  433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrFused,                45083
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,               543096
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoad,              4356920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,               280304
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrBranch,              3702846
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                 1054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                  189
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                 1478
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                  515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrStore,              2336957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: writeback,            560132259
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                  456
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkInstr,              4356273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkCycle,               964985
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitNormalCycle,              1143762
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitBranchCycle,               430693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitLoadCycle,              4465853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitStoreCycle,               437571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: robHeadPC,     1166366949046970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_instr_cnt,               511788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_dispatch,               569043
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs,              1125314
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_select,              1028083
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_issue,               526970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                  696
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_execute,              1023576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                  240
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs_execute,              2578629
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                  158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_commit,              8960837
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                  109
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_instr_cnt,                 9331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_dispatch,                12386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs,                11359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                68702
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_select,                71157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_issue,                 9331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_execute,               138216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,               280304
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs_execute,               218704
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                  189
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                 1041
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_commit,               301414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                 1478
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                 1348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                  385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_instr_cnt,                  223
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_dispatch,                  231
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs,                  404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,               116000
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_select,                  495
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_issue,                  223
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_execute,                  944
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                 3002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                 1662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_commit,                 1796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_instr_cnt,             12312476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_dispatch,             14038724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs,             14792638
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_select,             87599353
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_issue,             10962866
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_execute,             10962866
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs_execute,            109525085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                  268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_commit,            194198244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_instr_cnt,              2336957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_dispatch,              2714689
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs,              6181540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_select,              6203293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_issue,              2336957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                 1062
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_execute,             11688786
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                  469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs_execute,             20229036
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                  323
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_commit,             32530056
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                  221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_instr_cnt,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_dispatch,                 2462
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                   85
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs,                   57
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_select,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_issue,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_execute,                   94
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs_execute,                  188
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,               116000
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_commit,                   51
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_instr_cnt,              4356920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                 3002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_dispatch,              5042417
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                 2412
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs,             10108983
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_select,             27023231
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_issue,              4730895
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_execute,             24107095
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs_execute,             55861221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_commit,             59468562
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                68702
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                  432
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                 2038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                 1578
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                 1041
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                26061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                  656
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_dispatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                  320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                90008
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_select,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                 4077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_primary,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_commit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_instr_cnt,                66703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             15282663
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_dispatch,                70901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs,                73375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             15186532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_select,               845646
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_issue,                66805
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_execute,               266350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs_execute,              1178801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,             15184494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                  322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_commit,               473901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt,                  195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                  844
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_dispatch,                  203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs,                  195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                  952
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_select,                 1977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                11546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_issue,                  195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute,                  585
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute,                 2757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_commit,                 1043
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                56052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                  575
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_instr_cnt,               360278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_dispatch,               390943
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                  234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs,               442754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                 1688
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_select,              2682588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                  176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_issue,               360278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                  121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_primary,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_execute,              1080834
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs_execute,              4123700
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_commit,              4128414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             15282663
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_dispatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             15283857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             15186532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_select,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,             15186024
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             15225272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs_execute,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_commit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                56402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                  346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                59622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                30309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                54026
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,             15224428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                26762
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                69017
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                33837
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                  378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                68276
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,               178685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                56081
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                15706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                11927
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                 1029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                 9048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                10111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                  108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                 9870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                 9880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                11272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                24337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                89106
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                20825
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                81622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                13204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                94581
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                21690
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,               110322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                36589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,              3156413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                  415
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,               109931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                  165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                39826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                23168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                   85
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                11840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                28498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                94826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                37825
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                27692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,               178685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                 9218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                19351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                 1029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,               116271
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                  921
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                45198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                24310
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                 8539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                29427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             15283857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,               146911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                41281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                29444
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             15225272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                10666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                22503
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,             15224926
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                44715
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                45283
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                94084
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                  278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                50565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                41346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                 2038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                48392
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  483
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                40465
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                31194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                41487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                29893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                 6332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                11671
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                 7038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                19268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                 6487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                 7566
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                 5791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                  278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                 4433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                  575
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                91164
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,               163674
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                18208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                  236
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                73870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                  175
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                33159
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                  343
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                  120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                66533
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                14817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                  476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                66609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                13162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,              1952976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,               109372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                36048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                94084
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                23948
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                 6674
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                 2038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                18774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                 1555
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,               107029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                36320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                21256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                 8346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                23410
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                81350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                30953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                19339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                 6762
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                18376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                  378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                79771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                  742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                35288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                 1040
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                19210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                10356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                 6344
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                22422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                32534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                45098
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                  266
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                26057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                24514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                 1484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                23422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                 6466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_primary,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                24476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                13512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                27782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             15283959
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                19527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                 4514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             15236635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                10971
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                 4078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                  257
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                 4367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                 4171
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,             15235893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                 3470
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                 4327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,               163674
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                 3693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                41887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                  343
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                15922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                33439
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                  476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                 4390
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                38533
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                  418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                 6671
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                49689
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                 5119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,               908445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                57809
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                  332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                27195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                15354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                 4832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                16673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                37829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,                23540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                14958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                 5152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             15283959
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                13734
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                45204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                25665
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             15236635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                13892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,             15236378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                 4451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                  208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                57740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                16224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                54808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                27186
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                18117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  844
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                 4824
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                13893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                  328
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                  210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sum,             12559505
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                10843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_mean,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sampled,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                  487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_overflow,                11904
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_13_14,                 9023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                  317
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_14_15,                49348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_15_16,                46097
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_16_17,                20326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_17_18,                11346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_18_19,                25015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_19_20,                44764
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_20_21,                44310
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_21_22,                24381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_22_23,                19239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_23_24,                16877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                10843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_24_25,                19189
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_25_26,                15676
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_26_27,                11940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                  487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_27_28,                10648
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                  443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_28_29,                12509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_29_30,                10882
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                57740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_30_31,                 9082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_31_32,                 6468
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_32_33,                 5890
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  844
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_33_34,                 5195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                  516
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_34_35,                 4542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                  277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_35_36,                 4364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_36_37,                 3595
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_37_38,                 2939
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_38_39,                 2330
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_39_40,                 2221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                46582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_40_41,                 1972
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_41_42,                 1563
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                  742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_42_43,                 1369
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_43_44,                 1250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                  471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_44_45,                 1162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                  245
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                  278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_45_46,                 1073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                 1134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_46_47,                  912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                  352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_47_48,                  799
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                  411
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_48_49,                  738
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_49_50,                  667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                 6803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_50_51,                  925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_51_52,                  742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_52_53,                  574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                27213
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_53_54,                  540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_54_55,                  515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                  704
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_55_56,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_56_57,                  515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_57_58,                  387
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_58_59,                  360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             15284349
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                  332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_59_60,                12231
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sum,              1004917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_mean,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             15256080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sampled,               108129
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                  149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_overflow,                  480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                 1413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                 1073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_valid,               619673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                17040
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,             15255728
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire,               619673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire_first_issue,               616587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success,               592335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                75511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                46582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,              3730693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed,                27338
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success_once,               589366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                  742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,              4067559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                 2826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed_once,                27221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_valid,               574697
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                  497
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_primary,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire,               555498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                  208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire_first_issue,               555202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                14475
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_7_8,                93652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             15283288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_8_9,                 1415
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss_first_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             15203534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_valid,               986446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_9_10,                 1079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                14978
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire,               986446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire_first_issue,               975207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success,               950074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed,                36372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,             15202121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                  210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success_once,               938955
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                  119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed_once,                36252
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_10_11,                  819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,              1891368
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_valid,               914636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire,               876507
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                 4619
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire_first_issue,               874776
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,              2207042
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss_first_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_valid,              1799345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                15910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_11_12,                  649
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                 7640
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                 8536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire,              1799345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                  238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire_first_issue,              1785661
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,              1006207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success,              1751063
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                  358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed,                48282
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             15284582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success_once,              1737586
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                  142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed_once,                48075
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                  102
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             15268315
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_valid,              1661913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire,              1591355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire_first_issue,              1589395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,              1235136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss_first_issue,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                 2918
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_12_13,                  623
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,             15268196
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                 3572
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sum,             16024734
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             15283288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,             13812243
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             15203534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                 4493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,             15203067
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,              7637005
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                 4295
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,              1292878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                 1610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_13_14,                  545
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                  117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                  353
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,               168968
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_overflow,                 1527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access3,                 9086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,             10699508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                  244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                  692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             15284582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_cancel,                  219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   79
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,               575086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             15268315
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,             15268239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,              7685148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,              1859755
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss3,                 2085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,              5839318
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,              2279168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                67079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                 9132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: enq,              5859062
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_valid,              1130879
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq,               200404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,              2346247
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_block,               124652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_14_15,                  573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_15_16,                  612
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                45085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_fire_first_issue,              1006227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored,              2173969
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,               172278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_16_17,                  577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_lsq_fire_first_issue,                67192
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_17_18,                  538
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_ldu_fire_first_issue,              1006227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,               685720
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq_block,                45092
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               886064
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                   72
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_18_19,                  567
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,               528847
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                 3690
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_rar_nack,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                 4677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,              1785660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                  287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                   80
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,              1799344
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                   88
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                 2086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                   82
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,               366496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_fast_replay_issue,               161765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_19_20,                  623
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_20_21,                  548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                14328
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_dcache,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_21_22,                  646
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                  202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_22_23,                  304
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success,              1147487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed,               244242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_23_24,                 1082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success_once,               969173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             15284349
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_24_25,                  552
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed_once,                37054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,               119360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,               323375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,               190644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                13796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                  132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,               975206
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,               986445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,               190644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,               226279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_raw_nack,                 1172
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,               960376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_forward_tl_d_channel,                40334
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_25_26,                  258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_fire,               156545
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_26_27,                  184
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                 6466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_27_28,                   96
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             15256080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_28_29,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_software_prefetch_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_29_30,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_blocked,                23438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_30_31,                   80
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,             15255931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,               171547
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,               960376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_nuke,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,             20296946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,               150908
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,               839819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_total,               184482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_31_32,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                55692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_32_33,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_valid,              1391729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                88311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                 1871
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_33_34,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_34_35,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                61528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,               870247
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                51472
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_mem_amb,                 3740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                39799
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire,              1298114
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_35_36,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                 3975
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire_first_issue,               925320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_36_37,                  101
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss,                 2753
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_37_38,                  109
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss_first_issue,                 2729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_38_39,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,               750055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_tlb_miss,                22937
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,               716490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_dly_err,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_39_40,                  125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_valid,              1298114
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_bank_conflict,                 6340
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,               149040
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_replay,                 8150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                27453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,               121541
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                11363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access2,               616587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access2,               619673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss2,                  419
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,               168968
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss2,                 3203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                  244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                 3300
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                  692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l2,                55945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                  613
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                21179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_forward_fail,                67333
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_40_41,                  154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire,              1257766
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                35033
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: l1pf_fire_l2,                33072
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_fire_l2,                22873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_41_42,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire_first_issue,               890989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_42_43,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss,               211473
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_first_issue,                20913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                 2912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_43_44,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_real_miss_first_issue,                20913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                  123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_full_forward,               412221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_full_forward,                32513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_44_45,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                 7031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_can,                19333
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_45_46,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                26054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_chan_or_mshr,                26823
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_46_47,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                 2105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_block_by_l1pf,                  933
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,              7201176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,               114819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,              7201176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,                27670
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_miss,                99143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                  226
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_47_48,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_48_49,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_49_50,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch,               151585
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_50_51,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_ignored,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_miss,               148007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_51_52,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_52_53,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                15698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_hint_wakeup,                28481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                14190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                10074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_16_17,                10914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_53_54,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_hit,                 3578
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                18996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_54_55,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_accept,               148007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_55_56,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_56_57,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_forward_req,                34688
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                 1296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_57_58,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_channel_D,                19272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_mshr,                 7483
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_58_59,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                 9686
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_17_18,                10488
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                11714
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_59_60,                  503
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: rollback,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sum,             84830283
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                  962
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_mean,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sampled,              2346247
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_try,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_18_19,                 9196
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                 3361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_overflow,               106054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_19_20,                 7324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_0_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_2_4,                71211
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_4_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                  113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_20_21,                 6346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                  824
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_21_22,                 5733
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                  798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_6_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                78337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,               822486
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                  235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                 1413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,             10836571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  444
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                 4677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              2517570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                   80
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_2_3,              1930560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,              6606246
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,              6606244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_8_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_10_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                 8693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_12_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                  816
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_valid,              3955395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_14_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_block,               224637
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_16_18,                29359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_fire_first_issue,              3730758
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_18_20,                43404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_lsq_fire_first_issue,                66426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_20_22,               118458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_ldu_fire_first_issue,              3730758
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: utilization,             19160480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                 7237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_22_24,               279546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                 7031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_24_26,               208506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_fast_replay_issue,               270465
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_26_28,               223004
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                  440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_28_30,               187204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_dcache,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success,              3851857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_30_32,               189069
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                  226
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_32_34,               168724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed,               311497
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_34_36,               133400
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                  195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                 3983
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success_once,              3659381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_36_38,               120275
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed_once,                71377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sum,             19160479
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_22_23,                 4422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_23_24,                 4967
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_24_25,                 4941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_25_26,                 4555
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_38_40,                97157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                  229
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_forward_tl_d_channel,                41769
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_40_42,                76435
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_fire,                95705
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_26_27,                 3377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_overflow,                 5766
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_0_1,              8801557
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_27_28,                 3941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_42_44,                61322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_software_prefetch_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                 2121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_44_46,                44743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_blocked,                86662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_1_2,              2428867
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_28_29,                 2916
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_2_3,              1530034
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_total,               184482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,               943339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_3_4,               899059
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_29_30,                 4479
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_30_31,                 5851
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_4_5,               413506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_31_32,                 2366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_32_33,                 2116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_5_6,               327732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_46_48,                38946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_6_7,               306356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_33_34,                 2128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_7_8,               120952
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                  136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_valid,              4163354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire,              3860424
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_48_50,                30704
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_8_9,                76312
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_34_35,                 1735
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_50_52,                25284
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire_first_issue,              3443448
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_52_54,                23507
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                27917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_54_56,                18321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                   79
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss,                13774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_56_58,                16086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                  352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_58_60,                13857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                 1288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss_first_issue,                13748
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_60_62,                11291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_9_10,                67886
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                   93
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_62_64,               116434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                  145
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,            275245781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              1451848
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_dly_err,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_10_11,                11824
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_35_36,                 1733
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_11_12,                80561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,               464077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                  864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_valid,              3860423
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_12_13,               133504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                 2880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,               112464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire,              3729298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_36_37,                 1988
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_13_14,                58331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,             12574839
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_37_38,                 2925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_38_39,                 1756
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_39_40,                 1656
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_40_41,                 1958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,              1362246
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              2922273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_14_15,                18415
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire_first_issue,              3319042
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                  496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               787420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss,               213837
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,              1463262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_first_issue,                81031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble_when_ftq_full,                10153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: redirectAhead_ValidNum,               510149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_real_miss_first_issue,                81031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fromBackendRedirect_ValidNum,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_full_forward,               587623
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: toBpuRedirect_ValidNum,               575086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sum,             19999990
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_full_forward,                86258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_mean,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_can,                19893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sampled,              3027447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                  277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_chan_or_mshr,                27515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch,                93052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_0_1,                  541
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                  117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_15_16,                 9805
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,              1133139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_2_3,              1576723
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_41_42,                 1683
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_42_43,                 1496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_43_44,                 1351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,             13676638
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: full,               448854
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_ignored,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1_2,               200130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_44_45,                  981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: exHalf,               380326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_miss,                93052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2_3,               308977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: empty,              8801557
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_45_46,                  887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_46_47,                  635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_47_48,                 1944
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_accept,                93052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3_4,               241848
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_forward_req,                35717
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4_5,               282383
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5_6,               209546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_channel_D,                19822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                   82
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6_7,               252958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: in,             12559921
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out,             12437458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,               212200
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out_try,             14686518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                  358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,               188410
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                 3046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_mshr,                 7609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                 3046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: rollback,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7_8,               128098
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                 2912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8_9,               291216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                 2910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                43915
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9_10,               381393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                16148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                  143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                  102
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: fake_block,               147013
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10_11,               373728
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                27917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11_12,               156255
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                43743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12_13,                77611
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                42846
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                   79
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13_14,                46828
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                  119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,               104396
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                  352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14_15,                34866
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                42630
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_valid,              2114902
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15_16,                39008
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                  207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                 1775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_block,               223513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16_17,                 2061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                 1775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_fire_first_issue,              1891389
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sum,               775954
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                 1653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_lsq_fire_first_issue,                66786
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                 1653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_mean,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                48686
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_ldu_fire_first_issue,              1891389
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sampled,                67079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                75078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_fast_replay_issue,               248919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_dcache,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                48686
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success,              2101627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                47391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed,               259824
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                47391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,               366328
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                78337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                 1413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: utilization,             55685160
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1_2,                 2257
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success_once,              1835560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: waitInstr,             13115853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,               159014
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed_once,                55829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2_3,                 2288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_forward_tl_d_channel,                40874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: stall_cycle,              2225680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3_4,                 2197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sum,             42569301
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                  123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_mean,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4_5,                 2548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_fire,               154357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5_6,                 2881
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_software_prefetch_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,               120397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                  969
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6_7,                 3802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_blocked,                25610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                  179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7_8,                 2165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_total,               184482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,               138661
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                20655
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_9_0,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_valid,              2361451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                 5312
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_0_1,              6971052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire,              2209590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire_first_issue,              1755584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss,                 7313
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_1_2,               371211
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8_9,                 3138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                17523
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss_first_issue,                 7295
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9_10,                 2105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_2_3,               564303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10_11,                 2084
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                  346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_3_4,               555361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_4_5,               512701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11_12,                 1982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_dly_err,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12_13,                 1774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_5_6,               507841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_valid,              2209589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13_14,                 2609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_6_7,              5802232
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire,              2141479
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire_first_issue,              1694680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14_15,                 2079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sum,             42569301
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             15284528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss,               240558
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15_16,                 1756
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_first_issue,                51660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16_17,                31414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_mean,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sum,              1093726
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_real_miss_first_issue,                51660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             15266486
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sampled,              8313649
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_11_0,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_full_forward,               502080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_mean,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_full_forward,                62335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,               918358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   95
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_can,                19615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sampled,               105199
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sum,               870247
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,             15266313
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_chan_or_mshr,                27141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_13_0,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_1_2,               371211
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_stall_out,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch,               149500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_2_3,               564303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_ignored,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1_2,                10917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2_3,                 3179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_3_4,               555361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_miss,               145730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_4_5,               512701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_overflow,               870247
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_14_0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                  352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: same_cycle_update_pf_flag,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              7916534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useless_prefetch,               157906
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                16148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useful_prefetch,                 3347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_prefetch_hit,                 5235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_hit,                 3770
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                  119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_15_0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               898853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_load_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_fire,               275296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_accept,               145730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3_4,                 3982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_forward_req,                35068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_5_6,               507841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4_5,                 1643
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_channel_D,                19564
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               731636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_6_7,              5802232
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_mshr,                 7517
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5_6,                 4294
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sum,             55685154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: rollback,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6_7,                 4199
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_mean,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7_8,                 5536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,               167217
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_muti_fire,               139490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8_9,                 3693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,               678397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_enq_req,               338573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9_10,                 5412
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10_11,                 3018
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11_12,                 7011
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_req,               207376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                56015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_0_1,              4745372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12_13,                 2377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_1_2,               380763
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13_14,                 5985
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_2_3,               581261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14_15,                 7641
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_3_4,               574270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15_16,                 7331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_16_0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                24457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_but_not_fire,                27400
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16_17,                28981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_4_5,               533566
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sum,   616591827262059327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_5_6,               532019
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_mean,          76500084337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_6_7,              7937450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              7916534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: utilization,               181386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sampled,              8060015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sum,               181386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_17_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                31558
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             15284528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_overflow,              2243148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             15266486
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_0_1,               126850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1_2,                82914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,             15266391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2_3,                97822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,               107367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                52992
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sum,              2469333
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                25859
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_0_1,             15174440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3_4,               105082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_1_2,                53268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4_5,               126355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_2_3,                49326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5_6,               118395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                82824
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6_7,               173783
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                 6651
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,             83454672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7_8,               145394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_3_4,                 4868
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8_9,               145010
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9_10,               150090
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_4_5,                 1635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_5_6,                  254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10_11,               150828
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,               258082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11_12,               117213
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12_13,               243485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_6_7,                  210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13_14,               176775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_7_8,                  218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                   72
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: acquire_fire_from_pipereg,                81981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                47542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,               270895
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14_15,               347090
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,             13924143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15_16,               130610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                 5413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16_17,              5622319
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_8_9,                  146
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                26453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: pipereg_valid,               132120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_9_10,                  262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sum,            275245765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_10_11,                   74
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_mean,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                11410
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                 4335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,               132120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                 6706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,               944414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                 9869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,              3504876
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                82006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,               248771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                32839
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0_1,                 2176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,              4449113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_load_allocate,                54237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1_2,               372950
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,              5741500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_store_allocate,                24422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,               794002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_amo_allocate,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                20650
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                82412
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: full,                  540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2_3,               573277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: exHalf,                  336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3_4,               766481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: empty,             15174441
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4_5,               811249
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                28979
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                77311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: in,               164256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5_6,               817375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out,               163917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6_7,               807311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out_try,               172737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7_8,               777730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,               352792
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                  717
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,               156721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                50100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                20588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: fake_block,                  149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8_9,               745190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: utilization,             35519075
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9_10,               706808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                 1632
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                15679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10_11,               673652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sum,             35519070
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11_12,               653197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_mean,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                35750
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                12940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,                80539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,               255822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                 6760
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                44097
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                57974
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,               208743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                 1201
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                47079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12_13,               641402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                  573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,               185993
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13_14,               605524
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14_15,               548610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_overflow,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15_16,               495154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_0_1,              6636365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16_17,               425481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                25792
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                  355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                12643
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                12191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                 3347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                 5751
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                  580
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                 9030
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                65144
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: memSetPattenDetected,                55361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17_18,               368584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,            242153701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,              2465171
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18_19,               319174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_1_2,              1157193
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19_20,               297678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_2_3,              1398913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20_21,               247746
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_3_4,              1479335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21_22,               190408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,              2336955
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,              5060681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22_23,               163918
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                 5413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_4_5,              1406480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                 6892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                  406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                24268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,              5060681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,              1557676
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                  503
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_5_6,              1329519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23_24,               144339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_6_7,               745599
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24_25,               124491
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_7_8,               332897
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25_26,               108577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                  712
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                11294
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26_27,                98128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_8_9,               152773
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,               779279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                  979
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_9_10,               156440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_10_11,               159836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27_28,                87901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_11_12,               172221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_16_17,                  400
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                 4219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,               782287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,               668775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                33475
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_12_13,               122505
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_17_18,                 1053
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                 1464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_13_14,                29165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28_29,                81451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_14_15,                 5387
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29_30,                74209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_18_19,                  408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                50290
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,             14658324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,                 2391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                53418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_19_20,                  317
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,             12373614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30_31,                70401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_15_16,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_20_21,                  784
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_21_22,                  417
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31_32,                66731
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: full,              1039402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,               626378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,              1639445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,             15216234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,              1037152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_22_23,                  483
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: exHalf,               645627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32_33,                57803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: empty,              6636365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                82469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,             15216802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                35976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,               643049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                17440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_23_24,                  716
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: in,             22857876
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33_34,                54506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                14953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out,             22578308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_24_25,                  401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                 1776
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                13125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                24436
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34_35,                48107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                26591
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                 1290
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_25_26,                  340
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                16031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35_36,                45103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out_try,             24983660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: fake_block,               455542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36_37,                42026
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                 8811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37_38,                40334
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waittable_load_wait,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                17869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38_39,                36476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                 6801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_26_27,                  571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                 4132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_27_28,                 1125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                 5558
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_28_29,                  877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                 4296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall,                  372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                 2878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall_for_noSpace,                  211
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_29_30,                 2292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                15359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_30_31,                 3841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                 1734
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_toReqArb_stall,                  810
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                 3549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                  142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39_40,                34481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_31_32,                  494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                 3829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_buf_full,                37678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                 2391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                  354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_32_33,                  227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40_41,                32815
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: in,             38240152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   95
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41_42,                29513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: empty,              6289970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42_43,                28780
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: utilization,             46902386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waitInstr,              8811408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43_44,                27192
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                 7757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_33_34,                  278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: NewDataNestC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                43936
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_34_35,                  129
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,              1208255
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_35_36,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_rob,               101167
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall,                  405
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,             12373615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_36_37,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_int_dq,               999367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall_for_noSpace,                  223
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,              5060681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,               362836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_37_38,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_toReqArb_stall,                  872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_fp_dq,                  504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44_45,                26393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_ls_dq,               426592
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_buf_full,                38898
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,              1196561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_38_39,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,               281221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: NewDataNestC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,               749517
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NoStall,             52889680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45_46,                25985
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_req,                71258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OverrideBubble,              1453068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46_47,                23374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_req,                20574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,                 2391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,               100814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,             12373614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireblock_req,                20574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47_48,                22539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,              1639445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48_49,                21877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49_50,                20629
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqUpdateBubble,                53383
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,                73539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: TAGEMissBubble,              7085438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50_51,                19643
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                17709
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_req,                10974
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,              1037152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_req,                18507
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,             12056830
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51_52,                20692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               870337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: SCMissBubble,                58999
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l2,                 4542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                82469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,               437249
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l1,                13965
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                35976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52_53,                18464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53_54,                17986
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                17440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54_55,                17715
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITTAGEMissBubble,                 4954
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55_56,                17058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: RASMissBubble,                11967
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56_57,                16896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,               107367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,              3227872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRedirectBubble,                45544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57_58,                17207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                14953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRedirectBubble,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58_59,                16087
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                13125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59_60,                15952
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqFullStall,                72326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               762580
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60_61,                16949
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,               499079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ICacheMissBubble,              1808804
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61_62,                16448
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITLBMissBubble,              7003471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                94227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                26591
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62_63,                17476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: BTBMissBubble,              6004530
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63_64,                21540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FetchFragBubble,              1319459
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64_65,              1549352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: DivStall,                19512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                16031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,               272312
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                 4515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_req,                72359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                  774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,               132809
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntNotReadyStall,               290209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                59152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,               587242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                17869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,               100644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FPNotReadyStall,                  570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,              3701289
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemNotReadyStall,               685737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                12215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntFlStall,              2645509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                 7256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpFlStall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntDqStall,              5932338
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,              2173969
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                27318
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                 8811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,               158081
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpDqStall,                 2880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,                59258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LsDqStall,               716862
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                 4892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                  677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadTLBStall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                67079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL1Stall,                18654
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,             14353409
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,              3191058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL2Stall,               113796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,               122011
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL3Stall,                99912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                 6801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,               247067
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                27530
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                 4132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_req,                20045
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,               211228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMemStall,              2421901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,               157621
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                24268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,               105199
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: StoreStall,               371732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                 2878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,               251860
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: AtomicStall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                26291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,               931293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireblock_req,                20045
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                 1734
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 3153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadVioReplayStall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,               159601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,               185589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMSHRReplayStall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,              1802149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ControlRecoveryStall,               535325
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                 1130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRecoveryStall,                 6120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                 6723
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRecoveryStall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                 3549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_req,                11424
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,              4086374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.metaArray: meta_refill_num,                32752
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sum,              3389591
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FlushedInsts,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 3336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                 4025
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherCoreStall,                35532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                  270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,              2814981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NumStallReasons,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,               747277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_req,                18817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l2,                 4546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                72791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_overflow,                 2298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l1,                14271
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                 2228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                 9895
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sum,             38090972
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                 5980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_mean,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                 2123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: utilization,           2444376627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                 5993
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                 2268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,               376077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,               200892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                 5989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                27520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                 2245
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,              2279168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                 2364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_0_1,              7831322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                 5926
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             15284623
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_1_2,               328383
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,              1412872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                36496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_2_3,               508772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             15274494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,              4056523
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_0_1,             13103330
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,               936447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,              2567758
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,               121741
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_3_4,               498983
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,              2926076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_4_5,               464794
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,              3324082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_5_6,               525762
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,               113133
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,              1395386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,             15274416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_6_7,              5126685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sum,             38090850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,              2920822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                68540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_mean,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sampled,              7453303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,               817283
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                  501
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                  204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                10540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_1_2,              1766423
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                17395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                29851
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_3: part_data_read_counter,              5578504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,               377207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                 1513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_2_3,               224107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,               349500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_1_2,               328335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,              3738309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_4: part_data_read_counter,              5084548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                11722
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_3_4,                53499
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,              4159165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_0: part_data_read_counter,              6908872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_2_3,               508759
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,               251183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                17106
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_3_4,               498970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                  334
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_4_5,               464793
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               874874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                  183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_5_6,               525761
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                29009
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_6_7,              5126685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sum,             38660667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_1: part_data_read_counter,              5237292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,               948169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_mean,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,              1514677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                  224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,               126484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_4_5,                27816
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                  429
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,               134699
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                 3333
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_5_6,                14866
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                  109
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_6_7,                14369
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                  243
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_0_1,              7730170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_7_8,                13967
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                 1765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_1_2,               329940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: io_refill,                82006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_2_3,               511140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: total_prefetch_en,                 3347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_8_9,                25974
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_3_4,               501337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: useful_prefetch_en,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_9_10,                14562
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: utilization,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: late_prefetch_en,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_4_5,               469136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sum,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_10_11,                 7636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: demand_miss_en,               131114
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_5_6,               529976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_11_12,                 6590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: cache_pollution_en,                47150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_6_7,              5213002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_12_13,                 3800
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,             35591577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_using_replacement,               219372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_13_14,                 2772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_14_15,                 1604
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_bank_conflict,               234089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_15_16,                 3386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_from_prefetched_line,                 3621
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sum,               135983
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_first_read_from_prefetched_line,                 3617
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             15284623
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit_filter,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             15274494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_req,              1391729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_0_1,             15181472
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_s1_kill,                97374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,             15274440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_1_2,                76661
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit_way,              1172357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_2_3,                21701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_3_4,                 3930
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_4_5,                  775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_5_6,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_6_7,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit,              1083841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_7_8,                  105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss,               210514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_succeed,              1083841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss_or_conflict,               210514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: actual_ld_fast_wakeup,               903787
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: ideal_ld_fast_wakeup,              1055708
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                   51
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                 4064
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_using_replacement,               225565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,               313616
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                  101
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sum,              5060681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit_filter,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,              4163354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: exHalf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               318781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,              3937789
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: empty,             15284702
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_overflow,                 2391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCycle,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_0_1,             12373614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCnt,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_1_2,              1639445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_success,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_2_3,              1037152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_3_4,                82469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_4_5,                35976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_blocked,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_5_6,                17440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: uncache_full_rollback,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,              3642270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_6_7,                14953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,               202302
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,              3642270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_7_8,                13125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,               202302
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,              3646846
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_8_9,                26591
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,              3563273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_9_10,                16031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_using_replacement,               251310
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_10_11,                 8811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,               323112
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_11_12,                 6801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                 3819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_12_13,                 4132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                 3815
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_13_14,                 2878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_14_15,                 1734
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit_filter,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_15_16,                 3549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,              2361451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_load_refill_latency,              2179626
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               161185
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_store_refill_latency,               894808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,              2110141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                 4064
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_amo_refill_latency,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                  101
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_pf_refill_latency,               122580
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,              1965088
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,               235177
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,              1965088
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,               235177
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,              1757313
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,              1916784
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid,              1661913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall,                  354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: reset_timeout,                  234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid_not_ready,              1661913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: recovery_stall,              1400643
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                10051
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: control_recovery_stall,              1386103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall_for_noSpace,                  203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: mem_violation_recovery_stall,                14536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsx,                   57
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: utilization,            124391904
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_toReqArb_stall,                  887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_fire,               269216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysx,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: other_recovery_stall,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sum,            124391895
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsy,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_buf_full,                40396
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: in,             39888453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_mean,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_valid,               269216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: NewDataNestC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysy,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall,                  345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: utilization,             52216228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_not_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: waitInstr,             12501133
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_fire,               256078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall_for_noSpace,                  188
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_valid,             24983660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_fire,             22578308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_dispatch,              1477160
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_toReqArb_stall,                  819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromSMS,                55945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_buf_full,                38504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromBOP,                18880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_int,               657312
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_0_1,              5999458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromTP,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: NewDataNestC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_valid,             23891286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_valid,               256078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_fire,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_SMS_other_overlapped,                  627
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                30850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_walk,                87933
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_1_2,              1301337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sum,             39715089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_valid,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                  230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_mean,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_2_3,              1122855
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_fire,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_valid,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_fire,             22578308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grant_req,                 3447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_000,             15283274
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grantdata_req,                 3447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_fire,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_accessackdata_req,                  573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count,                27067
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_3_4,               861170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count_filtered,                 3308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_4_5,               727730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_0_1,              7516394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_5_6,               549794
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_1_2,               343560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_hintack_req,                 5852
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_count,                 3308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_valid,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_2_3,               527940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_6_7,               427559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_010,                 1428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_3_4,               517408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_7_8,               347159
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_4_5,               481607
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_8_9,               275636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_release_req,                 5783
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit,                60681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_5_6,               549755
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_9_10,               230281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_cycle,             53387004
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_resp_count,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_10_11,               200475
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_6_7,              5348037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_11_12,               172908
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_hit,                17339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_resp_count,                12691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nuke_rollback,                 3357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_hit,                10854
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_12_13,               157418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sum,             39715089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_13_14,               137601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nack_rollabck,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: retry,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_mean,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_14_15,               114540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: inflight_cycle,             15272642
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_15_16,               109162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sampled,              7768307
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss,                 9872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_16_17,                94510
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter0,             15217896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_1: part_tag_read_counter,              2361451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_2: part_tag_read_counter,              1391729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer.freeList: empty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter1,                66063
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter2,                  666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_17_18,                89462
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_miss,                 3447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,              2005220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_18_19,                74485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter3,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_miss,                  573
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,               283031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_19_20,                73946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_2,               244593
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_1_2,               174862
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_0_1,                 7987
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                10051
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,               252826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_20_21,                86952
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_21_22,               169111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_1_2,               343560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_22_23,               215158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_2_3,               527940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_1_2,                11905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_0: part_tag_read_counter,              4163354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_2_3,                11723
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                82382
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_3_4,                11009
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s1_valid,                 3553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_0,             15284565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s2_valid,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_1,                  137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_4_5,                 9152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s3_valid,                15722
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_5_6,                 7049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s4_valid,                  361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_6_7,                 6553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_0,             15284658
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_7_8,                 5175
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_3_4,               517408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_23_24,               270511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_4_5,               481607
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_0_1,                 6567
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_1,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_1_2,                10557
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s1_valid,                 3511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_2_3,                10509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,              3844573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_24_25,                70281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s2_valid,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_3_4,                 9863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s3_valid,                15532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_4_5,                 8053
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,               174877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                52667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_5_6,               549755
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_25_26,                38218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,              2200266
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_6_7,              5348037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_5_6,                 5892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s4_valid,                  387
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_6_7,                 5350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s5_valid,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_2,               111548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sum,             52216222
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_26_27,                33256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_2,                32298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_2,              1294355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_mean,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_27_28,                28431
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              7339194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_28_29,                33719
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,               603326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               725055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_29_30,                27838
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_30_31,                23220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_read_counter,             44296756
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,               160843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_0_1,              5258506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_31_32,                24077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_1_2,               370961
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_7_8,                 3890
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_2,               171029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_2_3,               645761
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_1_2,               130022
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_3_4,               575072
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_32_33,                24074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                   51
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_0_1,                 1420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_valid,             14686518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_1_2,                 1348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_fire,             12437458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_2_3,                 1214
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_valid,             16048775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_3_4,                 1146
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_fire,             15869781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_4_5,                 1099
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_6,                26986
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_33_34,                21413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_4_5,               579636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_5_6,                 1157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_6,                19366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_6_7,                 1203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                24337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                 3814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                11272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_7_8,                 1285
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_6,                 7376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                50565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_5_6,               618611
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_34_35,                17525
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_7,                 1291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_35_36,                19047
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_6_7,              7236154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_7,                 1291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                45283
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_36_37,                19904
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_3_4,                 5783
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                11671
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                 6908
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                 6332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_8,                 2707
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: move_instr_count,              2613622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_37_38,                16806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                48392
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_3_4,                30609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_8,                  433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_4_5,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_8,                 2269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_38_39,                19187
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: fused_lui_load_instr_count,                 5085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_39_40,                17718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_5_6,                28194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_40_41,                22534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch,                 5309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch_not_ready,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                41346
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_miss,                 3447
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_all,              1097279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                19268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_6: part_data_read_counter,              5315816
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_not_accessed,               472840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                 7038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                   92
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                31194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_7: part_data_read_counter,              5519708
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_5: part_data_read_counter,              5544292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_41_42,                31393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray: tag_read_counter,              8585782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_42_43,                22525
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: early_prefetch,                 7240
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_43_44,                17850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_44_45,                22519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                40465
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_45_46,                19425
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             15284655
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_46_47,                18037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW.freeList: empty,                 1428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_47_48,                19996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                 7566
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                 6487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_48_49,                38670
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_fire,               274038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_49_50,                39073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             15277609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,                83551
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                23660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_valid,               274038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_50_51,                38023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                29893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_fire,               260286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_51_52,                42388
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_valid,               260286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_52_53,                28913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,                58750
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                41487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_0,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_53_54,                43434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,             15277563
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                 4433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_1,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_54_55,                45113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_2,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                 5170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_3,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                 5275
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_55_56,                81505
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_4,               274038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                 4977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                 5269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                 5308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                 5210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                 5105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                 5088
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                 5791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_5,               269216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq,                74244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                 4958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_56_57,                89440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromBOP,                18254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                 5354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_6,               839819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_57_58,                88491
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                 5158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromSMS,                22873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_58_59,                28303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sum,             17760807
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_59_60,                19293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                24514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_60_61,                24056
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                26057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                10971
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_61_62,                45450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                 4514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                 6466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromTP,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_62_63,                20958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                 5075
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq,                74244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                 5233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromBOP,                18254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_63_64,                24514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromSMS,                22873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                 5054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromTP,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_64_65,                22419
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                23422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                 4367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_0_1,              7268598
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                 5169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,             15283363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_65_66,                16430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                 4078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                13512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_66_67,                 9920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_1_2,              2519945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                24476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                 3470
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_2_3,              2508256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                 4171
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_67_68,                31860
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_3_4,              1856589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                 5007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_68_69,                 8163
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_4_5,              1009465
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                19527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_5_6,               114365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_69_70,                22162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict,                24112
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_6_7,                 7483
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_70_71,                17981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                27782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_71_72,                20240
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                 1201
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_plru,                23644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                 3693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_72_73,                 4530
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                 4327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                   94
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_73_74,                 6569
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_dcache,                  468
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sum,             25309379
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_one_hot_pattern,                15270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_74_75,                 1583
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,                77363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_75_76,                 5168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,                77179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_76_77,                  392
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_77_78,                  381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                 8842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_78_79,                 1057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                 8842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_79_80,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                 8842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: full,                 1068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                 5990
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             15284655
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,                77363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_0_1,              6646524
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                34082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: exHalf,              1018235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             15277609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_1_2,              1848959
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                 4730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,             15277576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_2_3,              2200811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: empty,              5999458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_3_4,              1772147
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                 4112
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: enq,              5778705
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_4_5,              1376058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_5_6,               703394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_6_7,               514850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                 1122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: ld_ld_violation,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_7_8,               145954
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                  140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: utilization,             25178648
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_8_9,                73944
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_9_10,                 1775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sum,             25178648
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_10_11,                  285
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                  107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                  233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                  202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_overflow,                 1428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                 3840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_0_1,             12146979
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                 1206
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sum,             23608202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_1_2,               911250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_2_3,               469046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                  114
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_3_4,               299582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                  473
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_4_5,               201144
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_5_6,               156012
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                   96
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_6_7,               143477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                  419
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                  184
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                  851
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_7_8,               104689
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                  127
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_8_9,                70546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_0_1,              6647721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                  126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_1_2,              2018785
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_9_10,                58242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                  192
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_10_11,                44897
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                  215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_2_3,              2179551
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_3_4,              1958344
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                  215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_4_5,              1458007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_11_12,                40923
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_5_6,               700561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                  205
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_6_7,               242912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_12_13,                34705
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                  256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_13_14,                36860
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                  559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_14_15,                37152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_7_8,                67941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_15_16,                33750
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_8_9,                10521
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_16_17,                29830
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                  201
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                  219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_17_18,                22401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                  263
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_18_19,                25579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_9_10,                  357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                  234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_19_20,                16364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_10_11,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_20_21,                16023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_21_22,                15768
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                  238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_1,              4008309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                  129
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                25817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_2,               326375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_22_23,                12773
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_3,              1867445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_valid,             14686518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_23_24,                12603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_24_25,                12065
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_25_26,                19430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_fire,             12437458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_5,              2445260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_valid,             16048775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_6,              1051289
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_fire,             15869781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_26_27,                12788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req,                15163
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_27_28,                11881
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_6,                26986
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req_stall,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_6,                19366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_req,                70313
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_28_29,                14261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_req,                19878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_29_30,                11625
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_15,               787135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_6,                 7376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_30_31,                16804
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall,                 4914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_31_32,                27052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_7,                 1291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_32_33,                13672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_33_34,                10220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                 3840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall,                  810
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_34_35,                12959
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_7,                 1291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_24,              1236427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_35_36,                10509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_8,                 2707
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_36_37,                10445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshr,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                  153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_25,              1437153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_8,                  433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_37_38,                10603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_27,              2125309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_8,                 2269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_38_39,                22776
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_fire,               101919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_39_40,                15859
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_req,                18880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_valid,               101919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mainpipe,                  224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train,                22239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_cannot_enq,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_40_41,                16886
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_valid,               101919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_cross_page,                 3359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_alloc,                 7001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_41_42,                 8896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_update,                94918
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mainpipe,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_42_43,                 8277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: hash_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_43_44,                 5380
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_sent,                 9086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_dir,                 3372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_44_45,                 9137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_evict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_45_46,                 7164
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_dir,                  669
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_valid,                 9086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_46_47,                21978
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_47_48,                 3823
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_evict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkC,                  818
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_48_49,                 5079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_miss,                 2085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 7000
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_49_50,                 2553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_updated,                 7001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshrTask,                  485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_page_fault,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_50_51,                 1174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_access_fault,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_51_52,                  981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_valid,               340474
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mshrTask,                  143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_52_53,                  953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_pipe_unready,               156896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_53_54,                  798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_alloc_harzard,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req,                15970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_54_55,                  634
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_update_harzard,                20036
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req_stall,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_fire,               174438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_55_56,                  513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_req,                69229
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_56_57,                 7442
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_prefetche_queue_busby,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sum,               389759
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_57_58,                 4445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_req,                20184
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall,                 4929
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_58_59,                  471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_59_60,                  582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall,                  872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_60_61,                  587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshr,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_61_62,                  511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_0_1,             14974689
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_1_2,               234742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_62_63,                  600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_2_3,                71773
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mainpipe,                  258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_3_4,                 2675
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_63_64,                 2293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_4_5,                  721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: full,                 2893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mainpipe,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: exHalf,               204528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_5_6,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: empty,             12146980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_6_7,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: enqs,              2195030
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_7_8,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: stld_rollback,                 3357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_8_9,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_dir,                 3455
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_0,                68445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_dir,                  725
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_1,                44518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkC,                  756
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshrTask,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 7000
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_2,                18153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mshrTask,                  144
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sum,               355548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req,                15655
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req_stall,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_req,                70553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                23806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_req,                20796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall,                 4918
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_0_1,             14976859
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_1_2,               263214
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_2_3,                42297
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_3_4,                 1678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_4_5,                  580
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_5_6,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_6_7,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall,                  887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_7_8,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshr,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mainpipe,                  227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mainpipe,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                 2961
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_dir,                 3448
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_dir,                  738
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sum,                34211
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                 4183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkC,                  788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshrTask,                  464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_primary,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_merged,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mshrTask,                  152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_0_1,             15250652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req,                15697
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_1_2,                33901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req_stall,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             15284676
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_2_3,                  134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_req,                69949
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_3_4,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             15280418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_req,                19664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall,                 4598
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall,                  819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,             15280393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshr,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mainpipe,                  204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mainpipe,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_dir,                 3246
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sum,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_dir,                  677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkC,                  679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshrTask,                  476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mshrTask,                  142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: drop_prefetch,                 2012
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_flow,                66658
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_alloc,                 3895
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             15284676
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_prefetch,                40331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             15280418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_normal,                32522
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,             15280401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_mergeA,                  237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_0,             15243910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_1,                37920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_2,                 2811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_3,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                 2038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                  866
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                  128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                 2977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                  186
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                 2977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                  186
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                  125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                  174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 4233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                  218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 4233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,               869586
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,               839158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_hit,                30956
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank_ignore_ready,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,               869586
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,               839158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank_ignore_ready,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_miss,                17708
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay.freeList: empty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,               235445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.fpBusyTable: busy_count,             23164303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_hit,                23839
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,               219081
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                30309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_miss,                24825
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: utilization,            199917271
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_1,               230761
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                59622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                56068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                  614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sum,            199917254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_nums,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,               156451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                  614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_mean,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_set_way_match,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                  664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                  565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,                 1603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_overflow,                 9873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_fire,               839819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_valid,               870247
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_0_1,              3734165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,                  610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                  135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_fire,               839770
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_1_2,               799059
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_valid,               870198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_2_3,               807356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_3_4,               793607
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_4_5,               769508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_5_6,               753061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_6_7,               703793
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_7_8,               575914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_count,                14300
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_8_9,               547425
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_0,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_9_10,               432820
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_block,                 1180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_10_11,               398057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state0,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_11_12,               361489
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_12_13,               268415
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_valid,             39940061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_13_14,               267089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_fire,             38448089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state1,                13069
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_14_15,               226058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_valid,             31625601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_15_16,               192393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_fire,             31022371
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_16_17,               168734
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_0,                  456
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_17_18,               152490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state3,                 1207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_18_19,               129494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state4,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_19_20,               114848
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_20_21,                94719
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util0,             15044877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_21_22,                89931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util0,             15272381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_22_23,                79074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_23_24,                71227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util0,             15067123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_24_25,                54952
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: drop_prefetch,                 2093
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util1,               120958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_25_26,                61680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_flow,                66217
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_0,                19679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_26_27,                51039
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_alloc,                 3732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util1,                12321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_27_28,                53596
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_full,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util1,               114291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_prefetch,                40890
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util2,                89356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_normal,                31469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_28_29,                56604
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: chosenQ_cancel,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_29_30,                42925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_30_31,                45322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_mergeA,                  248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util2,                76878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_31_32,                39869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_32_33,                35378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_0,             15244669
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util3,                20432
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_1,                36972
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_33_34,                41912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_2,                 2990
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util3,                17982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_34_35,                33732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_3,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util4,                 7012
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_35_36,                33086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_36_37,                25742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                 1994
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util4,                 6421
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_37_38,                25062
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                  768
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util5,                  477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_1,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_38_39,                25821
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                  125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_39_40,                30715
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util5,                  453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_40_41,                28005
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util6,                 1590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_41_42,                29732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_42_43,                45864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util6,                 1554
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_43_44,                69130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_1,                  397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_count,                12321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_44_45,                75597
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_cycle,               217579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_45_46,                71978
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: blocked_in,                 1180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_46_47,               138989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_req,                72463
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_47_48,               106700
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_req,                20292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_48_49,               191508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireblock_req,                20292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_49_50,               111660
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_50_51,               104256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_req,                12684
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_51_52,                48843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_req,                17970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_52_53,                50168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_1,                14199
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l2,                 4397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_53_54,                48771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l1,                13573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_54_55,                73110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_55_56,                56797
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_56_57,                51217
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_57_58,                50018
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_58_59,                61198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_59_60,               100251
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_60_61,                66230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_req,                72853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_61_62,                63188
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_req,                21095
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_62_63,                43278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireblock_req,                21095
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_63_64,                67949
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_64_65,                31541
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_2,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_65_66,                31268
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_66_67,                44662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_req,                11427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_67_68,                22301
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_req,                18950
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_68_69,                19798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l2,                 4769
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_69_70,                21509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l1,                14181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_2,                  871
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_70_71,                10049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_71_72,                 8786
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_72_73,                14367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_73_74,                13549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_74_75,                 4976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_75_76,                 5314
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_76_77,                 7823
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count,                 8731
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_77_78,                17529
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                  139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_78_79,                46948
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_2,                15236
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                  158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_79_80,                41683
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count_filtered,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: full,                88631
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_count,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: exHalf,              2068535
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_cycle,                 7911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: empty,              3734165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_resp_count,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_resp_count,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  786
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: inflight_cycle,                 7608
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter0,             15277094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter1,                 7137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 1094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter2,                  471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,            105767869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,            105767857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_3,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,                 2353
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,              6698905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_3,                  953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,              1143067
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               805863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               751920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count,                 1430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               519287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               369219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source0,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               368394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source1,                 1412
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               318320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_busy,                28925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,               314359
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,               318146
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_3,                20880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_idle,             15255777
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,               267073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               175685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: ptw_ppn_af,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,               160795
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_count,                 1436
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,               286642
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_cycle,                23261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,               145551
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,               146936
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,               132513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count0,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,               160054
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,               122209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count1,                12691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,               106587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_1,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,               101948
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_by_mq,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,                88786
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_4,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util0,             15046438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,                84767
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util1,               152819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,                88824
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util2,                78536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,                75327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util3,                 4032
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                55778
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util4,                 1022
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_4,                  198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,                74110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util5,                 1519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                83888
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util6,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,               120806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util7,                  163
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,               136872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_cycle,               238264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,               105870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_count,                13757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                43437
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,               131570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,               101242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_4,                14137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,               191805
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault1,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                70835
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access,                16088
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                29933
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                22814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit,                 3257
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                17420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit,                 8803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                56547
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit,                 3939
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: fused_instr,               125147
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                26307
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit,                   67
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                22765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit,                 4006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                15080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                 7970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                 9044
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre,                 1111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                11131
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                 5891
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre,                 1111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                 4900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access,                 7914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                 8900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit,                 1374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                 4782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit,                 5599
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                 6081
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit,                  932
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                 4005
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                 8798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit,                  932
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                 9434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                15879
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                13350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                15262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                 9020
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                12592
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                 9622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access_first,                14137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                23627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_first,                 1768
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                13724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_first,                 8455
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                18555
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_first,                 3837
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                13878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_first,                   66
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                32433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_first,                 3903
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,               781193
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,              6698905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre_first,                 1111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre_first,                 1111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access_first,                 7914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,            105767869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_first,                 1374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,             12872350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_first,                 5599
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,             92896031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_first,                  932
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_first,                  932
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre_first,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre_first,                  467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: rwHarzad,                 1440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: out_blocked,                 1180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex0,                 6918
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex1,                  892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex2,                  141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex3,                16020
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_0,                  565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_0,                  565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_1,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_1,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_2,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_2,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_3,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_3,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_5,                 1657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_5,                 1657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_6,                 2911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_6,                 2911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_7,                 3216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_7,                 3216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_8,                30585
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_8,                30585
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex0,                18754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_9,                 1238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_9,                 1238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex1,                15808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sum,                40508
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex2,                15803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex3,                15793
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex0,                 4871
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex1,                 4777
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_0_1,             15246057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex2,                 4718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_1_2,                36802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex3,                 4703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_2_3,                 1820
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_3_4,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex4,                 4671
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex5,                 4649
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex6,                 4611
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex7,                 4600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sum,                39156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex4,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_0_1,             15247310
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_1_2,                35648
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_2_3,                 1721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex6,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_3_4,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex7,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex8,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex11,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex12,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,              3432670
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex14,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,             10091796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,              1001546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,              1344701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,               129819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,               107914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                30873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,               297667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,               106724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex3,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                32443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,               301957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,               103795
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex5,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                28048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,               300123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,               108798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                32484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,               288712
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,               105621
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                30326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,               291910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                99063
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                28355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,               293836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,               101848
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                30342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,               285887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                96516
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                30038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,               296007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,               113202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                33263
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,               296600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex2,                  679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,               109477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex3,                  679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                31281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,               290870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex0,                  536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                97387
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex1,                 1468
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                27621
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,               294441
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex2,                 1707
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,               116316
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex3,                 1691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                34528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,               297971
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex4,                 1743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,               106900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex5,                 1724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                30972
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,               300426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex6,                 1737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,               119412
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex7,                 1715
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                33177
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,               293583
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                98855
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                30971
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex1,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,               290570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex2,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,               131970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                39208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex3,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,               292858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                98608
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                29034
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex5,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,               301023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                90206
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex6,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                26941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex7,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,               288666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                94907
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex8,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                28713
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,               292832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,               108652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                30502
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex11,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,               296397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                94977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                28492
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex13,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,               302650
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                97296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                29485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,               296525
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,               110131
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                31652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill,                 1362
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,               288576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill,                12321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,               108997
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                31007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,               290224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,               122418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                34047
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill_pre,                 5385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,               298905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,               100675
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                29576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,               293522
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,               123904
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                34989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,               296324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,               100936
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                29306
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,               288782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,               106553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                31385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,               290593
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                98935
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                29325
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,               290976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,               140371
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                40181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,               293200
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,               111306
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                32981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,               285678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                 1984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                  456
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                   93
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,                 6140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                  805
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                 1449
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                  270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                  185
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                  748
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                  364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                 1409
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                  349
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                   82
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                  440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                  183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                 1487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                  194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                   89
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                  107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                 1106
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                  161
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,                 7990
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                 1509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,                 7435
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                 1430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                  555
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                   79
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                  170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,              8825874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                  827
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                  385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,                 2336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                36149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                29672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                 2511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                29874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                 2984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                30272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                 1191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                29480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                 2367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                 5870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                  718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                 5599
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                  667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                 5898
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                  706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                 5712
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                  381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                37322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                 1366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                37283
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                 1770
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                37198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                  693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                36394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                 1445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,               132950
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                38688
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                30052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                17670
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                 5917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                18299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                39053
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                30351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                17958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                 5841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                18234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                37891
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                30494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                17996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                 5922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                18420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                37839
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                29761
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                17556
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                 5874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                18079
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                29856
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                  235
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                31512
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                  214
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                30898
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                  248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_fire,                39416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_fire,                39416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_fire,               101901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_fire,                78832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_fire,                23069
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_fire,                46138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_stall,                 2235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_fire,                46138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_stall,                 2235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_fire,                39416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_all,                39416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_all,              6184231
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type1,                  772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type1,                66320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type2,                10514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type2,              1571061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type3,                 3135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type3,               428527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type5,                 5077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type5,               885338
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type6,                  827
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type6,                86222
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type7,                 1351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type7,               161264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type8,                12209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type8,              2211579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type9,                 3594
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type9,               485669
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type10,                 1802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type10,               250453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type11,                  115
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type11,                37500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type12,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type12,                  298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                80995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: dirRead_cnt,               101221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: choose_busy_way,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                 9624
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                 4740
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                 5539
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                 3038
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                  448
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                 2240
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                 5539
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                 7384
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                 9872
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                 4952
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                 5783
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                 3056
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                  227
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                 2227
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                 5782
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                 7646
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                10029
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                 5090
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                 5941
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                 3271
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                  451
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                 2421
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                 5941
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                 7608
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_0,             15284540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_1,                  162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s1_valid,                 3721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intBusyTable: busy_count,            392698994
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s2_valid,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s3_valid,                15836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s4_valid,                  349
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                46791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_success,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                46963
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_fire,                30182
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                45541
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_valid,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s5_valid,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                45757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_valid_num,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_fire,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: prefetch_req_fire_by_generator,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_valid,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s1_valid,                 3364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_fire,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s2_valid,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_valid,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_succ,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s3_valid,                16698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_fail,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_fire,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s4_valid,                  357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_real_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_replayCarry,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_valid,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_wayPrediction,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_fire,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                11927
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                 9525
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_2,                  294
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue: ProbeL1DCache,                  473
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                15706
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                26762
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grant_req,                 3644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                54026
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_3,                  294
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                 5066
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                10111
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                 5919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                 9048
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_fire,                30182
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,             15273559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grantdata_req,                 3644
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                33837
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                 5195
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                69017
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_accessackdata_req,                  500
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                 9880
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_hintack_req,                 5480
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                 9870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_fire,                60364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                56081
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                68276
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                 9624
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_stall,                  622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_release_req,                 5539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_valid,             24983660
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit,                60689
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_fire,             22578308
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_valid,             23891286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_hit,                16334
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_fire,             22578308
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                 9935
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_hit,                12184
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                 5317
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: retry,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,               387191
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss,                 9624
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                23888
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,             15273279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sum,               337671
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_miss,                 3644
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                 5493
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_mean,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_miss,                  500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sampled,                23888
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                 5916
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_overflow,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_fire,                60364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_stall,                  622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_0_1,                 8918
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                10029
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_10_20,                23228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_1_2,                11503
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_20_30,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_2_3,                13136
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_30_40,                  352
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                 9767
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_3_4,                10365
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                 5190
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_40_50,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_4_5,                 9229
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_50_60,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_5_6,                 7113
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,             15272038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_6_7,                 5353
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                 6720
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_7_8,                 4696
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_80_90,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_0_1,                 7488
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                 5925
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_90_100,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_1_2,                10224
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_100_110,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_2_3,                11925
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                 9872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_110_120,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_120_130,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_3_4,                 9273
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                 9787
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_130_140,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_4_5,                 8156
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                 5237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_140_150,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_5_6,                 5967
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_150_160,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,             15272189
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_6_7,                 4156
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                 6575
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_7_8,                 3500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_170_180,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                 5922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_0_1,                 1430
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_180_190,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_190_200,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_1_2,                 1279
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                 9891
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_2_3,                 1211
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_3_4,                 1092
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_full,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_220_230,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_4_5,                 1073
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_half,                  818
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_230_240,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_5_6,                 1146
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_6_7,                 1197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_empty,             15199544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_7_8,                 1196
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_enq,                78835
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_3_4,                 5539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_deq,                83260
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_0,             15184155
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_0,             15205863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,               171060
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_0,             15205867
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_3_4,                29457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                 8864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_1,                 6765
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sum,               153332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_4_5,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_1,                 6365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_mean,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_1,                 6365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sampled,                 8864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_5_6,                28519
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_fire,                30182
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_10,                22675
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_overflow,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_10,                18414
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_all,                30182
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch,                 5564
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_10,                18416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_all,              5506072
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_11,                 2662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_10_20,                 8454
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_11,                  657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_miss,                 3644
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_20_30,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_11,                  655
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type1,                  280
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_30_40,                  194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_100,                45664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1606
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_40_50,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_100,                49813
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type1,                49495
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_50_60,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_all,               968743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_100,                49812
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type2,                 7652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_101,                 3600
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type2,              1422496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_70_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_not_accessed,               313699
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_101,                 1453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_80_90,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type3,                 2561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_101,                 1451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_90_100,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type3,               379616
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_110,                14055
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: early_prefetch,                 5631
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_110,                 1952
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_110_120,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grant_req,                 3589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_110,                 1953
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type5,                 3571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grantdata_req,                 3589
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type5,               713965
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_130_140,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type6,                  438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_accessackdata_req,                  538
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_111,                 5126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_hintack_req,                 5764
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type6,                74685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_111,                  185
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_150_160,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type7,                  718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_111,                  183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type7,               141947
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: drop_prefetch,                 1855
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_release_req,                 5806
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type8,                11426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_170_180,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type8,              2031883
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit,                60058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_flow,                66430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_180_190,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type9,                 2427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_hit,                16131
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_alloc,                 3883
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_190_200,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type9,               433376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_hit,                10886
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_full,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type10,                 1023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: retry,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_prefetch,                39487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type10,               223822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_normal,                32976
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss,                 9891
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type11,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_miss,                 3589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_220_230,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type11,                34787
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_miss,                  538
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_mergeA,                  230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_0,             15246330
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_1,                35829
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_2,                 2399
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_0_1,                 7861
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_3,                  143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_1_2,                12086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_290_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_2_3,                11643
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                 1980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                11031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_3_4,                12372
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                  873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                 6856
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_4_5,                 8126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                 5911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                  123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                 5910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access,              6399813
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_valid,                11031
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: hit,              6390145
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_fire,                 6856
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_valid,                 5911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_5_6,                 6652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_fire,                 5910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_6_7,                 6377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access2,               151130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                 4561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_7_8,                 4832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access4,                28863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_0_1,                 6397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_1_2,                10732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access6,               465361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_2_3,                10445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_3_4,                11269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access8,                   83
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             15280674
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_4_5,                 6987
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                 3503
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access9,                  142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_5_6,                 5471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access10,               195174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                  514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_6_7,                 5171
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access12,                 2681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_7_8,                 3586
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                 4561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_0_1,                 1464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access14,                 1482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                11981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access15,                55262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                 7205
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access16,               777388
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                 6239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_1_2,                 1354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                 6239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access18,                 1291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_2_3,                 1198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access19,                  997
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_valid,                11981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_3_4,                 1103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access20,                 1088
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_fire,                 7205
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_4_5,                 1139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_valid,                 6239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access21,                 3679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_fire,                 6239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access22,                 2546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_5_6,                 1181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access23,                 1916
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                 4601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_6_7,                 1206
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access24,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_7_8,                 1246
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access25,               289180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access26,              1254743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_3_4,                 5806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access28,                10375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access29,                 9209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             15280150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access30,               916613
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                 4511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_3_4,                29517
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access32,                39350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access33,               183788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_4_5,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access34,                 1884
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                 4601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_5_6,                27018
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access35,                 1598
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,               262091
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch,                 5600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access36,                 3878
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch_not_ready,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,               262091
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access37,                 2557
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,               250168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access38,              1096281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_miss,                 3589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,               250168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                  160
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access39,                59678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,               266584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                  165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access40,               217626
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,               266584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1686
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   83
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access41,               369442
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,               254047
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_all,              1105874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access42,               400160
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,               254047
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access43,               103501
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access44,                71126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_0,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_not_accessed,               360841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access45,                 6576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_0,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_1,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access46,                12531
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access47,                  892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_1,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_2,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_2,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: early_prefetch,                 6202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_3,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_3,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_4,               260286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_4,               260286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill6,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_5,               256078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: drop_prefetch,                 1704
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_2: part_data_read_counter,              5107724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_flow,                65288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_5,               256078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill8,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               346902
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill9,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_6,               869633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_alloc,                 3941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,               629367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_6,               839205
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                 2511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_full,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_7,                47391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                29672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_prefetch,                39710
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_7,                47391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                  718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_normal,                31548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                 5870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_8,                42846
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_mergeA,                  243
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_8,                42630
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 2984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_0,             15247108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_9,              3250657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_1,                34352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                29874
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill14,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_9,              3250657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                  667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill15,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_2,                 3121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_10,              1627388
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_3,                  119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                 5599
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_10,              1627388
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_11,               905154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 1191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                 2060
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                30272
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                  842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                  706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_11,               905154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill18,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                 5898
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill19,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sum,             23664105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                 2367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                29480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill21,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill22,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill23,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                  381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill24,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill25,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                 5712
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_0_1,              6614914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                25817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                15848
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                 1603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_1_2,              2027996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill26,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_2_3,              2200491
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                  610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill28,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_3_4,              1974791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                 1560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill29,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                 1443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_4_5,              1444178
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                 1575
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_5_6,               695548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                 1604
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                 1549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill30,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                 1552
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_6_7,               243857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                 1616
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_7_8,                70927
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_8_9,                11365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill32,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                 1548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill33,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                 1502
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_9_10,                  589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill34,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_10_11,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill35,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                 1544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill36,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                 1653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill37,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                 1554
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                 1505
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                 1538
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill38,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                 1450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                 1520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                23806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grant_req,                 3796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grantdata_req,                 3796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sum,             23569046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill39,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_accessackdata_req,                  512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill40,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_hintack_req,                 5721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill41,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill42,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_release_req,                 5941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill43,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit,                59200
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_hit,                16440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_hit,                10462
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_0_1,              6651708
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill44,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_1_2,              2022128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill45,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: retry,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill46,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_2_3,              2178006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill47,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_3_4,              1960355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                  145
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss,                10029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_4_5,              1455677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sum,             15284700
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_miss,                 3796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_5_6,               699958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_miss,                  512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_6_7,               240724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sampled,             10899166
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_0_1,                 8287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_1_2,                10773
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_2_3,                12048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_3_4,                10892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                  142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_4_5,                 9094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_5_6,                 7224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_6_7,                 6043
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_7_8,                 4868
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_7_8,                66482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_0_1,                 6727
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_8_9,                 9342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_1_2,                 9408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_overflow,                  833
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_2_3,                10834
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_9_10,                  321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_1_2,              9941145
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_3_4,                 9751
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_2_3,               304365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_4_5,                 7949
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_3_4,                41836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_5_6,                 5989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_4_5,               451879
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_6_7,                 4860
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_5_6,                36590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_7_8,                 3682
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_6_7,                40667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_0_1,                 1560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_7_8,                20513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_1_2,                 1365
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_8_9,                 6924
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_2_3,                 1214
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_3_4,                 1141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_4_5,                 1145
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_9_10,                 2892
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_5_6,                 1235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_10_11,                 3176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_6_7,                 1183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_11_12,                  965
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_7_8,                 1186
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_12_13,                 1155
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_3_4,                 5941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_13_14,                  666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_14_15,                  915
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_15_16,                  556
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_16_17,                 1090
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_3_4,                30174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_17_18,                 1718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_4_5,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_5_6,                26902
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_18_19,                23885
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch,                 5767
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_19_20,                 3460
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch_not_ready,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_20_21,                 3010
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_miss,                 3796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_21_22,                  873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_all,              1090788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_not_accessed,               372867
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_22_23,                  513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_23_24,                  311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_24_25,                  292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: early_prefetch,                 6128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_25_26,                  214
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count,                  493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_26_27,                  242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count_filtered,                  135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_27_28,                  175
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_count,                  135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_28_29,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_cycle,             53556561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_29_30,                  113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_resp_count,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_30_31,                  154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_resp_count,                12691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_31_32,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: inflight_cycle,             15205821
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_32_33,                  176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter0,             15283366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_33_34,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter1,                 1336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_34_35,                  223
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_fire,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_35_36,                   95
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_valid,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_36_37,                  282
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_fire,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_valid,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_37_38,                  317
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_fire,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_38_39,                  286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_valid,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_39_40,                  123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_40_41,                  395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                 4859
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count,                25159
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_41_42,                   97
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count_filtered,                 9248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                10136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_42_43,                  125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_count,                 9248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_cycle,            113762594
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_43_44,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_resp_count,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_44_45,                   66
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_45_46,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                45737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_resp_count,                12691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_46_47,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_1,               270400
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: inflight_cycle,             15272650
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter0,             15031413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,               235445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter1,               242615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_47_48,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,               235445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter2,                 8754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_48_49,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter3,                 1821
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter4,                   94
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_49_50,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter5,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_50_51,                   57
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_51_52,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                  154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_52_53,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_53_54,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_54_55,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,               180394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_55_56,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,               180394
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,             20296946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,               188126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_56_57,                   42
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,               188126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_57_58,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,             20449701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_58_59,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_2,               177656
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_59_60,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_2,               177656
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_60_61,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_2,             20368922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_61_62,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_3,               167490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_62_63,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_3,               167490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_63_64,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_3,             20267264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_64_65,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,               274038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_65_66,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,               274038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_66_67,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_1,               269216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_67_68,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_1,               269216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_68_69,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_0,               119896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_69_70,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,               115120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_70_71,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                78039
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_71_72,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,               110644
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_72_73,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_1,               123943
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_73_74,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,               118813
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_74_75,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                84962
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_75_76,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,               132709
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_76_77,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                18581
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_77_78,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                17811
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_78_79,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                14680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_79_80,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                14438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_80_81,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                23937
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_81_82,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                23120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_82_83,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                12058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_83_84,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                24190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_84_85,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                 3253
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_85_86,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                 2923
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_86_87,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                 2853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                 1808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_87_88,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                 1870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_88_89,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                 1797
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_89_90,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                 1450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_90_91,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                 1531
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_91_92,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                  454
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_92_93,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                  403
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_93_94,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                  490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_94_95,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                  258
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                 9891
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_95_96,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                  132
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                 4997
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_96_97,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                  124
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_97_98,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_98_99,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                  120
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                 5806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_99_100,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_8,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                 3155
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_100_101,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_8,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                  442
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_101_102,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_0,                   72
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                 2347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_102_103,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_1,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_103_104,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_9,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                 5806
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_104_105,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_9,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                 7544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_105_106,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_0,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_106_107,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_1,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_107_108,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_10,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_108_109,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_10,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_109_110,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_0,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_110_111,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_1,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_111_112,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_11,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_112_113,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_113_114,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_11,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_114_115,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_0,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_115_116,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_116_117,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_12,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_117_118,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_118_119,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_0,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_119_120,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_120_121,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_13,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_121_122,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_13,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_14,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_0,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_122_123,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_15,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_123_124,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_15,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_124_125,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_125_126,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_126_127,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_127_128,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_128_129,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_129_130,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_130_131,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_131_132,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_132_133,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_0,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_133_134,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_134_135,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_18,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_135_136,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_18,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_136_137,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_0,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_137_138,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_138_139,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_19,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_139_140,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_19,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_140_141,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_0,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_141_142,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_142_143,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_20,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_143_144,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_20,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_144_145,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_0,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_145_146,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_146_147,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_21,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_147_148,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_21,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_148_149,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_0,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_149_150,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_150_151,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_22,                   51
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_151_152,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_22,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_152_153,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_0,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_153_154,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_1,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_154_155,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_23,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_155_156,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_23,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_156_157,                   81
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_0,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_157_158,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_1,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_158_159,                  101
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_24,                  485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_159_160,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_24,                  428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_160_161,                  108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_0,                  513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_161_162,                   57
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_1,                  143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_162_163,                   93
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_25,                  209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_163_164,                   51
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_25,                  199
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_164_165,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_0,                  153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_165_166,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_1,                  147
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_166_167,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_26,                 3721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_167_168,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_26,                 3484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_168_169,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_0,                 3531
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_169_170,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_1,                 1955
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_170_171,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_27,                 1113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_171_172,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_27,                 1067
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_172_173,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_0,                  769
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_173_174,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_1,                  917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_174_175,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_28,                20057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_175_176,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_28,                19124
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_176_177,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_0,                17982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_177_178,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_1,                16397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_178_179,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_29,                18803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_179_180,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_29,                17912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_180_181,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_0,                 9046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_181_182,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_1,                18595
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_182_183,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_30,               116402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_183_184,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_30,               112317
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_184_185,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_0,                83920
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_185_186,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_1,               115590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_186_187,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_31,               113532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_187_188,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_31,               108477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_188_189,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_0,                72077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_189_190,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_1,               118463
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_190_191,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_191_192,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,               687360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_192_193,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sum,               543254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_193_194,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_194_195,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_195_196,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_196_197,                   72
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_overflow,                69656
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_197_198,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,             14811103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_198_199,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_1_2,               473598
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_199_200,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_200_201,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                 1590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_201_202,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                 3810
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_202_203,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_203_204,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_204_205,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                11994
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_205_206,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_1,                44406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_206_207,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                38315
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_207_208,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                38315
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_208_209,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_209_210,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_210_211,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_211_212,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_212_213,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_213_214,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_214_215,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_215_216,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_216_217,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_217_218,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                56420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_218_219,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                58658
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_219_220,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             44601360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_220_221,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_1,                27220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_221_222,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                27230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_222_223,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,             44701094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_223_224,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_2,                52406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_224_225,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                58948
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_225_226,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,             44601527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_226_227,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_3,                27340
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_227_228,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                27370
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_228_229,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,             44702179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_229_230,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                50467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_230_231,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                50467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_231_232,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                46791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_232_233,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                46963
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_233_234,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                12238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_234_235,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                11899
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_235_236,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                 5503
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_236_237,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                 5731
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_237_238,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                 6804
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_238_239,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                 6743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_239_240,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                 2935
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_240_241,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                 4322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_241_242,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                 5546
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_242_243,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                 5420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_243_244,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                 2177
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_244_245,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                 4034
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_245_246,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                 3022
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_246_247,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                 2977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_247_248,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                 1063
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_248_249,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                 2468
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_249_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                 4458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_250_251,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                 4350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_251_252,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                 2110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_252_253,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                 2991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_253_254,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                 2132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_254_255,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                 2066
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_255_256,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                  610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_256_257,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                 1887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_257_258,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                 3513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_258_259,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                 3358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_259_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                 1630
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_260_261,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                 2457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_261_262,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                 1547
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_262_263,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                 1498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_263_264,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                  456
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_264_265,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                 1300
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_265_266,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                 2750
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_266_267,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                 2606
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_267_268,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                 1430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_268_269,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                 1742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_269_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                 1111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_270_271,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                 1057
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_271_272,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                  207
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_272_273,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                 1084
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_273_274,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                 2190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_274_275,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                 2064
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_275_276,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                 1239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_276_277,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                 1358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_277_278,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                  861
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_278_279,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                  798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_279_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_280_281,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                  873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_281_282,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                 1777
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_282_283,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                 1698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_283_284,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                  984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_284_285,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                 1085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_285_286,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                  647
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_286_287,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                  603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_287_288,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_288_289,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                  695
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_289_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                 1049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_290_291,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                  981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_291_292,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                  480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_292_293,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                  771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_293_294,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                  416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_294_295,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                  398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_295_296,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_296_297,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                  433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_297_298,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                 1076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_298_299,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                 1017
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_299_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                  536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,              2821473
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                  691
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,              2563647
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                  411
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,              2427498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                  391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,              2655822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                 5170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                  384
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                 4785
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                 1711
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                 5174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                 1636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                 5121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                  968
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,              1500089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                 1019
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,              1279181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                  725
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,              1389647
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                  703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,              1350679
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                 6444
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                  739
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                 6458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                 2224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                 6494
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                 2058
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                 6432
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                 1314
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: mainPipe_stage1_block_by_piq_cycles,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                 1282
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_0_only_hit_in_ipf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                  969
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_1_only_hit_in_ipf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                  904
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,               579925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                  251
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                  845
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                 2802
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                 6200
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                 2659
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                 1455
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                 1758
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                 1153
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                 1099
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                  301
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                  997
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                 3602
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                 3429
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                 1749
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                 2379
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                 1507
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                 1454
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                  780
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                  411
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                 1313
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                 4434
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                 2926
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                 4358
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                 2081
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                 2998
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                  631
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                 2123
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                 2054
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                  645
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                 1789
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                 6140
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                 6033
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                 2702
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                 4047
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                 3109
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                 3043
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                 1082
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                 2448
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                11271
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                11075
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                 5734
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                 5987
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                 6959
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                 6830
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                 3190
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                 4442
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,               155496
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sum,                97430
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                   85
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1390
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                  890
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_overflow,                38071
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,             15225342
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                59359
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: full,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpBusyTable: busy_count,             23164303
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                  465
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_valid,               172737
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_fire,               163917
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_valid,               172737
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                  506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_fire,               163917
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                   74
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_valid,               172737
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_fire,               163917
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                  123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_valid,               172737
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_fire,               163917
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_valid,               172737
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_fire,               163917
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_valid,                97777
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_fire,                97605
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,              7720383
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                 2209
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                  322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                15551
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR.freeList: empty,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                14555
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,              2229569
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                15794
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                14823
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                  250
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                   97
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,              1817070
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                   57
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                16936
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                15872
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,              1732249
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                16589
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                15583
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkA,                  102
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,              1915207
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkB,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_0_1,                 6257
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_1_2,                 1751
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_2_3,                  752
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_3_4,                  418
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_4_5,                  225
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_5_6,                  102
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_6_7,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_7_8,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_8_9,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_9_10,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_10_11,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_11_12,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_12_13,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_13_14,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_14_15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_10_15,                  920
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_15_20,                 3333
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_20_25,                  220
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_25_30,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                  161
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_95_100,                14768
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_40_45,                 1875
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_45_50,                  239
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_50_55,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_55_60,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_60_65,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_65_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_95_100,                 3299
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1396
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_35_40,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_40_45,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_95_100,                  121
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                   83
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_40_50,                 1564
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_50_60,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_60_70,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_140_150,                  434
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_150_160,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_160_170,                  169
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_170_180,                  745
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_180_190,                  811
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_190_200,                  547
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_200_210,                  913
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_210_220,                  544
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_220_230,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_230_240,                  201
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_240_250,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_250_260,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_290_300,                  178
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6164
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1490
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_40_50,                  320
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_50_60,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_60_70,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_140_150,                  212
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_150_160,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_160_170,                  105
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_170_180,                  243
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_180_190,                  180
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_190_200,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_200_210,                  258
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_210_220,                  187
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_220_230,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_230_240,                   51
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_240_250,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_250_260,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_260_270,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_290_300,                   63
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6192
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_40_50,                  126
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_50_60,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_140_150,                   85
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_150_160,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_160_170,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_170_180,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_180_190,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_190_200,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_200_210,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_210_220,                   80
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_220_230,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_230_240,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_240_250,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_280_290,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_290_300,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6194
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_40_50,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_50_60,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_140_150,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_150_160,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_160_170,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_170_180,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_180_190,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_190_200,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_200_210,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_210_220,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_220_230,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_230_240,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_240_250,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_250_260,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_270_280,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1300
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_290_300,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6186
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_40_50,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_50_60,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_140_150,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_150_160,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_160_170,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_170_180,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_180_190,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_190_200,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_200_210,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_210_220,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_230_240,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_240_250,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_290_300,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6212
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_40_50,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_50_60,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_140_150,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_150_160,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_160_170,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_170_180,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_190_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_210_220,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_220_230,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_290_300,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1483
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_40_50,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_140_150,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_160_170,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_170_180,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_180_190,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1303
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_170_180,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1294
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1576
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1582
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1107
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1240
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1246
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1432
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1435
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  510
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  168
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkA,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkB,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_0_1,                 6573
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_1_2,                 1865
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_2_3,                  735
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_3_4,                  405
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_4_5,                  223
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_5_6,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_6_7,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_7_8,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_8_9,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_9_10,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_10_11,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_11_12,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_12_13,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_13_14,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_14_15,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_10_15,                  978
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_15_20,                 3621
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_20_25,                  228
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_25_30,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_30_35,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,              1615579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_95_100,                15216
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                 6429
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_40_45,                 2045
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_45_50,                  265
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_50_55,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_55_60,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_60_65,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_65_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                  803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                 3045
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_95_100,                 3520
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                  653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                  113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_35_40,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_40_45,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_45_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_95_100,                   99
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                   79
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_40_50,                 1733
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1488
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_50_60,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_60_70,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                  991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_140_150,                  463
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_150_160,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_160_170,                  184
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_170_180,                  768
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_180_190,                  785
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_190_200,                  585
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                  454
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_200_210,                  984
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_210_220,                  555
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_220_230,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                  500
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_230_240,                  220
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                   75
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_240_250,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                  187
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_290_300,                  169
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_40_50,                  366
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_50_60,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_60_70,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_140_150,                  202
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_150_160,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_160_170,                  107
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_170_180,                  247
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_180_190,                  190
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1456
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_190_200,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_200_210,                  318
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                  267
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_210_220,                  184
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_220_230,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_230_240,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_240_250,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_290_300,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                  279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_40_50,                   97
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_50_60,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                  132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_60_70,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_140_150,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_150_160,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_160_170,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_170_180,                  128
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_180_190,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_190_200,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_200_210,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_210_220,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_220_230,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_230_240,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_240_250,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_250_260,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_290_300,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                   98
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_40_50,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_50_60,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_60_70,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_140_150,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_150_160,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_160_170,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                  172
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_170_180,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_180_190,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_190_200,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_200_210,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_210_220,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_220_230,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_230_240,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_240_250,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_250_260,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_290_300,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6145
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_40_50,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_140_150,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_150_160,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_160_170,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_170_180,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_180_190,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_190_200,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_200_210,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_210_220,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_220_230,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_230_240,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_240_250,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_290_300,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1349
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_40_50,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_140_150,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_150_160,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_160_170,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_170_180,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_180_190,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_200_210,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_210_220,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_230_240,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_290_300,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1330
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1614
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_40_50,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_150_160,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_170_180,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_180_190,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_290_300,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1620
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_40_50,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1528
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_140_150,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_170_180,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_230_240,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1166
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1015
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_170_180,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1175
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1255
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1618
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1167
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  997
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1178
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1150
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1226
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  188
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkA,                 1005
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkB,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_0_1,                 6394
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_1_2,                 1815
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_2_3,                  791
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_3_4,                  403
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_4_5,                  228
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_5_6,                  101
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_6_7,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_7_8,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_8_9,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_9_10,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_10_11,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_11_12,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_12_13,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_13_14,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_14_15,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_10_15,                  933
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_15_20,                 3300
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_20_25,                  198
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_25_30,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_30_35,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_35_40,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_95_100,                15292
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_40_45,                 1908
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_45_50,                  260
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_50_55,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_55_60,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_60_65,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_65_70,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1106
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_95_100,                 3557
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_35_40,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_40_45,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_45_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_95_100,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_40_50,                 1598
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_50_60,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_60_70,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_140_150,                  431
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_150_160,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_160_170,                  182
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_170_180,                  792
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_180_190,                  782
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_190_200,                  615
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_200_210,                  961
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_210_220,                  530
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_220_230,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_230_240,                  223
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_240_250,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_250_260,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_270_280,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_290_300,                  161
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6143
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_40_50,                  347
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_50_60,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_140_150,                  192
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_150_160,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_160_170,                  101
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_170_180,                  246
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_180_190,                  193
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_190_200,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_200_210,                  301
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_210_220,                  190
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_220_230,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_230_240,                   82
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_240_250,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_250_260,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_280_290,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_290_300,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6134
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_40_50,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_50_60,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_60_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_140_150,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_150_160,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_160_170,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_170_180,                  144
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_180_190,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_190_200,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_200_210,                   75
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_210_220,                   72
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_220_230,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_230_240,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_240_250,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_290_300,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6134
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_40_50,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_50_60,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_60_70,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_140_150,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_150_160,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_160_170,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_170_180,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_180_190,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_190_200,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_200_210,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_210_220,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,              1657130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_220_230,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_230_240,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_240_250,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_290_300,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                 6581
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6170
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_40_50,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                  856
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_140_150,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                 3002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_150_160,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_160_170,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_170_180,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                  642
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_180_190,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                   89
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_190_200,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_200_210,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_210_220,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_220_230,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_230_240,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_240_250,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_270_280,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_290_300,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1336
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_40_50,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_60_70,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                  947
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                   89
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_140_150,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_150_160,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_160_170,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_170_180,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_180_190,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_190_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_220_230,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                  445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_280_290,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                  521
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_290_300,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1541
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                  175
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                   63
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_40_50,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_140_150,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_150_160,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_170_180,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_180_190,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_190_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_210_220,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1364
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                  258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1598
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_50_60,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                  273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                   94
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_160_170,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_170_180,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_180_190,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_190_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1369
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                  108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                  159
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1633
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1179
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                   78
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_170_180,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1233
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1510
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1299
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1454
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1112
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1168
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1249
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkA,                   42
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkB,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_0_1,                 6493
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_1_2,                 1797
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_2_3,                  736
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_3_4,                  405
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_4_5,                  229
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_5_6,                  111
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_6_7,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_7_8,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_8_9,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_9_10,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_10_11,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_11_12,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_12_13,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_13_14,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_14_15,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_10_15,                  935
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_15_20,                 3523
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_20_25,                  224
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_25_30,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_30_35,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_95_100,                15088
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_35_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_40_45,                 1981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_45_50,                  269
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_50_55,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_55_60,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_60_65,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_65_70,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_70_75,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_95_100,                 3459
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_35_40,                   74
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_40_45,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_45_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_95_100,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_40_50,                 1704
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_50_60,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_60_70,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_140_150,                  486
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_150_160,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_160_170,                  162
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_170_180,                  788
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_180_190,                  782
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_190_200,                  587
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_200_210,                  946
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_210_220,                  523
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_220_230,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_230_240,                  219
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_240_250,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_250_260,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_290_300,                  141
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6137
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_40_50,                  326
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_50_60,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_60_70,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  998
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_140_150,                  183
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_150_160,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_160_170,                  118
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_170_180,                  234
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_180_190,                  197
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_190_200,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_200_210,                  293
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_210_220,                  200
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_220_230,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_230_240,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_240_250,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_250_260,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_290_300,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_40_50,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_50_60,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_140_150,                   93
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_150_160,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_160_170,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_170_180,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_180_190,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_190_200,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_200_210,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_210_220,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_220_230,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_230_240,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_250_260,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_290_300,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_40_50,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_50_60,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_140_150,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_150_160,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_160_170,                   42
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_170_180,                   67
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_180_190,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_190_200,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_200_210,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_210_220,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_220_230,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_230_240,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_240_250,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_260_270,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_290_300,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6175
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_40_50,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  726
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_140_150,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_150_160,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_160_170,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_170_180,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_180_190,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_190_200,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_200_210,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_210_220,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_220_230,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_230_240,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_240_250,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_250_260,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_290_300,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1537
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_40_50,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_50_60,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_140_150,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_150_160,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_160_170,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_170_180,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_180_190,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_200_210,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_210_220,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_220_230,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_240_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  569
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_290_300,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1457
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_50_60,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_140_150,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_150_160,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_170_180,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_180_190,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_190_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_210_220,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_220_230,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_290_300,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1222
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_40_50,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_160_170,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_170_180,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_180_190,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_190_200,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1358
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_200_210,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,              1628817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                 6722
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1110
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                   46
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                  819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                 2991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                   56
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                  683
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                   91
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_290_300,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1004
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                   80
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                  966
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                  470
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                  552
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_290_300,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                   74
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1111
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                  139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                   58
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1276
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                  317
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  788
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                  266
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                  124
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_290_300,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  732
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1422
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                  117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  606
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1284
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  195
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_valid_train_req,              3936808
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_0,               106412
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_1,              1192072
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_10,                30577
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_11,               738780
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_100,                55696
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_101,              1270268
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_110,                11311
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_111,               531692
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_replace_the_neighbor,                 3477
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_valid,              4542119
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_cannot_accept,               605311
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_alloc,               203996
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_update,              3732811
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_plus_one_hit,                96068
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_minus_one_hit,               101924
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_valid,              3936806
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_not_send_pf,              3886435
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_decr_pf,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_incr_pf,                50371
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s3_pf_sent,                50370
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_sent,                50014
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_blocked,                  356
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: pf_sent,               100384
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sum,             19011097
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_overflow,                63551
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_0_1,              7450585
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_1_2,              3263906
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_2_3,              2575463
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_3_4,               914399
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_4_5,               262089
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_5_6,               151712
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_6_7,               148851
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_7_8,               101141
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_8_9,               105995
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_9_10,                90825
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_10_11,                52785
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_11_12,                49227
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_12_13,                25542
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_13_14,                17472
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_14_15,                 7499
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_15_16,                67210
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sum,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1606
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: hash_conflict,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1614
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1160
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1008
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1168
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1252
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1164
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  994
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1144
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,              1652316
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,              1192297
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,               746132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_2,               487228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,               464632
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,               280698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_2,               161254
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,               219690
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,               219636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,               136785
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,               133463
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_0,                83823
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_0,                77280
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                70817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                82188
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_1,                50482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_1,                58113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_2,                33519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_2,                53145
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_2,                27197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_2,                37956
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,              2133463
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,              2153119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,             11787458
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,              1105721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,              1105721
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,             12848552
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_2,               668385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_2,               668826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_2,             13004633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,              1799345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,              1799345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                13684
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,               986446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,               986446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                11239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_2,               619673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_2,               619673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_2,                 3086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_0,               639624
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_0,               613492
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,               259395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_1,               400614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_1,               382499
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,               193111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_2,               442395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_2,               422342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,               188651
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_3,               264085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_3,               253564
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,                73550
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_4,               317614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_4,               303907
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                93261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_5,               179970
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_5,               173527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                57743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_6,               242049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_6,               231777
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                74230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_7,               111526
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_7,               108069
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                26845
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_8,               131738
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_8,               127672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                47348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_9,                52922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                51474
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                 5897
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_10,                42899
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                41523
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                24752
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_11,                11018
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                10712
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                 6399
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_12,                28957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                28190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                14662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_13,                 5801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                 5740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                 2627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_14,                18337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                17968
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                12697
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_15,                  757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                  737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                   63
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_16,                 9568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_16,                 9271
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_16_0,                 7052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_17,                  249
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_17,                  238
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_17_0,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_18,                 6753
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_18,                 6609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_18_0,                 5498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_19,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_19,                   54
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_19_0,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_20,                 5252
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_20,                 5102
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_20_0,                 4654
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_21,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_21,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_21_0,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_22,                 4256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_22,                 4079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_22_0,                 3764
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_23,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_23,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_23_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_24,                 3363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_24,                 3209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_24_0,                 2991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_25,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_25,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_25_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_26,                 2685
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_26,                 2577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_26_0,                 2383
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_27_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_28,                 2028
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_28,                 1937
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_28_0,                 1915
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_29_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_30,                 1499
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_30,                 1446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_30_0,                 1472
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_31_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_32,                 1397
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_32,                 1336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_32_0,                 1222
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_33_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_34,                 1542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_34,                 1453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_34_0,                 1032
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_35_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_36,                 6492
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_36,                 6396
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_36_0,                 1165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_37_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_38,                20348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_38,                20007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_38_0,                 1708
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_39_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_40,                67683
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_40,                65519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_40_0,                 3433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_41_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_42,               102889
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_42,                99309
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_42_0,                15529
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_43_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_44,               158260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_44,               150949
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_44_0,                46206
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_45_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_46,               267261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_46,               252737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_46_0,               139827
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_47_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,              3747078
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sum,              3405464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_overflow,               556366
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,             13374587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,               971130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_2_3,               938984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,              1662774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,              1067882
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_2,               512030
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,              1778974
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,               901216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_2,               543264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,               450988
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,               447620
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,               690380
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,               622979
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,               334999
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,               191181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_0,                 9883
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_0,                15935
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,               235092
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,               222834
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,               124389
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                76916
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_1,                38183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_1,                 7931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_2,               116705
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_2,               103769
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_2,                54204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_2,                52437
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_2,                 5548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_2,                 3152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,              4938854
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,              5008369
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,              7222344
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,              2335426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,              2361947
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,              9672302
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_2,               780245
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_2,               831614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_2,             13341048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,              3730758
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,              3955395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,              1891389
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,              2114902
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_2,              1006227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_2,              1130879
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_0,              1051199
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,               987969
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,               528900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_1,               665398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,               618329
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,               317074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_2,               851421
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,               792698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,               468005
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_3,               467335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,               422138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,               202511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_4,               692450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,               642980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,               393686
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_5,               340912
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,               303099
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,               124061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_6,               516980
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,               477471
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,               305319
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_7,               234250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               204514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                74439
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_8,               394109
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,               355789
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,               214321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_9,               160250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,               128520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                54139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_10,               282475
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,               252532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,               152414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_11,               107963
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,                88053
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                38538
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_12,               187200
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,               165975
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,               105036
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                60487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                48294
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                25542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_14,               125517
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,               108782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                68408
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                37111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                30048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                16694
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_16,                84730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_16,                72853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_16_0,                43753
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_17,                26056
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_17,                22020
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_17_0,                12550
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_18,                65181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_18,                55376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_18_0,                35428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_19,                14752
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_19,                12105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_19_0,                 9293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_20,                49667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_20,                42226
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_20_0,                24171
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_21,                14046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_21,                12076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_21_0,                 7116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_22,                35021
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_22,                28996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_22_0,                18403
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_23,                 7663
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_23,                 6257
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_23_0,                 5162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_24,                28328
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_24,                22841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_24_0,                16184
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_25,                 4534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_25,                 3497
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_25_0,                 3540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_26,                18405
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_26,                13776
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_26_0,                 9842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_27,                 5435
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_27,                 4485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_27_0,                 4113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_28,                16281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_28,                12017
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_28_0,                 8818
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_29,                 1945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_29,                 1237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_29_0,                 1744
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_30,                12477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_30,                 8929
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_30_0,                 6182
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_31,                 1673
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_31,                 1033
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_31_0,                 1530
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_32,                 9988
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_32,                 6901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_32_0,                 4236
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_33,                 1477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_33,                  891
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_33_0,                 1374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_34,                12560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_34,                 8778
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_34_0,                 4239
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_35,                 1273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_35,                  762
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_35_0,                 1234
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_36,                26635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_36,                20519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_36_0,                 5176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_37,                 1148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_37,                  657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_37_0,                 1104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_38,                49243
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_38,                38666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_38_0,                 6384
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_39,                 1035
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_39,                  569
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_39_0,                  991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_40,                82870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_40,                69706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_40_0,                 4493
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_41,                  849
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_41,                  489
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_41_0,                  849
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_42,               107989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_42,                95669
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_42_0,                 8765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_43,                  655
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_43,                  407
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_43_0,                  747
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_44,               171373
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_44,               155405
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_44_0,                19648
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_45,                  557
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_45,                  322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_45_0,                  616
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_46,               315187
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_46,               296195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_46_0,                84183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_47,                  388
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_47,                  243
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_47_0,                  511
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,              7747839
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sum,              7201176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_overflow,               822486
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,             10836571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,              2517570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_2_3,              1930560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: full,                50202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sum,             74618609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_mean,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_overflow,                50202
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,              5576740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,              1124643
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,              1209099
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,              1040232
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,              1115515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,               917174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,               664857
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,               524603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,               405312
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,               340428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,               252615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,               203802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,               195457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,               156170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,               122482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,               106625
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_16_17,                77402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_17_18,                72791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_18_19,                57672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_19_20,                60505
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_20_21,                48382
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_21_22,                46995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_22_23,                70296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_23_24,               245237
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_24_25,               263159
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_25_26,               158498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_26_27,                44863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_27_28,                21836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_28_29,                10942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_29_30,                 8157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_30_31,                 6516
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_31_32,                 5944
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_32_33,                 5028
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_33_34,                 4969
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_34_35,                 4061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_35_36,                 3744
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_36_37,                 2926
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_37_38,                 2896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_38_39,                 1841
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_39_40,                 2061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_40_41,                 1529
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_41_42,                 2048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_42_43,                 3934
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_43_44,                 3707
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_44_45,                 2527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_45_46,                 4737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_46_47,                17467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_47_48,                66277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,               832322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,               776339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,               330215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,               240858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,                60375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,                22277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,               996034
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,               971933
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_9_0,               399443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_10_0,               281573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_11_0,                79264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_12_0,                36818
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_13_0,                12668
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_14_0,                 1769
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sum,              6052986
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,             12490008
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,              1758049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,               575218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,               180223
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                85270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                37989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                25599
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                17381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                13943
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                11383
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                 9711
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                 7945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                 6900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                 6497
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                 5695
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                 5096
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_16_17,                 4556
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_17_18,                 4107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_18_19,                 4133
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_19_20,                 3991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_20_21,                 3617
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_21_22,                 3190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_22_23,                 3111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_23_24,                 2843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_24_25,                 2678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_25_26,                 2451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_26_27,                 2226
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_27_28,                 2220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_28_29,                 1715
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_29_30,                 1536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_30_31,                 2079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_31_32,                  993
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_32_33,                  722
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_33_34,                  484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_34_35,                  342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_35_36,                  251
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_36_37,                  170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_37_38,                   94
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_38_39,                   75
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_39_40,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_40_41,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_41_42,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_42_43,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_43_44,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_44_45,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_45_46,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,             27495831
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,              2378545
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_0,             15284572
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_1,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                50467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.prefetchMetaArray: meta_refill_num,                32752
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                96257
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                50467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,              1362246
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,               116262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                49048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                78358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                49048
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,               116638
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,               134161
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                 3148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_hit,                15870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,              3299534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_miss,                32794
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              2511233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,              1965418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                41267
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                97316
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access,                 1603
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,               171252
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                23214
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_fire,                82006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: hit,                  979
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access0,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_stall,                  149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access1,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: L2MissMatch_0,              1394552
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access2,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access3,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_0_1,             13371445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access4,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,              6424737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access5,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                11504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access6,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,              6424737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access7,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,              3442215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,              3442662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access8,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,              3434683
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access9,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,               116638
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_1_2,              1540425
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_2_3,               233413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,              2979727
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access10,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                 2771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,              3433479
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access11,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_fire,                82006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                 6412
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_3_4,                46296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_hit,                11023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_stall,                  149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access12,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                 1204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access13,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_miss,                37641
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_4_5,                32421
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_5_6,                23011
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access14,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                 1114
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_6_7,                11833
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                16902
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                 1344
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_7_8,                 6863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access15,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                  304
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_8_9,                 8037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access16,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_9_10,                 3951
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_fire,               244534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_10_11,                 2466
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access17,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   87
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_11_12,                  984
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   69
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access18,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_12_13,                  826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sum,             44138128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access19,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_mean,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access20,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sampled,              6424737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_13_14,                  919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_14_15,                  180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access21,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_15_16,                  258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                  288
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_16_17,                 1370
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access22,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access23,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_17_18,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access24,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access25,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,               395240
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access26,                  121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,               568872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_0,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,               434286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access28,                  178
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,               570007
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_fire,               164012
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                  621
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access30,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_1,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                  347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access31,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                  168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_fire,                80522
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access32,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,               442802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access33,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_fire,                  473
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access34,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_2,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   97
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_4,                50467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,               523006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,               252755
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access35,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_5,                46791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,               670812
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access36,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sum,                94925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access37,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_9_10,               886195
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_10_11,               881783
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access38,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_11_12,               352204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_0_1,             15226692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_1_2,                21094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access39,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_12_13,               184339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_2_3,                36914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access40,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_13_14,               106175
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access41,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_3_4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_14_15,                73871
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access42,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_15_16,                78175
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access43,                   63
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_16_17,                 4215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access44,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access45,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_fire,                  473
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access46,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access47,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_fire,               119715
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_stall,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill1,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sum,              1437374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill3,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill4,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                38315
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_4_5,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_5_6,                26399
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill5,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_3: part_tag_read_counter,               669248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_burst,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                16262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill6,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_6_7,                  416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill7,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_1,                25072
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_2,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_check,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.exceptionBuffer: exception,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill8,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_7_8,                  923
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill9,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_fire,                  293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_8_9,                  353
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_stall,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.waittable: wait_table_bit_set,                51548
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill10,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_9_10,                   98
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_fire,                  360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill11,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_10_11,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill12,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                11345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                 7957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                 7914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_11_12,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid,               914636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_1,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_overflow,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid_not_ready,               914636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_12_13,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,             15120135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                19173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                18909
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_13_14,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                20571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                 6804
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                 3524
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_14_15,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                13574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_not_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill13,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_15_16,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_fire,                41982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill14,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid,               574697
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill15,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                 6596
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_stall,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill16,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_fire,                77080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_16_17,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill17,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_stall,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_17_18,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_fire,                82006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill18,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_18_19,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid_not_ready,               574697
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_fire,               118926
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_19_20,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill19,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_stall,                  323
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_20_30,                 1244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_30_40,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                 4134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_not_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,               219690
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill20,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_40_50,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill21,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_50_60,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill22,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                10523
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                 4488
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                 4411
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                 6628
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                41925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                 1630
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill23,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_60_70,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                 2868
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                 3722
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,               230829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_0_1,             13326404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_1_2,              1268573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                 4070
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_2_3,               316742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_2,               245316
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                 5617
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                 6618
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_3_4,               118877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,               463678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill24,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_70_80,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill25,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_80_90,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill26,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_fire,                32752
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                 2773
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                 3961
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_90_100,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,               164404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_4_5,                75996
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill28,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_stall,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_100_110,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_fire,                86174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill30,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_stall,                  261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_5_6,                34587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,               467771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill31,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_110_120,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill32,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_120_130,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                 4453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_2,               556513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_6_7,                25453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_130_140,                   34
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_7_8,                19451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                 3037
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_140_150,                  434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                 3096
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_8_9,                15730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_150_160,                  386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                 1410
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_9_10,                14605
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                 1001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                  518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_160_170,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_10_11,                 8803
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                  221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                  103
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_170_180,                  579
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_11_12,                 6486
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_180_190,                 1016
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill33,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_190_200,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_200_210,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_fire,                65504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill34,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_12_13,                 7653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_210_220,                  427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,               375911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_220_230,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access,              3582374
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_13_14,                 5354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: hit,              3569474
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_230_240,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill35,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                   53
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_14_15,                 5368
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access0,                63560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_240_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                  259
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access1,                27966
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                  259
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill36,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_fire,                65504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_250_260,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill37,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             44601360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill38,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill39,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_270_280,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill40,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_1,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access2,                67681
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill41,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access3,                44071
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_15_16,                 4319
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access4,                 1866
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_16_17,                11135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access5,              1206755
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,             44701094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill42,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_280_290,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill43,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_2,                  252
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access6,                 9781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_17_18,                 5123
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_2,                  252
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_2,             44601527
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_18_19,                 4063
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access7,                 3547
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill44,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_300_320,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_3,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_320_340,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill45,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_19_20,                 1584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access8,                99387
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_3,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_20_21,                  625
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access9,               126845
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_21_22,                  396
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access10,                50274
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill46,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_fire,                13757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_340_360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill47,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_stall,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_3,             44702179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access11,                93743
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_360_380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_22_23,                  429
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access12,                73162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                  299
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_23_24,                  322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_380_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access13,                66193
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_24_25,                  348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_400_420,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_420_440,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_half,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access14,                79384
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_25_26,                  621
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_2,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_2,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_empty,             15201151
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_440_460,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_enq,                79049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_deq,                83551
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_460_480,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_0,             15184155
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access15,                81601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_26_27,                 1141
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access16,                53076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_27_28,                  203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access17,                96381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_28_29,                  221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access18,                28942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_29_30,                  197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access19,                72279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access20,                28765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_0,             15205653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_480_500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_0,             15205653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_500_600,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_30_31,                  139
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access21,                92783
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_0,                  180
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_31_32,                  227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access22,               135618
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_0,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_600_700,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_fire,                13757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_700_800,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_stall,                   16
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_800_900,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_900_1000,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_32_33,                  227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access23,                42870
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                  154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_1,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_fire,                27514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_33_34,                  140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access24,               103596
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_34_35,                  104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access25,                53231
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_4_5,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_fire,                27514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access26,                56342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_5_6,                24787
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_6_7,                  352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access27,                73352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_35_36,                  498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access28,                66392
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_36_37,                  415
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access29,                25468
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_37_38,                  861
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                 3127
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access30,                50518
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                 2559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                31326
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_7_8,                  893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_8_9,                  379
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_2,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                28552
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                  710
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_9_10,                  124
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_38_39,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_10_11,                   72
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                  434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                 2791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_11_12,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access31,               171146
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                  680
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                 2931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_39_40,                   92
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_12_13,                   26
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                  590
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_40_41,                   76
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access32,               114430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,               778426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_13_14,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_41_42,                  433
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access33,               127260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_3,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_42_43,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access34,                71723
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access35,                97484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_43_44,                   77
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access36,                 3327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_44_45,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access37,               330448
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_45_46,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_14_15,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_46_47,                  230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access38,                24839
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_47_48,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access39,                51226
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_48_49,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access40,                89464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_49_50,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access41,                53169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_50_51,                  147
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access42,                92863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access43,                70497
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access44,               100457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access45,                59614
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access46,               108822
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_15_16,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_16_17,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1000,                 6765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_17_18,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1000,                 6367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access47,                68368
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_18_19,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill0,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill1,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill2,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill3,                   37
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1000,                 6367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_19_20,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill4,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_20_30,                 1352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_30_40,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill5,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_40_50,                   36
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill6,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_50_60,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                 4324
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_60_70,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                 3863
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_70_80,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                57931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                55675
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill7,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill8,                  162
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                 1261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                  472
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_80_90,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                  864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill9,                  173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_0_1,             12857498
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_90_100,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill10,                  128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                  613
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_1_2,               744933
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill11,                  115
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sum,               169281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_100_110,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_2_3,               984321
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill12,                  157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_110_120,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill13,                  122
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_120_130,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill14,                  110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_130_140,                   41
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_140_150,                  446
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill15,                  111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_3_4,               267342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_150_160,                  376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill16,                  109
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_4_5,               149152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10000,                22675
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_160_170,                   62
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_5_6,                58584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill17,                   74
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_6_7,                34244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,             15227348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10000,                18428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_170_180,                  577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10000,                18428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_7_8,                24434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill18,                  194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_8_9,                27729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_180_190,                 1099
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                19829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_9_10,                20977
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill19,                   94
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                 4132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                18919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill20,                  115
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_10_11,                16322
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                 4554
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill21,                  164
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_11_12,                10884
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                 2703
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill22,                  154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_12_13,                 9887
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_190_200,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill23,                  109
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_13_14,                 8369
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_200_210,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                 2587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill24,                  170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                 2133
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_14_15,                 8667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill25,                  174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_210_220,                  439
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                 1342
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_15_16,                10293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill26,                  120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                  778
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_16_17,                 7882
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill27,                  136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_17_18,                13480
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill28,                  134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                  134
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_220_230,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_18_19,                 7633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill29,                  137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_19_20,                 5371
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill30,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_20_21,                 3323
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_21_22,                 1845
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill31,                   98
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_22_23,                 1168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill32,                  281
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_230_240,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_23_24,                  836
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill33,                  248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_24_25,                  893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_25_26,                  942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill34,                  428
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_26_27,                  696
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_240_250,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_27_28,                 1204
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill35,                  451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_28_29,                  355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill36,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_29_30,                  350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill37,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_260_270,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill38,                  335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_30_31,                  286
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_270_280,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_31_32,                 4801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_280_290,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill39,                  381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill40,                  476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill41,                  534
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                32752
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_290_300,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill42,                  512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                  772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill43,                  539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_300_320,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill44,                  427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,                54042
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill45,                  426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,                10514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill46,                  348
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill47,                  320
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                23335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_320_340,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11000,                 2662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                 3135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_340_360,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11000,                  665
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,                80235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11000,                  665
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sum,          14187653638
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_mean,                  928
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                 5077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                 3343
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_360_380,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                74566
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_380_400,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_400_420,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_0_20,               483553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                  827
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_20_40,                95597
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Total,                13757
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_420_440,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_440_460,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_460_480,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_40_60,                78512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_480_500,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                 1351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_500_600,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_60_80,               106413
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,                16927
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_600_700,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,                12209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_80_100,                90248
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_700_800,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_100_120,                45642
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_120_140,                93868
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,                22536
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_140_160,                84376
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_800_900,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_160_180,                86097
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,                 3594
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_900_1000,                   66
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                32539
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_180_200,                46303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100000,                45664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100000,                49943
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_200_220,                74593
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                 1802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100000,                49943
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_220_240,               104759
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                  533
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_240_260,                92592
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                  115
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_4_5,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_260_280,                29989
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_280_300,                54843
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_300_320,                81620
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_320_340,               131140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_340_360,               146061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_5_6,                25858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_6_7,                  429
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_360_380,               183908
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_7_8,                  941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_8_9,                  441
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_380_400,               188850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_9_10,                  133
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_400_420,               195834
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_420_440,               113741
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_440_460,               158392
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_10_11,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_11_12,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_460_480,               179587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_480_500,               156905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_500_520,                83113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_12_13,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_520_540,               125055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_13_14,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                17063
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_540_560,               154724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_14_15,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_560_580,               136768
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_15_16,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                 1300
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_580_600,               519653
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                  384
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_600_620,               202835
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_16_17,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_620_640,               196332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,               191485
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                  110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_640_660,               257438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                  104
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_660_680,               115944
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_17_18,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_680_700,               203594
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_700_720,               202311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_18_19,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101000,                 3600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_720_740,               160692
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101000,                 1460
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_19_20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101000,                 1460
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_740_760,               238774
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_760_780,               503700
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_20_30,                 1128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_780_800,                82893
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_30_40,                   66
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_800_820,                75250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_820_840,               121965
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_40_50,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_840_860,               107975
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_50_60,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_860_880,               210687
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                  616
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_60_70,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_880_900,               285956
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                  312
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_900_920,                87981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_70_80,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_920_940,               216032
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                  194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_940_960,               248336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_80_90,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                  100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_960_980,               134948
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_90_100,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_980_1000,               122501
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   63
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1000_1020,               110541
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                  113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1020_1040,               128445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   30
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_100_110,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1040_1060,               130051
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_110_120,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1060_1080,               314779
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1080_1100,               224256
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1100_1120,               198706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1120_1140,               336343
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_120_130,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1140_1160,               332941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_130_140,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1160_1180,               200147
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1180_1200,               210568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_140_150,                  414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1200_1220,               269935
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_150_160,                  405
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1220_1240,               135481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_160_170,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1240_1260,               137815
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1260_1280,               301042
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110000,                14055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_170_180,                  564
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110000,                 1995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1280_1300,               234686
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1300_1320,               272593
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110000,                 1995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_180_190,                 1060
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_190_200,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1320_1340,               135378
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1340_1360,               155186
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_200_210,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1360_1380,               386357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1380_1400,               164393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1400_1420,               192279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_210_220,                  434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_220_230,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1420_1440,               322846
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_230_240,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1440_1460,               312942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_240_250,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1460_1480,               260961
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1480_1500,               139070
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_250_260,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1500_1520,               368781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   29
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1520_1540,               154303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1540_1560,               306704
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_260_270,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_270_280,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1560_1580,               428484
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1580_1600,               126583
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_280_290,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1600_1620,               227713
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_290_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1620_1640,               165512
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111000,                 5126
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_300_320,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111000,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1640_1660,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111000,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_320_340,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1660_1680,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_340_360,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1680_1700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1700_1720,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_360_380,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111001,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1720_1740,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_380_400,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_400_420,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1740_1760,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_420_440,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111010,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_440_460,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1760_1780,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1780_1800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1800_1820,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111011,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1820_1840,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1840_1860,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_460_480,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_480_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1860_1880,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1880_1900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_500_600,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111101,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1900_1920,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1920_1940,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_600_700,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1940_1960,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_700_800,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1960_1980,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_800_900,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1980_2000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111110,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_900_1000,                   61
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2000_2020,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2020_2040,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2040_2060,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111111,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2060_2080,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access,              1527496
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2080_2100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: hit,              1507894
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2100_2120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2120_2140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2140_2160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access0,                 9244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access1,               103808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2160_2180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_5_6,                24797
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2180_2200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access2,                97838
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_6_7,                  474
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access3,                 7236
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2200_2220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2220_2240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2240_2260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access4,                 6163
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2260_2280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_7_8,                  871
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2280_2300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access5,                 1800
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2300_2320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access6,                12038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_8_9,                  363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access7,                 8022
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2320_2340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access8,                14082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access9,                14071
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_9_10,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2340_2360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access10,                20258
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_10_11,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access11,                13001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2360_2380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_11_12,                   43
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2380_2400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access12,                 8745
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_12_13,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access13,                  639
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2400_2420,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2420_2440,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2440_2460,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access14,               158080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2460_2480,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2480_2500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access15,                93325
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2500_2520,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access16,                 4143
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_13_14,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access17,                20375
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2520_2540,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access18,                36055
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2540_2560,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access19,                11040
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_14_15,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access20,               108965
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_15_16,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access21,                 2319
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2560_2580,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access22,                 3464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2580_2600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access23,                 8545
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2600_2620,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access24,                34707
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_16_17,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access25,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2620_2640,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access26,                52723
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_17_18,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access27,                 2781
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2640_2660,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access28,                13386
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_18_19,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access29,                20795
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2660_2680,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_19_20,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access30,                20080
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2680_2700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2700_2720,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_20_30,                 1298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2720_2740,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2740_2760,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2760_2780,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access31,                 9771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_30_40,                   70
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access32,                18589
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2780_2800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access33,                59502
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_40_50,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access34,                47111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2800_2820,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access35,               249022
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2820_2840,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_50_60,                   19
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access36,                49789
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2840_2860,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access37,                19105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2860_2880,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access38,                15351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_60_70,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2880_2900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access39,                13628
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2900_2920,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access40,               207220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2920_2940,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2940_2960,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2960_2980,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_70_80,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access42,                66872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2980_3000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3000_3020,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3020_3040,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access43,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_80_90,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access44,                 1719
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3040_3060,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_90_100,                   13
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access45,                 1779
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3060_3080,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_100_110,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3080_3100,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access46,                 5353
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_110_120,                   21
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access47,                 3163
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3100_3120,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3120_3140,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill0,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3140_3160,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_120_130,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3160_3180,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_130_140,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3180_3200,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill2,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_140_150,                  414
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3200_3220,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill3,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_150_160,                  399
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill4,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3220_3240,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_160_170,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill5,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3240_3260,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill6,                   50
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3260_3280,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_170_180,                  549
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill7,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3280_3300,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3300_3320,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_180_190,                 1046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3320_3340,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_190_200,                   39
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3340_3360,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill8,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3360_3380,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill9,                  388
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_200_210,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill10,                   31
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3380_3400,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill11,                   49
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_210_220,                  402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill12,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_220_230,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill13,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3400_3420,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3420_3440,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill14,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3440_3460,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill15,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_230_240,                   12
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill16,                  215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill17,                  200
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_240_250,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill18,                  215
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3460_3480,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_250_260,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3480_3500,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill19,                  225
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_260_270,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill20,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3500_3520,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill21,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3520_3540,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill22,                   59
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3540_3560,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3560_3580,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill23,                   60
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3580_3600,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill24,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3600_3620,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill25,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_270_280,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill26,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3620_3640,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_280_290,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3640_3660,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill27,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_290_300,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill28,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3660_3680,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill29,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3680_3700,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill30,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_300_320,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill31,                   18
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3700_3720,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3720_3740,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_320_340,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill32,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3740_3760,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill33,                  105
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_340_360,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill34,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_360_380,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_380_400,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill35,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill36,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_400_420,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill37,                   71
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_420_440,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill38,                  230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill39,                  235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3760_3780,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3780_3800,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_60,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_440_460,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill40,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3800_3820,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_60,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_460_480,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3820_3840,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_0,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3840_3860,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill42,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_480_500,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_1,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3860_3880,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill43,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_500_600,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill44,                  165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3880_3900,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3900_3920,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_600_700,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3920_3940,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_61,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3940_3960,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_61,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill45,                  167
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_700_800,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill46,                  191
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3960_3980,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_1,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_800_900,                    5
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill47,                  183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_900_1000,                   55
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3980_4000,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_62,                  165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,              1339464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4000_4020,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,               946615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4020_4040,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_62,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4040_4060,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_2,              2050337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_0,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4060_4080,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_3,              1373900
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_1,                  138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,              2940296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,              4122229
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_63,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_2,              1646897
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3MissMatch_0,              1271873
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_3,              1285657
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_63,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,             13186152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                17381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,              1341169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_0,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                 1427
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,               614960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,              1334847
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_1,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,               886814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                  419
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,               226023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,               128582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                  210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,                49049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   83
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,                33362
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                  499
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   83
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,                23923
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sum,                  347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,                23478
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,                17174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,                14622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,                10002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sum,               758708
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,                10021
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,               376476
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,                 8559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,               633992
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,                 7788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                  600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,                 7864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                  303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,             15284354
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,               240797
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,                 5036
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                  174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,               298086
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,                 6107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                  130
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                  347
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                93041
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_0,                90179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,                 6526
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_0,               785319
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,             14570220
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_0,               276113
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,                 4401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                  108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,               672962
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,                 2833
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,               856917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,                39044
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,                 1250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,               298227
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,                  821
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                 2279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,               516411
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,                  726
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,               122832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                  169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                80113
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,                  853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_1,                74678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,                 1682
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_1,               634793
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,                  381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_1,               280992
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,                  284
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,                  303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_2,               220529
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,                  311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_2,               248712
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,                  242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_2,               124319
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,                  150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_2,               167038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,                  181
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_2,                27216
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_2,                27401
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,                  117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   35
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_2,               300443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_2,               110236
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   23
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,                   84
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,                  127
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_3,               162214
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,                  225
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_3,               120360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,                  132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_3,               241235
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,                  168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_3,                77158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_3,                24167
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,                  431
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,                   92
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_3,                20577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,                  120
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_3,               228138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,               562832
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,                   80
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_3,                78068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,                  108
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                   14
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,                  119
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,              5689785
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,                   98
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,              6174444
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,                  190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,             20296946
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,              4799112
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,                  402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,              4908475
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,                  262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,             20449701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                  968
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_2,              5628287
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                  156
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_2,              6214264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,               136520
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_2,             20368922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,               136520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_3,              4787082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_3,              4920061
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_0,                18015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_3,             20267264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_0,                18015
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_0,                10588
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,              5414568
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_0,                10588
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,              4883208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_0,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_2,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_0,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_2,              3549942
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_3,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_3,              2556960
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_0,              1531130
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_0,              1478732
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,               631218
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,               302812
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_1,              1328412
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_1,              1282650
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,               614176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,               288228
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_2,              1097565
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_2,              1055006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,               556382
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,               279737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_3,               949572
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_3,               912125
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,               508023
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,               223876
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_4,               695914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_4,               666467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,               384925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,               198705
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_5,               601515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_5,               577384
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sum,               195876
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,               344588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,               169363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_6,               448776
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_6,               429738
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,               273064
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,             15089515
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,               120146
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,               194500
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_7,               369393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                  682
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_7,               353357
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,               220858
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,               110703
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_8,               281633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_8,               270043
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,               174138
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                79477
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_9,               214568
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_9,               205928
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,               134385
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                61553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_10,               166694
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_10,               160028
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,               110154
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                47674
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_11,               122030
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_11,               117197
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                81754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                39724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                 1542
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_12,               102858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_12,                98954
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                69835
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                32026
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_13,                75442
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_13,                72693
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                50702
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                21116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_14,                67285
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_14,                65068
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                46550
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                17244
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_15,                47334
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_15,                45761
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                34787
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                15489
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_16,                48048
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,             13186152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_16,                46763
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,               614960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_0,                32555
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,               886814
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_1,                11701
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,               226023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_17,                34304
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,               128582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_17,                33350
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,                49049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_0,                23888
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,                33362
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_1,                 8208
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,                23923
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_18,                31680
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,                23478
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_18,                30891
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,                17174
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_0,                23387
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,                14622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_1,                 9114
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,                10002
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_19,                28287
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,                10021
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_19,                27628
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,                 8559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_0,                19134
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,                 7788
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_1,                 7281
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,                 7864
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_20,                24345
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,                 5036
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_20,                23744
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,                 6107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_0,                17339
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,                 6526
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_1,                 6911
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,                 4401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_21,                19467
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,                 2833
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_21,                19015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,                 1250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_0,                14383
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,                  821
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_1,                 4771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,                  726
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_22,                17501
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,                  853
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_22,                17094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,                 1682
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_0,                12749
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,                  381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_1,                 5587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,                  284
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_23,                16440
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,                  303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_23,                16039
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,                  311
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_0,                11445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,                  242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_1,                 3995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,                 4572
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_24,                18381
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,                23069
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_24,                17934
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_0,                13017
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_1,                 4167
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                  772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_25,                13664
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                  280
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_25,                13377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,                10514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_0,                10744
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,                 7652
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_1,                 3385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                 3135
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_26,                15831
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                 2561
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_26,                15572
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_0,                12203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_1,                 3089
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                 5077
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_27,                11165
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                 3571
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_27,                10881
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                  827
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_0,                 7261
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                  438
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_1,                 2352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                 1351
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_28,                11287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                  718
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_28,                11066
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,                12209
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_0,                 7872
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,                11426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_1,                 2551
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,                 3594
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_29,                10847
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,                 2427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_29,                10672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                 1802
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_0,                 8337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                 1023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_1,                 2010
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                  115
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_30,                11570
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                   86
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_30,                11377
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_0,                 8335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_1,                 2403
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_31,                 8178
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_31,                 8024
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_0,                 6260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_1,                 1994
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_32,                10907
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_32,                10704
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_0,                 8991
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_1,                 2636
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_33,                 8263
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_33,                 8121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_0,                 6504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_1,                 2021
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_34,                13398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_34,                13176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_0,                 9289
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_1,                 2560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_35,                11573
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_35,                11451
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_0,                 8662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_1,                 1925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_36,                16051
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_36,                15749
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_0,                11858
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_1,                 2850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_37,                11062
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_37,                10869
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                16420
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_0,                 8314
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                 1430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_1,                 2293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                  391
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_38,                17132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                  212
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_38,                16761
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   65
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_0,                12221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_1,                 3352
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   90
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_39,                13203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_39,                12948
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_0,                10766
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_1,                 3219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_40,                17519
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_40,                17117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_0,                12457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_1,                 5170
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                  584
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_41,                18689
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                  298
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_41,                18262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                  164
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_0,                12770
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                  132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_1,                 3926
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   73
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_42,                23831
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                  111
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_42,                23205
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_0,                16363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_1,                 6580
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_43,                20868
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_43,                20363
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_0,                15642
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_1,                 5740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_44,                31764
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_44,                30905
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_0,                23074
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_1,                 7654
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   11
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_45,                28698
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_45,                27961
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_0,                20543
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_1,                 8677
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_46,                48198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_46,                46901
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_0,                32176
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_1,                 9838
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_47,                35760
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_47,                34809
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_0,                27273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_1,                 9671
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_48,                66038
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_48,                63829
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_0,                46233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_1,                15725
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   28
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_49,                51210
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_49,                49553
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_0,                38565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_1,                15293
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_50,               100759
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_50,                97052
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_0,                68157
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_1,                26150
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_51,                78655
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_51,                75861
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_0,                57142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_1,                21291
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_52,               168171
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_52,               161520
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_0,               110158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_1,                42305
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_53,               122966
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_53,               117939
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_0,                86545
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_1,                38985
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_54,               277957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_54,               266735
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_0,               169632
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_1,                68463
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_55,               211819
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_55,               203270
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_0,               134877
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_1,                59796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_56,               438919
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_56,               419945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_0,               255782
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_1,               105040
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_57,               377398
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_57,               360844
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_0,               229582
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_1,               112896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_58,               706046
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_58,               675076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_0,               373560
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_1,               170709
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_59,               619543
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_59,               595164
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_0,               356941
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_1,               165385
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_60,              1117450
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_60,              1074094
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_0,               528813
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_1,               240136
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_61,               939331
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_61,               904356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_0,               505769
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_1,               228767
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_62,              1657604
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_62,              1598455
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_0,               646627
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_1,               308730
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_63,              1364666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_63,              1317127
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_0,               642262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_1,               299395
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: redirect_num,               466957
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_num,             20108251
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sum,             16404675
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_overflow,               909294
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,              7586917
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,              2548429
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_2_3,              2501113
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_3_4,              2648242
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: full,               236158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sum,            138293233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_mean,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_overflow,               236158
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,              4879635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,              1051815
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               933115
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,               773049
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,               862931
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,               767742
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,               573152
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,               513457
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,               469506
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,               422995
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,               360724
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,               321419
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,               277144
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,               244972
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,               224426
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,               199773
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_16_17,               168487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_17_18,               147706
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_18_19,               122577
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_19_20,               110194
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_20_21,               101250
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_21_22,                84419
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_22_23,                76196
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_23_24,                72167
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_24_25,                61443
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_25_26,                53259
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_26_27,                46619
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_27_28,                42112
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_28_29,                38227
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_29_30,                36246
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_30_31,                30260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_31_32,                29544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_32_33,                29812
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_33_34,                28257
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_34_35,                21953
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_35_36,                25416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_36_37,                24198
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_37_38,                17744
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_38_39,                16006
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_39_40,                13740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_40_41,                14861
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_41_42,                10740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_42_43,                12639
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_43_44,                12390
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_44_45,                12292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_45_46,                13615
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_46_47,                12770
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_47_48,                12929
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_48_49,                11662
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_49_50,                12044
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_50_51,                 9945
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_51_52,                11832
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_52_53,                10015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_53_54,                10610
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_54_55,                13084
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_55_56,                14960
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_56_57,                18079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_57_58,                29478
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_58_59,                42723
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_59_60,                64208
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_60_61,                82029
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_61_62,               148034
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_62_63,               109274
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_63_64,               320801
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,             81961132
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,               837588
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,               692587
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,               707672
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,               579079
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,               341279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,               288650
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,               253563
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,               213064
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,               199407
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,               181033
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,               196925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,               173373
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,              1930487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,              1737914
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,               726334
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,               661023
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sum,                 3121
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,              1220401
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_0,              1015260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,             15281940
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                 2434
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_0,               839001
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                  294
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                   33
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_0,               504909
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_0,              2329464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_0,               392868
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_0,              1029279
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_0,               274504
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_0,               431947
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_0,               389978
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_0,               241148
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_0,                45729
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_0,               245016
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_0,                49745
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,             21595982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,               535230
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,               371875
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,               464303
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,               309142
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,               200543
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,               145140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,               125092
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                83513
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                81844
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                76445
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                76640
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                70233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,               579838
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,               441622
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,               225509
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,               136754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,               775318
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_1,               650601
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_1,               530225
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_1,               251292
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_1,               724287
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_1,               114934
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_1,               316003
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_1,                70264
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_1,               167600
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_1,               120565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_1,                85233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_48_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_1,                  128
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_49_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_1,                79746
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_50_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_1,                  221
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_51_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sum,             12961666
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_52_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_53_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,              9311701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,              2696410
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,              1553981
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,               815369
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,               422559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,               223958
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,               116427
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                64566
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                  402
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                34015
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                   40
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                18682
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                10805
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                 6507
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                 3775
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                 2407
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                 1487
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                  875
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_16_17,                  514
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                   42
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_17_18,                  314
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_18_19,                  168
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_19_20,                   93
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_20_21,                   45
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_21_22,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_22_23,                    8
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_23_24,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_24_25,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_25_26,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_26_27,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_27_28,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_28_29,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_0,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                    4
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                 2100
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                  117
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                  112
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                   52
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                   44
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                   17
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                  116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,              1625418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sum,                  296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,             15284405
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                  296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sum,             16389035
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,              1341169
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,               682219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,              1505296
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,               201325
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,             11102228
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,              1664361
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,              1296193
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,               680076
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               689350
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,               532173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_2,              2450906
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_2,               818875
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,               405909
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,               265153
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_3,              2540910
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,               258233
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sum,              3844125
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,               163236
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,               119091
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,               186739
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,                53140
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                39817
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,             12785569
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                37097
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,              1630840
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                26252
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,               558947
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                26740
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,               199925
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                15273
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                74932
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_16_17,                10483
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                21667
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_17_18,                 8795
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                 7179
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_18_19,                 4635
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                 2798
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_19_20,                 4107
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_8_9,                 1950
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_20_21,                 3335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_9_10,                  418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_21_22,                 3337
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_10_11,                  185
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_22_23,                 4087
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_11_12,                  106
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_23_24,                 4966
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_12_13,                   57
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_24_25,                 6818
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_13_14,                   48
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_25_26,                 3771
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_14_15,                   27
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_26_27,                 2338
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_15_16,                   25
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_27_28,                 1820
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_16_17,                   22
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_28_29,                 1540
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_17_18,                    6
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_29_30,                 1332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_30_31,                 1277
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_31_32,                 1358
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_32_33,                 2290
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_33_34,                 1360
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_34_35,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_36_37,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_37_38,                  355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,              2679262
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                 4896
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,               118820
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                 4785
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                 5335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,               106149
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                 4982
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                 1951
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                55082
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                 1848
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                 3219
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                38406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                 2842
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_0,               258224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,               178618
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_0,               247481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_0,                48850
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,               160116
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_0,                43418
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_0,                48332
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                69406
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_0,                45544
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_7_0,                60609
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_8_0,                95532
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,               213308
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_9_0,               182183
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_10_0,                12922
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,               129173
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                49404
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                72913
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                24053
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sum,              1304411
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,               116659
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                48356
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                65051
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                22565
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_1,                 7449
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,             14529604
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_1,                 3791
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               504663
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_1,                 2641
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,               122278
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_1,                 1907
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,                68633
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_1,                  988
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                20481
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_1,                  345
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                13154
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                 8393
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                 7765
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                 6678
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                  761
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sum,               567574
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                  421
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                  190
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                   47
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                   38
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,             14804497
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                  985
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,               408826
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                   32
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                58026
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_16_17,                    7
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                11224
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_17_18,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                 1647
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_18_19,                   20
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                  461
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_19_20,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                   15
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_20_21,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_21_22,                   68
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_8_9,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_22_23,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_9_10,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_10_11,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_24_25,                   24
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_25_26,                    9
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_27_28,                   64
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_28_29,                  355
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                15992
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,              9829452
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,               178137
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                28163
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_full,                49805
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_half,              1610336
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_empty,             10742583
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_enq,              3278737
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_deq,              3936808
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_0,             11359760
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_0,             11985203
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_0,             12005965
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_1,                32430
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_1,                94196
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_1,                92110
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_10,               436521
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_10,               463758
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_10,               463559
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_11,                28367
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_11,                27754
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_11,                23830
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_100,              1881898
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_100,              2082464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_100,              2104735
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_101,               264335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_101,               191710
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_101,               179282
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_110,               684938
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_110,               388201
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_110,               375482
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_111,               596453
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_111,                51416
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_111,                39739
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_valid,                83260
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_hit,                56796
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_miss,                26464
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: pf_valid,                 1772
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_valid,                  881
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_block,                   10
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l2_pf_valid,                  891
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: detect_stream,                29469
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sum,               126580
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_mean,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sampled,             15284701
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_underflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_overflow,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_0_1,             15169417
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_1_2,               104323
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_2_3,                10626
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_3_4,                  335
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_4_5,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_5_6,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_6_7,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_7_8,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_8_9,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_9_10,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_update,                 7444
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_update,                 4085
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_update,                 4581
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_0,                    3
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_update,                 4327
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_0,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_update,                 5727
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_0,                    1
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_3,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_update,                 4898
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_0,                    2
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_1,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_2,                    0
[PERF ][time=            15284703] TOP.SimTop.l_soc