// Seed: 582128509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    wire id_15, id_16;
    parameter id_17 = -1;
    assign id_12 = id_13 & id_13;
  endgenerate
endmodule
module module_1 (
    output logic id_0
);
  initial id_0 <= $display;
  parameter id_2 = -1;
  wire id_3;
  parameter id_4 = id_4;
  assign id_0 = id_2 == -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
  supply1 id_5 = -1;
  wire id_6, id_7, id_8;
endmodule
