# Generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, g++ 11.5.0 -fPIC -O3)

.model ao68000
.inputs CLK_I reset_n DAT_I[0] DAT_I[1] DAT_I[2] DAT_I[3] DAT_I[4] DAT_I[5] DAT_I[6] DAT_I[7] DAT_I[8] DAT_I[9] DAT_I[10] DAT_I[11] DAT_I[12] DAT_I[13] DAT_I[14] DAT_I[15] DAT_I[16] DAT_I[17] DAT_I[18] DAT_I[19] DAT_I[20] DAT_I[21] DAT_I[22] DAT_I[23] DAT_I[24] DAT_I[25] DAT_I[26] DAT_I[27] DAT_I[28] DAT_I[29] DAT_I[30] DAT_I[31] ACK_I ERR_I RTY_I ipl_i[0] ipl_i[1] ipl_i[2]
.outputs CYC_O ADR_O[2] ADR_O[3] ADR_O[4] ADR_O[5] ADR_O[6] ADR_O[7] ADR_O[8] ADR_O[9] ADR_O[10] ADR_O[11] ADR_O[12] ADR_O[13] ADR_O[14] ADR_O[15] ADR_O[16] ADR_O[17] ADR_O[18] ADR_O[19] ADR_O[20] ADR_O[21] ADR_O[22] ADR_O[23] ADR_O[24] ADR_O[25] ADR_O[26] ADR_O[27] ADR_O[28] ADR_O[29] ADR_O[30] ADR_O[31] DAT_O[0] DAT_O[1] DAT_O[2] DAT_O[3] DAT_O[4] DAT_O[5] DAT_O[6] DAT_O[7] DAT_O[8] DAT_O[9] DAT_O[10] DAT_O[11] DAT_O[12] DAT_O[13] DAT_O[14] DAT_O[15] DAT_O[16] DAT_O[17] DAT_O[18] DAT_O[19] DAT_O[20] DAT_O[21] DAT_O[22] DAT_O[23] DAT_O[24] DAT_O[25] DAT_O[26] DAT_O[27] DAT_O[28] DAT_O[29] DAT_O[30] DAT_O[31] SEL_O[0] SEL_O[1] SEL_O[2] SEL_O[3] STB_O WE_O SGL_O BLK_O RMW_O CTI_O[0] CTI_O[1] CTI_O[2] BTE_O[0] BTE_O[1] fc_o[0] fc_o[1] fc_o[2] reset_o blocked_o
.names $false
.names $true
1
.names $undef
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n3022
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n3023
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n3024
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n3025
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n3026
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n3027
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n3028
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n3029
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n3030
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n3031
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n3032
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n3033
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n3034
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n3035
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n3036
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n3037
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71470 nq=registers_m.operand1[15]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71464 nq=registers_m.operand1[14]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71458 nq=registers_m.operand1[13]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71452 nq=registers_m.operand1[12]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71446 nq=registers_m.operand1[11]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71440 nq=registers_m.operand1[10]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71434 nq=registers_m.operand1[9]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71428 nq=registers_m.operand1[8]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71422 nq=registers_m.operand1[7]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71416 nq=registers_m.operand1[6]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71410 nq=registers_m.operand1[5]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71404 nq=registers_m.operand1[4]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71398 nq=registers_m.operand1[3]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71392 nq=registers_m.operand1[2]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71386 nq=registers_m.operand1[1]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71380 nq=registers_m.operand1[0]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71374 nq=registers_m.operand2[5]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71368 nq=registers_m.operand2[4]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71362 nq=registers_m.operand2[3]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71356 nq=registers_m.operand2[2]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71350 nq=registers_m.operand2[1]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$71344 nq=registers_m.operand2[0]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70962 nq=$abc$71600$new_n3060
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70956 nq=$abc$71600$new_n3061
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70950 nq=$abc$71600$new_n3062
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70944 nq=$abc$71600$new_n3063
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70938 nq=$abc$71600$new_n3064
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70932 nq=$abc$71600$new_n3065
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70926 nq=$abc$71600$new_n3066
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70920 nq=$abc$71600$new_n3067
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70914 nq=$abc$71600$new_n3068
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70908 nq=$abc$71600$new_n3069
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70902 nq=$abc$71600$new_n3070
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70896 nq=$abc$71600$new_n3071
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70890 nq=$abc$71600$new_n3072
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70884 nq=$abc$71600$new_n3073
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70878 nq=$abc$71600$new_n3074
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70872 nq=$abc$71600$new_n3075
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70866 nq=registers_m.operand2[15]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70860 nq=registers_m.operand2[14]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70854 nq=registers_m.operand2[13]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70848 nq=registers_m.operand2[12]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70842 nq=registers_m.operand2[11]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70836 nq=registers_m.operand2[10]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70830 nq=registers_m.operand2[9]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70824 nq=registers_m.operand2[8]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70818 nq=registers_m.operand2[7]
.subckt inv_x0 i=$auto$ff.cc:721:flip_bits$70812 nq=registers_m.operand2[6]
.subckt inv_x0 i=alu_m.quotient[15] nq=$abc$71600$new_n3086
.subckt inv_x0 i=alu_m.quotient[14] nq=$abc$71600$new_n3087
.subckt inv_x0 i=alu_m.quotient[13] nq=$abc$71600$new_n3088
.subckt inv_x0 i=alu_m.quotient[12] nq=$abc$71600$new_n3089
.subckt inv_x0 i=alu_m.quotient[11] nq=$abc$71600$new_n3090
.subckt inv_x0 i=alu_m.quotient[10] nq=$abc$71600$new_n3091
.subckt inv_x0 i=alu_m.quotient[9] nq=$abc$71600$new_n3092
.subckt inv_x0 i=alu_m.quotient[8] nq=$abc$71600$new_n3093
.subckt inv_x0 i=alu_m.quotient[7] nq=$abc$71600$new_n3094
.subckt inv_x0 i=alu_m.quotient[6] nq=$abc$71600$new_n3095
.subckt inv_x0 i=alu_m.quotient[5] nq=$abc$71600$new_n3096
.subckt inv_x0 i=alu_m.quotient[4] nq=$abc$71600$new_n3097
.subckt inv_x0 i=alu_m.quotient[3] nq=$abc$71600$new_n3098
.subckt inv_x0 i=alu_m.quotient[2] nq=$abc$71600$new_n3099
.subckt inv_x0 i=alu_m.quotient[1] nq=$abc$71600$new_n3100
.subckt inv_x0 i=alu_m.quotient[0] nq=$abc$71600$new_n3101
.subckt inv_x0 i=$abc$71600$auto$ff.cc:721:flip_bits$68670 nq=$abc$71600$new_n3102
.subckt inv_x0 i=$abc$71600$auto$ff.cc:721:flip_bits$68664 nq=$abc$71600$new_n3103
.subckt inv_x0 i=$abc$71600$auto$ff.cc:721:flip_bits$68658 nq=$abc$71600$new_n3104
.subckt inv_x0 i=$abc$71600$auto$ff.cc:721:flip_bits$68652 nq=$abc$71600$new_n3105
.subckt inv_x0 i=alu_m.divider[16] nq=$abc$71600$new_n3106
.subckt inv_x0 i=alu_m.divider[15] nq=$abc$71600$new_n3107
.subckt inv_x0 i=alu_m.divider[14] nq=$abc$71600$new_n3108
.subckt inv_x0 i=alu_m.divider[13] nq=$abc$71600$new_n3109
.subckt inv_x0 i=alu_m.divider[12] nq=$abc$71600$new_n3110
.subckt inv_x0 i=alu_m.divider[11] nq=$abc$71600$new_n3111
.subckt inv_x0 i=alu_m.divider[10] nq=$abc$71600$new_n3112
.subckt inv_x0 i=alu_m.divider[9] nq=$abc$71600$new_n3113
.subckt inv_x0 i=alu_m.divider[8] nq=$abc$71600$new_n3114
.subckt inv_x0 i=alu_m.divider[7] nq=$abc$71600$new_n3115
.subckt inv_x0 i=alu_m.divider[6] nq=$abc$71600$new_n3116
.subckt inv_x0 i=alu_m.divider[5] nq=$abc$71600$new_n3117
.subckt inv_x0 i=alu_m.divider[4] nq=$abc$71600$new_n3118
.subckt inv_x0 i=alu_m.divider[3] nq=$abc$71600$new_n3119
.subckt inv_x0 i=alu_m.divider[2] nq=$abc$71600$new_n3120
.subckt inv_x0 i=alu_m.divider[1] nq=$abc$71600$new_n3121
.subckt inv_x0 i=registers_m.ir[8] nq=$abc$71600$new_n3122
.subckt inv_x0 i=alu_m.dividend[31] nq=$abc$71600$new_n3123
.subckt inv_x0 i=alu_m.divider[31] nq=$abc$71600$new_n3124
.subckt inv_x0 i=alu_m.divider[30] nq=$abc$71600$new_n3125
.subckt inv_x0 i=alu_m.divider[29] nq=$abc$71600$new_n3126
.subckt inv_x0 i=alu_m.dividend[29] nq=$abc$71600$new_n3127
.subckt inv_x0 i=alu_m.divider[28] nq=$abc$71600$new_n3128
.subckt inv_x0 i=alu_m.divider[27] nq=$abc$71600$new_n3129
.subckt inv_x0 i=alu_m.dividend[27] nq=$abc$71600$new_n3130
.subckt inv_x0 i=alu_m.divider[26] nq=$abc$71600$new_n3131
.subckt inv_x0 i=alu_m.divider[25] nq=$abc$71600$new_n3132
.subckt inv_x0 i=alu_m.dividend[25] nq=$abc$71600$new_n3133
.subckt inv_x0 i=alu_m.divider[24] nq=$abc$71600$new_n3134
.subckt inv_x0 i=alu_m.divider[23] nq=$abc$71600$new_n3135
.subckt inv_x0 i=alu_m.dividend[23] nq=$abc$71600$new_n3136
.subckt inv_x0 i=alu_m.divider[22] nq=$abc$71600$new_n3137
.subckt inv_x0 i=alu_m.divider[21] nq=$abc$71600$new_n3138
.subckt inv_x0 i=alu_m.dividend[21] nq=$abc$71600$new_n3139
.subckt inv_x0 i=alu_m.divider[20] nq=$abc$71600$new_n3140
.subckt inv_x0 i=alu_m.divider[19] nq=$abc$71600$new_n3141
.subckt inv_x0 i=alu_m.dividend[19] nq=$abc$71600$new_n3142
.subckt inv_x0 i=alu_m.divider[18] nq=$abc$71600$new_n3143
.subckt inv_x0 i=alu_m.divider[17] nq=$abc$71600$new_n3144
.subckt inv_x0 i=alu_m.dividend[17] nq=$abc$71600$new_n3145
.subckt inv_x0 i=alu_m.dividend[15] nq=$abc$71600$new_n3146
.subckt inv_x0 i=alu_m.dividend[14] nq=$abc$71600$new_n3147
.subckt inv_x0 i=alu_m.dividend[13] nq=$abc$71600$new_n3148
.subckt inv_x0 i=alu_m.dividend[12] nq=$abc$71600$new_n3149
.subckt inv_x0 i=alu_m.dividend[11] nq=$abc$71600$new_n3150
.subckt inv_x0 i=alu_m.dividend[10] nq=$abc$71600$new_n3151
.subckt inv_x0 i=alu_m.dividend[9] nq=$abc$71600$new_n3152
.subckt inv_x0 i=alu_m.dividend[8] nq=$abc$71600$new_n3153
.subckt inv_x0 i=alu_m.dividend[7] nq=$abc$71600$new_n3154
.subckt inv_x0 i=alu_m.dividend[6] nq=$abc$71600$new_n3155
.subckt inv_x0 i=alu_m.dividend[5] nq=$abc$71600$new_n3156
.subckt inv_x0 i=alu_m.dividend[4] nq=$abc$71600$new_n3157
.subckt inv_x0 i=alu_m.dividend[3] nq=$abc$71600$new_n3158
.subckt inv_x0 i=alu_m.dividend[2] nq=$abc$71600$new_n3159
.subckt inv_x0 i=alu_m.dividend[1] nq=$abc$71600$new_n3160
.subckt inv_x0 i=alu_m.divider[0] nq=$abc$71600$new_n3161
.subckt inv_x0 i=alu_m.dividend[0] nq=$abc$71600$new_n3162
.subckt inv_x0 i=memory_registers_m.micro_data[75] nq=$abc$71600$new_n3163
.subckt inv_x0 i=memory_registers_m.micro_data[76] nq=$abc$71600$new_n3164
.subckt inv_x0 i=memory_registers_m.micro_data[78] nq=$abc$71600$new_n3165
.subckt inv_x0 i=memory_registers_m.micro_data[77] nq=$abc$71600$new_n3166
.subckt inv_x0 i=memory_registers_m.micro_data[79] nq=$abc$71600$new_n3167
.subckt inv_x0 i=registers_m.ir[12] nq=$abc$71600$new_n3168
.subckt inv_x0 i=registers_m.ir[13] nq=$abc$71600$new_n3169
.subckt inv_x0 i=registers_m.ir[15] nq=$abc$71600$new_n3170
.subckt inv_x0 i=registers_m.ir[14] nq=$abc$71600$new_n3171
.subckt inv_x0 i=alu_m.div_count[0] nq=$abc$71600$new_n3172
.subckt inv_x0 i=alu_m.div_count[3] nq=$abc$71600$new_n3173
.subckt inv_x0 i=alu_m.div_count[2] nq=$abc$71600$new_n3174
.subckt inv_x0 i=alu_m.quotient[16] nq=$abc$71600$new_n3175
.subckt inv_x0 i=registers_m.size[1] nq=$abc$71600$new_n3176
.subckt inv_x0 i=registers_m.size[0] nq=$abc$71600$new_n3177
.subckt inv_x0 i=registers_m.decoder_alu_reg[12] nq=$abc$71600$new_n3178
.subckt inv_x0 i=alu_m.sr[4] nq=$abc$71600$new_n3179
.subckt inv_x0 i=alu_m.result[31] nq=$abc$71600$new_n3180
.subckt inv_x0 i=registers_m.ir[7] nq=$abc$71600$new_n3181
.subckt inv_x0 i=registers_m.ir[6] nq=$abc$71600$new_n3182
.subckt inv_x0 i=registers_m.ir[9] nq=$abc$71600$new_n3183
.subckt inv_x0 i=registers_m.ir[10] nq=$abc$71600$new_n3184
.subckt inv_x0 i=registers_m.ir[11] nq=$abc$71600$new_n3185
.subckt inv_x0 i=registers_m.decoder_alu_reg[6] nq=$abc$71600$new_n3186
.subckt inv_x0 i=registers_m.decoder_alu_reg[10] nq=$abc$71600$new_n3187
.subckt inv_x0 i=registers_m.decoder_alu_reg[4] nq=$abc$71600$new_n3188
.subckt inv_x0 i=registers_m.decoder_alu_reg[5] nq=$abc$71600$new_n3189
.subckt inv_x0 i=registers_m.decoder_alu_reg[3] nq=$abc$71600$new_n3190
.subckt inv_x0 i=alu_m.result[15] nq=$abc$71600$new_n3191
.subckt inv_x0 i=alu_m.result[13] nq=$abc$71600$new_n3192
.subckt inv_x0 i=alu_m.result[12] nq=$abc$71600$new_n3193
.subckt inv_x0 i=alu_m.result[14] nq=$abc$71600$new_n3194
.subckt inv_x0 i=alu_m.result[19] nq=$abc$71600$new_n3195
.subckt inv_x0 i=alu_m.result[18] nq=$abc$71600$new_n3196
.subckt inv_x0 i=alu_m.result[17] nq=$abc$71600$new_n3197
.subckt inv_x0 i=alu_m.result[16] nq=$abc$71600$new_n3198
.subckt inv_x0 i=alu_m.result[10] nq=$abc$71600$new_n3199
.subckt inv_x0 i=alu_m.result[11] nq=$abc$71600$new_n3200
.subckt inv_x0 i=alu_m.result[8] nq=$abc$71600$new_n3201
.subckt inv_x0 i=alu_m.result[9] nq=$abc$71600$new_n3202
.subckt inv_x0 i=alu_m.result[7] nq=$abc$71600$new_n3203
.subckt inv_x0 i=reset_n nq=$abc$71600$new_n3204
.subckt inv_x0 i=alu_m.interrupt_mask_copy[0] nq=$abc$71600$new_n3205
.subckt inv_x0 i=alu_m.interrupt_mask_copy[1] nq=$abc$71600$new_n3206
.subckt inv_x0 i=alu_m.interrupt_mask_copy[2] nq=$abc$71600$new_n3207
.subckt inv_x0 i=registers_m.ir[1] nq=$abc$71600$new_n3208
.subckt inv_x0 i=registers_m.ir[0] nq=$abc$71600$new_n3209
.subckt inv_x0 i=registers_m.ir[3] nq=$abc$71600$new_n3210
.subckt inv_x0 i=registers_m.ir[2] nq=$abc$71600$new_n3211
.subckt inv_x0 i=alu_m.result[24] nq=$abc$71600$new_n3212
.subckt inv_x0 i=registers_m.ir[4] nq=$abc$71600$new_n3213
.subckt inv_x0 i=registers_m.ir[5] nq=$abc$71600$new_n3214
.subckt inv_x0 i=alu_m.result[25] nq=$abc$71600$new_n3215
.subckt inv_x0 i=alu_m.result[26] nq=$abc$71600$new_n3216
.subckt inv_x0 i=alu_m.result[27] nq=$abc$71600$new_n3217
.subckt inv_x0 i=alu_m.result[28] nq=$abc$71600$new_n3218
.subckt inv_x0 i=alu_m.result[29] nq=$abc$71600$new_n3219
.subckt inv_x0 i=alu_m.result[30] nq=$abc$71600$new_n3220
.subckt inv_x0 i=alu_m.result[0] nq=$abc$71600$new_n3221
.subckt inv_x0 i=alu_m.result[1] nq=$abc$71600$new_n3222
.subckt inv_x0 i=alu_m.result[2] nq=$abc$71600$new_n3223
.subckt inv_x0 i=alu_m.result[3] nq=$abc$71600$new_n3224
.subckt inv_x0 i=alu_m.result[4] nq=$abc$71600$new_n3225
.subckt inv_x0 i=alu_m.result[20] nq=$abc$71600$new_n3226
.subckt inv_x0 i=alu_m.result[21] nq=$abc$71600$new_n3227
.subckt inv_x0 i=alu_m.result[22] nq=$abc$71600$new_n3228
.subckt inv_x0 i=alu_m.result[23] nq=$abc$71600$new_n3229
.subckt inv_x0 i=alu_m.sr[2] nq=$abc$71600$new_n3230
.subckt inv_x0 i=alu_m.sr[1] nq=$abc$71600$new_n3231
.subckt inv_x0 i=alu_m.sr[15] nq=$abc$71600$new_n3232
.subckt inv_x0 i=alu_m.sr[0] nq=$abc$71600$new_n3233
.subckt inv_x0 i=alu_m.alu_signal nq=$abc$71600$new_n3234
.subckt inv_x0 i=alu_m.muls.a[0] nq=$abc$71600$new_n3235
.subckt inv_x0 i=alu_m.muls.a[1] nq=$abc$71600$new_n3236
.subckt inv_x0 i=alu_m.muls.a[2] nq=$abc$71600$new_n3237
.subckt inv_x0 i=alu_m.muls.a[3] nq=$abc$71600$new_n3238
.subckt inv_x0 i=alu_m.muls.a[4] nq=$abc$71600$new_n3239
.subckt inv_x0 i=alu_m.muls.a[5] nq=$abc$71600$new_n3240
.subckt inv_x0 i=alu_m.muls.a[6] nq=$abc$71600$new_n3241
.subckt inv_x0 i=alu_m.muls.a[8] nq=$abc$71600$new_n3242
.subckt inv_x0 i=alu_m.muls.a[7] nq=$abc$71600$new_n3243
.subckt inv_x0 i=alu_m.muls.a[9] nq=$abc$71600$new_n3244
.subckt inv_x0 i=alu_m.muls.b[9] nq=$abc$71600$new_n3245
.subckt inv_x0 i=alu_m.muls.a[10] nq=$abc$71600$new_n3246
.subckt inv_x0 i=alu_m.muls.a[11] nq=$abc$71600$new_n3247
.subckt inv_x0 i=alu_m.muls.b[11] nq=$abc$71600$new_n3248
.subckt inv_x0 i=alu_m.muls.a[12] nq=$abc$71600$new_n3249
.subckt inv_x0 i=alu_m.muls.a[13] nq=$abc$71600$new_n3250
.subckt inv_x0 i=alu_m.muls.a[14] nq=$abc$71600$new_n3251
.subckt inv_x0 i=alu_m.muls.a[15] nq=$abc$71600$new_n3252
.subckt inv_x0 i=alu_m.muls.b[16] nq=$abc$71600$new_n3253
.subckt inv_x0 i=bus_control_m.current_state[2] nq=$abc$71600$new_n3254
.subckt inv_x0 i=bus_control_m.current_state[1] nq=$abc$71600$new_n3255
.subckt inv_x0 i=bus_control_m.current_state[3] nq=$abc$71600$new_n3256
.subckt inv_x0 i=bus_control_m.current_state[4] nq=$abc$71600$new_n3257
.subckt inv_x0 i=bus_control_m.current_state[11] nq=$abc$71600$new_n3258
.subckt inv_x0 i=bus_control_m.current_state[8] nq=$abc$71600$new_n3259
.subckt inv_x0 i=bus_control_m.current_state[12] nq=$abc$71600$new_n3260
.subckt inv_x0 i=ACK_I nq=$abc$71600$new_n3261
.subckt inv_x0 i=bus_control_m.CTI_O[1] nq=$abc$71600$new_n3262
.subckt inv_x0 i=bus_control_m.CTI_O[0] nq=$abc$71600$new_n3263
.subckt inv_x0 i=bus_control_m.CTI_O[2] nq=$abc$71600$new_n3264
.subckt inv_x0 i=bus_control_m.current_state[15] nq=$abc$71600$new_n3265
.subckt inv_x0 i=registers_m.pc[1] nq=$abc$71600$new_n3266
.subckt inv_x0 i=registers_m.pc[0] nq=$abc$71600$new_n3267
.subckt inv_x0 i=registers_m.do_reset_flag nq=$abc$71600$new_n3268
.subckt inv_x0 i=registers_m.do_read_flag nq=$abc$71600$new_n3269
.subckt inv_x0 i=registers_m.do_write_flag nq=$abc$71600$new_n3270
.subckt inv_x0 i=registers_m.do_interrupt_flag nq=$abc$71600$new_n3271
.subckt inv_x0 i=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n3272
.subckt inv_x0 i=registers_m.size[2] nq=$abc$71600$new_n3273
.subckt inv_x0 i=registers_m.address[0] nq=$abc$71600$new_n3274
.subckt inv_x0 i=registers_m.address[1] nq=$abc$71600$new_n3275
.subckt inv_x0 i=ERR_I nq=$abc$71600$new_n3276
.subckt inv_x0 i=bus_control_m.current_state[6] nq=$abc$71600$new_n3277
.subckt inv_x0 i=bus_control_m.reset_counter[3] nq=$abc$71600$new_n3278
.subckt inv_x0 i=bus_control_m.reset_counter[5] nq=$abc$71600$new_n3279
.subckt inv_x0 i=bus_control_m.reset_counter[4] nq=$abc$71600$new_n3280
.subckt inv_x0 i=bus_control_m.reset_counter[7] nq=$abc$71600$new_n3281
.subckt inv_x0 i=bus_control_m.reset_counter[6] nq=$abc$71600$new_n3282
.subckt inv_x0 i=bus_control_m.current_state[9] nq=$abc$71600$new_n3283
.subckt inv_x0 i=bus_control_m.current_state[16] nq=$abc$71600$new_n3284
.subckt inv_x0 i=bus_control_m.current_state[14] nq=$abc$71600$new_n3285
.subckt inv_x0 i=bus_control_m.saved_pc_change[1] nq=$abc$71600$new_n3286
.subckt inv_x0 i=bus_control_m.current_state[7] nq=$abc$71600$new_n3287
.subckt inv_x0 i=bus_control_m.prefetch_ir_valid_80_o nq=$abc$71600$new_n3288
.subckt inv_x0 i=bus_control_m.current_state[13] nq=$abc$71600$new_n3289
.subckt inv_x0 i=DAT_I[15] nq=$abc$71600$new_n3290
.subckt inv_x0 i=DAT_I[14] nq=$abc$71600$new_n3291
.subckt inv_x0 i=DAT_I[13] nq=$abc$71600$new_n3292
.subckt inv_x0 i=DAT_I[12] nq=$abc$71600$new_n3293
.subckt inv_x0 i=DAT_I[11] nq=$abc$71600$new_n3294
.subckt inv_x0 i=DAT_I[10] nq=$abc$71600$new_n3295
.subckt inv_x0 i=DAT_I[9] nq=$abc$71600$new_n3296
.subckt inv_x0 i=DAT_I[8] nq=$abc$71600$new_n3297
.subckt inv_x0 i=DAT_I[7] nq=$abc$71600$new_n3298
.subckt inv_x0 i=DAT_I[6] nq=$abc$71600$new_n3299
.subckt inv_x0 i=DAT_I[5] nq=$abc$71600$new_n3300
.subckt inv_x0 i=DAT_I[4] nq=$abc$71600$new_n3301
.subckt inv_x0 i=DAT_I[3] nq=$abc$71600$new_n3302
.subckt inv_x0 i=DAT_I[2] nq=$abc$71600$new_n3303
.subckt inv_x0 i=DAT_I[1] nq=$abc$71600$new_n3304
.subckt inv_x0 i=DAT_I[0] nq=$abc$71600$new_n3305
.subckt inv_x0 i=DAT_I[16] nq=$abc$71600$new_n3306
.subckt inv_x0 i=DAT_I[24] nq=$abc$71600$new_n3307
.subckt inv_x0 i=DAT_I[17] nq=$abc$71600$new_n3308
.subckt inv_x0 i=DAT_I[25] nq=$abc$71600$new_n3309
.subckt inv_x0 i=DAT_I[18] nq=$abc$71600$new_n3310
.subckt inv_x0 i=DAT_I[26] nq=$abc$71600$new_n3311
.subckt inv_x0 i=DAT_I[19] nq=$abc$71600$new_n3312
.subckt inv_x0 i=DAT_I[27] nq=$abc$71600$new_n3313
.subckt inv_x0 i=DAT_I[20] nq=$abc$71600$new_n3314
.subckt inv_x0 i=DAT_I[28] nq=$abc$71600$new_n3315
.subckt inv_x0 i=DAT_I[21] nq=$abc$71600$new_n3316
.subckt inv_x0 i=DAT_I[29] nq=$abc$71600$new_n3317
.subckt inv_x0 i=DAT_I[22] nq=$abc$71600$new_n3318
.subckt inv_x0 i=DAT_I[30] nq=$abc$71600$new_n3319
.subckt inv_x0 i=DAT_I[23] nq=$abc$71600$new_n3320
.subckt inv_x0 i=DAT_I[31] nq=$abc$71600$new_n3321
.subckt inv_x0 i=registers_m.read_modify_write_flag nq=$abc$71600$new_n3322
.subckt inv_x0 i=bus_control_m.RMW_O nq=$abc$71600$new_n3323
.subckt inv_x0 i=registers_m.data_write[16] nq=$abc$71600$new_n3324
.subckt inv_x0 i=registers_m.data_write[0] nq=$abc$71600$new_n3325
.subckt inv_x0 i=registers_m.data_write[17] nq=$abc$71600$new_n3326
.subckt inv_x0 i=registers_m.data_write[1] nq=$abc$71600$new_n3327
.subckt inv_x0 i=registers_m.data_write[18] nq=$abc$71600$new_n3328
.subckt inv_x0 i=registers_m.data_write[2] nq=$abc$71600$new_n3329
.subckt inv_x0 i=registers_m.data_write[19] nq=$abc$71600$new_n3330
.subckt inv_x0 i=registers_m.data_write[3] nq=$abc$71600$new_n3331
.subckt inv_x0 i=registers_m.data_write[20] nq=$abc$71600$new_n3332
.subckt inv_x0 i=registers_m.data_write[4] nq=$abc$71600$new_n3333
.subckt inv_x0 i=registers_m.data_write[21] nq=$abc$71600$new_n3334
.subckt inv_x0 i=registers_m.data_write[5] nq=$abc$71600$new_n3335
.subckt inv_x0 i=registers_m.data_write[22] nq=$abc$71600$new_n3336
.subckt inv_x0 i=registers_m.data_write[6] nq=$abc$71600$new_n3337
.subckt inv_x0 i=registers_m.data_write[23] nq=$abc$71600$new_n3338
.subckt inv_x0 i=registers_m.data_write[7] nq=$abc$71600$new_n3339
.subckt inv_x0 i=registers_m.data_write[24] nq=$abc$71600$new_n3340
.subckt inv_x0 i=registers_m.data_write[8] nq=$abc$71600$new_n3341
.subckt inv_x0 i=registers_m.data_write[9] nq=$abc$71600$new_n3342
.subckt inv_x0 i=registers_m.data_write[26] nq=$abc$71600$new_n3343
.subckt inv_x0 i=registers_m.data_write[10] nq=$abc$71600$new_n3344
.subckt inv_x0 i=registers_m.data_write[27] nq=$abc$71600$new_n3345
.subckt inv_x0 i=registers_m.data_write[11] nq=$abc$71600$new_n3346
.subckt inv_x0 i=registers_m.data_write[12] nq=$abc$71600$new_n3347
.subckt inv_x0 i=registers_m.data_write[13] nq=$abc$71600$new_n3348
.subckt inv_x0 i=registers_m.data_write[14] nq=$abc$71600$new_n3349
.subckt inv_x0 i=registers_m.data_write[15] nq=$abc$71600$new_n3350
.subckt inv_x0 i=bus_control_m.last_interrupt_mask[0] nq=$abc$71600$new_n3351
.subckt inv_x0 i=ipl_i[2] nq=$abc$71600$new_n3352
.subckt inv_x0 i=bus_control_m.ADR_O[2] nq=$abc$71600$new_n3353
.subckt inv_x0 i=registers_m.pc[2] nq=$abc$71600$new_n3354
.subckt inv_x0 i=registers_m.address[2] nq=$abc$71600$new_n3355
.subckt inv_x0 i=registers_m.pc[3] nq=$abc$71600$new_n3356
.subckt inv_x0 i=registers_m.address[3] nq=$abc$71600$new_n3357
.subckt inv_x0 i=bus_control_m.ADR_O[4] nq=$abc$71600$new_n3358
.subckt inv_x0 i=registers_m.pc[4] nq=$abc$71600$new_n3359
.subckt inv_x0 i=registers_m.address[4] nq=$abc$71600$new_n3360
.subckt inv_x0 i=bus_control_m.ADR_O[5] nq=$abc$71600$new_n3361
.subckt inv_x0 i=registers_m.pc[5] nq=$abc$71600$new_n3362
.subckt inv_x0 i=registers_m.address[5] nq=$abc$71600$new_n3363
.subckt inv_x0 i=registers_m.pc[6] nq=$abc$71600$new_n3364
.subckt inv_x0 i=registers_m.address[6] nq=$abc$71600$new_n3365
.subckt inv_x0 i=registers_m.pc[7] nq=$abc$71600$new_n3366
.subckt inv_x0 i=registers_m.address[7] nq=$abc$71600$new_n3367
.subckt inv_x0 i=bus_control_m.ADR_O[8] nq=$abc$71600$new_n3368
.subckt inv_x0 i=registers_m.pc[8] nq=$abc$71600$new_n3369
.subckt inv_x0 i=registers_m.address[8] nq=$abc$71600$new_n3370
.subckt inv_x0 i=registers_m.pc[9] nq=$abc$71600$new_n3371
.subckt inv_x0 i=registers_m.address[9] nq=$abc$71600$new_n3372
.subckt inv_x0 i=registers_m.pc[10] nq=$abc$71600$new_n3373
.subckt inv_x0 i=registers_m.address[10] nq=$abc$71600$new_n3374
.subckt inv_x0 i=bus_control_m.ADR_O[11] nq=$abc$71600$new_n3375
.subckt inv_x0 i=registers_m.pc[11] nq=$abc$71600$new_n3376
.subckt inv_x0 i=registers_m.address[11] nq=$abc$71600$new_n3377
.subckt inv_x0 i=registers_m.pc[12] nq=$abc$71600$new_n3378
.subckt inv_x0 i=registers_m.address[12] nq=$abc$71600$new_n3379
.subckt inv_x0 i=registers_m.pc[13] nq=$abc$71600$new_n3380
.subckt inv_x0 i=registers_m.address[13] nq=$abc$71600$new_n3381
.subckt inv_x0 i=registers_m.pc[14] nq=$abc$71600$new_n3382
.subckt inv_x0 i=registers_m.address[14] nq=$abc$71600$new_n3383
.subckt inv_x0 i=registers_m.pc[15] nq=$abc$71600$new_n3384
.subckt inv_x0 i=registers_m.address[15] nq=$abc$71600$new_n3385
.subckt inv_x0 i=registers_m.pc[16] nq=$abc$71600$new_n3386
.subckt inv_x0 i=registers_m.address[16] nq=$abc$71600$new_n3387
.subckt inv_x0 i=registers_m.pc[17] nq=$abc$71600$new_n3388
.subckt inv_x0 i=registers_m.address[17] nq=$abc$71600$new_n3389
.subckt inv_x0 i=registers_m.pc[18] nq=$abc$71600$new_n3390
.subckt inv_x0 i=registers_m.address[18] nq=$abc$71600$new_n3391
.subckt inv_x0 i=bus_control_m.ADR_O[19] nq=$abc$71600$new_n3392
.subckt inv_x0 i=registers_m.pc[19] nq=$abc$71600$new_n3393
.subckt inv_x0 i=registers_m.address[19] nq=$abc$71600$new_n3394
.subckt inv_x0 i=registers_m.pc[20] nq=$abc$71600$new_n3395
.subckt inv_x0 i=registers_m.address[20] nq=$abc$71600$new_n3396
.subckt inv_x0 i=registers_m.pc[21] nq=$abc$71600$new_n3397
.subckt inv_x0 i=registers_m.address[21] nq=$abc$71600$new_n3398
.subckt inv_x0 i=registers_m.pc[22] nq=$abc$71600$new_n3399
.subckt inv_x0 i=registers_m.address[22] nq=$abc$71600$new_n3400
.subckt inv_x0 i=bus_control_m.ADR_O[23] nq=$abc$71600$new_n3401
.subckt inv_x0 i=registers_m.pc[23] nq=$abc$71600$new_n3402
.subckt inv_x0 i=registers_m.address[23] nq=$abc$71600$new_n3403
.subckt inv_x0 i=bus_control_m.ADR_O[24] nq=$abc$71600$new_n3404
.subckt inv_x0 i=registers_m.pc[24] nq=$abc$71600$new_n3405
.subckt inv_x0 i=registers_m.address[24] nq=$abc$71600$new_n3406
.subckt inv_x0 i=registers_m.pc[25] nq=$abc$71600$new_n3407
.subckt inv_x0 i=registers_m.address[25] nq=$abc$71600$new_n3408
.subckt inv_x0 i=bus_control_m.ADR_O[26] nq=$abc$71600$new_n3409
.subckt inv_x0 i=registers_m.pc[26] nq=$abc$71600$new_n3410
.subckt inv_x0 i=registers_m.address[26] nq=$abc$71600$new_n3411
.subckt inv_x0 i=bus_control_m.ADR_O[27] nq=$abc$71600$new_n3412
.subckt inv_x0 i=registers_m.pc[27] nq=$abc$71600$new_n3413
.subckt inv_x0 i=registers_m.address[27] nq=$abc$71600$new_n3414
.subckt inv_x0 i=registers_m.pc[28] nq=$abc$71600$new_n3415
.subckt inv_x0 i=registers_m.address[28] nq=$abc$71600$new_n3416
.subckt inv_x0 i=registers_m.pc[29] nq=$abc$71600$new_n3417
.subckt inv_x0 i=registers_m.address[29] nq=$abc$71600$new_n3418
.subckt inv_x0 i=bus_control_m.ADR_O[30] nq=$abc$71600$new_n3419
.subckt inv_x0 i=registers_m.pc[30] nq=$abc$71600$new_n3420
.subckt inv_x0 i=registers_m.address[30] nq=$abc$71600$new_n3421
.subckt inv_x0 i=registers_m.pc[31] nq=$abc$71600$new_n3422
.subckt inv_x0 i=registers_m.address[31] nq=$abc$71600$new_n3423
.subckt inv_x0 i=bus_control_m.fc_o[1] nq=$abc$71600$new_n3424
.subckt inv_x0 i=bus_control_m.WE_O nq=$abc$71600$new_n3425
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[0] nq=$abc$71600$new_n3426
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[2] nq=$abc$71600$new_n3427
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[3] nq=$abc$71600$new_n3428
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[5] nq=$abc$71600$new_n3429
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[7] nq=$abc$71600$new_n3430
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[9] nq=$abc$71600$new_n3431
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[13] nq=$abc$71600$new_n3432
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[14] nq=$abc$71600$new_n3433
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[17] nq=$abc$71600$new_n3434
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[20] nq=$abc$71600$new_n3435
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[21] nq=$abc$71600$new_n3436
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[23] nq=$abc$71600$new_n3437
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[24] nq=$abc$71600$new_n3438
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[25] nq=$abc$71600$new_n3439
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[27] nq=$abc$71600$new_n3440
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[31] nq=$abc$71600$new_n3441
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[33] nq=$abc$71600$new_n3442
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[35] nq=$abc$71600$new_n3443
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[39] nq=$abc$71600$new_n3444
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[41] nq=$abc$71600$new_n3445
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[47] nq=$abc$71600$new_n3446
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[49] nq=$abc$71600$new_n3447
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[51] nq=$abc$71600$new_n3448
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[53] nq=$abc$71600$new_n3449
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[54] nq=$abc$71600$new_n3450
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[58] nq=$abc$71600$new_n3451
.subckt inv_x0 i=bus_control_m.prefetch_ir_valid_32_o nq=$abc$71600$new_n3452
.subckt inv_x0 i=bus_control_m.STB_O nq=$abc$71600$new_n3453
.subckt inv_x0 i=bus_control_m.CYC_O nq=$abc$71600$new_n3454
.subckt inv_x0 i=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n3455
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[64] nq=$abc$71600$new_n3456
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[65] nq=$abc$71600$new_n3457
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[66] nq=$abc$71600$new_n3458
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n3459
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[68] nq=$abc$71600$new_n3460
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[69] nq=$abc$71600$new_n3461
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n3462
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n3463
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[72] nq=$abc$71600$new_n3464
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[73] nq=$abc$71600$new_n3465
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[74] nq=$abc$71600$new_n3466
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n3467
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n3468
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[77] nq=$abc$71600$new_n3469
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[78] nq=$abc$71600$new_n3470
.subckt inv_x0 i=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n3471
.subckt inv_x0 i=bus_control_m.data_read_o[0] nq=$abc$71600$new_n3472
.subckt inv_x0 i=bus_control_m.data_read_o[1] nq=$abc$71600$new_n3473
.subckt inv_x0 i=bus_control_m.data_read_o[2] nq=$abc$71600$new_n3474
.subckt inv_x0 i=bus_control_m.data_read_o[3] nq=$abc$71600$new_n3475
.subckt inv_x0 i=bus_control_m.data_read_o[4] nq=$abc$71600$new_n3476
.subckt inv_x0 i=bus_control_m.data_read_o[5] nq=$abc$71600$new_n3477
.subckt inv_x0 i=bus_control_m.data_read_o[6] nq=$abc$71600$new_n3478
.subckt inv_x0 i=bus_control_m.data_read_o[7] nq=$abc$71600$new_n3479
.subckt inv_x0 i=bus_control_m.data_read_o[8] nq=$abc$71600$new_n3480
.subckt inv_x0 i=bus_control_m.data_read_o[9] nq=$abc$71600$new_n3481
.subckt inv_x0 i=bus_control_m.data_read_o[10] nq=$abc$71600$new_n3482
.subckt inv_x0 i=bus_control_m.data_read_o[11] nq=$abc$71600$new_n3483
.subckt inv_x0 i=bus_control_m.data_read_o[12] nq=$abc$71600$new_n3484
.subckt inv_x0 i=bus_control_m.data_read_o[13] nq=$abc$71600$new_n3485
.subckt inv_x0 i=bus_control_m.data_read_o[14] nq=$abc$71600$new_n3486
.subckt inv_x0 i=bus_control_m.data_read_o[15] nq=$abc$71600$new_n3487
.subckt inv_x0 i=bus_control_m.interrupt_trap_o[2] nq=$abc$71600$new_n3488
.subckt inv_x0 i=bus_control_m.interrupt_trap_o[5] nq=$abc$71600$new_n3489
.subckt inv_x0 i=bus_control_m.jmp_address_trap_o nq=$abc$71600$new_n3490
.subckt inv_x0 i=bus_control_m.jmp_bus_trap_o nq=$abc$71600$new_n3491
.subckt inv_x0 i=bus_control_m.finished_o nq=$abc$71600$new_n3492
.subckt inv_x0 i=bus_control_m.fault_address_state_o[7] nq=$abc$71600$new_n3493
.subckt inv_x0 i=bus_control_m.fault_address_state_o[8] nq=$abc$71600$new_n3494
.subckt inv_x0 i=bus_control_m.fault_address_state_o[9] nq=$abc$71600$new_n3495
.subckt inv_x0 i=bus_control_m.fault_address_state_o[10] nq=$abc$71600$new_n3496
.subckt inv_x0 i=bus_control_m.fault_address_state_o[11] nq=$abc$71600$new_n3497
.subckt inv_x0 i=bus_control_m.fault_address_state_o[12] nq=$abc$71600$new_n3498
.subckt inv_x0 i=bus_control_m.fc_state_o[1] nq=$abc$71600$new_n3499
.subckt inv_x0 i=bus_control_m.fc_state_o[2] nq=$abc$71600$new_n3500
.subckt inv_x0 i=registers_m.ea_mod[2] nq=$abc$71600$new_n3501
.subckt inv_x0 i=registers_m.ea_mod[1] nq=$abc$71600$new_n3502
.subckt inv_x0 i=registers_m.ea_mod[0] nq=$abc$71600$new_n3503
.subckt inv_x0 i=registers_m.ea_type[0] nq=$abc$71600$new_n3504
.subckt inv_x0 i=registers_m.ea_type[1] nq=$abc$71600$new_n3505
.subckt inv_x0 i=registers_m.ea_type[3] nq=$abc$71600$new_n3506
.subckt inv_x0 i=registers_m.ea_type[2] nq=$abc$71600$new_n3507
.subckt inv_x0 i=registers_m.ea_reg[0] nq=$abc$71600$new_n3508
.subckt inv_x0 i=registers_m.ea_reg[1] nq=$abc$71600$new_n3509
.subckt inv_x0 i=registers_m.ea_reg[2] nq=$abc$71600$new_n3510
.subckt inv_x0 i=memory_registers_m.micro_data[70] nq=$abc$71600$new_n3511
.subckt inv_x0 i=memory_registers_m.micro_data[74] nq=$abc$71600$new_n3512
.subckt inv_x0 i=memory_registers_m.Dn[0][0] nq=$abc$71600$new_n3513
.subckt inv_x0 i=memory_registers_m.Dn[0][1] nq=$abc$71600$new_n3514
.subckt inv_x0 i=memory_registers_m.Dn[0][2] nq=$abc$71600$new_n3515
.subckt inv_x0 i=memory_registers_m.Dn[0][3] nq=$abc$71600$new_n3516
.subckt inv_x0 i=memory_registers_m.Dn[0][4] nq=$abc$71600$new_n3517
.subckt inv_x0 i=memory_registers_m.Dn[0][5] nq=$abc$71600$new_n3518
.subckt inv_x0 i=memory_registers_m.Dn[0][6] nq=$abc$71600$new_n3519
.subckt inv_x0 i=memory_registers_m.Dn[0][7] nq=$abc$71600$new_n3520
.subckt inv_x0 i=memory_registers_m.Dn[0][8] nq=$abc$71600$new_n3521
.subckt inv_x0 i=memory_registers_m.Dn[0][9] nq=$abc$71600$new_n3522
.subckt inv_x0 i=memory_registers_m.Dn[0][10] nq=$abc$71600$new_n3523
.subckt inv_x0 i=memory_registers_m.Dn[0][11] nq=$abc$71600$new_n3524
.subckt inv_x0 i=memory_registers_m.Dn[0][12] nq=$abc$71600$new_n3525
.subckt inv_x0 i=memory_registers_m.Dn[0][13] nq=$abc$71600$new_n3526
.subckt inv_x0 i=memory_registers_m.Dn[0][14] nq=$abc$71600$new_n3527
.subckt inv_x0 i=memory_registers_m.Dn[0][15] nq=$abc$71600$new_n3528
.subckt inv_x0 i=memory_registers_m.Dn[0][16] nq=$abc$71600$new_n3529
.subckt inv_x0 i=memory_registers_m.Dn[0][17] nq=$abc$71600$new_n3530
.subckt inv_x0 i=memory_registers_m.Dn[0][18] nq=$abc$71600$new_n3531
.subckt inv_x0 i=memory_registers_m.Dn[0][19] nq=$abc$71600$new_n3532
.subckt inv_x0 i=memory_registers_m.Dn[0][20] nq=$abc$71600$new_n3533
.subckt inv_x0 i=memory_registers_m.Dn[0][21] nq=$abc$71600$new_n3534
.subckt inv_x0 i=memory_registers_m.Dn[0][22] nq=$abc$71600$new_n3535
.subckt inv_x0 i=memory_registers_m.Dn[0][23] nq=$abc$71600$new_n3536
.subckt inv_x0 i=memory_registers_m.Dn[0][24] nq=$abc$71600$new_n3537
.subckt inv_x0 i=memory_registers_m.Dn[0][25] nq=$abc$71600$new_n3538
.subckt inv_x0 i=memory_registers_m.Dn[0][26] nq=$abc$71600$new_n3539
.subckt inv_x0 i=memory_registers_m.Dn[0][27] nq=$abc$71600$new_n3540
.subckt inv_x0 i=memory_registers_m.Dn[0][28] nq=$abc$71600$new_n3541
.subckt inv_x0 i=memory_registers_m.Dn[0][29] nq=$abc$71600$new_n3542
.subckt inv_x0 i=memory_registers_m.Dn[0][30] nq=$abc$71600$new_n3543
.subckt inv_x0 i=memory_registers_m.Dn[0][31] nq=$abc$71600$new_n3544
.subckt inv_x0 i=memory_registers_m.usp[0] nq=$abc$71600$new_n3545
.subckt inv_x0 i=memory_registers_m.usp[1] nq=$abc$71600$new_n3546
.subckt inv_x0 i=memory_registers_m.usp[2] nq=$abc$71600$new_n3547
.subckt inv_x0 i=memory_registers_m.usp[3] nq=$abc$71600$new_n3548
.subckt inv_x0 i=memory_registers_m.usp[4] nq=$abc$71600$new_n3549
.subckt inv_x0 i=memory_registers_m.usp[8] nq=$abc$71600$new_n3550
.subckt inv_x0 i=memory_registers_m.usp[9] nq=$abc$71600$new_n3551
.subckt inv_x0 i=memory_registers_m.usp[10] nq=$abc$71600$new_n3552
.subckt inv_x0 i=memory_registers_m.usp[11] nq=$abc$71600$new_n3553
.subckt inv_x0 i=memory_registers_m.usp[12] nq=$abc$71600$new_n3554
.subckt inv_x0 i=memory_registers_m.usp[13] nq=$abc$71600$new_n3555
.subckt inv_x0 i=memory_registers_m.usp[14] nq=$abc$71600$new_n3556
.subckt inv_x0 i=memory_registers_m.usp[15] nq=$abc$71600$new_n3557
.subckt inv_x0 i=memory_registers_m.usp[16] nq=$abc$71600$new_n3558
.subckt inv_x0 i=memory_registers_m.usp[17] nq=$abc$71600$new_n3559
.subckt inv_x0 i=memory_registers_m.usp[18] nq=$abc$71600$new_n3560
.subckt inv_x0 i=memory_registers_m.usp[19] nq=$abc$71600$new_n3561
.subckt inv_x0 i=memory_registers_m.usp[20] nq=$abc$71600$new_n3562
.subckt inv_x0 i=memory_registers_m.usp[21] nq=$abc$71600$new_n3563
.subckt inv_x0 i=memory_registers_m.usp[22] nq=$abc$71600$new_n3564
.subckt inv_x0 i=memory_registers_m.usp[23] nq=$abc$71600$new_n3565
.subckt inv_x0 i=memory_registers_m.usp[24] nq=$abc$71600$new_n3566
.subckt inv_x0 i=memory_registers_m.usp[25] nq=$abc$71600$new_n3567
.subckt inv_x0 i=memory_registers_m.usp[26] nq=$abc$71600$new_n3568
.subckt inv_x0 i=memory_registers_m.usp[27] nq=$abc$71600$new_n3569
.subckt inv_x0 i=memory_registers_m.usp[28] nq=$abc$71600$new_n3570
.subckt inv_x0 i=memory_registers_m.usp[29] nq=$abc$71600$new_n3571
.subckt inv_x0 i=memory_registers_m.usp[30] nq=$abc$71600$new_n3572
.subckt inv_x0 i=memory_registers_m.usp[31] nq=$abc$71600$new_n3573
.subckt inv_x0 i=memory_registers_m.An[6][0] nq=$abc$71600$new_n3574
.subckt inv_x0 i=memory_registers_m.An[6][1] nq=$abc$71600$new_n3575
.subckt inv_x0 i=memory_registers_m.An[6][2] nq=$abc$71600$new_n3576
.subckt inv_x0 i=memory_registers_m.An[6][3] nq=$abc$71600$new_n3577
.subckt inv_x0 i=memory_registers_m.An[6][4] nq=$abc$71600$new_n3578
.subckt inv_x0 i=memory_registers_m.An[6][5] nq=$abc$71600$new_n3579
.subckt inv_x0 i=memory_registers_m.An[6][6] nq=$abc$71600$new_n3580
.subckt inv_x0 i=memory_registers_m.An[6][7] nq=$abc$71600$new_n3581
.subckt inv_x0 i=memory_registers_m.An[6][8] nq=$abc$71600$new_n3582
.subckt inv_x0 i=memory_registers_m.An[6][9] nq=$abc$71600$new_n3583
.subckt inv_x0 i=memory_registers_m.An[6][10] nq=$abc$71600$new_n3584
.subckt inv_x0 i=memory_registers_m.An[6][11] nq=$abc$71600$new_n3585
.subckt inv_x0 i=memory_registers_m.An[6][12] nq=$abc$71600$new_n3586
.subckt inv_x0 i=memory_registers_m.An[6][13] nq=$abc$71600$new_n3587
.subckt inv_x0 i=memory_registers_m.An[6][14] nq=$abc$71600$new_n3588
.subckt inv_x0 i=memory_registers_m.An[6][15] nq=$abc$71600$new_n3589
.subckt inv_x0 i=memory_registers_m.An[6][16] nq=$abc$71600$new_n3590
.subckt inv_x0 i=memory_registers_m.An[6][17] nq=$abc$71600$new_n3591
.subckt inv_x0 i=memory_registers_m.An[6][18] nq=$abc$71600$new_n3592
.subckt inv_x0 i=memory_registers_m.An[6][19] nq=$abc$71600$new_n3593
.subckt inv_x0 i=memory_registers_m.An[6][20] nq=$abc$71600$new_n3594
.subckt inv_x0 i=memory_registers_m.An[6][21] nq=$abc$71600$new_n3595
.subckt inv_x0 i=memory_registers_m.An[6][22] nq=$abc$71600$new_n3596
.subckt inv_x0 i=memory_registers_m.An[6][23] nq=$abc$71600$new_n3597
.subckt inv_x0 i=memory_registers_m.An[6][24] nq=$abc$71600$new_n3598
.subckt inv_x0 i=memory_registers_m.An[6][25] nq=$abc$71600$new_n3599
.subckt inv_x0 i=memory_registers_m.An[6][26] nq=$abc$71600$new_n3600
.subckt inv_x0 i=memory_registers_m.An[6][27] nq=$abc$71600$new_n3601
.subckt inv_x0 i=memory_registers_m.An[6][28] nq=$abc$71600$new_n3602
.subckt inv_x0 i=memory_registers_m.An[6][29] nq=$abc$71600$new_n3603
.subckt inv_x0 i=memory_registers_m.An[6][30] nq=$abc$71600$new_n3604
.subckt inv_x0 i=memory_registers_m.An[6][31] nq=$abc$71600$new_n3605
.subckt inv_x0 i=memory_registers_m.Dn_output[7] nq=$abc$71600$new_n3606
.subckt inv_x0 i=memory_registers_m.Dn_output[15] nq=$abc$71600$new_n3607
.subckt inv_x0 i=memory_registers_m.Dn_output[17] nq=$abc$71600$new_n3608
.subckt inv_x0 i=memory_registers_m.Dn_output[19] nq=$abc$71600$new_n3609
.subckt inv_x0 i=memory_registers_m.Dn_output[21] nq=$abc$71600$new_n3610
.subckt inv_x0 i=memory_registers_m.Dn_output[23] nq=$abc$71600$new_n3611
.subckt inv_x0 i=memory_registers_m.Dn_output[25] nq=$abc$71600$new_n3612
.subckt inv_x0 i=memory_registers_m.Dn_output[27] nq=$abc$71600$new_n3613
.subckt inv_x0 i=memory_registers_m.Dn_output[29] nq=$abc$71600$new_n3614
.subckt inv_x0 i=memory_registers_m.Dn_output[31] nq=$abc$71600$new_n3615
.subckt inv_x0 i=memory_registers_m.micro_data[81] nq=$abc$71600$new_n3616
.subckt inv_x0 i=memory_registers_m.micro_data[80] nq=$abc$71600$new_n3617
.subckt inv_x0 i=memory_registers_m.micro_data[82] nq=$abc$71600$new_n3618
.subckt inv_x0 i=memory_registers_m.micro_data[83] nq=$abc$71600$new_n3619
.subckt inv_x0 i=memory_registers_m.micro_data[85] nq=$abc$71600$new_n3620
.subckt inv_x0 i=memory_registers_m.micro_data[84] nq=$abc$71600$new_n3621
.subckt inv_x0 i=memory_registers_m.micro_data[87] nq=$abc$71600$new_n3622
.subckt inv_x0 i=memory_registers_m.micro_data[86] nq=$abc$71600$new_n3623
.subckt inv_x0 i=registers_m.trace_flag nq=$abc$71600$new_n3624
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[0] nq=$abc$71600$new_n3625
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[0] nq=$abc$71600$new_n3626
.subckt inv_x0 i=registers_m.movem_loop[0] nq=$abc$71600$new_n3627
.subckt inv_x0 i=registers_m.movem_loop[3] nq=$abc$71600$new_n3628
.subckt inv_x0 i=registers_m.movem_loop[2] nq=$abc$71600$new_n3629
.subckt inv_x0 i=registers_m.movem_loop[4] nq=$abc$71600$new_n3630
.subckt inv_x0 i=registers_m.stop_flag nq=$abc$71600$new_n3631
.subckt inv_x0 i=registers_m.group_0_flag nq=$abc$71600$new_n3632
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[1] nq=$abc$71600$new_n3633
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[1] nq=$abc$71600$new_n3634
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[2] nq=$abc$71600$new_n3635
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[2] nq=$abc$71600$new_n3636
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[3] nq=$abc$71600$new_n3637
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[3] nq=$abc$71600$new_n3638
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[4] nq=$abc$71600$new_n3639
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[4] nq=$abc$71600$new_n3640
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[5] nq=$abc$71600$new_n3641
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[5] nq=$abc$71600$new_n3642
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[6] nq=$abc$71600$new_n3643
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[6] nq=$abc$71600$new_n3644
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[7] nq=$abc$71600$new_n3645
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[7] nq=$abc$71600$new_n3646
.subckt inv_x0 i=microcode_branch_m.micro_pc_0[8] nq=$abc$71600$new_n3647
.subckt inv_x0 i=microcode_branch_m.micro_pc_1[8] nq=$abc$71600$new_n3648
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[0] nq=$abc$71600$new_n3649
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[1] nq=$abc$71600$new_n3650
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[2] nq=$abc$71600$new_n3651
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[3] nq=$abc$71600$new_n3652
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[4] nq=$abc$71600$new_n3653
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[5] nq=$abc$71600$new_n3654
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[7] nq=$abc$71600$new_n3655
.subckt inv_x0 i=microcode_branch_m.micro_pc_2[8] nq=$abc$71600$new_n3656
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[0] nq=$abc$71600$new_n3657
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[1] nq=$abc$71600$new_n3658
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[2] nq=$abc$71600$new_n3659
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[3] nq=$abc$71600$new_n3660
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[4] nq=$abc$71600$new_n3661
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[5] nq=$abc$71600$new_n3662
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[6] nq=$abc$71600$new_n3663
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[7] nq=$abc$71600$new_n3664
.subckt inv_x0 i=microcode_branch_m.micro_pc_3[8] nq=$abc$71600$new_n3665
.subckt inv_x0 i=memory_registers_m.micro_data[22] nq=$abc$71600$new_n3666
.subckt inv_x0 i=memory_registers_m.micro_data[23] nq=$abc$71600$new_n3667
.subckt inv_x0 i=memory_registers_m.micro_data[25] nq=$abc$71600$new_n3668
.subckt inv_x0 i=memory_registers_m.micro_data[24] nq=$abc$71600$new_n3669
.subckt inv_x0 i=memory_registers_m.micro_data[58] nq=$abc$71600$new_n3670
.subckt inv_x0 i=memory_registers_m.micro_data[59] nq=$abc$71600$new_n3671
.subckt inv_x0 i=memory_registers_m.micro_data[18] nq=$abc$71600$new_n3672
.subckt inv_x0 i=memory_registers_m.micro_data[19] nq=$abc$71600$new_n3673
.subckt inv_x0 i=memory_registers_m.micro_data[21] nq=$abc$71600$new_n3674
.subckt inv_x0 i=memory_registers_m.micro_data[2] nq=$abc$71600$new_n3675
.subckt inv_x0 i=memory_registers_m.micro_data[1] nq=$abc$71600$new_n3676
.subckt inv_x0 i=memory_registers_m.micro_data[0] nq=$abc$71600$new_n3677
.subckt inv_x0 i=memory_registers_m.micro_data[3] nq=$abc$71600$new_n3678
.subckt inv_x0 i=memory_registers_m.micro_data[4] nq=$abc$71600$new_n3679
.subckt inv_x0 i=memory_registers_m.micro_data[5] nq=$abc$71600$new_n3680
.subckt inv_x0 i=memory_registers_m.micro_data[6] nq=$abc$71600$new_n3681
.subckt inv_x0 i=memory_registers_m.micro_data[10] nq=$abc$71600$new_n3682
.subckt inv_x0 i=memory_registers_m.micro_data[11] nq=$abc$71600$new_n3683
.subckt inv_x0 i=memory_registers_m.micro_data[12] nq=$abc$71600$new_n3684
.subckt inv_x0 i=memory_registers_m.micro_data[13] nq=$abc$71600$new_n3685
.subckt inv_x0 i=memory_registers_m.micro_data[14] nq=$abc$71600$new_n3686
.subckt inv_x0 i=memory_registers_m.micro_data[17] nq=$abc$71600$new_n3687
.subckt inv_x0 i=memory_registers_m.micro_data[16] nq=$abc$71600$new_n3688
.subckt inv_x0 i=memory_registers_m.micro_data[15] nq=$abc$71600$new_n3689
.subckt inv_x0 i=memory_registers_m.micro_data[27] nq=$abc$71600$new_n3690
.subckt inv_x0 i=memory_registers_m.micro_data[26] nq=$abc$71600$new_n3691
.subckt inv_x0 i=memory_registers_m.micro_data[28] nq=$abc$71600$new_n3692
.subckt inv_x0 i=memory_registers_m.micro_data[31] nq=$abc$71600$new_n3693
.subckt inv_x0 i=memory_registers_m.micro_data[32] nq=$abc$71600$new_n3694
.subckt inv_x0 i=memory_registers_m.micro_data[38] nq=$abc$71600$new_n3695
.subckt inv_x0 i=memory_registers_m.micro_data[39] nq=$abc$71600$new_n3696
.subckt inv_x0 i=memory_registers_m.micro_data[41] nq=$abc$71600$new_n3697
.subckt inv_x0 i=memory_registers_m.micro_data[40] nq=$abc$71600$new_n3698
.subckt inv_x0 i=memory_registers_m.micro_data[73] nq=$abc$71600$new_n3699
.subckt inv_x0 i=memory_registers_m.micro_data[44] nq=$abc$71600$new_n3700
.subckt inv_x0 i=memory_registers_m.micro_data[50] nq=$abc$71600$new_n3701
.subckt inv_x0 i=memory_registers_m.micro_data[52] nq=$abc$71600$new_n3702
.subckt inv_x0 i=memory_registers_m.micro_data[37] nq=$abc$71600$new_n3703
.subckt inv_x0 i=memory_registers_m.micro_data[36] nq=$abc$71600$new_n3704
.subckt inv_x0 i=memory_registers_m.micro_data[35] nq=$abc$71600$new_n3705
.subckt inv_x0 i=memory_registers_m.micro_data[68] nq=$abc$71600$new_n3706
.subckt inv_x0 i=memory_registers_m.micro_data[69] nq=$abc$71600$new_n3707
.subckt inv_x0 i=memory_registers_m.micro_data[71] nq=$abc$71600$new_n3708
.subckt inv_x0 i=memory_registers_m.micro_data[72] nq=$abc$71600$new_n3709
.subckt inv_x0 i=memory_registers_m.An_output[0] nq=$abc$71600$new_n3710
.subckt inv_x0 i=memory_registers_m.An_output[1] nq=$abc$71600$new_n3711
.subckt inv_x0 i=memory_registers_m.An_output[2] nq=$abc$71600$new_n3712
.subckt inv_x0 i=memory_registers_m.An_output[3] nq=$abc$71600$new_n3713
.subckt inv_x0 i=memory_registers_m.An_output[4] nq=$abc$71600$new_n3714
.subckt inv_x0 i=memory_registers_m.An_output[5] nq=$abc$71600$new_n3715
.subckt inv_x0 i=memory_registers_m.An_output[6] nq=$abc$71600$new_n3716
.subckt inv_x0 i=memory_registers_m.An_output[7] nq=$abc$71600$new_n3717
.subckt inv_x0 i=memory_registers_m.An_output[8] nq=$abc$71600$new_n3718
.subckt inv_x0 i=memory_registers_m.An_output[9] nq=$abc$71600$new_n3719
.subckt inv_x0 i=memory_registers_m.An_output[10] nq=$abc$71600$new_n3720
.subckt inv_x0 i=memory_registers_m.An_output[11] nq=$abc$71600$new_n3721
.subckt inv_x0 i=memory_registers_m.An_output[12] nq=$abc$71600$new_n3722
.subckt inv_x0 i=memory_registers_m.An_output[13] nq=$abc$71600$new_n3723
.subckt inv_x0 i=memory_registers_m.An_output[14] nq=$abc$71600$new_n3724
.subckt inv_x0 i=memory_registers_m.An_output[15] nq=$abc$71600$new_n3725
.subckt inv_x0 i=registers_m.movem_modreg[1] nq=$abc$71600$new_n3726
.subckt inv_x0 i=registers_m.movem_modreg[2] nq=$abc$71600$new_n3727
.subckt inv_x0 i=registers_m.movem_modreg[3] nq=$abc$71600$new_n3728
.subckt inv_x0 i=registers_m.movem_modreg[4] nq=$abc$71600$new_n3729
.subckt inv_x0 i=registers_m.index[0] nq=$abc$71600$new_n3730
.subckt inv_x0 i=registers_m.index[1] nq=$abc$71600$new_n3731
.subckt inv_x0 i=registers_m.pc_valid[1] nq=$abc$71600$new_n3732
.subckt inv_x0 i=registers_m.index[2] nq=$abc$71600$new_n3733
.subckt inv_x0 i=registers_m.pc_valid[2] nq=$abc$71600$new_n3734
.subckt inv_x0 i=registers_m.trap[0] nq=$abc$71600$new_n3735
.subckt inv_x0 i=registers_m.index[3] nq=$abc$71600$new_n3736
.subckt inv_x0 i=registers_m.pc_valid[3] nq=$abc$71600$new_n3737
.subckt inv_x0 i=registers_m.trap[1] nq=$abc$71600$new_n3738
.subckt inv_x0 i=registers_m.index[4] nq=$abc$71600$new_n3739
.subckt inv_x0 i=registers_m.pc_valid[4] nq=$abc$71600$new_n3740
.subckt inv_x0 i=registers_m.index[5] nq=$abc$71600$new_n3741
.subckt inv_x0 i=registers_m.pc_valid[5] nq=$abc$71600$new_n3742
.subckt inv_x0 i=registers_m.index[6] nq=$abc$71600$new_n3743
.subckt inv_x0 i=registers_m.pc_valid[6] nq=$abc$71600$new_n3744
.subckt inv_x0 i=registers_m.trap[4] nq=$abc$71600$new_n3745
.subckt inv_x0 i=registers_m.index[7] nq=$abc$71600$new_n3746
.subckt inv_x0 i=registers_m.pc_valid[7] nq=$abc$71600$new_n3747
.subckt inv_x0 i=registers_m.index[8] nq=$abc$71600$new_n3748
.subckt inv_x0 i=registers_m.pc_valid[8] nq=$abc$71600$new_n3749
.subckt inv_x0 i=registers_m.trap[6] nq=$abc$71600$new_n3750
.subckt inv_x0 i=registers_m.index[9] nq=$abc$71600$new_n3751
.subckt inv_x0 i=registers_m.pc_valid[9] nq=$abc$71600$new_n3752
.subckt inv_x0 i=registers_m.trap[7] nq=$abc$71600$new_n3753
.subckt inv_x0 i=registers_m.index[10] nq=$abc$71600$new_n3754
.subckt inv_x0 i=registers_m.pc_valid[10] nq=$abc$71600$new_n3755
.subckt inv_x0 i=registers_m.index[11] nq=$abc$71600$new_n3756
.subckt inv_x0 i=registers_m.pc_valid[11] nq=$abc$71600$new_n3757
.subckt inv_x0 i=registers_m.index[12] nq=$abc$71600$new_n3758
.subckt inv_x0 i=registers_m.pc_valid[12] nq=$abc$71600$new_n3759
.subckt inv_x0 i=registers_m.index[13] nq=$abc$71600$new_n3760
.subckt inv_x0 i=registers_m.pc_valid[13] nq=$abc$71600$new_n3761
.subckt inv_x0 i=registers_m.index[14] nq=$abc$71600$new_n3762
.subckt inv_x0 i=registers_m.pc_valid[14] nq=$abc$71600$new_n3763
.subckt inv_x0 i=registers_m.index[15] nq=$abc$71600$new_n3764
.subckt inv_x0 i=registers_m.pc_valid[15] nq=$abc$71600$new_n3765
.subckt inv_x0 i=registers_m.index[16] nq=$abc$71600$new_n3766
.subckt inv_x0 i=registers_m.pc_valid[16] nq=$abc$71600$new_n3767
.subckt inv_x0 i=registers_m.index[17] nq=$abc$71600$new_n3768
.subckt inv_x0 i=registers_m.pc_valid[17] nq=$abc$71600$new_n3769
.subckt inv_x0 i=registers_m.index[18] nq=$abc$71600$new_n3770
.subckt inv_x0 i=registers_m.pc_valid[18] nq=$abc$71600$new_n3771
.subckt inv_x0 i=registers_m.index[19] nq=$abc$71600$new_n3772
.subckt inv_x0 i=registers_m.pc_valid[19] nq=$abc$71600$new_n3773
.subckt inv_x0 i=registers_m.index[20] nq=$abc$71600$new_n3774
.subckt inv_x0 i=registers_m.pc_valid[20] nq=$abc$71600$new_n3775
.subckt inv_x0 i=registers_m.index[21] nq=$abc$71600$new_n3776
.subckt inv_x0 i=registers_m.pc_valid[21] nq=$abc$71600$new_n3777
.subckt inv_x0 i=registers_m.index[22] nq=$abc$71600$new_n3778
.subckt inv_x0 i=registers_m.pc_valid[22] nq=$abc$71600$new_n3779
.subckt inv_x0 i=registers_m.index[23] nq=$abc$71600$new_n3780
.subckt inv_x0 i=registers_m.pc_valid[23] nq=$abc$71600$new_n3781
.subckt inv_x0 i=registers_m.index[24] nq=$abc$71600$new_n3782
.subckt inv_x0 i=registers_m.pc_valid[24] nq=$abc$71600$new_n3783
.subckt inv_x0 i=registers_m.index[25] nq=$abc$71600$new_n3784
.subckt inv_x0 i=registers_m.pc_valid[25] nq=$abc$71600$new_n3785
.subckt inv_x0 i=registers_m.index[26] nq=$abc$71600$new_n3786
.subckt inv_x0 i=registers_m.pc_valid[26] nq=$abc$71600$new_n3787
.subckt inv_x0 i=registers_m.index[27] nq=$abc$71600$new_n3788
.subckt inv_x0 i=registers_m.pc_valid[27] nq=$abc$71600$new_n3789
.subckt inv_x0 i=registers_m.index[28] nq=$abc$71600$new_n3790
.subckt inv_x0 i=registers_m.pc_valid[28] nq=$abc$71600$new_n3791
.subckt inv_x0 i=registers_m.index[29] nq=$abc$71600$new_n3792
.subckt inv_x0 i=registers_m.pc_valid[29] nq=$abc$71600$new_n3793
.subckt inv_x0 i=registers_m.index[30] nq=$abc$71600$new_n3794
.subckt inv_x0 i=registers_m.pc_valid[30] nq=$abc$71600$new_n3795
.subckt inv_x0 i=registers_m.instruction_flag nq=$abc$71600$new_n3796
.subckt nor2_x0 i0=registers_m.do_reset_flag i1=registers_m.do_blocked_flag nq=$abc$71600$new_n3797
.subckt or2_x1 i0=registers_m.do_reset_flag i1=registers_m.do_blocked_flag q=$abc$71600$new_n3798
.subckt nor2_x0 i0=registers_m.do_write_flag i1=registers_m.do_read_flag nq=$abc$71600$new_n3799
.subckt or2_x1 i0=registers_m.do_write_flag i1=registers_m.do_read_flag q=$abc$71600$new_n3800
.subckt nor3_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=registers_m.do_write_flag i2=registers_m.do_read_flag nq=$abc$71600$new_n3801
.subckt or3_x1 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=registers_m.do_write_flag i2=registers_m.do_read_flag q=$abc$71600$new_n3802
.subckt and2_x1 i0=$abc$71600$new_n3801 i1=$abc$71600$new_n3797 q=$abc$71600$new_n3803
.subckt nand2_x0 i0=$abc$71600$new_n3801 i1=$abc$71600$new_n3797 nq=$abc$71600$new_n3804
.subckt and2_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 q=$abc$71600$new_n3805
.subckt nand2_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 nq=$abc$71600$new_n3806
.subckt and3_x1 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] q=$abc$71600$new_n3807
.subckt nand3_x0 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] nq=$abc$71600$new_n3808
.subckt and4_x1 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=registers_m.size[2] q=$abc$71600$new_n3809
.subckt nand4_x0 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=registers_m.size[2] nq=$abc$71600$new_n3810
.subckt and2_x1 i0=memory_registers_m.micro_data[36] i1=$abc$71600$new_n3703 q=$abc$71600$new_n3811
.subckt nand2_x0 i0=memory_registers_m.micro_data[36] i1=$abc$71600$new_n3703 nq=$abc$71600$new_n3812
.subckt and2_x1 i0=memory_registers_m.micro_data[35] i1=memory_registers_m.micro_data[36] q=$abc$71600$new_n3813
.subckt and3_x1 i0=memory_registers_m.micro_data[35] i1=memory_registers_m.micro_data[36] i2=$abc$71600$new_n3703 q=$abc$71600$new_n3814
.subckt nand3_x0 i0=memory_registers_m.micro_data[35] i1=memory_registers_m.micro_data[36] i2=$abc$71600$new_n3703 nq=$abc$71600$new_n3815
.subckt and2_x1 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 q=$abc$71600$new_n3816
.subckt nand2_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 nq=$abc$71600$new_n3817
.subckt nand3_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 i2=$abc$71600$new_n3806 nq=$abc$71600$new_n3818
.subckt and4_x1 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 i2=$abc$71600$new_n3806 i3=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n3819
.subckt nand4_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 i2=$abc$71600$new_n3806 i3=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n3820
.subckt and3_x1 i0=$abc$71600$new_n3705 i1=memory_registers_m.micro_data[36] i2=$abc$71600$new_n3703 q=$abc$71600$new_n3821
.subckt nand3_x0 i0=$abc$71600$new_n3705 i1=memory_registers_m.micro_data[36] i2=$abc$71600$new_n3703 nq=$abc$71600$new_n3822
.subckt nand4_x0 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n3470 i2=bus_control_m.prefetch_ir_o[77] i3=$abc$71600$new_n3468 nq=$abc$71600$new_n3823
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[77] i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n3824
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[79] i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n3825
.subckt nand4_x0 i0=bus_control_m.prefetch_ir_o[79] i1=bus_control_m.prefetch_ir_o[78] i2=bus_control_m.prefetch_ir_o[77] i3=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n3826
.subckt and2_x1 i0=$abc$71600$new_n3826 i1=$abc$71600$new_n3823 q=$abc$71600$new_n3827
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[68] i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3828
.subckt nand2_x0 i0=bus_control_m.prefetch_ir_o[68] i1=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n3829
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] i2=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3830
.subckt and4_x1 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] i2=bus_control_m.prefetch_ir_o[67] i3=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n3831
.subckt nand4_x0 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] i2=bus_control_m.prefetch_ir_o[67] i3=bus_control_m.prefetch_ir_o[66] nq=$abc$71600$new_n3832
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[77] i1=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n3833
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[77] i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n3834
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[79] i1=bus_control_m.prefetch_ir_o[78] nq=$abc$71600$new_n3835
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[79] i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n3836
.subckt nor4_x0 i0=bus_control_m.prefetch_ir_o[79] i1=bus_control_m.prefetch_ir_o[78] i2=bus_control_m.prefetch_ir_o[77] i3=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n3837
.subckt and2_x1 i0=$abc$71600$new_n3837 i1=$abc$71600$new_n3464 q=$abc$71600$new_n3838
.subckt and2_x1 i0=$abc$71600$new_n3466 i1=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n3839
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[75] i1=bus_control_m.prefetch_ir_o[74] q=$abc$71600$new_n3840
.subckt and21nor_x0 i0=$abc$71600$new_n3465 i1=bus_control_m.prefetch_ir_o[75] i2=bus_control_m.prefetch_ir_o[74] nq=$abc$71600$new_n3841
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[65] i1=bus_control_m.prefetch_ir_o[64] nq=$abc$71600$new_n3842
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[65] i1=bus_control_m.prefetch_ir_o[64] q=$abc$71600$new_n3843
.subckt nor3_x0 i0=bus_control_m.prefetch_ir_o[71] i1=bus_control_m.prefetch_ir_o[65] i2=bus_control_m.prefetch_ir_o[64] nq=$abc$71600$new_n3844
.subckt and3_x1 i0=$abc$71600$new_n3844 i1=$abc$71600$new_n3841 i2=$abc$71600$new_n3838 q=$abc$71600$new_n3845
.subckt and3_x1 i0=$abc$71600$new_n3845 i1=$abc$71600$new_n3831 i2=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n3846
.subckt nand3_x0 i0=$abc$71600$new_n3845 i1=$abc$71600$new_n3831 i2=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n3847
.subckt nand2_x0 i0=$abc$71600$new_n3833 i1=bus_control_m.prefetch_ir_o[74] nq=$abc$71600$new_n3848
.subckt nand4_x0 i0=$abc$71600$new_n3471 i1=bus_control_m.prefetch_ir_o[78] i2=$abc$71600$new_n3467 i3=$abc$71600$new_n3464 nq=$abc$71600$new_n3849
.subckt or2_x1 i0=$abc$71600$new_n3849 i1=$abc$71600$new_n3848 q=$abc$71600$new_n3850
.subckt nor3_x0 i0=$abc$71600$new_n3849 i1=$abc$71600$new_n3848 i2=$abc$71600$new_n3465 nq=$abc$71600$new_n3851
.subckt or3_x1 i0=$abc$71600$new_n3849 i1=$abc$71600$new_n3848 i2=$abc$71600$new_n3465 q=$abc$71600$new_n3852
.subckt and2_x1 i0=$abc$71600$new_n3843 i1=$abc$71600$new_n3831 q=$abc$71600$new_n3853
.subckt nand2_x0 i0=$abc$71600$new_n3843 i1=$abc$71600$new_n3831 nq=$abc$71600$new_n3854
.subckt and2_x1 i0=$abc$71600$new_n3461 i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3855
.subckt nand2_x0 i0=$abc$71600$new_n3461 i1=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n3856
.subckt and3_x1 i0=$abc$71600$new_n3461 i1=$abc$71600$new_n3460 i2=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3857
.subckt nand3_x0 i0=$abc$71600$new_n3461 i1=$abc$71600$new_n3460 i2=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n3858
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[71] i1=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n3859
.subckt nand2_x0 i0=bus_control_m.prefetch_ir_o[71] i1=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n3860
.subckt and21nor_x0 i0=$abc$71600$new_n3831 i1=$abc$71600$new_n3843 i2=$abc$71600$new_n3860 nq=$abc$71600$new_n3861
.subckt nand2_x0 i0=$abc$71600$new_n3861 i1=$abc$71600$new_n3858 nq=$abc$71600$new_n3862
.subckt or2_x1 i0=$abc$71600$new_n3862 i1=$abc$71600$new_n3852 q=$abc$71600$new_n3863
.subckt and2_x1 i0=$abc$71600$new_n3841 i1=$abc$71600$new_n3838 q=$abc$71600$new_n3864
.subckt and2_x1 i0=$abc$71600$new_n3842 i1=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n3865
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n3866
.subckt and4_x1 i0=$abc$71600$new_n3463 i1=bus_control_m.prefetch_ir_o[70] i2=bus_control_m.prefetch_ir_o[69] i3=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n3867
.subckt and3_x1 i0=$abc$71600$new_n3867 i1=$abc$71600$new_n3865 i2=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3868
.subckt and2_x1 i0=$abc$71600$new_n3863 i1=$abc$71600$new_n3847 q=$abc$71600$new_n3869
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[65] i1=bus_control_m.prefetch_ir_o[64] q=$abc$71600$new_n3870
.subckt nand2_x0 i0=bus_control_m.prefetch_ir_o[65] i1=bus_control_m.prefetch_ir_o[64] nq=$abc$71600$new_n3871
.subckt and4_x1 i0=$abc$71600$new_n3471 i1=bus_control_m.prefetch_ir_o[78] i2=bus_control_m.prefetch_ir_o[73] i3=$abc$71600$new_n3464 q=$abc$71600$new_n3872
.subckt and3_x1 i0=$abc$71600$new_n3833 i1=bus_control_m.prefetch_ir_o[75] i2=bus_control_m.prefetch_ir_o[74] q=$abc$71600$new_n3873
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[68] i1=$abc$71600$new_n3459 q=$abc$71600$new_n3874
.subckt nand2_x0 i0=bus_control_m.prefetch_ir_o[68] i1=$abc$71600$new_n3459 nq=$abc$71600$new_n3875
.subckt and4_x1 i0=$abc$71600$new_n3866 i1=$abc$71600$new_n3463 i2=bus_control_m.prefetch_ir_o[70] i3=$abc$71600$new_n3459 q=$abc$71600$new_n3876
.subckt and4_x1 i0=$abc$71600$new_n3876 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 i3=$abc$71600$new_n3458 q=$abc$71600$new_n3877
.subckt nand2_x0 i0=$abc$71600$new_n3877 i1=$abc$71600$new_n3870 nq=$abc$71600$new_n3878
.subckt nand2_x0 i0=$abc$71600$new_n3877 i1=$abc$71600$new_n3456 nq=$abc$71600$new_n3879
.subckt and3_x1 i0=$abc$71600$new_n3833 i1=$abc$71600$new_n3471 i2=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n3880
.subckt nand3_x0 i0=$abc$71600$new_n3833 i1=$abc$71600$new_n3471 i2=bus_control_m.prefetch_ir_o[78] nq=$abc$71600$new_n3881
.subckt and4_x1 i0=$abc$71600$new_n3833 i1=$abc$71600$new_n3471 i2=bus_control_m.prefetch_ir_o[78] i3=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n3882
.subckt and3_x1 i0=$abc$71600$new_n3880 i1=bus_control_m.prefetch_ir_o[75] i2=$abc$71600$new_n3464 q=$abc$71600$new_n3883
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[74] i1=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n3884
.subckt and3_x1 i0=$abc$71600$new_n3884 i1=$abc$71600$new_n3463 i2=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n3885
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[69] i1=$abc$71600$new_n3460 q=$abc$71600$new_n3886
.subckt and2_x1 i0=$abc$71600$new_n3886 i1=$abc$71600$new_n3885 q=$abc$71600$new_n3887
.subckt nand2_x0 i0=$abc$71600$new_n3887 i1=$abc$71600$new_n3883 nq=$abc$71600$new_n3888
.subckt and2_x1 i0=$abc$71600$new_n3888 i1=$abc$71600$new_n3879 q=$abc$71600$new_n3889
.subckt and3_x1 i0=$abc$71600$new_n3464 i1=$abc$71600$new_n3463 i2=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n3890
.subckt nand3_x0 i0=$abc$71600$new_n3464 i1=$abc$71600$new_n3463 i2=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n3891
.subckt and4_x1 i0=$abc$71600$new_n3884 i1=$abc$71600$new_n3880 i2=bus_control_m.prefetch_ir_o[75] i3=bus_control_m.prefetch_ir_o[69] q=$abc$71600$new_n3892
.subckt nand3_x0 i0=$abc$71600$new_n3892 i1=$abc$71600$new_n3890 i2=$abc$71600$new_n3460 nq=$abc$71600$new_n3893
.subckt and2_x1 i0=$abc$71600$new_n3893 i1=$abc$71600$new_n3879 q=$abc$71600$new_n3894
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[68] i1=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n3895
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[68] i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3896
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[72] i1=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n3897
.subckt and4_x1 i0=$abc$71600$new_n3880 i1=bus_control_m.prefetch_ir_o[75] i2=bus_control_m.prefetch_ir_o[70] i3=bus_control_m.prefetch_ir_o[69] q=$abc$71600$new_n3898
.subckt and4_x1 i0=$abc$71600$new_n3897 i1=$abc$71600$new_n3884 i2=$abc$71600$new_n3460 i3=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3899
.subckt nand2_x0 i0=$abc$71600$new_n3899 i1=$abc$71600$new_n3898 nq=$abc$71600$new_n3900
.subckt and3_x1 i0=$abc$71600$new_n3894 i1=$abc$71600$new_n3878 i2=$abc$71600$new_n3869 q=$abc$71600$new_n3901
.subckt or21nand_x0 i0=$abc$71600$new_n3102 i1=$abc$71600$new_n3901 i2=$abc$71600$new_n3827 nq=$abc$71600$new_n3902
.subckt nand2_x0 i0=$abc$71600$new_n3902 i1=reset_n nq=$abc$71600$new_n3903
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[72] i1=bus_control_m.prefetch_ir_o[69] nq=$abc$71600$new_n3904
.subckt nand4_x0 i0=$abc$71600$new_n3904 i1=$abc$71600$new_n3884 i2=$abc$71600$new_n3463 i3=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n3905
.subckt nor3_x0 i0=$abc$71600$new_n3905 i1=$abc$71600$new_n3881 i2=$abc$71600$new_n3467 nq=$abc$71600$new_n3906
.subckt or4_x1 i0=$abc$71600$new_n3905 i1=$abc$71600$new_n3881 i2=$abc$71600$new_n3875 i3=$abc$71600$new_n3467 q=$abc$71600$new_n3907
.subckt and2_x1 i0=$abc$71600$new_n3896 i1=$abc$71600$new_n3832 q=$abc$71600$new_n3908
.subckt nand2_x0 i0=$abc$71600$new_n3896 i1=$abc$71600$new_n3832 nq=$abc$71600$new_n3909
.subckt and2_x1 i0=$abc$71600$new_n3908 i1=$abc$71600$new_n3856 q=$abc$71600$new_n3910
.subckt and3_x1 i0=$abc$71600$new_n3873 i1=$abc$71600$new_n3872 i2=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n3911
.subckt and2_x1 i0=$abc$71600$new_n3911 i1=$abc$71600$new_n3910 q=$abc$71600$new_n3912
.subckt nand2_x0 i0=$abc$71600$new_n3911 i1=$abc$71600$new_n3910 nq=$abc$71600$new_n3913
.subckt and2_x1 i0=$abc$71600$new_n3913 i1=$abc$71600$new_n3907 q=$abc$71600$new_n3914
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[71] i1=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n3915
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[71] i1=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n3916
.subckt and4_x1 i0=$abc$71600$new_n3915 i1=$abc$71600$new_n3904 i2=$abc$71600$new_n3460 i3=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3917
.subckt and2_x1 i0=$abc$71600$new_n3833 i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n3918
.subckt and2_x1 i0=$abc$71600$new_n3469 i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n3919
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n3469 i2=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n3920
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n3469 q=$abc$71600$new_n3921
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[70] i1=bus_control_m.prefetch_ir_o[71] i2=bus_control_m.prefetch_ir_o[72] nq=$abc$71600$new_n3922
.subckt nand2_x0 i0=$abc$71600$new_n3860 i1=$abc$71600$new_n3464 nq=$abc$71600$new_n3923
.subckt and4_x1 i0=$abc$71600$new_n3468 i1=$abc$71600$new_n3461 i2=$abc$71600$new_n3460 i3=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n3924
.subckt nand3_x0 i0=$abc$71600$new_n3922 i1=bus_control_m.prefetch_ir_o[79] i2=$abc$71600$new_n3469 nq=$abc$71600$new_n3925
.subckt nor4_x0 i0=$abc$71600$new_n3925 i1=$abc$71600$new_n3924 i2=$abc$71600$new_n3917 i3=$abc$71600$new_n3853 nq=$abc$71600$new_n3926
.subckt and4_x1 i0=$abc$71600$new_n3471 i1=bus_control_m.prefetch_ir_o[78] i2=$abc$71600$new_n3469 i3=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n3927
.subckt and3_x1 i0=$abc$71600$new_n3927 i1=$abc$71600$new_n3916 i2=$abc$71600$new_n3857 q=$abc$71600$new_n3928
.subckt nand3_x0 i0=$abc$71600$new_n3927 i1=$abc$71600$new_n3916 i2=$abc$71600$new_n3857 nq=$abc$71600$new_n3929
.subckt nand4_x0 i0=$abc$71600$new_n3824 i1=$abc$71600$new_n3471 i2=bus_control_m.prefetch_ir_o[78] i3=$abc$71600$new_n3464 nq=$abc$71600$new_n3930
.subckt and4_x1 i0=$abc$71600$new_n3471 i1=bus_control_m.prefetch_ir_o[78] i2=bus_control_m.prefetch_ir_o[77] i3=$abc$71600$new_n3468 q=$abc$71600$new_n3931
.subckt nand4_x0 i0=$abc$71600$new_n3471 i1=bus_control_m.prefetch_ir_o[78] i2=bus_control_m.prefetch_ir_o[77] i3=$abc$71600$new_n3468 nq=$abc$71600$new_n3932
.subckt and2_x1 i0=$abc$71600$new_n3932 i1=$abc$71600$new_n3930 q=$abc$71600$new_n3933
.subckt nand2_x0 i0=$abc$71600$new_n3932 i1=$abc$71600$new_n3930 nq=$abc$71600$new_n3934
.subckt and2_x1 i0=$abc$71600$new_n3933 i1=$abc$71600$new_n3929 q=$abc$71600$new_n3935
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] nq=$abc$71600$new_n3936
.subckt or2_x1 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n3937
.subckt and3_x1 i0=$abc$71600$new_n3936 i1=$abc$71600$new_n3463 i2=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n3938
.subckt and3_x1 i0=$abc$71600$new_n3938 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 q=$abc$71600$new_n3939
.subckt nand3_x0 i0=$abc$71600$new_n3938 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 nq=$abc$71600$new_n3940
.subckt nor4_x0 i0=$abc$71600$new_n3939 i1=$abc$71600$new_n3934 i2=$abc$71600$new_n3928 i3=$abc$71600$new_n3926 nq=$abc$71600$new_n3941
.subckt and3_x1 i0=$abc$71600$new_n3918 i1=$abc$71600$new_n3861 i2=$abc$71600$new_n3858 q=$abc$71600$new_n3942
.subckt nand3_x0 i0=$abc$71600$new_n3918 i1=$abc$71600$new_n3861 i2=$abc$71600$new_n3858 nq=$abc$71600$new_n3943
.subckt and2_x1 i0=$abc$71600$new_n3920 i1=$abc$71600$new_n3861 q=$abc$71600$new_n3944
.subckt nand2_x0 i0=$abc$71600$new_n3920 i1=$abc$71600$new_n3861 nq=$abc$71600$new_n3945
.subckt and2_x1 i0=$abc$71600$new_n3860 i1=$abc$71600$new_n3858 q=$abc$71600$new_n3946
.subckt nand4_x0 i0=bus_control_m.prefetch_ir_o[69] i1=bus_control_m.prefetch_ir_o[68] i2=bus_control_m.prefetch_ir_o[67] i3=bus_control_m.prefetch_ir_o[65] nq=$abc$71600$new_n3947
.subckt and2_x1 i0=$abc$71600$new_n3947 i1=$abc$71600$new_n3832 q=$abc$71600$new_n3948
.subckt nand2_x0 i0=$abc$71600$new_n3947 i1=$abc$71600$new_n3832 nq=$abc$71600$new_n3949
.subckt and2_x1 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3927 q=$abc$71600$new_n3950
.subckt and4_x1 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3927 i2=$abc$71600$new_n3860 i3=$abc$71600$new_n3858 q=$abc$71600$new_n3951
.subckt nand4_x0 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3927 i2=$abc$71600$new_n3860 i3=$abc$71600$new_n3858 nq=$abc$71600$new_n3952
.subckt and4_x1 i0=$abc$71600$new_n3876 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 i3=$abc$71600$new_n3870 q=$abc$71600$new_n3953
.subckt nand4_x0 i0=$abc$71600$new_n3876 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 i3=$abc$71600$new_n3870 nq=$abc$71600$new_n3954
.subckt and21nor_x0 i0=$abc$71600$new_n3946 i1=$abc$71600$new_n3950 i2=$abc$71600$new_n3953 nq=$abc$71600$new_n3955
.subckt and4_x1 i0=$abc$71600$new_n3954 i1=$abc$71600$new_n3952 i2=$abc$71600$new_n3945 i3=$abc$71600$new_n3943 q=$abc$71600$new_n3956
.subckt and3_x1 i0=$abc$71600$new_n3956 i1=$abc$71600$new_n3941 i2=$abc$71600$new_n3914 q=$abc$71600$new_n3957
.subckt and2_x1 i0=$abc$71600$new_n3457 i1=bus_control_m.prefetch_ir_o[64] q=$abc$71600$new_n3958
.subckt and4_x1 i0=$abc$71600$new_n3958 i1=$abc$71600$new_n3876 i2=$abc$71600$new_n3873 i3=$abc$71600$new_n3872 q=$abc$71600$new_n3959
.subckt nand4_x0 i0=$abc$71600$new_n3958 i1=$abc$71600$new_n3876 i2=$abc$71600$new_n3873 i3=$abc$71600$new_n3872 nq=$abc$71600$new_n3960
.subckt or4_x1 i0=$abc$71600$new_n3905 i1=$abc$71600$new_n3881 i2=$abc$71600$new_n3829 i3=$abc$71600$new_n3467 q=$abc$71600$new_n3961
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[66] i1=bus_control_m.prefetch_ir_o[65] i2=$abc$71600$new_n3456 q=$abc$71600$new_n3962
.subckt and4_x1 i0=$abc$71600$new_n3962 i1=$abc$71600$new_n3876 i2=$abc$71600$new_n3873 i3=$abc$71600$new_n3872 q=$abc$71600$new_n3963
.subckt nand4_x0 i0=$abc$71600$new_n3962 i1=$abc$71600$new_n3876 i2=$abc$71600$new_n3873 i3=$abc$71600$new_n3872 nq=$abc$71600$new_n3964
.subckt and3_x1 i0=$abc$71600$new_n3964 i1=$abc$71600$new_n3961 i2=$abc$71600$new_n3960 q=$abc$71600$new_n3965
.subckt and2_x1 i0=$abc$71600$new_n3965 i1=$abc$71600$new_n3889 q=$abc$71600$new_n3966
.subckt and3_x1 i0=$abc$71600$new_n3824 i1=bus_control_m.prefetch_ir_o[79] i2=$abc$71600$new_n3470 q=$abc$71600$new_n3967
.subckt nand3_x0 i0=$abc$71600$new_n3824 i1=bus_control_m.prefetch_ir_o[79] i2=$abc$71600$new_n3470 nq=$abc$71600$new_n3968
.subckt nand4_x0 i0=$abc$71600$new_n3922 i1=$abc$71600$new_n3824 i2=bus_control_m.prefetch_ir_o[79] i3=$abc$71600$new_n3470 nq=$abc$71600$new_n3969
.subckt nor4_x0 i0=$abc$71600$new_n3968 i1=$abc$71600$new_n3923 i2=$abc$71600$new_n3917 i3=$abc$71600$new_n3853 nq=$abc$71600$new_n3970
.subckt or4_x1 i0=$abc$71600$new_n3968 i1=$abc$71600$new_n3923 i2=$abc$71600$new_n3917 i3=$abc$71600$new_n3853 q=$abc$71600$new_n3971
.subckt nand2_x0 i0=$abc$71600$new_n3967 i1=$abc$71600$new_n3861 nq=$abc$71600$new_n3972
.subckt and2_x1 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3858 q=$abc$71600$new_n3973
.subckt nand2_x0 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3858 nq=$abc$71600$new_n3974
.subckt nand4_x0 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3927 i2=$abc$71600$new_n3859 i3=$abc$71600$new_n3858 nq=$abc$71600$new_n3975
.subckt and3_x1 i0=$abc$71600$new_n3975 i1=$abc$71600$new_n3972 i2=$abc$71600$new_n3971 q=$abc$71600$new_n3976
.subckt and3_x1 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3880 i2=$abc$71600$new_n3858 q=$abc$71600$new_n3977
.subckt nand3_x0 i0=$abc$71600$new_n3948 i1=$abc$71600$new_n3880 i2=$abc$71600$new_n3858 nq=$abc$71600$new_n3978
.subckt and4_x1 i0=$abc$71600$new_n3922 i1=bus_control_m.prefetch_ir_o[75] i2=$abc$71600$new_n3466 i3=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n3979
.subckt and2_x1 i0=$abc$71600$new_n3979 i1=$abc$71600$new_n3977 q=$abc$71600$new_n3980
.subckt nand2_x0 i0=$abc$71600$new_n3979 i1=$abc$71600$new_n3977 nq=$abc$71600$new_n3981
.subckt and3_x1 i0=$abc$71600$new_n3859 i1=bus_control_m.prefetch_ir_o[75] i2=$abc$71600$new_n3466 q=$abc$71600$new_n3982
.subckt and4_x1 i0=$abc$71600$new_n3859 i1=$abc$71600$new_n3833 i2=bus_control_m.prefetch_ir_o[75] i3=$abc$71600$new_n3466 q=$abc$71600$new_n3983
.subckt and3_x1 i0=$abc$71600$new_n3982 i1=$abc$71600$new_n3872 i2=$abc$71600$new_n3833 q=$abc$71600$new_n3984
.subckt nand2_x0 i0=$abc$71600$new_n3984 i1=$abc$71600$new_n3973 nq=$abc$71600$new_n3985
.subckt and2_x1 i0=$abc$71600$new_n3985 i1=$abc$71600$new_n3981 q=$abc$71600$new_n3986
.subckt and2_x1 i0=$abc$71600$new_n3986 i1=$abc$71600$new_n3976 q=$abc$71600$new_n3987
.subckt and3_x1 i0=$abc$71600$new_n3983 i1=$abc$71600$new_n3973 i2=$abc$71600$new_n3872 q=$abc$71600$new_n3988
.subckt and4_x1 i0=$abc$71600$new_n3908 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 i3=$abc$71600$new_n3856 q=$abc$71600$new_n3989
.subckt and2_x1 i0=$abc$71600$new_n3459 i1=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n3990
.subckt and4_x1 i0=$abc$71600$new_n3990 i1=$abc$71600$new_n3873 i2=$abc$71600$new_n3872 i3=$abc$71600$new_n3867 q=$abc$71600$new_n3991
.subckt nand2_x0 i0=$abc$71600$new_n3991 i1=$abc$71600$new_n3958 nq=$abc$71600$new_n3992
.subckt and3_x1 i0=$abc$71600$new_n3987 i1=$abc$71600$new_n3966 i2=$abc$71600$new_n3957 q=$abc$71600$new_n3993
.subckt nand3_x0 i0=$abc$71600$new_n3987 i1=$abc$71600$new_n3966 i2=$abc$71600$new_n3957 nq=$abc$71600$new_n3994
.subckt and2_x1 i0=$abc$71600$new_n3835 i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n3995
.subckt nand3_x0 i0=$abc$71600$new_n3995 i1=$abc$71600$new_n3890 i2=$abc$71600$new_n3854 nq=$abc$71600$new_n3996
.subckt and2_x1 i0=$abc$71600$new_n3837 i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n3997
.subckt and2_x1 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3857 q=$abc$71600$new_n3998
.subckt nand2_x0 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3857 nq=$abc$71600$new_n3999
.subckt nor2_x0 i0=bus_control_m.prefetch_ir_o[74] i1=bus_control_m.prefetch_ir_o[73] nq=$abc$71600$new_n4000
.subckt nor3_x0 i0=bus_control_m.prefetch_ir_o[74] i1=bus_control_m.prefetch_ir_o[73] i2=bus_control_m.prefetch_ir_o[72] nq=$abc$71600$new_n4001
.subckt and2_x1 i0=$abc$71600$new_n4001 i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n4002
.subckt and3_x1 i0=$abc$71600$new_n4001 i1=$abc$71600$new_n3915 i2=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n4003
.subckt and2_x1 i0=$abc$71600$new_n3922 i1=$abc$71600$new_n3467 q=$abc$71600$new_n4004
.subckt nor2_x0 i0=$abc$71600$new_n4004 i1=$abc$71600$new_n4003 nq=$abc$71600$new_n4005
.subckt or2_x1 i0=$abc$71600$new_n4004 i1=$abc$71600$new_n4003 q=$abc$71600$new_n4006
.subckt nand2_x0 i0=$abc$71600$new_n4006 i1=$abc$71600$new_n3977 nq=$abc$71600$new_n4007
.subckt and4_x1 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3948 i2=$abc$71600$new_n3916 i3=$abc$71600$new_n3858 q=$abc$71600$new_n4008
.subckt nand4_x0 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3948 i2=$abc$71600$new_n3916 i3=$abc$71600$new_n3858 nq=$abc$71600$new_n4009
.subckt or21nand_x0 i0=$abc$71600$new_n3978 i1=$abc$71600$new_n4005 i2=$abc$71600$new_n4009 nq=$abc$71600$new_n4010
.subckt or21nand_x0 i0=$abc$71600$new_n3978 i1=$abc$71600$new_n4005 i2=$abc$71600$new_n3999 nq=$abc$71600$new_n4011
.subckt nor2_x0 i0=$abc$71600$new_n4011 i1=$abc$71600$new_n4008 nq=$abc$71600$new_n4012
.subckt and2_x1 i0=$abc$71600$new_n4009 i1=$abc$71600$new_n3999 q=$abc$71600$new_n4013
.subckt and3_x1 i0=$abc$71600$new_n4013 i1=$abc$71600$new_n4007 i2=$abc$71600$new_n3996 q=$abc$71600$new_n4014
.subckt nand3_x0 i0=$abc$71600$new_n4001 i1=$abc$71600$new_n3837 i2=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n4015
.subckt or4_x1 i0=$abc$71600$new_n4015 i1=$abc$71600$new_n3916 i2=$abc$71600$new_n3857 i3=$abc$71600$new_n3831 q=$abc$71600$new_n4016
.subckt and3_x1 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3915 i2=$abc$71600$new_n3858 q=$abc$71600$new_n4017
.subckt and4_x1 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3915 i2=$abc$71600$new_n3858 i3=$abc$71600$new_n3854 q=$abc$71600$new_n4018
.subckt nand4_x0 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3915 i2=$abc$71600$new_n3858 i3=$abc$71600$new_n3854 nq=$abc$71600$new_n4019
.subckt and3_x1 i0=$abc$71600$new_n3826 i1=$abc$71600$new_n3823 i2=reset_n q=$abc$71600$new_n4020
.subckt or2_x1 i0=$abc$71600$new_n3862 i1=$abc$71600$new_n3850 q=$abc$71600$new_n4021
.subckt or21nand_x0 i0=bus_control_m.prefetch_ir_o[68] i1=bus_control_m.prefetch_ir_o[69] i2=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n4022
.subckt nor3_x0 i0=$abc$71600$new_n4022 i1=$abc$71600$new_n3466 i2=bus_control_m.prefetch_ir_o[73] nq=$abc$71600$new_n4023
.subckt nand3_x0 i0=$abc$71600$new_n4023 i1=$abc$71600$new_n3908 i2=$abc$71600$new_n3883 nq=$abc$71600$new_n4024
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[72] i1=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n4025
.subckt and2_x1 i0=$abc$71600$new_n4025 i1=$abc$71600$new_n3462 q=$abc$71600$new_n4026
.subckt and4_x1 i0=$abc$71600$new_n4026 i1=$abc$71600$new_n3880 i2=$abc$71600$new_n3858 i3=$abc$71600$new_n3854 q=$abc$71600$new_n4027
.subckt nand4_x0 i0=$abc$71600$new_n4026 i1=$abc$71600$new_n3880 i2=$abc$71600$new_n3858 i3=$abc$71600$new_n3854 nq=$abc$71600$new_n4028
.subckt nand3_x0 i0=$abc$71600$new_n4001 i1=$abc$71600$new_n3463 i2=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n4029
.subckt nor3_x0 i0=$abc$71600$new_n4029 i1=$abc$71600$new_n3881 i2=$abc$71600$new_n3467 nq=$abc$71600$new_n4030
.subckt nand2_x0 i0=$abc$71600$new_n4030 i1=$abc$71600$new_n3910 nq=$abc$71600$new_n4031
.subckt nand4_x0 i0=$abc$71600$new_n4001 i1=bus_control_m.prefetch_ir_o[75] i2=$abc$71600$new_n3463 i3=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n4032
.subckt nor4_x0 i0=$abc$71600$new_n4032 i1=$abc$71600$new_n3909 i2=$abc$71600$new_n3881 i3=$abc$71600$new_n3855 nq=$abc$71600$new_n4033
.subckt nor2_x0 i0=$abc$71600$new_n4033 i1=$abc$71600$new_n4027 nq=$abc$71600$new_n4034
.subckt and3_x1 i0=$abc$71600$new_n4002 i1=$abc$71600$new_n3880 i2=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n4035
.subckt and3_x1 i0=$abc$71600$new_n4035 i1=$abc$71600$new_n3947 i2=$abc$71600$new_n3910 q=$abc$71600$new_n4036
.subckt nand3_x0 i0=$abc$71600$new_n4035 i1=$abc$71600$new_n3947 i2=$abc$71600$new_n3910 nq=$abc$71600$new_n4037
.subckt nor4_x0 i0=bus_control_m.prefetch_ir_o[72] i1=bus_control_m.prefetch_ir_o[69] i2=bus_control_m.prefetch_ir_o[68] i3=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n4038
.subckt and3_x1 i0=$abc$71600$new_n4038 i1=$abc$71600$new_n4000 i2=$abc$71600$new_n3916 q=$abc$71600$new_n4039
.subckt and3_x1 i0=$abc$71600$new_n4039 i1=$abc$71600$new_n3880 i2=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n4040
.subckt nand3_x0 i0=$abc$71600$new_n4039 i1=$abc$71600$new_n3880 i2=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n4041
.subckt and2_x1 i0=$abc$71600$new_n3895 i1=bus_control_m.prefetch_ir_o[69] q=$abc$71600$new_n4042
.subckt and4_x1 i0=$abc$71600$new_n4042 i1=$abc$71600$new_n4002 i2=$abc$71600$new_n3880 i3=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n4043
.subckt or21nand_x0 i0=$abc$71600$new_n3465 i1=bus_control_m.prefetch_ir_o[74] i2=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n4044
.subckt and2_x1 i0=$abc$71600$new_n4044 i1=$abc$71600$new_n3838 q=$abc$71600$new_n4045
.subckt nand3_x0 i0=$abc$71600$new_n4045 i1=$abc$71600$new_n3948 i2=$abc$71600$new_n3946 nq=$abc$71600$new_n4046
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[72] i1=bus_control_m.prefetch_ir_o[71] i2=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n4047
.subckt and4_x1 i0=$abc$71600$new_n4047 i1=$abc$71600$new_n3833 i2=$abc$71600$new_n3471 i3=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n4048
.subckt nand4_x0 i0=$abc$71600$new_n4047 i1=$abc$71600$new_n3908 i2=$abc$71600$new_n3880 i3=$abc$71600$new_n3856 nq=$abc$71600$new_n4049
.subckt and2_x1 i0=$abc$71600$new_n4049 i1=$abc$71600$new_n4046 q=$abc$71600$new_n4050
.subckt and2_x1 i0=$abc$71600$new_n3859 i1=$abc$71600$new_n3467 q=$abc$71600$new_n4051
.subckt nand3_x0 i0=$abc$71600$new_n4001 i1=$abc$71600$new_n3859 i2=$abc$71600$new_n3467 nq=$abc$71600$new_n4052
.subckt nor4_x0 i0=$abc$71600$new_n4052 i1=$abc$71600$new_n3949 i2=$abc$71600$new_n3881 i3=$abc$71600$new_n3857 nq=$abc$71600$new_n4053
.subckt or4_x1 i0=$abc$71600$new_n4052 i1=$abc$71600$new_n3949 i2=$abc$71600$new_n3881 i3=$abc$71600$new_n3857 q=$abc$71600$new_n4054
.subckt and3_x1 i0=$abc$71600$new_n3825 i1=bus_control_m.prefetch_ir_o[77] i2=$abc$71600$new_n3468 q=$abc$71600$new_n4055
.subckt and4_x1 i0=$abc$71600$new_n3860 i1=$abc$71600$new_n3825 i2=bus_control_m.prefetch_ir_o[77] i3=$abc$71600$new_n3468 q=$abc$71600$new_n4056
.subckt nand4_x0 i0=$abc$71600$new_n3860 i1=$abc$71600$new_n3825 i2=bus_control_m.prefetch_ir_o[77] i3=$abc$71600$new_n3468 nq=$abc$71600$new_n4057
.subckt and2_x1 i0=$abc$71600$new_n3936 i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n4058
.subckt nand2_x0 i0=$abc$71600$new_n3936 i1=bus_control_m.prefetch_ir_o[72] nq=$abc$71600$new_n4059
.subckt and4_x1 i0=$abc$71600$new_n3860 i1=bus_control_m.prefetch_ir_o[79] i2=$abc$71600$new_n3469 i3=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n4060
.subckt nand4_x0 i0=$abc$71600$new_n3860 i1=bus_control_m.prefetch_ir_o[79] i2=$abc$71600$new_n3469 i3=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n4061
.subckt and3_x1 i0=$abc$71600$new_n3915 i1=$abc$71600$new_n3833 i2=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n4062
.subckt nand3_x0 i0=$abc$71600$new_n3915 i1=$abc$71600$new_n3833 i2=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n4063
.subckt and21nor_x0 i0=$abc$71600$new_n4063 i1=$abc$71600$new_n4061 i2=$abc$71600$new_n4059 nq=$abc$71600$new_n4064
.subckt or21nand_x0 i0=$abc$71600$new_n4062 i1=$abc$71600$new_n4060 i2=$abc$71600$new_n4058 nq=$abc$71600$new_n4065
.subckt and2_x1 i0=$abc$71600$new_n3860 i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n4066
.subckt and4_x1 i0=$abc$71600$new_n4066 i1=$abc$71600$new_n3948 i2=$abc$71600$new_n3937 i3=$abc$71600$new_n3921 q=$abc$71600$new_n4067
.subckt nand4_x0 i0=$abc$71600$new_n4066 i1=$abc$71600$new_n3948 i2=$abc$71600$new_n3937 i3=$abc$71600$new_n3921 nq=$abc$71600$new_n4068
.subckt and2_x1 i0=$abc$71600$new_n4068 i1=$abc$71600$new_n4065 q=$abc$71600$new_n4069
.subckt or2_x1 i0=$abc$71600$new_n4067 i1=$abc$71600$new_n4056 q=$abc$71600$new_n4070
.subckt nand2_x0 i0=$abc$71600$new_n4066 i1=$abc$71600$new_n3967 nq=$abc$71600$new_n4071
.subckt nand4_x0 i0=$abc$71600$new_n4066 i1=$abc$71600$new_n3967 i2=$abc$71600$new_n3948 i3=$abc$71600$new_n3858 nq=$abc$71600$new_n4072
.subckt and3_x1 i0=$abc$71600$new_n4066 i1=$abc$71600$new_n3967 i2=$abc$71600$new_n3857 q=$abc$71600$new_n4073
.subckt nand3_x0 i0=$abc$71600$new_n4066 i1=$abc$71600$new_n3967 i2=$abc$71600$new_n3857 nq=$abc$71600$new_n4074
.subckt nand4_x0 i0=$abc$71600$new_n4055 i1=$abc$71600$new_n4051 i2=$abc$71600$new_n3948 i3=$abc$71600$new_n3937 nq=$abc$71600$new_n4075
.subckt and2_x1 i0=$abc$71600$new_n3833 i1=$abc$71600$new_n3825 q=$abc$71600$new_n4076
.subckt nand2_x0 i0=$abc$71600$new_n3833 i1=$abc$71600$new_n3825 nq=$abc$71600$new_n4077
.subckt and2_x1 i0=$abc$71600$new_n4026 i1=$abc$71600$new_n3857 q=$abc$71600$new_n4078
.subckt nand2_x0 i0=$abc$71600$new_n4026 i1=$abc$71600$new_n3857 nq=$abc$71600$new_n4079
.subckt and4_x1 i0=$abc$71600$new_n3936 i1=bus_control_m.prefetch_ir_o[72] i2=$abc$71600$new_n3463 i3=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n4080
.subckt nand4_x0 i0=$abc$71600$new_n3936 i1=bus_control_m.prefetch_ir_o[72] i2=$abc$71600$new_n3463 i3=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n4081
.subckt and21nor_x0 i0=$abc$71600$new_n4081 i1=$abc$71600$new_n4079 i2=$abc$71600$new_n4077 nq=$abc$71600$new_n4082
.subckt or21nand_x0 i0=$abc$71600$new_n4080 i1=$abc$71600$new_n4078 i2=$abc$71600$new_n4076 nq=$abc$71600$new_n4083
.subckt nand4_x0 i0=$abc$71600$new_n4055 i1=$abc$71600$new_n4051 i2=$abc$71600$new_n3948 i3=$abc$71600$new_n3937 nq=$abc$71600$new_n4084
.subckt or21nand_x0 i0=$abc$71600$new_n3974 i1=$abc$71600$new_n4071 i2=$abc$71600$new_n4084 nq=$abc$71600$new_n4085
.subckt nor3_x0 i0=$abc$71600$new_n4085 i1=$abc$71600$new_n4082 i2=$abc$71600$new_n4073 nq=$abc$71600$new_n4086
.subckt and3_x1 i0=$abc$71600$new_n4086 i1=$abc$71600$new_n4069 i2=$abc$71600$new_n4057 q=$abc$71600$new_n4087
.subckt nor4_x0 i0=$abc$71600$new_n4015 i1=$abc$71600$new_n3949 i2=$abc$71600$new_n3915 i3=$abc$71600$new_n3857 nq=$abc$71600$new_n4088
.subckt and21nor_x0 i0=$abc$71600$new_n3831 i1=$abc$71600$new_n3845 i2=$abc$71600$new_n4088 nq=$abc$71600$new_n4089
.subckt and3_x1 i0=$abc$71600$new_n3837 i1=bus_control_m.prefetch_ir_o[74] i2=$abc$71600$new_n3465 q=$abc$71600$new_n4090
.subckt nand4_x0 i0=$abc$71600$new_n3837 i1=bus_control_m.prefetch_ir_o[75] i2=bus_control_m.prefetch_ir_o[74] i3=$abc$71600$new_n3465 nq=$abc$71600$new_n4091
.subckt and3_x1 i0=$abc$71600$new_n4090 i1=$abc$71600$new_n3922 i2=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n4092
.subckt nand2_x0 i0=$abc$71600$new_n4092 i1=$abc$71600$new_n3973 nq=$abc$71600$new_n4093
.subckt nand4_x0 i0=$abc$71600$new_n3469 i1=$abc$71600$new_n3461 i2=$abc$71600$new_n3460 i3=bus_control_m.prefetch_ir_o[67] nq=$abc$71600$new_n4094
.subckt and2_x1 i0=$abc$71600$new_n3835 i1=$abc$71600$new_n3834 q=$abc$71600$new_n4095
.subckt and2_x1 i0=$abc$71600$new_n4095 i1=$abc$71600$new_n3891 q=$abc$71600$new_n4096
.subckt nand2_x0 i0=$abc$71600$new_n4047 i1=$abc$71600$new_n3840 nq=$abc$71600$new_n4097
.subckt and2_x1 i0=$abc$71600$new_n4097 i1=$abc$71600$new_n3854 q=$abc$71600$new_n4098
.subckt nand3_x0 i0=$abc$71600$new_n4098 i1=$abc$71600$new_n4096 i2=$abc$71600$new_n4094 nq=$abc$71600$new_n4099
.subckt and21nor_x0 i0=$abc$71600$new_n3973 i1=$abc$71600$new_n4092 i2=$abc$71600$new_n4088 nq=$abc$71600$new_n4100
.subckt and4_x1 i0=$abc$71600$new_n3915 i1=$abc$71600$new_n3842 i2=$abc$71600$new_n3830 i3=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n4101
.subckt or21nand_x0 i0=$abc$71600$new_n4101 i1=$abc$71600$new_n3868 i2=$abc$71600$new_n3864 nq=$abc$71600$new_n4102
.subckt and3_x1 i0=$abc$71600$new_n4102 i1=$abc$71600$new_n4100 i2=$abc$71600$new_n4099 q=$abc$71600$new_n4103
.subckt and4_x1 i0=bus_control_m.prefetch_ir_o[74] i1=$abc$71600$new_n3465 i2=$abc$71600$new_n3464 i3=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n4104
.subckt and4_x1 i0=$abc$71600$new_n4104 i1=$abc$71600$new_n3937 i2=$abc$71600$new_n3880 i3=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n4105
.subckt nand2_x0 i0=$abc$71600$new_n4105 i1=$abc$71600$new_n3908 nq=$abc$71600$new_n4106
.subckt and3_x1 i0=$abc$71600$new_n4106 i1=$abc$71600$new_n4020 i2=$abc$71600$new_n4019 q=$abc$71600$new_n4107
.subckt and2_x1 i0=$abc$71600$new_n4001 i1=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n4108
.subckt and3_x1 i0=$abc$71600$new_n4001 i1=$abc$71600$new_n3947 i2=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n4109
.subckt nand3_x0 i0=$abc$71600$new_n4109 i1=$abc$71600$new_n3910 i2=$abc$71600$new_n3882 nq=$abc$71600$new_n4110
.subckt and2_x1 i0=$abc$71600$new_n4110 i1=$abc$71600$new_n4046 q=$abc$71600$new_n4111
.subckt and3_x1 i0=$abc$71600$new_n4111 i1=$abc$71600$new_n4107 i2=$abc$71600$new_n4034 q=$abc$71600$new_n4112
.subckt nand3_x0 i0=$abc$71600$new_n4001 i1=$abc$71600$new_n3895 i2=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n4113
.subckt or4_x1 i0=$abc$71600$new_n4113 i1=$abc$71600$new_n3881 i2=$abc$71600$new_n3467 i3=$abc$71600$new_n3461 q=$abc$71600$new_n4114
.subckt and3_x1 i0=$abc$71600$new_n4000 i1=$abc$71600$new_n3880 i2=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n4115
.subckt and4_x1 i0=$abc$71600$new_n3916 i1=$abc$71600$new_n3895 i2=$abc$71600$new_n3464 i3=$abc$71600$new_n3461 q=$abc$71600$new_n4116
.subckt nand2_x0 i0=$abc$71600$new_n4116 i1=$abc$71600$new_n4115 nq=$abc$71600$new_n4117
.subckt and2_x1 i0=$abc$71600$new_n4117 i1=$abc$71600$new_n4114 q=$abc$71600$new_n4118
.subckt and2_x1 i0=$abc$71600$new_n4021 i1=$abc$71600$new_n4016 q=$abc$71600$new_n4119
.subckt and3_x1 i0=$abc$71600$new_n4119 i1=$abc$71600$new_n4118 i2=$abc$71600$new_n4054 q=$abc$71600$new_n4120
.subckt and4_x1 i0=$abc$71600$new_n4102 i1=$abc$71600$new_n4100 i2=$abc$71600$new_n4099 i3=$abc$71600$new_n4049 q=$abc$71600$new_n4121
.subckt and3_x1 i0=$abc$71600$new_n4121 i1=$abc$71600$new_n4120 i2=$abc$71600$new_n4112 q=$abc$71600$new_n4122
.subckt and4_x1 i0=$abc$71600$new_n4086 i1=$abc$71600$new_n4069 i2=$abc$71600$new_n4057 i3=$abc$71600$new_n4014 q=$abc$71600$new_n4123
.subckt nand2_x0 i0=$abc$71600$new_n4123 i1=$abc$71600$new_n4122 nq=$abc$71600$new_n4124
.subckt nand4_x0 i0=$abc$71600$new_n4108 i1=$abc$71600$new_n4042 i2=$abc$71600$new_n3880 i3=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n4125
.subckt or21nand_x0 i0=$abc$71600$new_n4124 i1=$abc$71600$new_n3994 i2=$abc$71600$new_n3903 nq=$abc$71600$new_n4126
.subckt and4_x1 i0=$abc$71600$new_n3705 i1=memory_registers_m.micro_data[37] i2=$abc$71600$new_n3631 i3=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n4127
.subckt nand2_x0 i0=$abc$71600$new_n4127 i1=memory_registers_m.micro_data[36] nq=$abc$71600$new_n4128
.subckt or2_x1 i0=$abc$71600$new_n4128 i1=$abc$71600$new_n4126 q=$abc$71600$new_n4129
.subckt and4_x1 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3273 q=$abc$71600$new_n4130
.subckt nand4_x0 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n4131
.subckt or21nand_x0 i0=$abc$71600$new_n4128 i1=$abc$71600$new_n4126 i2=$abc$71600$new_n3808 nq=$abc$71600$new_n4132
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4131 nq=$abc$71600$new_n4133
.subckt and2_x1 i0=$abc$71600$new_n4131 i1=$abc$71600$new_n3822 q=$abc$71600$new_n4134
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4134 nq=$abc$71600$new_n4135
.subckt or3_x1 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n3820 i2=$abc$71600$new_n3804 q=$abc$71600$new_n4136
.subckt and3_x1 i0=$abc$71600$new_n3819 i1=$abc$71600$new_n3803 i2=bus_control_m.prefetch_ir_valid_80_o q=$abc$71600$new_n4137
.subckt and2_x1 i0=$abc$71600$new_n4137 i1=$abc$71600$new_n4135 q=$abc$71600$new_n4138
.subckt and4_x1 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 i2=$abc$71600$new_n3806 i3=$abc$71600$new_n3286 q=$abc$71600$new_n4139
.subckt nand4_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 i2=$abc$71600$new_n3806 i3=$abc$71600$new_n3286 nq=$abc$71600$new_n4140
.subckt nand3_x0 i0=$abc$71600$new_n3264 i1=$abc$71600$new_n3263 i2=bus_control_m.CTI_O[1] nq=$abc$71600$new_n4141
.subckt and2_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.current_state[4] q=$abc$71600$new_n4142
.subckt nand2_x0 i0=$abc$71600$new_n4141 i1=bus_control_m.current_state[4] nq=$abc$71600$new_n4143
.subckt nand4_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3810 i2=$abc$71600$new_n3806 i3=bus_control_m.current_state[4] nq=$abc$71600$new_n4144
.subckt nand2_x0 i0=$abc$71600$new_n4139 i1=bus_control_m.current_state[4] nq=$abc$71600$new_n4145
.subckt nand2_x0 i0=$abc$71600$new_n3267 i1=registers_m.pc[1] nq=$abc$71600$new_n4146
.subckt and21nor_x0 i0=$abc$71600$new_n3267 i1=registers_m.pc[1] i2=$abc$71600$new_n3259 nq=$abc$71600$new_n4147
.subckt or21nand_x0 i0=registers_m.pc[0] i1=$abc$71600$new_n3266 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n4148
.subckt and2_x1 i0=$abc$71600$new_n4148 i1=$abc$71600$new_n3255 q=$abc$71600$new_n4149
.subckt or21nand_x0 i0=$abc$71600$new_n4140 i1=$abc$71600$new_n4143 i2=$abc$71600$new_n4149 nq=$abc$71600$new_n4150
.subckt nand2_x0 i0=$abc$71600$new_n4150 i1=ACK_I nq=$abc$71600$new_n4151
.subckt nor4_x0 i0=registers_m.do_interrupt_flag i1=registers_m.do_write_flag i2=registers_m.do_read_flag i3=registers_m.do_reset_flag nq=$abc$71600$new_n4152
.subckt or4_x1 i0=registers_m.do_interrupt_flag i1=registers_m.do_write_flag i2=registers_m.do_read_flag i3=registers_m.do_reset_flag q=$abc$71600$new_n4153
.subckt and2_x1 i0=$abc$71600$new_n4152 i1=bus_control_m.current_state[16] q=$abc$71600$new_n4154
.subckt nor2_x0 i0=bus_control_m.current_state[3] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n4155
.subckt or2_x1 i0=bus_control_m.current_state[3] i1=bus_control_m.current_state[2] q=$abc$71600$new_n4156
.subckt nand3_x0 i0=$abc$71600$new_n4156 i1=$abc$71600$new_n3261 i2=RTY_I nq=$abc$71600$new_n4157
.subckt nand2_x0 i0=$abc$71600$new_n4157 i1=$abc$71600$new_n4151 nq=$abc$71600$new_n4158
.subckt nand3_x0 i0=$abc$71600$new_n3801 i1=$abc$71600$new_n3797 i2=$abc$71600$new_n3271 nq=$abc$71600$new_n4159
.subckt nor3_x0 i0=$abc$71600$new_n4159 i1=$abc$71600$new_n4135 i2=$abc$71600$new_n3820 nq=$abc$71600$new_n4160
.subckt nor4_x0 i0=$abc$71600$new_n4160 i1=$abc$71600$new_n4158 i2=$abc$71600$new_n4154 i3=$abc$71600$new_n4138 nq=$abc$71600$auto$rtlil.cc:3372:NotGate$68938
.subckt and2_x1 i0=registers_m.ir[8] i1=registers_m.operand1[15] q=alu_m.muls.dataa[16]
.subckt nand2_x0 i0=registers_m.ir[8] i1=registers_m.operand2[15] nq=$abc$71600$new_n4163
.subckt inv_x0 i=$abc$71600$new_n4163 nq=alu_m.muls.datab[16]
.subckt nor2_x0 i0=alu_m.div_count[1] i1=alu_m.div_count[0] nq=$abc$71600$new_n4165
.subckt nor3_x0 i0=alu_m.div_count[2] i1=alu_m.div_count[1] i2=alu_m.div_count[0] nq=$abc$71600$new_n4166
.subckt nor4_x0 i0=alu_m.div_count[2] i1=alu_m.div_count[3] i2=alu_m.div_count[1] i3=alu_m.div_count[0] nq=$abc$71600$new_n4167
.subckt nor4_x0 i0=alu_m.div_count[2] i1=alu_m.div_count[3] i2=alu_m.div_count[1] i3=alu_m.div_count[4] nq=$abc$71600$new_n4168
.subckt or4_x1 i0=alu_m.div_count[2] i1=alu_m.div_count[3] i2=alu_m.div_count[1] i3=alu_m.div_count[4] q=$abc$71600$new_n4169
.subckt and2_x1 i0=$abc$71600$new_n4168 i1=$abc$71600$new_n3172 q=$abc$71600$new_n4170
.subckt nand2_x0 i0=$abc$71600$new_n4168 i1=$abc$71600$new_n3172 nq=$abc$71600$new_n4171
.subckt nor2_x0 i0=registers_m.ir[13] i1=registers_m.ir[12] nq=$abc$71600$new_n4172
.subckt or2_x1 i0=registers_m.ir[13] i1=registers_m.ir[12] q=$abc$71600$new_n4173
.subckt nand2_x0 i0=$abc$71600$new_n4172 i1=registers_m.ir[15] nq=$abc$71600$new_n4174
.subckt nor3_x0 i0=registers_m.ir[14] i1=registers_m.ir[13] i2=registers_m.ir[12] nq=$abc$71600$new_n4175
.subckt or3_x1 i0=registers_m.ir[14] i1=registers_m.ir[13] i2=registers_m.ir[12] q=$abc$71600$new_n4176
.subckt and2_x1 i0=$abc$71600$new_n4175 i1=registers_m.ir[15] q=$abc$71600$new_n4177
.subckt nand2_x0 i0=$abc$71600$new_n4175 i1=registers_m.ir[15] nq=$abc$71600$new_n4178
.subckt nor2_x0 i0=memory_registers_m.micro_data[76] i1=memory_registers_m.micro_data[75] nq=$abc$71600$new_n4179
.subckt and2_x1 i0=$abc$71600$new_n4179 i1=memory_registers_m.micro_data[79] q=$abc$71600$new_n4180
.subckt and3_x1 i0=memory_registers_m.micro_data[79] i1=memory_registers_m.micro_data[77] i2=$abc$71600$new_n3165 q=$abc$71600$new_n4181
.subckt nand3_x0 i0=memory_registers_m.micro_data[79] i1=memory_registers_m.micro_data[77] i2=$abc$71600$new_n3165 nq=$abc$71600$new_n4182
.subckt and4_x1 i0=$abc$71600$new_n4179 i1=memory_registers_m.micro_data[79] i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 q=$abc$71600$new_n4183
.subckt nand4_x0 i0=$abc$71600$new_n4179 i1=memory_registers_m.micro_data[79] i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 nq=$abc$71600$new_n4184
.subckt and3_x1 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4177 q=$abc$71600$new_n4185
.subckt nand3_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n4186
.subckt and4_x1 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4177 i3=$abc$71600$new_n4170 q=$abc$71600$new_n4187
.subckt nand4_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4177 i3=$abc$71600$new_n4170 nq=$abc$71600$new_n4188
.subckt and3_x1 i0=$abc$71600$new_n4185 i1=$abc$71600$new_n4170 i2=reset_n q=$abc$71600$new_n4189
.subckt nand3_x0 i0=$abc$71600$new_n4185 i1=$abc$71600$new_n4170 i2=reset_n nq=$abc$71600$new_n4190
.subckt and2_x1 i0=$abc$71600$new_n4169 i1=reset_n q=$abc$71600$new_n4191
.subckt nand2_x0 i0=$abc$71600$new_n4169 i1=reset_n nq=$abc$71600$new_n4192
.subckt nand2_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 nq=$abc$71600$new_n4193
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[0] nq=$abc$71600$new_n4194
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[1] nq=$abc$71600$new_n4195
.subckt nand2_x0 i0=$abc$71600$new_n4195 i1=$abc$71600$new_n4194 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68589
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[1] nq=$abc$71600$new_n4197
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[2] nq=$abc$71600$new_n4198
.subckt nand2_x0 i0=$abc$71600$new_n4198 i1=$abc$71600$new_n4197 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68593
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[2] nq=$abc$71600$new_n4200
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[3] nq=$abc$71600$new_n4201
.subckt nand2_x0 i0=$abc$71600$new_n4201 i1=$abc$71600$new_n4200 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68597
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[3] nq=$abc$71600$new_n4203
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[4] nq=$abc$71600$new_n4204
.subckt nand2_x0 i0=$abc$71600$new_n4204 i1=$abc$71600$new_n4203 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68601
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[4] nq=$abc$71600$new_n4206
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[5] nq=$abc$71600$new_n4207
.subckt nand2_x0 i0=$abc$71600$new_n4207 i1=$abc$71600$new_n4206 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68605
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[5] nq=$abc$71600$new_n4209
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[6] nq=$abc$71600$new_n4210
.subckt nand2_x0 i0=$abc$71600$new_n4210 i1=$abc$71600$new_n4209 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68609
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[6] nq=$abc$71600$new_n4212
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[7] nq=$abc$71600$new_n4213
.subckt nand2_x0 i0=$abc$71600$new_n4213 i1=$abc$71600$new_n4212 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68613
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[7] nq=$abc$71600$new_n4215
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[8] nq=$abc$71600$new_n4216
.subckt nand2_x0 i0=$abc$71600$new_n4216 i1=$abc$71600$new_n4215 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68617
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[8] nq=$abc$71600$new_n4218
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[9] nq=$abc$71600$new_n4219
.subckt nand2_x0 i0=$abc$71600$new_n4219 i1=$abc$71600$new_n4218 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68621
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[9] nq=$abc$71600$new_n4221
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[10] nq=$abc$71600$new_n4222
.subckt nand2_x0 i0=$abc$71600$new_n4222 i1=$abc$71600$new_n4221 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68625
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[10] nq=$abc$71600$new_n4224
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[11] nq=$abc$71600$new_n4225
.subckt nand2_x0 i0=$abc$71600$new_n4225 i1=$abc$71600$new_n4224 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68629
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[11] nq=$abc$71600$new_n4227
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[12] nq=$abc$71600$new_n4228
.subckt nand2_x0 i0=$abc$71600$new_n4228 i1=$abc$71600$new_n4227 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68633
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[12] nq=$abc$71600$new_n4230
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[13] nq=$abc$71600$new_n4231
.subckt nand2_x0 i0=$abc$71600$new_n4231 i1=$abc$71600$new_n4230 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68637
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[13] nq=$abc$71600$new_n4233
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[14] nq=$abc$71600$new_n4234
.subckt nand2_x0 i0=$abc$71600$new_n4234 i1=$abc$71600$new_n4233 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68641
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[14] nq=$abc$71600$new_n4236
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[15] nq=$abc$71600$new_n4237
.subckt nand2_x0 i0=$abc$71600$new_n4237 i1=$abc$71600$new_n4236 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68645
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[15] nq=$abc$71600$new_n4239
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[16] nq=$abc$71600$new_n4240
.subckt nand2_x0 i0=$abc$71600$new_n4240 i1=$abc$71600$new_n4239 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68649
.subckt and2_x1 i0=memory_registers_m.micro_data[77] i1=memory_registers_m.micro_data[78] q=$abc$71600$new_n4242
.subckt nand2_x0 i0=memory_registers_m.micro_data[77] i1=memory_registers_m.micro_data[78] nq=$abc$71600$new_n4243
.subckt and2_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n3167 q=$abc$71600$new_n4244
.subckt nand2_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n3167 nq=$abc$71600$new_n4245
.subckt and3_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n3167 i2=$abc$71600$new_n3163 q=$abc$71600$new_n4246
.subckt nand3_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n3167 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n4247
.subckt nor2_x0 i0=memory_registers_m.micro_data[77] i1=memory_registers_m.micro_data[78] nq=$abc$71600$new_n4248
.subckt nand2_x0 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] nq=$abc$71600$new_n4249
.subckt and3_x1 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] q=$abc$71600$new_n4250
.subckt nand3_x0 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] nq=$abc$71600$new_n4251
.subckt and2_x1 i0=memory_registers_m.micro_data[76] i1=memory_registers_m.micro_data[75] q=$abc$71600$new_n4252
.subckt nand2_x0 i0=memory_registers_m.micro_data[76] i1=memory_registers_m.micro_data[75] nq=$abc$71600$new_n4253
.subckt and3_x1 i0=memory_registers_m.micro_data[79] i1=memory_registers_m.micro_data[76] i2=memory_registers_m.micro_data[75] q=$abc$71600$new_n4254
.subckt and3_x1 i0=$abc$71600$new_n4254 i1=memory_registers_m.micro_data[77] i2=$abc$71600$new_n3165 q=$abc$71600$new_n4255
.subckt nand3_x0 i0=$abc$71600$new_n4254 i1=memory_registers_m.micro_data[77] i2=$abc$71600$new_n3165 nq=$abc$71600$new_n4256
.subckt and2_x1 i0=memory_registers_m.micro_data[76] i1=$abc$71600$new_n3163 q=$abc$71600$new_n4257
.subckt nand2_x0 i0=memory_registers_m.micro_data[76] i1=$abc$71600$new_n3163 nq=$abc$71600$new_n4258
.subckt and3_x1 i0=memory_registers_m.micro_data[79] i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] q=$abc$71600$new_n4259
.subckt and2_x1 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 q=$abc$71600$new_n4260
.subckt nand2_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 nq=$abc$71600$new_n4261
.subckt and21nor_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=$abc$71600$new_n4255 nq=$abc$71600$new_n4262
.subckt nand3_x0 i0=$abc$71600$new_n4262 i1=$abc$71600$new_n4251 i2=$abc$71600$new_n4247 nq=$abc$71600$new_n4263
.subckt nor4_x0 i0=registers_m.decoder_alu_reg[11] i1=registers_m.decoder_alu_reg[8] i2=registers_m.decoder_alu_reg[9] i3=registers_m.decoder_alu_reg[10] nq=$abc$71600$new_n4264
.subckt or4_x1 i0=registers_m.decoder_alu_reg[11] i1=registers_m.decoder_alu_reg[8] i2=registers_m.decoder_alu_reg[9] i3=registers_m.decoder_alu_reg[10] q=$abc$71600$new_n4265
.subckt and4_x1 i0=$abc$71600$new_n4264 i1=$abc$71600$new_n4248 i2=$abc$71600$new_n4179 i3=memory_registers_m.micro_data[79] q=$abc$71600$new_n4266
.subckt nand4_x0 i0=$abc$71600$new_n4264 i1=$abc$71600$new_n4248 i2=$abc$71600$new_n4179 i3=memory_registers_m.micro_data[79] nq=$abc$71600$new_n4267
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=registers_m.decoder_alu_reg[14] nq=$abc$71600$new_n4268
.subckt and3_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n3167 q=$abc$71600$new_n4269
.subckt nand3_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n3167 nq=$abc$71600$new_n4270
.subckt and2_x1 i0=registers_m.decoder_alu_reg[3] i1=$abc$71600$new_n3189 q=$abc$71600$new_n4271
.subckt or21nand_x0 i0=registers_m.decoder_alu_reg[4] i1=registers_m.decoder_alu_reg[3] i2=$abc$71600$new_n3189 nq=$abc$71600$new_n4272
.subckt nand2_x0 i0=$abc$71600$new_n4272 i1=$abc$71600$new_n4269 nq=$abc$71600$new_n4273
.subckt nand4_x0 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[10] i3=memory_registers_m.micro_data[79] nq=$abc$71600$new_n4274
.subckt and4_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n3167 i2=memory_registers_m.micro_data[76] i3=$abc$71600$new_n3163 q=$abc$71600$new_n4275
.subckt nand4_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n3167 i2=memory_registers_m.micro_data[76] i3=$abc$71600$new_n3163 nq=$abc$71600$new_n4276
.subckt nand2_x0 i0=$abc$71600$new_n4275 i1=registers_m.ir[13] nq=$abc$71600$new_n4277
.subckt and4_x1 i0=$abc$71600$new_n4277 i1=$abc$71600$new_n4274 i2=$abc$71600$new_n4273 i3=$abc$71600$new_n4268 q=$abc$71600$new_n4278
.subckt and21nor_x0 i0=$abc$71600$new_n4278 i1=$abc$71600$new_n4263 i2=alu_m.sr[4] nq=$abc$71600$new_n4279
.subckt and2_x1 i0=$abc$71600$new_n3169 i1=registers_m.ir[12] q=$abc$71600$new_n4280
.subckt nand2_x0 i0=$abc$71600$new_n3169 i1=registers_m.ir[12] nq=$abc$71600$new_n4281
.subckt and3_x1 i0=registers_m.ir[14] i1=$abc$71600$new_n3169 i2=registers_m.ir[12] q=$abc$71600$new_n4282
.subckt nand3_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n3169 i2=registers_m.ir[12] nq=$abc$71600$new_n4283
.subckt nand2_x0 i0=registers_m.size[1] i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4284
.subckt mux2_x1 cmd=registers_m.size[1] i0=$abc$71600$new_n3022 i1=registers_m.operand1[15] q=$abc$71600$new_n4285
.subckt mux2_x1 cmd=registers_m.size[1] i0=$auto$ff.cc:721:flip_bits$71566 i1=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n4286
.subckt and2_x1 i0=registers_m.size[0] i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4287
.subckt and21nor_x0 i0=$abc$71600$new_n3177 i1=$abc$71600$new_n4286 i2=$abc$71600$new_n4287 nq=$abc$71600$new_n4288
.subckt mux2_x1 cmd=$abc$71600$new_n3177 i0=$auto$ff.cc:721:flip_bits$71422 i1=$abc$71600$new_n4286 q=$abc$71600$new_n4289
.subckt nor2_x0 i0=registers_m.size[0] i1=registers_m.size[1] nq=$abc$71600$new_n4290
.subckt or2_x1 i0=registers_m.size[0] i1=registers_m.size[1] q=$abc$71600$new_n4291
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=$auto$ff.cc:721:flip_bits$70962 q=$abc$71600$new_n4292
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=$auto$ff.cc:721:flip_bits$70962 nq=$abc$71600$new_n4293
.subckt and2_x1 i0=registers_m.size[0] i1=$auto$ff.cc:721:flip_bits$70818 q=$abc$71600$new_n4294
.subckt nand2_x0 i0=registers_m.size[0] i1=$auto$ff.cc:721:flip_bits$70818 nq=$abc$71600$new_n4295
.subckt and2_x1 i0=$abc$71600$new_n3177 i1=registers_m.size[1] q=$abc$71600$new_n4296
.subckt and3_x1 i0=$abc$71600$new_n3177 i1=registers_m.size[1] i2=$auto$ff.cc:721:flip_bits$70866 q=$abc$71600$new_n4297
.subckt nand3_x0 i0=$abc$71600$new_n3177 i1=registers_m.size[1] i2=$auto$ff.cc:721:flip_bits$70866 nq=$abc$71600$new_n4298
.subckt nand3_x0 i0=$abc$71600$new_n4298 i1=$abc$71600$new_n4295 i2=$abc$71600$new_n4293 nq=$abc$71600$new_n4299
.subckt and4_x1 i0=$abc$71600$new_n4298 i1=$abc$71600$new_n4295 i2=$abc$71600$new_n4293 i3=$abc$71600$new_n4289 q=$abc$71600$new_n4300
.subckt nand4_x0 i0=$abc$71600$new_n4298 i1=$abc$71600$new_n4295 i2=$abc$71600$new_n4293 i3=$abc$71600$new_n4289 nq=$abc$71600$new_n4301
.subckt and4_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[1] i3=$abc$71600$new_n3167 q=$abc$71600$new_n4302
.subckt nand4_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[1] i3=$abc$71600$new_n3167 nq=$abc$71600$new_n4303
.subckt and4_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[3] i3=$abc$71600$new_n3167 q=$abc$71600$new_n4304
.subckt nand4_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[3] i3=$abc$71600$new_n3167 nq=$abc$71600$new_n4305
.subckt nor2_x0 i0=registers_m.decoder_alu_reg[5] i1=registers_m.decoder_alu_reg[4] nq=$abc$71600$new_n4306
.subckt or2_x1 i0=registers_m.decoder_alu_reg[5] i1=registers_m.decoder_alu_reg[4] q=$abc$71600$new_n4307
.subckt and4_x1 i0=$abc$71600$new_n4307 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n4179 i3=$abc$71600$new_n3167 q=$abc$71600$new_n4308
.subckt nand4_x0 i0=$abc$71600$new_n4307 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n4179 i3=$abc$71600$new_n3167 nq=$abc$71600$new_n4309
.subckt and2_x1 i0=$abc$71600$new_n3164 i1=memory_registers_m.micro_data[75] q=$abc$71600$new_n4310
.subckt nand2_x0 i0=$abc$71600$new_n3164 i1=memory_registers_m.micro_data[75] nq=$abc$71600$new_n4311
.subckt and3_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4172 i2=$abc$71600$new_n3167 q=$abc$71600$new_n4312
.subckt and2_x1 i0=$abc$71600$new_n4312 i1=$abc$71600$new_n4310 q=$abc$71600$new_n4313
.subckt nand2_x0 i0=$abc$71600$new_n4312 i1=$abc$71600$new_n4310 nq=$abc$71600$new_n4314
.subckt and3_x1 i0=$abc$71600$new_n4312 i1=$abc$71600$new_n4310 i2=registers_m.ir[14] q=$abc$71600$new_n4315
.subckt nand3_x0 i0=$abc$71600$new_n4312 i1=$abc$71600$new_n4310 i2=registers_m.ir[14] nq=$abc$71600$new_n4316
.subckt and2_x1 i0=$abc$71600$new_n4316 i1=$abc$71600$new_n4309 q=$abc$71600$new_n4317
.subckt nand2_x0 i0=$abc$71600$new_n4316 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n4318
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70818 i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4319
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70818 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4320
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70818 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4321
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70818 i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4322
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70812 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n4323
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70812 i1=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n4324
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70812 i1=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n4325
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70812 i1=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n4326
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70812 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n4327
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71374 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n4328
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71374 i1=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n4329
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71374 i1=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n4330
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71374 i1=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n4331
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71374 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n4332
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71368 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n4333
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71368 i1=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n4334
.subckt and21nor_x0 i0=$abc$71600$new_n4333 i1=$abc$71600$new_n4331 i2=$abc$71600$new_n4328 nq=$abc$71600$new_n4335
.subckt or21nand_x0 i0=$abc$71600$new_n4334 i1=$abc$71600$new_n4332 i2=$abc$71600$new_n4329 nq=$abc$71600$new_n4336
.subckt and21nor_x0 i0=$abc$71600$new_n4336 i1=$abc$71600$new_n4326 i2=$abc$71600$new_n4323 nq=$abc$71600$new_n4337
.subckt or21nand_x0 i0=$abc$71600$new_n4335 i1=$abc$71600$new_n4327 i2=$abc$71600$new_n4324 nq=$abc$71600$new_n4338
.subckt or21nand_x0 i0=$abc$71600$new_n4319 i1=$abc$71600$new_n4337 i2=$abc$71600$new_n4322 nq=$abc$71600$new_n4339
.subckt and21nor_x0 i0=$abc$71600$new_n4320 i1=$abc$71600$new_n4338 i2=$abc$71600$new_n4321 nq=$abc$71600$new_n4340
.subckt or21nand_x0 i0=$abc$71600$new_n4339 i1=$abc$71600$new_n4316 i2=$abc$71600$new_n4309 nq=$abc$71600$new_n4341
.subckt and21nor_x0 i0=$abc$71600$new_n4340 i1=$abc$71600$new_n4315 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n4342
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71362 i1=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n4343
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71362 i1=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n4344
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71362 i1=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n4345
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71362 i1=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n4346
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71356 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n4347
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71356 i1=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n4348
.subckt and2_x1 i0=$abc$71600$new_n4348 i1=$abc$71600$new_n4346 q=$abc$71600$new_n4349
.subckt nand2_x0 i0=$abc$71600$new_n4348 i1=$abc$71600$new_n4346 nq=$abc$71600$new_n4350
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71356 i1=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n4351
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71356 i1=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n4352
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71356 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n4353
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71350 i1=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n4354
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71350 i1=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n4355
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71350 i1=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n4356
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71350 i1=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n4357
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71350 i1=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n4358
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n4359
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n4360
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n4361
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n4362
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n4363
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n4364
.subckt and21nor_x0 i0=alu_m.sr[4] i1=$abc$71600$new_n4363 i2=$abc$71600$new_n4359 nq=$abc$71600$new_n4365
.subckt or21nand_x0 i0=$abc$71600$new_n4365 i1=$abc$71600$new_n4358 i2=$abc$71600$new_n4355 nq=$abc$71600$new_n4366
.subckt and2_x1 i0=$abc$71600$new_n4366 i1=$abc$71600$new_n4352 q=$abc$71600$new_n4367
.subckt nand2_x0 i0=$abc$71600$new_n4366 i1=$abc$71600$new_n4352 nq=$abc$71600$new_n4368
.subckt nand2_x0 i0=$abc$71600$new_n4368 i1=$abc$71600$new_n4349 nq=$abc$71600$new_n4369
.subckt and21nor_x0 i0=$abc$71600$new_n4368 i1=$abc$71600$new_n4349 i2=$abc$71600$new_n4343 nq=$abc$71600$new_n4370
.subckt or21nand_x0 i0=$abc$71600$new_n4367 i1=$abc$71600$new_n4350 i2=$abc$71600$new_n4344 nq=$abc$71600$new_n4371
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70818 i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4372
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70818 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4373
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71368 i1=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n4374
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71368 i1=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n4375
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71368 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n4376
.subckt and4_x1 i0=$abc$71600$new_n4375 i1=$abc$71600$new_n4372 i2=$abc$71600$new_n4331 i3=$abc$71600$new_n4326 q=$abc$71600$new_n4377
.subckt or21nand_x0 i0=$abc$71600$new_n4270 i1=$abc$71600$new_n4306 i2=$abc$71600$new_n4377 nq=$abc$71600$new_n4378
.subckt or2_x1 i0=$abc$71600$new_n4378 i1=$abc$71600$new_n4371 q=$abc$71600$new_n4379
.subckt and2_x1 i0=$abc$71600$new_n4379 i1=$abc$71600$new_n4341 q=$abc$71600$new_n4380
.subckt or21nand_x0 i0=$abc$71600$new_n4378 i1=$abc$71600$new_n4371 i2=$abc$71600$new_n4341 nq=$abc$71600$new_n4381
.subckt and2_x1 i0=registers_m.operand2[7] i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4382
.subckt nand2_x0 i0=registers_m.operand2[7] i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4383
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71422 i1=registers_m.operand2[7] i2=registers_m.ir[14] nq=$abc$71600$new_n4384
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71416 i1=registers_m.operand2[6] i2=$abc$71600$new_n4373 nq=$abc$71600$new_n4385
.subckt or21nand_x0 i0=registers_m.operand1[6] i1=$auto$ff.cc:721:flip_bits$70812 i2=$abc$71600$new_n4372 nq=$abc$71600$new_n4386
.subckt nand3_x0 i0=$abc$71600$new_n4373 i1=registers_m.operand2[6] i2=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n4387
.subckt nand2_x0 i0=$abc$71600$new_n4387 i1=$abc$71600$new_n4386 nq=$abc$71600$new_n4388
.subckt and2_x1 i0=registers_m.operand2[5] i1=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n4389
.subckt nand2_x0 i0=registers_m.operand2[5] i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n4390
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71410 i1=registers_m.operand2[5] i2=$abc$71600$new_n4327 nq=$abc$71600$new_n4391
.subckt nexor2_x0 i0=$abc$71600$new_n4389 i1=$abc$71600$new_n4326 nq=$abc$71600$new_n4392
.subckt nexor2_x0 i0=$abc$71600$new_n4389 i1=$abc$71600$new_n4327 nq=$abc$71600$new_n4393
.subckt and2_x1 i0=registers_m.operand2[4] i1=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n4394
.subckt nand2_x0 i0=registers_m.operand2[4] i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n4395
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71404 i1=registers_m.operand2[4] i2=$abc$71600$new_n4332 nq=$abc$71600$new_n4396
.subckt or21nand_x0 i0=registers_m.operand1[4] i1=$auto$ff.cc:721:flip_bits$71368 i2=$abc$71600$new_n4331 nq=$abc$71600$new_n4397
.subckt and2_x1 i0=registers_m.operand2[3] i1=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n4398
.subckt nand2_x0 i0=registers_m.operand2[3] i1=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n4399
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71398 i1=registers_m.operand2[3] i2=$abc$71600$new_n4376 nq=$abc$71600$new_n4400
.subckt or21nand_x0 i0=registers_m.operand1[3] i1=$auto$ff.cc:721:flip_bits$71362 i2=$abc$71600$new_n4375 nq=$abc$71600$new_n4401
.subckt nexor2_x0 i0=$abc$71600$new_n4398 i1=$abc$71600$new_n4375 nq=$abc$71600$new_n4402
.subckt nexor2_x0 i0=$abc$71600$new_n4398 i1=$abc$71600$new_n4376 nq=$abc$71600$new_n4403
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71362 i1=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n4404
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71362 i1=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n4405
.subckt and2_x1 i0=registers_m.operand2[2] i1=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n4406
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71392 i1=registers_m.operand2[2] i2=$abc$71600$new_n4405 nq=$abc$71600$new_n4407
.subckt or21nand_x0 i0=registers_m.operand1[2] i1=$auto$ff.cc:721:flip_bits$71356 i2=$abc$71600$new_n4404 nq=$abc$71600$new_n4408
.subckt nexor2_x0 i0=$abc$71600$new_n4406 i1=$abc$71600$new_n4404 nq=$abc$71600$new_n4409
.subckt nexor2_x0 i0=$abc$71600$new_n4406 i1=$abc$71600$new_n4405 nq=$abc$71600$new_n4410
.subckt and2_x1 i0=registers_m.operand2[1] i1=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n4411
.subckt or21nand_x0 i0=registers_m.operand1[1] i1=$auto$ff.cc:721:flip_bits$71350 i2=$abc$71600$new_n4352 nq=$abc$71600$new_n4412
.subckt and3_x1 i0=$abc$71600$new_n4353 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n4413
.subckt nexor2_x0 i0=$abc$71600$new_n4411 i1=$abc$71600$new_n4352 nq=$abc$71600$new_n4414
.subckt nexor2_x0 i0=$abc$71600$new_n4411 i1=$abc$71600$new_n4353 nq=$abc$71600$new_n4415
.subckt nor2_x0 i0=alu_m.sr[4] i1=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n4416
.subckt nand2_x0 i0=alu_m.sr[4] i1=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n4417
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$abc$71600$new_n4416 i2=$abc$71600$new_n4417 nq=$abc$71600$new_n4418
.subckt and2_x1 i0=$abc$71600$new_n4418 i1=$abc$71600$new_n4358 q=$abc$71600$new_n4419
.subckt or21nand_x0 i0=$abc$71600$new_n4419 i1=$abc$71600$new_n4413 i2=$abc$71600$new_n4412 nq=$abc$71600$new_n4420
.subckt and2_x1 i0=$abc$71600$new_n4420 i1=$abc$71600$new_n4409 q=$abc$71600$new_n4421
.subckt nand2_x0 i0=$abc$71600$new_n4420 i1=$abc$71600$new_n4409 nq=$abc$71600$new_n4422
.subckt and21nor_x0 i0=$abc$71600$new_n4422 i1=$abc$71600$new_n4408 i2=$abc$71600$new_n4403 nq=$abc$71600$new_n4423
.subckt or21nand_x0 i0=$abc$71600$new_n4421 i1=$abc$71600$new_n4407 i2=$abc$71600$new_n4402 nq=$abc$71600$new_n4424
.subckt and2_x1 i0=$abc$71600$new_n4424 i1=$abc$71600$new_n4401 q=$abc$71600$new_n4425
.subckt nexor2_x0 i0=$abc$71600$new_n4394 i1=$abc$71600$new_n4331 nq=$abc$71600$new_n4426
.subckt nexor2_x0 i0=$abc$71600$new_n4394 i1=$abc$71600$new_n4332 nq=$abc$71600$new_n4427
.subckt and21nor_x0 i0=$abc$71600$new_n4401 i1=$abc$71600$new_n4424 i2=$abc$71600$new_n4427 nq=$abc$71600$new_n4428
.subckt or21nand_x0 i0=$abc$71600$new_n4400 i1=$abc$71600$new_n4423 i2=$abc$71600$new_n4426 nq=$abc$71600$new_n4429
.subckt and2_x1 i0=$abc$71600$new_n4429 i1=$abc$71600$new_n4397 q=$abc$71600$new_n4430
.subckt or21nand_x0 i0=$abc$71600$new_n4428 i1=$abc$71600$new_n4396 i2=$abc$71600$new_n4392 nq=$abc$71600$new_n4431
.subckt or21nand_x0 i0=$abc$71600$new_n4385 i1=$abc$71600$new_n4391 i2=$abc$71600$new_n4387 nq=$abc$71600$new_n4432
.subckt or21nand_x0 i0=$abc$71600$new_n4388 i1=$abc$71600$new_n4431 i2=$abc$71600$new_n4432 nq=$abc$71600$new_n4433
.subckt nand2_x0 i0=$abc$71600$new_n4433 i1=$abc$71600$new_n4384 nq=$abc$71600$new_n4434
.subckt and21nor_x0 i0=$abc$71600$new_n4433 i1=$abc$71600$new_n4384 i2=$abc$71600$new_n4314 nq=$abc$71600$new_n4435
.subckt nand2_x0 i0=$abc$71600$new_n4434 i1=$abc$71600$new_n4313 nq=$abc$71600$new_n4436
.subckt and3_x1 i0=$abc$71600$new_n4312 i1=$abc$71600$new_n4310 i2=$abc$71600$new_n3171 q=$abc$71600$new_n4437
.subckt nand3_x0 i0=$abc$71600$new_n4312 i1=$abc$71600$new_n4310 i2=$abc$71600$new_n3171 nq=$abc$71600$new_n4438
.subckt and3_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 q=$abc$71600$new_n4439
.subckt nand3_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 nq=$abc$71600$new_n4440
.subckt and3_x1 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=memory_registers_m.micro_data[76] q=$abc$71600$new_n4441
.subckt nand3_x0 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=memory_registers_m.micro_data[76] nq=$abc$71600$new_n4442
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=memory_registers_m.micro_data[76] i3=$abc$71600$new_n3163 q=$abc$71600$new_n4443
.subckt nand4_x0 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=memory_registers_m.micro_data[76] i3=$abc$71600$new_n3163 nq=$abc$71600$new_n4444
.subckt and2_x1 i0=$abc$71600$new_n4443 i1=registers_m.decoder_alu_reg[6] q=$abc$71600$new_n4445
.subckt nand2_x0 i0=$abc$71600$new_n4443 i1=registers_m.decoder_alu_reg[6] nq=$abc$71600$new_n4446
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70962 i1=$auto$ff.cc:721:flip_bits$71566 q=$abc$71600$new_n4447
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70962 i1=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n4448
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70962 i1=$auto$ff.cc:721:flip_bits$71566 q=$abc$71600$new_n4449
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70962 i1=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n4450
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70956 i1=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n4451
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70956 i1=$auto$ff.cc:721:flip_bits$71560 q=$abc$71600$new_n4452
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70956 i1=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n4453
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70956 i1=$auto$ff.cc:721:flip_bits$71560 q=$abc$71600$new_n4454
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70956 i1=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n4455
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70950 i1=$auto$ff.cc:721:flip_bits$71554 q=$abc$71600$new_n4456
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70950 i1=$auto$ff.cc:721:flip_bits$71554 q=$abc$71600$new_n4457
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70950 i1=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n4458
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70944 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n4459
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70944 i1=$auto$ff.cc:721:flip_bits$71548 q=$abc$71600$new_n4460
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70944 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n4461
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70944 i1=$auto$ff.cc:721:flip_bits$71548 q=$abc$71600$new_n4462
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70944 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n4463
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70938 i1=$auto$ff.cc:721:flip_bits$71542 q=$abc$71600$new_n4464
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70938 i1=$auto$ff.cc:721:flip_bits$71542 q=$abc$71600$new_n4465
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70938 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n4466
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70932 i1=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n4467
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70932 i1=$auto$ff.cc:721:flip_bits$71536 q=$abc$71600$new_n4468
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70932 i1=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n4469
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70932 i1=$auto$ff.cc:721:flip_bits$71536 q=$abc$71600$new_n4470
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70932 i1=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n4471
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70926 i1=$auto$ff.cc:721:flip_bits$71530 q=$abc$71600$new_n4472
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70926 i1=$auto$ff.cc:721:flip_bits$71530 q=$abc$71600$new_n4473
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70926 i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n4474
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70920 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n4475
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70920 i1=$auto$ff.cc:721:flip_bits$71524 q=$abc$71600$new_n4476
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70920 i1=$auto$ff.cc:721:flip_bits$71524 q=$abc$71600$new_n4477
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70920 i1=$auto$ff.cc:721:flip_bits$71524 q=$abc$71600$new_n4478
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70920 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n4479
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70914 i1=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n4480
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70914 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n4481
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70914 i1=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n4482
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70908 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4483
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70908 i1=$auto$ff.cc:721:flip_bits$71512 q=$abc$71600$new_n4484
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70908 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4485
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70908 i1=$auto$ff.cc:721:flip_bits$71512 q=$abc$71600$new_n4486
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70908 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4487
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70902 i1=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n4488
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70902 i1=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n4489
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70902 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n4490
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70896 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n4491
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70896 i1=$auto$ff.cc:721:flip_bits$71500 q=$abc$71600$new_n4492
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70896 i1=$auto$ff.cc:721:flip_bits$71500 q=$abc$71600$new_n4493
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70896 i1=$auto$ff.cc:721:flip_bits$71500 q=$abc$71600$new_n4494
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70896 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n4495
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70890 i1=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n4496
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70890 i1=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n4497
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70890 i1=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n4498
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70884 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n4499
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70884 i1=$auto$ff.cc:721:flip_bits$71488 q=$abc$71600$new_n4500
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70884 i1=$auto$ff.cc:721:flip_bits$71488 q=$abc$71600$new_n4501
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70884 i1=$auto$ff.cc:721:flip_bits$71488 q=$abc$71600$new_n4502
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70884 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n4503
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70878 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n4504
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70878 i1=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n4505
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70878 i1=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n4506
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70878 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n4507
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70872 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n4508
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70872 i1=$auto$ff.cc:721:flip_bits$71476 q=$abc$71600$new_n4509
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70872 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n4510
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70872 i1=$auto$ff.cc:721:flip_bits$71476 q=$abc$71600$new_n4511
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70872 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n4512
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n4513
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4514
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4515
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n4516
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70860 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n4517
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70860 i1=$auto$ff.cc:721:flip_bits$71464 q=$abc$71600$new_n4518
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70860 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n4519
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70860 i1=$auto$ff.cc:721:flip_bits$71464 q=$abc$71600$new_n4520
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70860 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n4521
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70854 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n4522
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70854 i1=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n4523
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70854 i1=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n4524
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70854 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n4525
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70848 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n4526
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70848 i1=$auto$ff.cc:721:flip_bits$71452 q=$abc$71600$new_n4527
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70848 i1=$auto$ff.cc:721:flip_bits$71452 q=$abc$71600$new_n4528
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70848 i1=$auto$ff.cc:721:flip_bits$71452 q=$abc$71600$new_n4529
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70848 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n4530
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70842 i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n4531
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70842 i1=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n4532
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70842 i1=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n4533
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70842 i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n4534
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70836 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n4535
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70836 i1=$auto$ff.cc:721:flip_bits$71440 q=$abc$71600$new_n4536
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70836 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n4537
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70836 i1=$auto$ff.cc:721:flip_bits$71440 q=$abc$71600$new_n4538
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70836 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n4539
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70830 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n4540
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70830 i1=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n4541
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70830 i1=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n4542
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70830 i1=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n4543
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70830 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n4544
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$70824 i1=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n4545
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$70824 i1=$auto$ff.cc:721:flip_bits$71428 q=$abc$71600$new_n4546
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70824 i1=$auto$ff.cc:721:flip_bits$71428 q=$abc$71600$new_n4547
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70824 i1=$auto$ff.cc:721:flip_bits$71428 q=$abc$71600$new_n4548
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70824 i1=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n4549
.subckt and21nor_x0 i0=$abc$71600$new_n4359 i1=$abc$71600$new_n4357 i2=$abc$71600$new_n4354 nq=$abc$71600$new_n4550
.subckt or21nand_x0 i0=$abc$71600$new_n4360 i1=$abc$71600$new_n4358 i2=$abc$71600$new_n4355 nq=$abc$71600$new_n4551
.subckt and21nor_x0 i0=$abc$71600$new_n4348 i1=$abc$71600$new_n4346 i2=$abc$71600$new_n4343 nq=$abc$71600$new_n4552
.subckt or21nand_x0 i0=$abc$71600$new_n4347 i1=$abc$71600$new_n4345 i2=$abc$71600$new_n4344 nq=$abc$71600$new_n4553
.subckt and2_x1 i0=$abc$71600$new_n4404 i1=$abc$71600$new_n4352 q=$abc$71600$new_n4554
.subckt nand2_x0 i0=$abc$71600$new_n4404 i1=$abc$71600$new_n4352 nq=$abc$71600$new_n4555
.subckt or21nand_x0 i0=$abc$71600$new_n4550 i1=$abc$71600$new_n4555 i2=$abc$71600$new_n4553 nq=$abc$71600$new_n4556
.subckt and21nor_x0 i0=$abc$71600$new_n4551 i1=$abc$71600$new_n4554 i2=$abc$71600$new_n4552 nq=$abc$71600$new_n4557
.subckt and2_x1 i0=$abc$71600$new_n4556 i1=$abc$71600$new_n4377 q=$abc$71600$new_n4558
.subckt nand2_x0 i0=$abc$71600$new_n4556 i1=$abc$71600$new_n4377 nq=$abc$71600$new_n4559
.subckt and2_x1 i0=$abc$71600$new_n4559 i1=$abc$71600$new_n4340 q=$abc$71600$new_n4560
.subckt and21nor_x0 i0=$abc$71600$new_n4340 i1=$abc$71600$new_n4559 i2=$abc$71600$new_n4549 nq=$abc$71600$new_n4561
.subckt or21nand_x0 i0=$abc$71600$new_n4339 i1=$abc$71600$new_n4558 i2=$abc$71600$new_n4548 nq=$abc$71600$new_n4562
.subckt and2_x1 i0=$abc$71600$new_n4562 i1=$abc$71600$new_n4546 q=$abc$71600$new_n4563
.subckt and21nor_x0 i0=$abc$71600$new_n4562 i1=$abc$71600$new_n4546 i2=$abc$71600$new_n4544 nq=$abc$71600$new_n4564
.subckt or21nand_x0 i0=$abc$71600$new_n4561 i1=$abc$71600$new_n4545 i2=$abc$71600$new_n4543 nq=$abc$71600$new_n4565
.subckt and2_x1 i0=$abc$71600$new_n4565 i1=$abc$71600$new_n4541 q=$abc$71600$new_n4566
.subckt and21nor_x0 i0=$abc$71600$new_n4565 i1=$abc$71600$new_n4541 i2=$abc$71600$new_n4539 nq=$abc$71600$new_n4567
.subckt or21nand_x0 i0=$abc$71600$new_n4564 i1=$abc$71600$new_n4540 i2=$abc$71600$new_n4538 nq=$abc$71600$new_n4568
.subckt nand2_x0 i0=$abc$71600$new_n4568 i1=$abc$71600$new_n4536 nq=$abc$71600$new_n4569
.subckt and3_x1 i0=$abc$71600$new_n4568 i1=$abc$71600$new_n4536 i2=$abc$71600$new_n4532 q=$abc$71600$new_n4570
.subckt nand3_x0 i0=$abc$71600$new_n4568 i1=$abc$71600$new_n4536 i2=$abc$71600$new_n4532 nq=$abc$71600$new_n4571
.subckt nand2_x0 i0=$abc$71600$new_n4571 i1=$abc$71600$new_n4534 nq=$abc$71600$new_n4572
.subckt and3_x1 i0=$abc$71600$new_n4571 i1=$abc$71600$new_n4534 i2=$abc$71600$new_n4529 q=$abc$71600$new_n4573
.subckt nand3_x0 i0=$abc$71600$new_n4571 i1=$abc$71600$new_n4534 i2=$abc$71600$new_n4529 nq=$abc$71600$new_n4574
.subckt and2_x1 i0=$abc$71600$new_n4574 i1=$abc$71600$new_n4527 q=$abc$71600$new_n4575
.subckt nand2_x0 i0=$abc$71600$new_n4574 i1=$abc$71600$new_n4527 nq=$abc$71600$new_n4576
.subckt or21nand_x0 i0=$abc$71600$new_n4573 i1=$abc$71600$new_n4526 i2=$abc$71600$new_n4525 nq=$abc$71600$new_n4577
.subckt and3_x1 i0=$abc$71600$new_n4574 i1=$abc$71600$new_n4527 i2=$abc$71600$new_n4523 q=$abc$71600$new_n4578
.subckt nand3_x0 i0=$abc$71600$new_n4574 i1=$abc$71600$new_n4527 i2=$abc$71600$new_n4523 nq=$abc$71600$new_n4579
.subckt and2_x1 i0=$abc$71600$new_n4577 i1=$abc$71600$new_n4523 q=$abc$71600$new_n4580
.subckt and3_x1 i0=$abc$71600$new_n4579 i1=$abc$71600$new_n4525 i2=$abc$71600$new_n4520 q=$abc$71600$new_n4581
.subckt nand3_x0 i0=$abc$71600$new_n4579 i1=$abc$71600$new_n4525 i2=$abc$71600$new_n4520 nq=$abc$71600$new_n4582
.subckt and2_x1 i0=$abc$71600$new_n4582 i1=$abc$71600$new_n4518 q=$abc$71600$new_n4583
.subckt nand3_x0 i0=$abc$71600$new_n4582 i1=$abc$71600$new_n4518 i2=$abc$71600$new_n4516 nq=$abc$71600$new_n4584
.subckt and21nor_x0 i0=$abc$71600$new_n4582 i1=$abc$71600$new_n4518 i2=$abc$71600$new_n4513 nq=$abc$71600$new_n4585
.subckt or21nand_x0 i0=$abc$71600$new_n4581 i1=$abc$71600$new_n4517 i2=$abc$71600$new_n4514 nq=$abc$71600$new_n4586
.subckt and2_x1 i0=$abc$71600$new_n4584 i1=$abc$71600$new_n4514 q=$abc$71600$new_n4587
.subckt and21nor_x0 i0=$abc$71600$new_n4586 i1=$abc$71600$new_n4516 i2=$abc$71600$new_n4512 nq=$abc$71600$new_n4588
.subckt or21nand_x0 i0=$abc$71600$new_n4585 i1=$abc$71600$new_n4515 i2=$abc$71600$new_n4511 nq=$abc$71600$new_n4589
.subckt nand2_x0 i0=$abc$71600$new_n4589 i1=$abc$71600$new_n4509 nq=$abc$71600$new_n4590
.subckt or21nand_x0 i0=$abc$71600$new_n4588 i1=$abc$71600$new_n4508 i2=$abc$71600$new_n4507 nq=$abc$71600$new_n4591
.subckt and3_x1 i0=$abc$71600$new_n4589 i1=$abc$71600$new_n4509 i2=$abc$71600$new_n4505 q=$abc$71600$new_n4592
.subckt nand3_x0 i0=$abc$71600$new_n4589 i1=$abc$71600$new_n4509 i2=$abc$71600$new_n4505 nq=$abc$71600$new_n4593
.subckt and2_x1 i0=$abc$71600$new_n4591 i1=$abc$71600$new_n4505 q=$abc$71600$new_n4594
.subckt and3_x1 i0=$abc$71600$new_n4593 i1=$abc$71600$new_n4507 i2=$abc$71600$new_n4502 q=$abc$71600$new_n4595
.subckt nand3_x0 i0=$abc$71600$new_n4593 i1=$abc$71600$new_n4507 i2=$abc$71600$new_n4502 nq=$abc$71600$new_n4596
.subckt and2_x1 i0=$abc$71600$new_n4596 i1=$abc$71600$new_n4500 q=$abc$71600$new_n4597
.subckt or21nand_x0 i0=$abc$71600$new_n4595 i1=$abc$71600$new_n4499 i2=$abc$71600$new_n4498 nq=$abc$71600$new_n4598
.subckt and3_x1 i0=$abc$71600$new_n4596 i1=$abc$71600$new_n4500 i2=$abc$71600$new_n4496 q=$abc$71600$new_n4599
.subckt nand3_x0 i0=$abc$71600$new_n4596 i1=$abc$71600$new_n4500 i2=$abc$71600$new_n4496 nq=$abc$71600$new_n4600
.subckt and2_x1 i0=$abc$71600$new_n4598 i1=$abc$71600$new_n4496 q=$abc$71600$new_n4601
.subckt and3_x1 i0=$abc$71600$new_n4600 i1=$abc$71600$new_n4498 i2=$abc$71600$new_n4494 q=$abc$71600$new_n4602
.subckt nand3_x0 i0=$abc$71600$new_n4600 i1=$abc$71600$new_n4498 i2=$abc$71600$new_n4494 nq=$abc$71600$new_n4603
.subckt nand2_x0 i0=$abc$71600$new_n4603 i1=$abc$71600$new_n4492 nq=$abc$71600$new_n4604
.subckt and3_x1 i0=$abc$71600$new_n4603 i1=$abc$71600$new_n4492 i2=$abc$71600$new_n4488 q=$abc$71600$new_n4605
.subckt nand3_x0 i0=$abc$71600$new_n4603 i1=$abc$71600$new_n4492 i2=$abc$71600$new_n4488 nq=$abc$71600$new_n4606
.subckt and3_x1 i0=$abc$71600$new_n4606 i1=$abc$71600$new_n4490 i2=$abc$71600$new_n4486 q=$abc$71600$new_n4607
.subckt nand3_x0 i0=$abc$71600$new_n4606 i1=$abc$71600$new_n4490 i2=$abc$71600$new_n4486 nq=$abc$71600$new_n4608
.subckt and3_x1 i0=$abc$71600$new_n4608 i1=$abc$71600$new_n4484 i2=$abc$71600$new_n4482 q=$abc$71600$new_n4609
.subckt nand3_x0 i0=$abc$71600$new_n4608 i1=$abc$71600$new_n4484 i2=$abc$71600$new_n4482 nq=$abc$71600$new_n4610
.subckt and2_x1 i0=$abc$71600$new_n4610 i1=$abc$71600$new_n4481 q=$abc$71600$new_n4611
.subckt and3_x1 i0=$abc$71600$new_n4610 i1=$abc$71600$new_n4481 i2=$abc$71600$new_n4478 q=$abc$71600$new_n4612
.subckt nand3_x0 i0=$abc$71600$new_n4610 i1=$abc$71600$new_n4481 i2=$abc$71600$new_n4478 nq=$abc$71600$new_n4613
.subckt nand2_x0 i0=$abc$71600$new_n4613 i1=$abc$71600$new_n4476 nq=$abc$71600$new_n4614
.subckt or21nand_x0 i0=$abc$71600$new_n4612 i1=$abc$71600$new_n4475 i2=$abc$71600$new_n4474 nq=$abc$71600$new_n4615
.subckt and3_x1 i0=$abc$71600$new_n4613 i1=$abc$71600$new_n4476 i2=$abc$71600$new_n4472 q=$abc$71600$new_n4616
.subckt nand3_x0 i0=$abc$71600$new_n4613 i1=$abc$71600$new_n4476 i2=$abc$71600$new_n4472 nq=$abc$71600$new_n4617
.subckt and2_x1 i0=$abc$71600$new_n4615 i1=$abc$71600$new_n4472 q=$abc$71600$new_n4618
.subckt and3_x1 i0=$abc$71600$new_n4617 i1=$abc$71600$new_n4474 i2=$abc$71600$new_n4470 q=$abc$71600$new_n4619
.subckt nand3_x0 i0=$abc$71600$new_n4617 i1=$abc$71600$new_n4474 i2=$abc$71600$new_n4470 nq=$abc$71600$new_n4620
.subckt and2_x1 i0=$abc$71600$new_n4620 i1=$abc$71600$new_n4468 q=$abc$71600$new_n4621
.subckt nand2_x0 i0=$abc$71600$new_n4620 i1=$abc$71600$new_n4468 nq=$abc$71600$new_n4622
.subckt or21nand_x0 i0=$abc$71600$new_n4619 i1=$abc$71600$new_n4467 i2=$abc$71600$new_n4466 nq=$abc$71600$new_n4623
.subckt and3_x1 i0=$abc$71600$new_n4620 i1=$abc$71600$new_n4468 i2=$abc$71600$new_n4464 q=$abc$71600$new_n4624
.subckt nand3_x0 i0=$abc$71600$new_n4620 i1=$abc$71600$new_n4468 i2=$abc$71600$new_n4464 nq=$abc$71600$new_n4625
.subckt and2_x1 i0=$abc$71600$new_n4623 i1=$abc$71600$new_n4464 q=$abc$71600$new_n4626
.subckt and3_x1 i0=$abc$71600$new_n4625 i1=$abc$71600$new_n4466 i2=$abc$71600$new_n4462 q=$abc$71600$new_n4627
.subckt nand3_x0 i0=$abc$71600$new_n4625 i1=$abc$71600$new_n4466 i2=$abc$71600$new_n4462 nq=$abc$71600$new_n4628
.subckt and2_x1 i0=$abc$71600$new_n4628 i1=$abc$71600$new_n4460 q=$abc$71600$new_n4629
.subckt nand2_x0 i0=$abc$71600$new_n4628 i1=$abc$71600$new_n4460 nq=$abc$71600$new_n4630
.subckt or21nand_x0 i0=$abc$71600$new_n4627 i1=$abc$71600$new_n4459 i2=$abc$71600$new_n4458 nq=$abc$71600$new_n4631
.subckt and3_x1 i0=$abc$71600$new_n4628 i1=$abc$71600$new_n4460 i2=$abc$71600$new_n4456 q=$abc$71600$new_n4632
.subckt nand3_x0 i0=$abc$71600$new_n4628 i1=$abc$71600$new_n4460 i2=$abc$71600$new_n4456 nq=$abc$71600$new_n4633
.subckt and2_x1 i0=$abc$71600$new_n4631 i1=$abc$71600$new_n4456 q=$abc$71600$new_n4634
.subckt and3_x1 i0=$abc$71600$new_n4633 i1=$abc$71600$new_n4458 i2=$abc$71600$new_n4454 q=$abc$71600$new_n4635
.subckt nand3_x0 i0=$abc$71600$new_n4633 i1=$abc$71600$new_n4458 i2=$abc$71600$new_n4454 nq=$abc$71600$new_n4636
.subckt and2_x1 i0=$abc$71600$new_n4636 i1=$abc$71600$new_n4452 q=$abc$71600$new_n4637
.subckt and3_x1 i0=$abc$71600$new_n4636 i1=$abc$71600$new_n4452 i2=$abc$71600$new_n4450 q=$abc$71600$new_n4638
.subckt nand3_x0 i0=$abc$71600$new_n4636 i1=$abc$71600$new_n4452 i2=$abc$71600$new_n4450 nq=$abc$71600$new_n4639
.subckt and21nor_x0 i0=$abc$71600$new_n4636 i1=$abc$71600$new_n4452 i2=$abc$71600$new_n4450 nq=$abc$71600$new_n4640
.subckt or21nand_x0 i0=$abc$71600$new_n4635 i1=$abc$71600$new_n4451 i2=$abc$71600$new_n4449 nq=$abc$71600$new_n4641
.subckt nexor2_x0 i0=$abc$71600$new_n4637 i1=$abc$71600$new_n4450 nq=$abc$71600$new_n4642
.subckt nexor2_x0 i0=$abc$71600$new_n4637 i1=$abc$71600$new_n4449 nq=$abc$71600$new_n4643
.subckt and21nor_x0 i0=$abc$71600$new_n4641 i1=$abc$71600$new_n4639 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n4644
.subckt or21nand_x0 i0=$abc$71600$new_n4640 i1=$abc$71600$new_n4638 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n4645
.subckt nor2_x0 i0=registers_m.ir[9] i1=registers_m.ir[8] nq=$abc$71600$new_n4646
.subckt and3_x1 i0=$abc$71600$new_n4646 i1=registers_m.ir[11] i2=$abc$71600$new_n3184 q=$abc$71600$new_n4647
.subckt nand3_x0 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[6] nq=$abc$71600$new_n4648
.subckt nor2_x0 i0=registers_m.ir[11] i1=registers_m.ir[8] nq=$abc$71600$new_n4649
.subckt and4_x1 i0=$abc$71600$new_n4649 i1=$abc$71600$new_n4254 i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 q=$abc$71600$new_n4650
.subckt nand4_x0 i0=$abc$71600$new_n4649 i1=$abc$71600$new_n4254 i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 nq=$abc$71600$new_n4651
.subckt mux2_x1 cmd=$abc$71600$new_n4648 i0=$auto$ff.cc:721:flip_bits$71470 i1=$abc$71600$new_n3180 q=$abc$71600$new_n4652
.subckt or21nand_x0 i0=$abc$71600$new_n4652 i1=$abc$71600$new_n4650 i2=$abc$71600$new_n4444 nq=$abc$71600$new_n4653
.subckt and2_x1 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] q=$abc$71600$new_n4654
.subckt nand2_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] nq=$abc$71600$new_n4655
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$abc$71600$new_n3024 nq=$abc$71600$new_n4656
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n4657
.subckt and2_x1 i0=$abc$71600$new_n4656 i1=$abc$71600$new_n3023 q=$abc$71600$new_n4658
.subckt nand2_x0 i0=$abc$71600$new_n4656 i1=$abc$71600$new_n3023 nq=$abc$71600$new_n4659
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n4660
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3024 nq=$abc$71600$new_n4661
.subckt mux2_x1 cmd=$abc$71600$new_n3025 i0=$abc$71600$new_n4661 i1=$abc$71600$new_n4657 q=$abc$71600$new_n4662
.subckt mux2_x1 cmd=$abc$71600$new_n3025 i0=$abc$71600$new_n4660 i1=$abc$71600$new_n4656 q=$abc$71600$new_n4663
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$abc$71600$new_n3026 nq=$abc$71600$new_n4664
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n4665
.subckt and2_x1 i0=$abc$71600$new_n4664 i1=$abc$71600$new_n3025 q=$abc$71600$new_n4666
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n4667
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3026 nq=$abc$71600$new_n4668
.subckt mux2_x1 cmd=$abc$71600$new_n3025 i0=$abc$71600$new_n4668 i1=$abc$71600$new_n4665 q=$abc$71600$new_n4669
.subckt mux2_x1 cmd=$abc$71600$new_n3025 i0=$abc$71600$new_n4667 i1=$abc$71600$new_n4664 q=$abc$71600$new_n4670
.subckt mux2_x1 cmd=$abc$71600$new_n3027 i0=$abc$71600$new_n4668 i1=$abc$71600$new_n4665 q=$abc$71600$new_n4671
.subckt mux2_x1 cmd=$abc$71600$new_n3027 i0=$abc$71600$new_n4667 i1=$abc$71600$new_n4664 q=$abc$71600$new_n4672
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$abc$71600$new_n3028 nq=$abc$71600$new_n4673
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n4674
.subckt and2_x1 i0=$abc$71600$new_n4673 i1=$abc$71600$new_n3027 q=$abc$71600$new_n4675
.subckt nand2_x0 i0=$abc$71600$new_n4673 i1=$abc$71600$new_n3027 nq=$abc$71600$new_n4676
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n4677
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3028 nq=$abc$71600$new_n4678
.subckt mux2_x1 cmd=$abc$71600$new_n3027 i0=$abc$71600$new_n4678 i1=$abc$71600$new_n4674 q=$abc$71600$new_n4679
.subckt mux2_x1 cmd=$abc$71600$new_n3027 i0=$abc$71600$new_n4677 i1=$abc$71600$new_n4673 q=$abc$71600$new_n4680
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n4681
.subckt mux2_x1 cmd=$abc$71600$new_n3029 i0=$abc$71600$new_n4678 i1=$abc$71600$new_n4674 q=$abc$71600$new_n4682
.subckt mux2_x1 cmd=$abc$71600$new_n3029 i0=$abc$71600$new_n4677 i1=$abc$71600$new_n4673 q=$abc$71600$new_n4683
.subckt and2_x1 i0=$abc$71600$new_n4681 i1=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n4684
.subckt nand2_x0 i0=$abc$71600$new_n4681 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n4685
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n4686
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3030 nq=$abc$71600$new_n4687
.subckt nand2_x0 i0=$abc$71600$new_n4686 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n4688
.subckt and2_x1 i0=$abc$71600$new_n4688 i1=$abc$71600$new_n4685 q=$abc$71600$new_n4689
.subckt nand2_x0 i0=$abc$71600$new_n4688 i1=$abc$71600$new_n4685 nq=$abc$71600$new_n4690
.subckt nand2_x0 i0=$abc$71600$new_n4686 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4691
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4692
.subckt nand2_x0 i0=$abc$71600$new_n4692 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n4693
.subckt and2_x1 i0=$abc$71600$new_n4693 i1=$abc$71600$new_n4691 q=$abc$71600$new_n4694
.subckt nand2_x0 i0=$abc$71600$new_n4693 i1=$abc$71600$new_n4691 nq=$abc$71600$new_n4695
.subckt and2_x1 i0=$abc$71600$new_n4692 i1=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n4696
.subckt nand2_x0 i0=$abc$71600$new_n4692 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n4697
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n4698
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3032 nq=$abc$71600$new_n4699
.subckt nand2_x0 i0=$abc$71600$new_n4698 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4700
.subckt and2_x1 i0=$abc$71600$new_n4700 i1=$abc$71600$new_n4697 q=$abc$71600$new_n4701
.subckt nand2_x0 i0=$abc$71600$new_n4700 i1=$abc$71600$new_n4697 nq=$abc$71600$new_n4702
.subckt nand2_x0 i0=$abc$71600$new_n4698 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n4703
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n4704
.subckt nand2_x0 i0=$abc$71600$new_n4704 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n4705
.subckt and2_x1 i0=$abc$71600$new_n4705 i1=$abc$71600$new_n4703 q=$abc$71600$new_n4706
.subckt nand2_x0 i0=$abc$71600$new_n4705 i1=$abc$71600$new_n4703 nq=$abc$71600$new_n4707
.subckt and2_x1 i0=$abc$71600$new_n4704 i1=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n4708
.subckt nand2_x0 i0=$abc$71600$new_n4704 i1=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n4709
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n4710
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3034 nq=$abc$71600$new_n4711
.subckt nand2_x0 i0=$abc$71600$new_n4710 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n4712
.subckt and2_x1 i0=$abc$71600$new_n4712 i1=$abc$71600$new_n4709 q=$abc$71600$new_n4713
.subckt nand2_x0 i0=$abc$71600$new_n4712 i1=$abc$71600$new_n4709 nq=$abc$71600$new_n4714
.subckt nand2_x0 i0=$abc$71600$new_n4710 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n4715
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n4716
.subckt nand2_x0 i0=$abc$71600$new_n4716 i1=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n4717
.subckt and2_x1 i0=$abc$71600$new_n4717 i1=$abc$71600$new_n4715 q=$abc$71600$new_n4718
.subckt nand2_x0 i0=$abc$71600$new_n4717 i1=$abc$71600$new_n4715 nq=$abc$71600$new_n4719
.subckt and2_x1 i0=$abc$71600$new_n4716 i1=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n4720
.subckt nand2_x0 i0=$abc$71600$new_n4716 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n4721
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n4722
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=$abc$71600$new_n3036 nq=$abc$71600$new_n4723
.subckt nand2_x0 i0=$abc$71600$new_n4722 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n4724
.subckt and2_x1 i0=$abc$71600$new_n4724 i1=$abc$71600$new_n4721 q=$abc$71600$new_n4725
.subckt nand2_x0 i0=$abc$71600$new_n4724 i1=$abc$71600$new_n4721 nq=$abc$71600$new_n4726
.subckt nand2_x0 i0=$abc$71600$new_n4722 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n4727
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n4728
.subckt nand2_x0 i0=$abc$71600$new_n4728 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n4729
.subckt and2_x1 i0=$abc$71600$new_n4729 i1=$abc$71600$new_n4727 q=$abc$71600$new_n4730
.subckt nand2_x0 i0=$abc$71600$new_n4729 i1=$abc$71600$new_n4727 nq=$abc$71600$new_n4731
.subckt and2_x1 i0=$abc$71600$new_n4728 i1=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n4732
.subckt nand2_x0 i0=$abc$71600$new_n4728 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4733
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4734
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[15] nq=$abc$71600$new_n4735
.subckt nand2_x0 i0=$abc$71600$new_n4734 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n4736
.subckt and2_x1 i0=$abc$71600$new_n4736 i1=$abc$71600$new_n4733 q=$abc$71600$new_n4737
.subckt nand2_x0 i0=$abc$71600$new_n4734 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n4738
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n4739
.subckt nand2_x0 i0=$abc$71600$new_n4739 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4740
.subckt and2_x1 i0=$abc$71600$new_n4740 i1=$abc$71600$new_n4738 q=$abc$71600$new_n4741
.subckt nand2_x0 i0=$abc$71600$new_n4740 i1=$abc$71600$new_n4738 nq=$abc$71600$new_n4742
.subckt and2_x1 i0=$abc$71600$new_n4739 i1=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n4743
.subckt nand2_x0 i0=$abc$71600$new_n4739 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n4744
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n4745
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[13] nq=$abc$71600$new_n4746
.subckt nand2_x0 i0=$abc$71600$new_n4745 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n4747
.subckt and2_x1 i0=$abc$71600$new_n4747 i1=$abc$71600$new_n4744 q=$abc$71600$new_n4748
.subckt nand2_x0 i0=$abc$71600$new_n4747 i1=$abc$71600$new_n4744 nq=$abc$71600$new_n4749
.subckt nand2_x0 i0=$abc$71600$new_n4745 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n4750
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n4751
.subckt nand2_x0 i0=$abc$71600$new_n4751 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n4752
.subckt and2_x1 i0=$abc$71600$new_n4752 i1=$abc$71600$new_n4750 q=$abc$71600$new_n4753
.subckt nand2_x0 i0=$abc$71600$new_n4752 i1=$abc$71600$new_n4750 nq=$abc$71600$new_n4754
.subckt and2_x1 i0=$abc$71600$new_n4751 i1=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n4755
.subckt nand2_x0 i0=$abc$71600$new_n4751 i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n4756
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n4757
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[11] nq=$abc$71600$new_n4758
.subckt nand2_x0 i0=$abc$71600$new_n4757 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n4759
.subckt and2_x1 i0=$abc$71600$new_n4759 i1=$abc$71600$new_n4756 q=$abc$71600$new_n4760
.subckt nand2_x0 i0=$abc$71600$new_n4757 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n4761
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n4762
.subckt nand2_x0 i0=$abc$71600$new_n4762 i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n4763
.subckt and2_x1 i0=$abc$71600$new_n4763 i1=$abc$71600$new_n4761 q=$abc$71600$new_n4764
.subckt nand2_x0 i0=$abc$71600$new_n4763 i1=$abc$71600$new_n4761 nq=$abc$71600$new_n4765
.subckt and2_x1 i0=$abc$71600$new_n4762 i1=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n4766
.subckt nand2_x0 i0=$abc$71600$new_n4762 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n4767
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n4768
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[9] nq=$abc$71600$new_n4769
.subckt nand2_x0 i0=$abc$71600$new_n4768 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n4770
.subckt and2_x1 i0=$abc$71600$new_n4770 i1=$abc$71600$new_n4767 q=$abc$71600$new_n4771
.subckt nand2_x0 i0=$abc$71600$new_n4770 i1=$abc$71600$new_n4767 nq=$abc$71600$new_n4772
.subckt nand2_x0 i0=$abc$71600$new_n4768 i1=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n4773
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n4774
.subckt nand2_x0 i0=$abc$71600$new_n4774 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n4775
.subckt and2_x1 i0=$abc$71600$new_n4775 i1=$abc$71600$new_n4773 q=$abc$71600$new_n4776
.subckt nand2_x0 i0=$abc$71600$new_n4775 i1=$abc$71600$new_n4773 nq=$abc$71600$new_n4777
.subckt and2_x1 i0=$abc$71600$new_n4774 i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4778
.subckt nand2_x0 i0=$abc$71600$new_n4774 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4779
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4780
.subckt nand2_x0 i0=$abc$71600$new_n4780 i1=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n4781
.subckt and2_x1 i0=$abc$71600$new_n4781 i1=$abc$71600$new_n4779 q=$abc$71600$new_n4782
.subckt nand2_x0 i0=$abc$71600$new_n4781 i1=$abc$71600$new_n4779 nq=$abc$71600$new_n4783
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71410 i1=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n4784
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71410 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n4785
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71410 i1=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n4786
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71410 i1=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n4787
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71410 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n4788
.subckt and21nor_x0 i0=registers_m.ir[9] i1=$abc$71600$new_n3184 i2=$abc$71600$new_n4788 nq=$abc$71600$new_n4789
.subckt or21nand_x0 i0=$abc$71600$new_n3183 i1=registers_m.ir[10] i2=$abc$71600$new_n4787 nq=$abc$71600$new_n4790
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71404 i1=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n4791
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71404 i1=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n4792
.subckt and21nor_x0 i0=registers_m.ir[9] i1=$abc$71600$new_n3184 i2=$abc$71600$new_n4792 nq=$abc$71600$new_n4793
.subckt and2_x1 i0=$abc$71600$new_n4793 i1=$abc$71600$new_n4791 q=$abc$71600$new_n4794
.subckt nand2_x0 i0=$abc$71600$new_n4793 i1=$abc$71600$new_n4791 nq=$abc$71600$new_n4795
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n4796
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[3] nq=$abc$71600$new_n4797
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n4798
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[2] nq=$abc$71600$new_n4799
.subckt and21nor_x0 i0=alu_m.sr[4] i1=$abc$71600$new_n3184 i2=registers_m.ir[9] nq=$abc$71600$new_n4800
.subckt or21nand_x0 i0=$abc$71600$new_n3179 i1=registers_m.ir[10] i2=$abc$71600$new_n3183 nq=$abc$71600$new_n4801
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n4802
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n4803
.subckt or21nand_x0 i0=registers_m.ir[10] i1=$abc$71600$new_n3183 i2=registers_m.operand1[1] nq=$abc$71600$new_n4804
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$abc$71600$new_n4800 i2=$abc$71600$new_n4654 nq=$abc$71600$new_n4805
.subckt and21nor_x0 i0=$abc$71600$new_n4802 i1=$abc$71600$new_n4800 i2=$abc$71600$new_n4654 nq=$abc$71600$new_n4806
.subckt or21nand_x0 i0=$abc$71600$new_n4803 i1=$abc$71600$new_n4801 i2=$abc$71600$new_n4655 nq=$abc$71600$new_n4807
.subckt nand2_x0 i0=$abc$71600$new_n4807 i1=$abc$71600$new_n4799 nq=$abc$71600$new_n4808
.subckt or21nand_x0 i0=$abc$71600$new_n4806 i1=$abc$71600$new_n4798 i2=$abc$71600$new_n4797 nq=$abc$71600$new_n4809
.subckt nand2_x0 i0=$abc$71600$new_n4796 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n4810
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=registers_m.operand1[3] nq=$abc$71600$new_n4811
.subckt and2_x1 i0=$abc$71600$new_n4811 i1=registers_m.operand1[4] q=$abc$71600$new_n4812
.subckt nand2_x0 i0=$abc$71600$new_n4811 i1=registers_m.operand1[4] nq=$abc$71600$new_n4813
.subckt and2_x1 i0=$abc$71600$new_n4813 i1=$abc$71600$new_n4810 q=$abc$71600$new_n4814
.subckt and2_x1 i0=$abc$71600$new_n4814 i1=$abc$71600$new_n4809 q=$abc$71600$new_n4815
.subckt nand2_x0 i0=$abc$71600$new_n4814 i1=$abc$71600$new_n4809 nq=$abc$71600$new_n4816
.subckt and3_x1 i0=$abc$71600$new_n4814 i1=$abc$71600$new_n4809 i2=$abc$71600$new_n4795 q=$abc$71600$new_n4817
.subckt nand3_x0 i0=$abc$71600$new_n4814 i1=$abc$71600$new_n4809 i2=$abc$71600$new_n4795 nq=$abc$71600$new_n4818
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71398 i1=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n4819
.subckt and21nor_x0 i0=$abc$71600$new_n3184 i1=registers_m.ir[9] i2=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n4820
.subckt and2_x1 i0=$abc$71600$new_n4820 i1=$abc$71600$new_n4819 q=$abc$71600$new_n4821
.subckt nand2_x0 i0=$abc$71600$new_n4820 i1=$abc$71600$new_n4819 nq=$abc$71600$new_n4822
.subckt and21nor_x0 i0=$abc$71600$new_n4822 i1=$abc$71600$new_n4818 i2=$abc$71600$new_n4789 nq=$abc$71600$new_n4823
.subckt or21nand_x0 i0=$abc$71600$new_n4821 i1=$abc$71600$new_n4817 i2=$abc$71600$new_n4790 nq=$abc$71600$new_n4824
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71416 i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4825
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71416 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n4826
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71416 i1=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n4827
.subckt and3_x1 i0=$abc$71600$new_n4827 i1=$abc$71600$new_n4826 i2=$abc$71600$new_n4655 q=$abc$71600$new_n4828
.subckt nand3_x0 i0=$abc$71600$new_n4827 i1=$abc$71600$new_n4826 i2=$abc$71600$new_n4655 nq=$abc$71600$new_n4829
.subckt and2_x1 i0=$abc$71600$new_n4786 i1=$abc$71600$new_n4780 q=$abc$71600$new_n4830
.subckt nand2_x0 i0=$abc$71600$new_n4786 i1=$abc$71600$new_n4780 nq=$abc$71600$new_n4831
.subckt and21nor_x0 i0=$abc$71600$new_n4823 i1=$abc$71600$new_n4829 i2=$abc$71600$new_n4830 nq=$abc$71600$new_n4832
.subckt or21nand_x0 i0=$abc$71600$new_n4824 i1=$abc$71600$new_n4828 i2=$abc$71600$new_n4831 nq=$abc$71600$new_n4833
.subckt and3_x1 i0=$abc$71600$new_n4833 i1=$abc$71600$new_n4782 i2=$abc$71600$new_n4776 q=$abc$71600$new_n4834
.subckt nand3_x0 i0=$abc$71600$new_n4833 i1=$abc$71600$new_n4782 i2=$abc$71600$new_n4776 nq=$abc$71600$new_n4835
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71428 i1=$auto$ff.cc:721:flip_bits$71422 i2=$abc$71600$new_n4768 nq=$abc$71600$new_n4836
.subckt and21nor_x0 i0=registers_m.operand1[8] i1=registers_m.operand1[7] i2=$abc$71600$new_n4769 nq=$abc$71600$new_n4837
.subckt and21nor_x0 i0=$abc$71600$new_n4836 i1=$abc$71600$new_n4835 i2=$abc$71600$new_n4772 nq=$abc$71600$new_n4838
.subckt or21nand_x0 i0=$abc$71600$new_n4837 i1=$abc$71600$new_n4834 i2=$abc$71600$new_n4771 nq=$abc$71600$new_n4839
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71440 i1=$auto$ff.cc:721:flip_bits$71434 i2=$abc$71600$new_n4757 nq=$abc$71600$new_n4840
.subckt and21nor_x0 i0=registers_m.operand1[10] i1=registers_m.operand1[9] i2=$abc$71600$new_n4758 nq=$abc$71600$new_n4841
.subckt and21nor_x0 i0=$abc$71600$new_n4764 i1=$abc$71600$new_n4838 i2=$abc$71600$new_n4841 nq=$abc$71600$new_n4842
.subckt or21nand_x0 i0=$abc$71600$new_n4765 i1=$abc$71600$new_n4839 i2=$abc$71600$new_n4840 nq=$abc$71600$new_n4843
.subckt and3_x1 i0=$abc$71600$new_n4843 i1=$abc$71600$new_n4760 i2=$abc$71600$new_n4753 q=$abc$71600$new_n4844
.subckt nand3_x0 i0=$abc$71600$new_n4843 i1=$abc$71600$new_n4760 i2=$abc$71600$new_n4753 nq=$abc$71600$new_n4845
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71452 i1=$auto$ff.cc:721:flip_bits$71446 i2=$abc$71600$new_n4745 nq=$abc$71600$new_n4846
.subckt and21nor_x0 i0=registers_m.operand1[12] i1=registers_m.operand1[11] i2=$abc$71600$new_n4746 nq=$abc$71600$new_n4847
.subckt and21nor_x0 i0=$abc$71600$new_n4846 i1=$abc$71600$new_n4845 i2=$abc$71600$new_n4749 nq=$abc$71600$new_n4848
.subckt or21nand_x0 i0=$abc$71600$new_n4847 i1=$abc$71600$new_n4844 i2=$abc$71600$new_n4748 nq=$abc$71600$new_n4849
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71464 i1=$auto$ff.cc:721:flip_bits$71458 i2=$abc$71600$new_n4734 nq=$abc$71600$new_n4850
.subckt and21nor_x0 i0=registers_m.operand1[14] i1=registers_m.operand1[13] i2=$abc$71600$new_n4735 nq=$abc$71600$new_n4851
.subckt and21nor_x0 i0=$abc$71600$new_n4741 i1=$abc$71600$new_n4848 i2=$abc$71600$new_n4851 nq=$abc$71600$new_n4852
.subckt or21nand_x0 i0=$abc$71600$new_n4742 i1=$abc$71600$new_n4849 i2=$abc$71600$new_n4850 nq=$abc$71600$new_n4853
.subckt and3_x1 i0=$abc$71600$new_n4853 i1=$abc$71600$new_n4737 i2=$abc$71600$new_n4730 q=$abc$71600$new_n4854
.subckt nand3_x0 i0=$abc$71600$new_n4853 i1=$abc$71600$new_n4737 i2=$abc$71600$new_n4730 nq=$abc$71600$new_n4855
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71476 i1=$auto$ff.cc:721:flip_bits$71470 i2=$abc$71600$new_n4722 nq=$abc$71600$new_n4856
.subckt and21nor_x0 i0=$abc$71600$new_n3037 i1=registers_m.operand1[15] i2=$abc$71600$new_n4723 nq=$abc$71600$new_n4857
.subckt and21nor_x0 i0=$abc$71600$new_n4856 i1=$abc$71600$new_n4855 i2=$abc$71600$new_n4726 nq=$abc$71600$new_n4858
.subckt or21nand_x0 i0=$abc$71600$new_n4857 i1=$abc$71600$new_n4854 i2=$abc$71600$new_n4725 nq=$abc$71600$new_n4859
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71488 i1=$auto$ff.cc:721:flip_bits$71482 i2=$abc$71600$new_n4710 nq=$abc$71600$new_n4860
.subckt and21nor_x0 i0=$abc$71600$new_n3035 i1=$abc$71600$new_n3036 i2=$abc$71600$new_n4711 nq=$abc$71600$new_n4861
.subckt and21nor_x0 i0=$abc$71600$new_n4718 i1=$abc$71600$new_n4858 i2=$abc$71600$new_n4861 nq=$abc$71600$new_n4862
.subckt or21nand_x0 i0=$abc$71600$new_n4719 i1=$abc$71600$new_n4859 i2=$abc$71600$new_n4860 nq=$abc$71600$new_n4863
.subckt and3_x1 i0=$abc$71600$new_n4863 i1=$abc$71600$new_n4713 i2=$abc$71600$new_n4706 q=$abc$71600$new_n4864
.subckt nand3_x0 i0=$abc$71600$new_n4863 i1=$abc$71600$new_n4713 i2=$abc$71600$new_n4706 nq=$abc$71600$new_n4865
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71500 i1=$auto$ff.cc:721:flip_bits$71494 i2=$abc$71600$new_n4698 nq=$abc$71600$new_n4866
.subckt and21nor_x0 i0=$abc$71600$new_n3033 i1=$abc$71600$new_n3034 i2=$abc$71600$new_n4699 nq=$abc$71600$new_n4867
.subckt and21nor_x0 i0=$abc$71600$new_n4866 i1=$abc$71600$new_n4865 i2=$abc$71600$new_n4702 nq=$abc$71600$new_n4868
.subckt or21nand_x0 i0=$abc$71600$new_n4867 i1=$abc$71600$new_n4864 i2=$abc$71600$new_n4701 nq=$abc$71600$new_n4869
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71512 i1=$auto$ff.cc:721:flip_bits$71506 i2=$abc$71600$new_n4686 nq=$abc$71600$new_n4870
.subckt and21nor_x0 i0=$abc$71600$new_n3031 i1=$abc$71600$new_n3032 i2=$abc$71600$new_n4687 nq=$abc$71600$new_n4871
.subckt and21nor_x0 i0=$abc$71600$new_n4694 i1=$abc$71600$new_n4868 i2=$abc$71600$new_n4871 nq=$abc$71600$new_n4872
.subckt or21nand_x0 i0=$abc$71600$new_n4695 i1=$abc$71600$new_n4869 i2=$abc$71600$new_n4870 nq=$abc$71600$new_n4873
.subckt and3_x1 i0=$abc$71600$new_n4873 i1=$abc$71600$new_n4689 i2=$abc$71600$new_n4682 q=$abc$71600$new_n4874
.subckt nand3_x0 i0=$abc$71600$new_n4873 i1=$abc$71600$new_n4689 i2=$abc$71600$new_n4682 nq=$abc$71600$new_n4875
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71524 i1=$auto$ff.cc:721:flip_bits$71518 i2=$abc$71600$new_n4677 nq=$abc$71600$new_n4876
.subckt and21nor_x0 i0=$abc$71600$new_n3029 i1=$abc$71600$new_n3030 i2=$abc$71600$new_n4678 nq=$abc$71600$new_n4877
.subckt and21nor_x0 i0=$abc$71600$new_n4876 i1=$abc$71600$new_n4875 i2=$abc$71600$new_n4680 nq=$abc$71600$new_n4878
.subckt or21nand_x0 i0=$abc$71600$new_n4877 i1=$abc$71600$new_n4874 i2=$abc$71600$new_n4679 nq=$abc$71600$new_n4879
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71536 i1=$auto$ff.cc:721:flip_bits$71530 i2=$abc$71600$new_n4667 nq=$abc$71600$new_n4880
.subckt and21nor_x0 i0=$abc$71600$new_n3027 i1=$abc$71600$new_n3028 i2=$abc$71600$new_n4668 nq=$abc$71600$new_n4881
.subckt and21nor_x0 i0=$abc$71600$new_n4671 i1=$abc$71600$new_n4878 i2=$abc$71600$new_n4881 nq=$abc$71600$new_n4882
.subckt or21nand_x0 i0=$abc$71600$new_n4672 i1=$abc$71600$new_n4879 i2=$abc$71600$new_n4880 nq=$abc$71600$new_n4883
.subckt and3_x1 i0=$abc$71600$new_n4883 i1=$abc$71600$new_n4669 i2=$abc$71600$new_n4662 q=$abc$71600$new_n4884
.subckt nand3_x0 i0=$abc$71600$new_n4883 i1=$abc$71600$new_n4669 i2=$abc$71600$new_n4662 nq=$abc$71600$new_n4885
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71548 i1=$auto$ff.cc:721:flip_bits$71542 i2=$abc$71600$new_n4660 nq=$abc$71600$new_n4886
.subckt and21nor_x0 i0=$abc$71600$new_n3025 i1=$abc$71600$new_n3026 i2=$abc$71600$new_n4661 nq=$abc$71600$new_n4887
.subckt mux2_x1 cmd=$abc$71600$new_n3023 i0=$abc$71600$new_n4661 i1=$abc$71600$new_n4657 q=$abc$71600$new_n4888
.subckt mux2_x1 cmd=$abc$71600$new_n3023 i0=$abc$71600$new_n4660 i1=$abc$71600$new_n4656 q=$abc$71600$new_n4889
.subckt and21nor_x0 i0=$abc$71600$new_n4885 i1=$abc$71600$new_n4886 i2=$abc$71600$new_n4889 nq=$abc$71600$new_n4890
.subckt or21nand_x0 i0=$abc$71600$new_n4884 i1=$abc$71600$new_n4887 i2=$abc$71600$new_n4888 nq=$abc$71600$new_n4891
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71560 i1=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n4892
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71560 i1=$auto$ff.cc:721:flip_bits$71566 q=$abc$71600$new_n4893
.subckt and21nor_x0 i0=registers_m.ir[9] i1=$abc$71600$new_n3184 i2=$abc$71600$new_n4892 nq=$abc$71600$new_n4894
.subckt or21nand_x0 i0=$abc$71600$new_n3183 i1=registers_m.ir[10] i2=$abc$71600$new_n4893 nq=$abc$71600$new_n4895
.subckt or21nand_x0 i0=$abc$71600$new_n4658 i1=$abc$71600$new_n4890 i2=$abc$71600$new_n4895 nq=$abc$71600$new_n4896
.subckt nand3_x0 i0=$abc$71600$new_n4894 i1=$abc$71600$new_n4891 i2=$abc$71600$new_n4659 nq=$abc$71600$new_n4897
.subckt and3_x1 i0=$abc$71600$new_n4897 i1=$abc$71600$new_n4896 i2=$abc$71600$new_n4650 q=$abc$71600$new_n4898
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70950 i1=$auto$ff.cc:721:flip_bits$71554 q=$abc$71600$new_n4899
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70950 i1=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n4900
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70944 i1=$abc$71600$new_n3025 q=$abc$71600$new_n4901
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70944 i1=$abc$71600$new_n3025 nq=$abc$71600$new_n4902
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70938 i1=$abc$71600$new_n3026 q=$abc$71600$new_n4903
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70938 i1=$abc$71600$new_n3026 nq=$abc$71600$new_n4904
.subckt and2_x1 i0=$abc$71600$new_n3064 i1=$auto$ff.cc:721:flip_bits$71542 q=$abc$71600$new_n4905
.subckt nand2_x0 i0=$abc$71600$new_n3064 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n4906
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70932 i1=$abc$71600$new_n3027 q=$abc$71600$new_n4907
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70932 i1=$abc$71600$new_n3027 nq=$abc$71600$new_n4908
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70926 i1=$abc$71600$new_n3028 nq=$abc$71600$new_n4909
.subckt and2_x1 i0=$abc$71600$new_n3066 i1=$auto$ff.cc:721:flip_bits$71530 q=$abc$71600$new_n4910
.subckt nand2_x0 i0=$abc$71600$new_n3066 i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n4911
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70920 i1=$abc$71600$new_n3029 nq=$abc$71600$new_n4912
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70914 i1=$abc$71600$new_n3030 q=$abc$71600$new_n4913
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70914 i1=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n4914
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70914 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n4915
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70908 i1=$abc$71600$new_n3031 nq=$abc$71600$new_n4916
.subckt nand2_x0 i0=$abc$71600$new_n3069 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n4917
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70902 i1=$abc$71600$new_n3032 nq=$abc$71600$new_n4918
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70896 i1=$abc$71600$new_n3033 q=$abc$71600$new_n4919
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70896 i1=$abc$71600$new_n3033 nq=$abc$71600$new_n4920
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70890 i1=$abc$71600$new_n3034 nq=$abc$71600$new_n4921
.subckt and2_x1 i0=$abc$71600$new_n3072 i1=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n4922
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70884 i1=$abc$71600$new_n3035 q=$abc$71600$new_n4923
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70878 i1=$abc$71600$new_n3036 nq=$abc$71600$new_n4924
.subckt and2_x1 i0=$abc$71600$new_n3074 i1=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n4925
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70872 i1=$abc$71600$new_n3037 q=$abc$71600$new_n4926
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n4927
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n4928
.subckt and2_x1 i0=$abc$71600$new_n4928 i1=$abc$71600$new_n4521 q=$abc$71600$new_n4929
.subckt and4_x1 i0=$abc$71600$new_n4928 i1=$abc$71600$new_n4549 i2=$abc$71600$new_n4544 i3=$abc$71600$new_n4521 q=$abc$71600$new_n4930
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70854 i1=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n4931
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70854 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n4932
.subckt and2_x1 i0=$abc$71600$new_n4932 i1=$abc$71600$new_n4530 q=$abc$71600$new_n4933
.subckt nand2_x0 i0=$abc$71600$new_n4932 i1=$abc$71600$new_n4530 nq=$abc$71600$new_n4934
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70842 i1=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n4935
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70842 i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n4936
.subckt and2_x1 i0=$abc$71600$new_n4936 i1=$abc$71600$new_n4539 q=$abc$71600$new_n4937
.subckt and4_x1 i0=$abc$71600$new_n4936 i1=$abc$71600$new_n4932 i2=$abc$71600$new_n4539 i3=$abc$71600$new_n4530 q=$abc$71600$new_n4938
.subckt and2_x1 i0=$abc$71600$new_n4938 i1=$abc$71600$new_n4930 q=$abc$71600$new_n4939
.subckt nand2_x0 i0=$abc$71600$new_n4938 i1=$abc$71600$new_n4930 nq=$abc$71600$new_n4940
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70818 i1=registers_m.operand1[7] nq=$abc$71600$new_n4941
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71374 i1=registers_m.operand1[5] q=$abc$71600$new_n4942
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71374 i1=registers_m.operand1[5] nq=$abc$71600$new_n4943
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71368 i1=registers_m.operand1[4] q=$abc$71600$new_n4944
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71368 i1=registers_m.operand1[4] nq=$abc$71600$new_n4945
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71362 i1=registers_m.operand1[3] nq=$abc$71600$new_n4946
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71356 i1=registers_m.operand1[2] q=$abc$71600$new_n4947
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71356 i1=registers_m.operand1[2] nq=$abc$71600$new_n4948
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71350 i1=registers_m.operand1[1] q=$abc$71600$new_n4949
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71350 i1=registers_m.operand1[1] nq=$abc$71600$new_n4950
.subckt and2_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n4951
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=registers_m.operand2[0] i2=$abc$71600$new_n4357 nq=$abc$71600$new_n4952
.subckt or21nand_x0 i0=registers_m.operand1[0] i1=$auto$ff.cc:721:flip_bits$71344 i2=$abc$71600$new_n4358 nq=$abc$71600$new_n4953
.subckt and21nor_x0 i0=$abc$71600$new_n4953 i1=$abc$71600$new_n4950 i2=$abc$71600$new_n4352 nq=$abc$71600$new_n4954
.subckt or21nand_x0 i0=$abc$71600$new_n4952 i1=$abc$71600$new_n4949 i2=$abc$71600$new_n4353 nq=$abc$71600$new_n4955
.subckt and3_x1 i0=$abc$71600$new_n4955 i1=$abc$71600$new_n4948 i2=$abc$71600$new_n4946 q=$abc$71600$new_n4956
.subckt nand3_x0 i0=$abc$71600$new_n4955 i1=$abc$71600$new_n4948 i2=$abc$71600$new_n4946 nq=$abc$71600$new_n4957
.subckt and3_x1 i0=$abc$71600$new_n4957 i1=$abc$71600$new_n4399 i2=$abc$71600$new_n4376 q=$abc$71600$new_n4958
.subckt nand3_x0 i0=$abc$71600$new_n4957 i1=$abc$71600$new_n4399 i2=$abc$71600$new_n4376 nq=$abc$71600$new_n4959
.subckt and2_x1 i0=$abc$71600$new_n4959 i1=$abc$71600$new_n4945 q=$abc$71600$new_n4960
.subckt and2_x1 i0=$abc$71600$new_n4376 i1=$abc$71600$new_n4332 q=$abc$71600$new_n4961
.subckt and3_x1 i0=$abc$71600$new_n4961 i1=$abc$71600$new_n4957 i2=$abc$71600$new_n4399 q=$abc$71600$new_n4962
.subckt nand3_x0 i0=$abc$71600$new_n4961 i1=$abc$71600$new_n4957 i2=$abc$71600$new_n4399 nq=$abc$71600$new_n4963
.subckt and21nor_x0 i0=$abc$71600$new_n4390 i1=$abc$71600$new_n4944 i2=$abc$71600$new_n4942 nq=$abc$71600$new_n4964
.subckt or21nand_x0 i0=$abc$71600$new_n4389 i1=$abc$71600$new_n4945 i2=$abc$71600$new_n4943 nq=$abc$71600$new_n4965
.subckt nand2_x0 i0=$abc$71600$new_n4964 i1=$abc$71600$new_n4963 nq=$abc$71600$new_n4966
.subckt and21nor_x0 i0=$abc$71600$new_n4964 i1=$abc$71600$new_n4963 i2=$abc$71600$new_n4326 nq=$abc$71600$new_n4967
.subckt or21nand_x0 i0=$abc$71600$new_n4965 i1=$abc$71600$new_n4962 i2=$abc$71600$new_n4327 nq=$abc$71600$new_n4968
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70812 i1=registers_m.operand1[6] q=$abc$71600$new_n4969
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70812 i1=registers_m.operand1[6] nq=$abc$71600$new_n4970
.subckt and2_x1 i0=$abc$71600$new_n4970 i1=$abc$71600$new_n4968 q=$abc$71600$new_n4971
.subckt and2_x1 i0=$abc$71600$new_n4970 i1=$abc$71600$new_n4941 q=$abc$71600$new_n4972
.subckt nand2_x0 i0=$abc$71600$new_n4970 i1=$abc$71600$new_n4941 nq=$abc$71600$new_n4973
.subckt or21nand_x0 i0=$abc$71600$new_n4973 i1=$abc$71600$new_n4967 i2=$abc$71600$new_n4383 nq=$abc$71600$new_n4974
.subckt and21nor_x0 i0=$abc$71600$new_n4972 i1=$abc$71600$new_n4968 i2=$abc$71600$new_n4382 nq=$abc$71600$new_n4975
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=registers_m.operand1[15] nq=$abc$71600$new_n4976
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70860 i1=registers_m.operand1[14] nq=$abc$71600$new_n4977
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70830 i1=registers_m.operand1[9] q=$abc$71600$new_n4978
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70830 i1=registers_m.operand1[9] nq=$abc$71600$new_n4979
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70824 i1=registers_m.operand1[8] q=$abc$71600$new_n4980
.subckt and3_x1 i0=$abc$71600$new_n4544 i1=$auto$ff.cc:721:flip_bits$70824 i2=registers_m.operand1[8] q=$abc$71600$new_n4981
.subckt nand3_x0 i0=$abc$71600$new_n4544 i1=$auto$ff.cc:721:flip_bits$70824 i2=registers_m.operand1[8] nq=$abc$71600$new_n4982
.subckt and2_x1 i0=$abc$71600$new_n4982 i1=$abc$71600$new_n4979 q=$abc$71600$new_n4983
.subckt nand2_x0 i0=$abc$71600$new_n4982 i1=$abc$71600$new_n4979 nq=$abc$71600$new_n4984
.subckt or21nand_x0 i0=$abc$71600$new_n4981 i1=$abc$71600$new_n4978 i2=$abc$71600$new_n4937 nq=$abc$71600$new_n4985
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70842 i1=registers_m.operand1[11] nq=$abc$71600$new_n4986
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70836 i1=registers_m.operand1[10] nq=$abc$71600$new_n4987
.subckt nand3_x0 i0=$abc$71600$new_n4936 i1=$auto$ff.cc:721:flip_bits$70836 i2=registers_m.operand1[10] nq=$abc$71600$new_n4988
.subckt and2_x1 i0=$abc$71600$new_n4988 i1=$abc$71600$new_n4986 q=$abc$71600$new_n4989
.subckt and2_x1 i0=$abc$71600$new_n4989 i1=$abc$71600$new_n4985 q=$abc$71600$new_n4990
.subckt nand2_x0 i0=$abc$71600$new_n4989 i1=$abc$71600$new_n4985 nq=$abc$71600$new_n4991
.subckt and21nor_x0 i0=$abc$71600$new_n4989 i1=$abc$71600$new_n4985 i2=$abc$71600$new_n4934 nq=$abc$71600$new_n4992
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70854 i1=registers_m.operand1[13] nq=$abc$71600$new_n4993
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70848 i1=registers_m.operand1[12] nq=$abc$71600$new_n4994
.subckt nand3_x0 i0=$abc$71600$new_n4932 i1=$auto$ff.cc:721:flip_bits$70848 i2=registers_m.operand1[12] nq=$abc$71600$new_n4995
.subckt and2_x1 i0=$abc$71600$new_n4995 i1=$abc$71600$new_n4993 q=$abc$71600$new_n4996
.subckt nand2_x0 i0=$abc$71600$new_n4995 i1=$abc$71600$new_n4993 nq=$abc$71600$new_n4997
.subckt or21nand_x0 i0=$abc$71600$new_n4997 i1=$abc$71600$new_n4992 i2=$abc$71600$new_n4929 nq=$abc$71600$new_n4998
.subckt nand3_x0 i0=$abc$71600$new_n4928 i1=$auto$ff.cc:721:flip_bits$70860 i2=registers_m.operand1[14] nq=$abc$71600$new_n4999
.subckt and3_x1 i0=$abc$71600$new_n4999 i1=$abc$71600$new_n4998 i2=$abc$71600$new_n4976 q=$abc$71600$new_n5000
.subckt nand3_x0 i0=$abc$71600$new_n4999 i1=$abc$71600$new_n4998 i2=$abc$71600$new_n4976 nq=$abc$71600$new_n5001
.subckt and21nor_x0 i0=$abc$71600$new_n4939 i1=$abc$71600$new_n4975 i2=$abc$71600$new_n5001 nq=$abc$71600$new_n5002
.subckt or21nand_x0 i0=$abc$71600$new_n4940 i1=$abc$71600$new_n4974 i2=$abc$71600$new_n5000 nq=$abc$71600$new_n5003
.subckt and21nor_x0 i0=$abc$71600$new_n4512 i1=$abc$71600$new_n5003 i2=$abc$71600$new_n4926 nq=$abc$71600$new_n5004
.subckt and21nor_x0 i0=$abc$71600$new_n4924 i1=$abc$71600$new_n5004 i2=$abc$71600$new_n4925 nq=$abc$71600$new_n5005
.subckt and21nor_x0 i0=$abc$71600$new_n4503 i1=$abc$71600$new_n5005 i2=$abc$71600$new_n4923 nq=$abc$71600$new_n5006
.subckt and21nor_x0 i0=$abc$71600$new_n4921 i1=$abc$71600$new_n5006 i2=$abc$71600$new_n4922 nq=$abc$71600$new_n5007
.subckt nand2_x0 i0=$abc$71600$new_n5007 i1=$abc$71600$new_n4495 nq=$abc$71600$new_n5008
.subckt and21nor_x0 i0=$abc$71600$new_n4495 i1=$abc$71600$new_n5007 i2=$abc$71600$new_n4919 nq=$abc$71600$new_n5009
.subckt nand2_x0 i0=$abc$71600$new_n5008 i1=$abc$71600$new_n4920 nq=$abc$71600$new_n5010
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70902 i1=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n5011
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70902 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n5012
.subckt nand3_x0 i0=$abc$71600$new_n5012 i1=$auto$ff.cc:721:flip_bits$70896 i2=$abc$71600$new_n3033 nq=$abc$71600$new_n5013
.subckt and2_x1 i0=$abc$71600$new_n5013 i1=$abc$71600$new_n4918 q=$abc$71600$new_n5014
.subckt nand3_x0 i0=$abc$71600$new_n5012 i1=$abc$71600$new_n5007 i2=$abc$71600$new_n4495 nq=$abc$71600$new_n5015
.subckt and2_x1 i0=$abc$71600$new_n5015 i1=$abc$71600$new_n5013 q=$abc$71600$new_n5016
.subckt nand2_x0 i0=$abc$71600$new_n5015 i1=$abc$71600$new_n5013 nq=$abc$71600$new_n5017
.subckt and2_x1 i0=$abc$71600$new_n5015 i1=$abc$71600$new_n5014 q=$abc$71600$new_n5018
.subckt and3_x1 i0=$abc$71600$new_n5013 i1=$abc$71600$new_n4918 i2=$abc$71600$new_n4916 q=$abc$71600$new_n5019
.subckt nand2_x0 i0=$abc$71600$new_n5019 i1=$abc$71600$new_n5015 nq=$abc$71600$new_n5020
.subckt nand2_x0 i0=$abc$71600$new_n5020 i1=$abc$71600$new_n4917 nq=$abc$71600$new_n5021
.subckt or21nand_x0 i0=$abc$71600$new_n3031 i1=$auto$ff.cc:721:flip_bits$70908 i2=$abc$71600$new_n4915 nq=$abc$71600$new_n5022
.subckt and21nor_x0 i0=$abc$71600$new_n5015 i1=$abc$71600$new_n5019 i2=$abc$71600$new_n5022 nq=$abc$71600$new_n5023
.subckt nor2_x0 i0=$abc$71600$new_n5023 i1=$abc$71600$new_n4913 nq=$abc$71600$new_n5024
.subckt or21nand_x0 i0=$abc$71600$new_n5023 i1=$abc$71600$new_n4913 i2=$abc$71600$new_n4479 nq=$abc$71600$new_n5025
.subckt and2_x1 i0=$abc$71600$new_n5025 i1=$abc$71600$new_n4912 q=$abc$71600$new_n5026
.subckt nand2_x0 i0=$abc$71600$new_n5025 i1=$abc$71600$new_n4912 nq=$abc$71600$new_n5027
.subckt and3_x1 i0=$abc$71600$new_n5025 i1=$abc$71600$new_n4912 i2=$abc$71600$new_n4909 q=$abc$71600$new_n5028
.subckt nand3_x0 i0=$abc$71600$new_n5025 i1=$abc$71600$new_n4912 i2=$abc$71600$new_n4909 nq=$abc$71600$new_n5029
.subckt and3_x1 i0=$abc$71600$new_n5029 i1=$abc$71600$new_n4911 i2=$abc$71600$new_n4471 q=$abc$71600$new_n5030
.subckt nand3_x0 i0=$abc$71600$new_n5029 i1=$abc$71600$new_n4911 i2=$abc$71600$new_n4471 nq=$abc$71600$new_n5031
.subckt nand2_x0 i0=$abc$71600$new_n5031 i1=$abc$71600$new_n4908 nq=$abc$71600$new_n5032
.subckt and21nor_x0 i0=$abc$71600$new_n5031 i1=$abc$71600$new_n4908 i2=$abc$71600$new_n4905 nq=$abc$71600$new_n5033
.subckt nand3_x0 i0=$abc$71600$new_n5031 i1=$abc$71600$new_n4908 i2=$abc$71600$new_n4904 nq=$abc$71600$new_n5034
.subckt nor2_x0 i0=$abc$71600$new_n5033 i1=$abc$71600$new_n4903 nq=$abc$71600$new_n5035
.subckt and3_x1 i0=$abc$71600$new_n5034 i1=$abc$71600$new_n4906 i2=$abc$71600$new_n4463 q=$abc$71600$new_n5036
.subckt nand3_x0 i0=$abc$71600$new_n5034 i1=$abc$71600$new_n4906 i2=$abc$71600$new_n4463 nq=$abc$71600$new_n5037
.subckt and2_x1 i0=$abc$71600$new_n5037 i1=$abc$71600$new_n4902 q=$abc$71600$new_n5038
.subckt or21nand_x0 i0=$abc$71600$new_n5036 i1=$abc$71600$new_n4901 i2=$abc$71600$new_n4900 nq=$abc$71600$new_n5039
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$70950 i1=$abc$71600$new_n3024 nq=$abc$71600$new_n5040
.subckt and2_x1 i0=$abc$71600$new_n5040 i1=$abc$71600$new_n5039 q=$abc$71600$new_n5041
.subckt and21nor_x0 i0=$abc$71600$new_n5040 i1=$abc$71600$new_n5039 i2=$abc$71600$new_n4454 nq=$abc$71600$new_n5042
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$70956 i1=$abc$71600$new_n3023 q=$abc$71600$new_n5043
.subckt nor2_x0 i0=$abc$71600$new_n5043 i1=$abc$71600$new_n5042 nq=$abc$71600$new_n5044
.subckt or3_x1 i0=$abc$71600$new_n5043 i1=$abc$71600$new_n5042 i2=$abc$71600$new_n4450 q=$abc$71600$new_n5045
.subckt or21nand_x0 i0=$abc$71600$new_n5043 i1=$abc$71600$new_n5042 i2=$abc$71600$new_n4450 nq=$abc$71600$new_n5046
.subckt nexor2_x0 i0=$abc$71600$new_n5044 i1=$abc$71600$new_n4449 nq=$abc$71600$new_n5047
.subckt nexor2_x0 i0=$abc$71600$new_n5044 i1=$abc$71600$new_n4450 nq=$abc$71600$new_n5048
.subckt nand2_x0 i0=$abc$71600$new_n5047 i1=$abc$71600$new_n4443 nq=$abc$71600$new_n5049
.subckt or21nand_x0 i0=$abc$71600$new_n4653 i1=$abc$71600$new_n4898 i2=$abc$71600$new_n5049 nq=$abc$71600$new_n5050
.subckt nand2_x0 i0=$abc$71600$new_n5050 i1=$abc$71600$new_n4446 nq=$abc$71600$new_n5051
.subckt and3_x1 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3164 q=$abc$71600$new_n5052
.subckt nand3_x0 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3164 nq=$abc$71600$new_n5053
.subckt and21nor_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5050 i2=$abc$71600$new_n5052 nq=$abc$71600$new_n5054
.subckt nand2_x0 i0=$abc$71600$new_n5053 i1=$abc$71600$new_n5051 nq=$abc$71600$new_n5055
.subckt and2_x1 i0=registers_m.decoder_alu_reg[14] i1=registers_m.operand1[0] q=$abc$71600$new_n5056
.subckt and2_x1 i0=alu_m.sr[4] i1=registers_m.decoder_alu_reg[15] q=$abc$71600$new_n5057
.subckt nand2_x0 i0=alu_m.sr[4] i1=registers_m.decoder_alu_reg[15] nq=$abc$71600$new_n5058
.subckt and21nor_x0 i0=registers_m.operand1[0] i1=registers_m.decoder_alu_reg[14] i2=$abc$71600$new_n5057 nq=$abc$71600$new_n5059
.subckt or21nand_x0 i0=$abc$71600$new_n3178 i1=$abc$71600$new_n4289 i2=$abc$71600$new_n5058 nq=$abc$71600$new_n5060
.subckt nor2_x0 i0=$abc$71600$new_n5060 i1=$abc$71600$new_n5056 nq=$abc$71600$new_n5061
.subckt or21nand_x0 i0=$abc$71600$new_n3178 i1=$abc$71600$new_n4289 i2=$abc$71600$new_n5059 nq=$abc$71600$new_n5062
.subckt nor2_x0 i0=$abc$71600$new_n5062 i1=$abc$71600$new_n4267 nq=$abc$71600$new_n5063
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n5064
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3164 i3=memory_registers_m.micro_data[75] q=$abc$71600$new_n5065
.subckt nand4_x0 i0=$abc$71600$new_n4248 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3164 i3=memory_registers_m.micro_data[75] nq=$abc$71600$new_n5066
.subckt and4_x1 i0=$abc$71600$new_n5064 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 q=$abc$71600$new_n5067
.subckt nand4_x0 i0=$abc$71600$new_n5064 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n5068
.subckt nor2_x0 i0=$abc$71600$new_n5068 i1=$abc$71600$new_n5063 nq=$abc$71600$new_n5069
.subckt or21nand_x0 i0=$abc$71600$new_n4267 i1=$abc$71600$new_n5062 i2=$abc$71600$new_n5067 nq=$abc$71600$new_n5070
.subckt and21nor_x0 i0=$abc$71600$new_n4645 i1=$abc$71600$new_n5054 i2=$abc$71600$new_n5069 nq=$abc$71600$new_n5071
.subckt or21nand_x0 i0=$abc$71600$new_n4644 i1=$abc$71600$new_n5055 i2=$abc$71600$new_n5070 nq=$abc$71600$new_n5072
.subckt and4_x1 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4248 i2=$abc$71600$new_n4179 i3=memory_registers_m.micro_data[79] q=$abc$71600$new_n5073
.subckt nand4_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4248 i2=$abc$71600$new_n4179 i3=memory_registers_m.micro_data[79] nq=$abc$71600$new_n5074
.subckt and3_x1 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71560 q=$abc$71600$new_n5075
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n5076
.subckt and21nor_x0 i0=$abc$71600$new_n5076 i1=$abc$71600$new_n5072 i2=$abc$71600$new_n4439 nq=$abc$71600$new_n5077
.subckt or21nand_x0 i0=$abc$71600$new_n5075 i1=$abc$71600$new_n5071 i2=$abc$71600$new_n4440 nq=$abc$71600$new_n5078
.subckt and2_x1 i0=$abc$71600$new_n4280 i1=$abc$71600$new_n4275 q=$abc$71600$new_n5079
.subckt nand2_x0 i0=$abc$71600$new_n4280 i1=$abc$71600$new_n4275 nq=$abc$71600$new_n5080
.subckt and3_x1 i0=$abc$71600$new_n4280 i1=$abc$71600$new_n4275 i2=$abc$71600$new_n3171 q=$abc$71600$new_n5081
.subckt nand3_x0 i0=$abc$71600$new_n4280 i1=$abc$71600$new_n4275 i2=$abc$71600$new_n3171 nq=$abc$71600$new_n5082
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n5083
.subckt and2_x1 i0=$abc$71600$new_n5083 i1=$abc$71600$new_n5082 q=$abc$71600$new_n5084
.subckt nand2_x0 i0=$abc$71600$new_n5083 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n5085
.subckt and3_x1 i0=$abc$71600$new_n5040 i1=$abc$71600$new_n5039 i2=$abc$71600$new_n4454 q=$abc$71600$new_n5086
.subckt nexor2_x0 i0=$abc$71600$new_n5041 i1=$abc$71600$new_n4455 nq=$abc$71600$new_n5087
.subckt nexor2_x0 i0=$abc$71600$new_n5041 i1=$abc$71600$new_n4454 nq=$abc$71600$new_n5088
.subckt nexor2_x0 i0=$abc$71600$new_n5038 i1=$abc$71600$new_n4900 nq=$abc$71600$new_n5089
.subckt nexor2_x0 i0=$abc$71600$new_n5038 i1=$abc$71600$new_n4899 nq=$abc$71600$new_n5090
.subckt and21nor_x0 i0=$abc$71600$new_n5034 i1=$abc$71600$new_n4906 i2=$abc$71600$new_n4463 nq=$abc$71600$new_n5091
.subckt nexor2_x0 i0=$abc$71600$new_n5035 i1=$abc$71600$new_n4462 nq=$abc$71600$new_n5092
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70938 i1=$auto$ff.cc:721:flip_bits$71542 q=$abc$71600$new_n5093
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70938 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n5094
.subckt nand3_x0 i0=$abc$71600$new_n5094 i1=$abc$71600$new_n5031 i2=$abc$71600$new_n4908 nq=$abc$71600$new_n5095
.subckt or21nand_x0 i0=$abc$71600$new_n4907 i1=$abc$71600$new_n5030 i2=$abc$71600$new_n5093 nq=$abc$71600$new_n5096
.subckt nexor2_x0 i0=$abc$71600$new_n5093 i1=$abc$71600$new_n5032 nq=$abc$71600$new_n5097
.subckt or21nand_x0 i0=$abc$71600$new_n5028 i1=$abc$71600$new_n4910 i2=$abc$71600$new_n4470 nq=$abc$71600$new_n5098
.subckt nand2_x0 i0=$abc$71600$new_n5098 i1=$abc$71600$new_n5031 nq=$abc$71600$new_n5099
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70926 i1=$auto$ff.cc:721:flip_bits$71530 q=$abc$71600$new_n5100
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70926 i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n5101
.subckt nexor2_x0 i0=$abc$71600$new_n5100 i1=$abc$71600$new_n5026 nq=$abc$71600$new_n5102
.subckt nexor2_x0 i0=$abc$71600$new_n5100 i1=$abc$71600$new_n5027 nq=$abc$71600$new_n5103
.subckt or3_x1 i0=$abc$71600$new_n5023 i1=$abc$71600$new_n4913 i2=$abc$71600$new_n4479 q=$abc$71600$new_n5104
.subckt nexor2_x0 i0=$abc$71600$new_n5024 i1=$abc$71600$new_n4479 nq=$abc$71600$new_n5105
.subckt nexor2_x0 i0=$abc$71600$new_n5024 i1=$abc$71600$new_n4478 nq=$abc$71600$new_n5106
.subckt and21nor_x0 i0=$abc$71600$new_n5020 i1=$abc$71600$new_n4917 i2=$abc$71600$new_n4915 nq=$abc$71600$new_n5107
.subckt nexor2_x0 i0=$abc$71600$new_n5021 i1=$abc$71600$new_n4915 nq=$abc$71600$new_n5108
.subckt nexor2_x0 i0=$abc$71600$new_n5021 i1=$abc$71600$new_n4914 nq=$abc$71600$new_n5109
.subckt nexor2_x0 i0=$abc$71600$new_n5018 i1=$abc$71600$new_n4487 nq=$abc$71600$new_n5110
.subckt nexor2_x0 i0=$abc$71600$new_n5018 i1=$abc$71600$new_n4486 nq=$abc$71600$new_n5111
.subckt and21nor_x0 i0=$abc$71600$new_n4495 i1=$abc$71600$new_n5007 i2=$abc$71600$new_n5012 nq=$abc$71600$new_n5112
.subckt and2_x1 i0=$abc$71600$new_n5112 i1=$abc$71600$new_n4920 q=$abc$71600$new_n5113
.subckt nand2_x0 i0=$abc$71600$new_n5112 i1=$abc$71600$new_n4920 nq=$abc$71600$new_n5114
.subckt nexor2_x0 i0=$abc$71600$new_n5011 i1=$abc$71600$new_n5009 nq=$abc$71600$new_n5115
.subckt nexor2_x0 i0=$abc$71600$new_n5011 i1=$abc$71600$new_n5010 nq=$abc$71600$new_n5116
.subckt nexor2_x0 i0=$abc$71600$new_n5007 i1=$abc$71600$new_n4494 nq=$abc$71600$new_n5117
.subckt nexor2_x0 i0=$abc$71600$new_n5007 i1=$abc$71600$new_n4495 nq=$abc$71600$new_n5118
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70890 i1=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n5119
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70890 i1=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n5120
.subckt nexor2_x0 i0=$abc$71600$new_n5119 i1=$abc$71600$new_n5006 nq=$abc$71600$new_n5121
.subckt nexor2_x0 i0=$abc$71600$new_n5120 i1=$abc$71600$new_n5006 nq=$abc$71600$new_n5122
.subckt nexor2_x0 i0=$abc$71600$new_n5005 i1=$abc$71600$new_n4502 nq=$abc$71600$new_n5123
.subckt nexor2_x0 i0=$abc$71600$new_n5005 i1=$abc$71600$new_n4503 nq=$abc$71600$new_n5124
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70878 i1=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n5125
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$70878 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n5126
.subckt nexor2_x0 i0=$abc$71600$new_n5125 i1=$abc$71600$new_n5004 nq=$abc$71600$new_n5127
.subckt nexor2_x0 i0=$abc$71600$new_n5002 i1=$abc$71600$new_n4512 nq=$abc$71600$new_n5128
.subckt nexor2_x0 i0=$abc$71600$new_n5002 i1=$abc$71600$new_n4511 nq=$abc$71600$new_n5129
.subckt and3_x1 i0=$abc$71600$new_n4975 i1=$abc$71600$new_n4549 i2=$abc$71600$new_n4544 q=$abc$71600$new_n5130
.subckt nand3_x0 i0=$abc$71600$new_n4975 i1=$abc$71600$new_n4549 i2=$abc$71600$new_n4544 nq=$abc$71600$new_n5131
.subckt and2_x1 i0=$abc$71600$new_n5131 i1=$abc$71600$new_n4983 q=$abc$71600$new_n5132
.subckt or21nand_x0 i0=$abc$71600$new_n5130 i1=$abc$71600$new_n4984 i2=$abc$71600$new_n4539 nq=$abc$71600$new_n5133
.subckt and2_x1 i0=$abc$71600$new_n5133 i1=$abc$71600$new_n4987 q=$abc$71600$new_n5134
.subckt or21nand_x0 i0=$abc$71600$new_n5130 i1=$abc$71600$new_n4984 i2=$abc$71600$new_n4937 nq=$abc$71600$new_n5135
.subckt and2_x1 i0=$abc$71600$new_n5135 i1=$abc$71600$new_n4988 q=$abc$71600$new_n5136
.subckt and4_x1 i0=$abc$71600$new_n4975 i1=$abc$71600$new_n4937 i2=$abc$71600$new_n4549 i3=$abc$71600$new_n4544 q=$abc$71600$new_n5137
.subckt nand4_x0 i0=$abc$71600$new_n4975 i1=$abc$71600$new_n4937 i2=$abc$71600$new_n4549 i3=$abc$71600$new_n4544 nq=$abc$71600$new_n5138
.subckt nand2_x0 i0=$abc$71600$new_n5138 i1=$abc$71600$new_n4990 nq=$abc$71600$new_n5139
.subckt or21nand_x0 i0=$abc$71600$new_n5137 i1=$abc$71600$new_n4991 i2=$abc$71600$new_n4530 nq=$abc$71600$new_n5140
.subckt and2_x1 i0=$abc$71600$new_n5140 i1=$abc$71600$new_n4994 q=$abc$71600$new_n5141
.subckt and21nor_x0 i0=$abc$71600$new_n5138 i1=$abc$71600$new_n4990 i2=$abc$71600$new_n4934 nq=$abc$71600$new_n5142
.subckt or21nand_x0 i0=$abc$71600$new_n5137 i1=$abc$71600$new_n4991 i2=$abc$71600$new_n4933 nq=$abc$71600$new_n5143
.subckt nand2_x0 i0=$abc$71600$new_n5143 i1=$abc$71600$new_n4995 nq=$abc$71600$new_n5144
.subckt and2_x1 i0=$abc$71600$new_n5143 i1=$abc$71600$new_n4995 q=$abc$71600$new_n5145
.subckt and2_x1 i0=$abc$71600$new_n5143 i1=$abc$71600$new_n4996 q=$abc$71600$new_n5146
.subckt or21nand_x0 i0=$abc$71600$new_n5142 i1=$abc$71600$new_n4997 i2=$abc$71600$new_n4521 nq=$abc$71600$new_n5147
.subckt and2_x1 i0=$abc$71600$new_n5147 i1=$abc$71600$new_n4977 q=$abc$71600$new_n5148
.subckt nexor2_x0 i0=$abc$71600$new_n5148 i1=$abc$71600$new_n4928 nq=$abc$71600$new_n5149
.subckt nexor2_x0 i0=$abc$71600$new_n5148 i1=$abc$71600$new_n4927 nq=$abc$71600$new_n5150
.subckt nexor2_x0 i0=$abc$71600$new_n5146 i1=$abc$71600$new_n4521 nq=$abc$71600$new_n5151
.subckt nexor2_x0 i0=$abc$71600$new_n5146 i1=$abc$71600$new_n4520 nq=$abc$71600$new_n5152
.subckt and21nor_x0 i0=registers_m.operand1[12] i1=$auto$ff.cc:721:flip_bits$70848 i2=$abc$71600$new_n4932 nq=$abc$71600$new_n5153
.subckt and2_x1 i0=$abc$71600$new_n5153 i1=$abc$71600$new_n5140 q=$abc$71600$new_n5154
.subckt nand2_x0 i0=$abc$71600$new_n5153 i1=$abc$71600$new_n5140 nq=$abc$71600$new_n5155
.subckt nexor2_x0 i0=$abc$71600$new_n5141 i1=$abc$71600$new_n4931 nq=$abc$71600$new_n5156
.subckt nand3_x0 i0=$abc$71600$new_n5138 i1=$abc$71600$new_n4990 i2=$abc$71600$new_n4529 nq=$abc$71600$new_n5157
.subckt nexor2_x0 i0=$abc$71600$new_n5139 i1=$abc$71600$new_n4529 nq=$abc$71600$new_n5158
.subckt nexor2_x0 i0=$abc$71600$new_n5139 i1=$abc$71600$new_n4530 nq=$abc$71600$new_n5159
.subckt and21nor_x0 i0=registers_m.operand1[10] i1=$auto$ff.cc:721:flip_bits$70836 i2=$abc$71600$new_n4936 nq=$abc$71600$new_n5160
.subckt nand2_x0 i0=$abc$71600$new_n5160 i1=$abc$71600$new_n5133 nq=$abc$71600$new_n5161
.subckt nexor2_x0 i0=$abc$71600$new_n5134 i1=$abc$71600$new_n4936 nq=$abc$71600$new_n5162
.subckt nexor2_x0 i0=$abc$71600$new_n5134 i1=$abc$71600$new_n4935 nq=$abc$71600$new_n5163
.subckt nand3_x0 i0=$abc$71600$new_n5131 i1=$abc$71600$new_n4983 i2=$abc$71600$new_n4538 nq=$abc$71600$new_n5164
.subckt nexor2_x0 i0=$abc$71600$new_n5132 i1=$abc$71600$new_n4539 nq=$abc$71600$new_n5165
.subckt nexor2_x0 i0=$abc$71600$new_n5132 i1=$abc$71600$new_n4538 nq=$abc$71600$new_n5166
.subckt and21nor_x0 i0=$abc$71600$new_n4549 i1=$abc$71600$new_n4975 i2=$abc$71600$new_n4980 nq=$abc$71600$new_n5167
.subckt nexor2_x0 i0=$abc$71600$new_n5167 i1=$abc$71600$new_n4544 nq=$abc$71600$new_n5168
.subckt nexor2_x0 i0=$abc$71600$new_n5167 i1=$abc$71600$new_n4543 nq=$abc$71600$new_n5169
.subckt nexor2_x0 i0=$abc$71600$new_n4974 i1=$abc$71600$new_n4549 nq=$abc$71600$new_n5170
.subckt nexor2_x0 i0=$abc$71600$new_n4974 i1=$abc$71600$new_n4548 nq=$abc$71600$new_n5171
.subckt or21nand_x0 i0=$abc$71600$new_n4969 i1=$abc$71600$new_n4967 i2=$abc$71600$new_n4372 nq=$abc$71600$new_n5172
.subckt nand3_x0 i0=$abc$71600$new_n4970 i1=$abc$71600$new_n4968 i2=$abc$71600$new_n4373 nq=$abc$71600$new_n5173
.subckt nand3_x0 i0=$abc$71600$new_n4970 i1=$abc$71600$new_n4968 i2=$abc$71600$new_n4372 nq=$abc$71600$new_n5174
.subckt or21nand_x0 i0=$abc$71600$new_n4969 i1=$abc$71600$new_n4967 i2=$abc$71600$new_n4373 nq=$abc$71600$new_n5175
.subckt nexor2_x0 i0=$abc$71600$new_n4971 i1=$abc$71600$new_n4372 nq=$abc$71600$new_n5176
.subckt nexor2_x0 i0=$abc$71600$new_n4971 i1=$abc$71600$new_n4373 nq=$abc$71600$new_n5177
.subckt nand3_x0 i0=$abc$71600$new_n4964 i1=$abc$71600$new_n4963 i2=$abc$71600$new_n4326 nq=$abc$71600$new_n5178
.subckt nexor2_x0 i0=$abc$71600$new_n4966 i1=$abc$71600$new_n4326 nq=$abc$71600$new_n5179
.subckt nexor2_x0 i0=$abc$71600$new_n4966 i1=$abc$71600$new_n4327 nq=$abc$71600$new_n5180
.subckt and21nor_x0 i0=$abc$71600$new_n4957 i1=$abc$71600$new_n4399 i2=$abc$71600$new_n4376 nq=$abc$71600$new_n5181
.subckt or21nand_x0 i0=$abc$71600$new_n4956 i1=$abc$71600$new_n4398 i2=$abc$71600$new_n4375 nq=$abc$71600$new_n5182
.subckt and3_x1 i0=$abc$71600$new_n4955 i1=$abc$71600$new_n4948 i2=$abc$71600$new_n4405 q=$abc$71600$new_n5183
.subckt nand3_x0 i0=$abc$71600$new_n4955 i1=$abc$71600$new_n4948 i2=$abc$71600$new_n4405 nq=$abc$71600$new_n5184
.subckt and21nor_x0 i0=$abc$71600$new_n4955 i1=$abc$71600$new_n4948 i2=$abc$71600$new_n4405 nq=$abc$71600$new_n5185
.subckt or21nand_x0 i0=$abc$71600$new_n4954 i1=$abc$71600$new_n4947 i2=$abc$71600$new_n4404 nq=$abc$71600$new_n5186
.subckt and3_x1 i0=$abc$71600$new_n4953 i1=$abc$71600$new_n4950 i2=$abc$71600$new_n4352 q=$abc$71600$new_n5187
.subckt nand3_x0 i0=$abc$71600$new_n4953 i1=$abc$71600$new_n4950 i2=$abc$71600$new_n4352 nq=$abc$71600$new_n5188
.subckt nand3_x0 i0=$abc$71600$new_n4364 i1=$abc$71600$new_n4358 i2=alu_m.sr[4] nq=$abc$71600$new_n5189
.subckt and21nor_x0 i0=$abc$71600$new_n4955 i1=$abc$71600$new_n5188 i2=$abc$71600$new_n5189 nq=$abc$71600$new_n5190
.subckt nand3_x0 i0=$abc$71600$new_n5190 i1=$abc$71600$new_n5186 i2=$abc$71600$new_n5184 nq=$abc$71600$new_n5191
.subckt and21nor_x0 i0=$abc$71600$new_n4959 i1=$abc$71600$new_n5182 i2=$abc$71600$new_n5191 nq=$abc$71600$new_n5192
.subckt nand3_x0 i0=$abc$71600$new_n4959 i1=$abc$71600$new_n4945 i2=$abc$71600$new_n4332 nq=$abc$71600$new_n5193
.subckt or21nand_x0 i0=$abc$71600$new_n4958 i1=$abc$71600$new_n4944 i2=$abc$71600$new_n4331 nq=$abc$71600$new_n5194
.subckt nexor2_x0 i0=$abc$71600$new_n4960 i1=$abc$71600$new_n4332 nq=$abc$71600$new_n5195
.subckt nexor2_x0 i0=$abc$71600$new_n4960 i1=$abc$71600$new_n4331 nq=$abc$71600$new_n5196
.subckt and3_x1 i0=$abc$71600$new_n5194 i1=$abc$71600$new_n5193 i2=$abc$71600$new_n5192 q=$abc$71600$new_n5197
.subckt and4_x1 i0=$abc$71600$new_n5197 i1=$abc$71600$new_n5180 i2=$abc$71600$new_n5173 i3=$abc$71600$new_n5172 q=$abc$71600$new_n5198
.subckt and2_x1 i0=$abc$71600$new_n5198 i1=$abc$71600$new_n5171 q=$abc$71600$new_n5199
.subckt nand2_x0 i0=$abc$71600$new_n5198 i1=$abc$71600$new_n5171 nq=$abc$71600$new_n5200
.subckt and2_x1 i0=$abc$71600$new_n5199 i1=$abc$71600$new_n5169 q=$abc$71600$new_n5201
.subckt and2_x1 i0=$abc$71600$new_n5201 i1=$abc$71600$new_n5166 q=$abc$71600$new_n5202
.subckt nand2_x0 i0=$abc$71600$new_n5201 i1=$abc$71600$new_n5166 nq=$abc$71600$new_n5203
.subckt nand3_x0 i0=$abc$71600$new_n5202 i1=$abc$71600$new_n5163 i2=$abc$71600$new_n5159 nq=$abc$71600$new_n5204
.subckt and4_x1 i0=$abc$71600$new_n5202 i1=$abc$71600$new_n5163 i2=$abc$71600$new_n5159 i3=$abc$71600$new_n5156 q=$abc$71600$new_n5205
.subckt nand4_x0 i0=$abc$71600$new_n5202 i1=$abc$71600$new_n5163 i2=$abc$71600$new_n5159 i3=$abc$71600$new_n5156 nq=$abc$71600$new_n5206
.subckt nand2_x0 i0=$abc$71600$new_n5205 i1=$abc$71600$new_n5152 nq=$abc$71600$new_n5207
.subckt and3_x1 i0=$abc$71600$new_n5205 i1=$abc$71600$new_n5152 i2=$abc$71600$new_n5150 q=$abc$71600$new_n5208
.subckt and4_x1 i0=$abc$71600$new_n5205 i1=$abc$71600$new_n5152 i2=$abc$71600$new_n5150 i3=$abc$71600$new_n5129 q=$abc$71600$new_n5209
.subckt and4_x1 i0=$abc$71600$new_n5209 i1=$abc$71600$new_n5127 i2=$abc$71600$new_n5124 i3=$abc$71600$new_n5121 q=$abc$71600$new_n5210
.subckt and4_x1 i0=$abc$71600$new_n5210 i1=$abc$71600$new_n5118 i2=$abc$71600$new_n5115 i3=$abc$71600$new_n5111 q=$abc$71600$new_n5211
.subckt nand4_x0 i0=$abc$71600$new_n5210 i1=$abc$71600$new_n5118 i2=$abc$71600$new_n5115 i3=$abc$71600$new_n5111 nq=$abc$71600$new_n5212
.subckt and3_x1 i0=$abc$71600$new_n5211 i1=$abc$71600$new_n5109 i2=$abc$71600$new_n5106 q=$abc$71600$new_n5213
.subckt and2_x1 i0=$abc$71600$new_n5213 i1=$abc$71600$new_n5102 q=$abc$71600$new_n5214
.subckt and4_x1 i0=$abc$71600$new_n5214 i1=$abc$71600$new_n5099 i2=$abc$71600$new_n5096 i3=$abc$71600$new_n5095 q=$abc$71600$new_n5215
.subckt and2_x1 i0=$abc$71600$new_n5215 i1=$abc$71600$new_n5092 q=$abc$71600$new_n5216
.subckt and2_x1 i0=$abc$71600$new_n5216 i1=$abc$71600$new_n5090 q=$abc$71600$new_n5217
.subckt and2_x1 i0=$abc$71600$new_n5217 i1=$abc$71600$new_n5088 q=$abc$71600$new_n5218
.subckt nexor2_x0 i0=$abc$71600$new_n5218 i1=$abc$71600$new_n5047 nq=$abc$71600$new_n5219
.subckt and3_x1 i0=$abc$71600$new_n5196 i1=$abc$71600$new_n5192 i2=$abc$71600$new_n5180 q=$abc$71600$new_n5220
.subckt and3_x1 i0=$abc$71600$new_n5220 i1=$abc$71600$new_n5176 i2=$abc$71600$new_n5171 q=$abc$71600$new_n5221
.subckt and2_x1 i0=$abc$71600$new_n5221 i1=$abc$71600$new_n5169 q=$abc$71600$new_n5222
.subckt and2_x1 i0=$abc$71600$new_n5222 i1=$abc$71600$new_n5166 q=$abc$71600$new_n5223
.subckt and3_x1 i0=$abc$71600$new_n5223 i1=$abc$71600$new_n5163 i2=$abc$71600$new_n5159 q=$abc$71600$new_n5224
.subckt and4_x1 i0=$abc$71600$new_n5223 i1=$abc$71600$new_n5163 i2=$abc$71600$new_n5159 i3=$abc$71600$new_n5156 q=$abc$71600$new_n5225
.subckt and4_x1 i0=$abc$71600$new_n5225 i1=$abc$71600$new_n5152 i2=$abc$71600$new_n5150 i3=$abc$71600$new_n5129 q=$abc$71600$new_n5226
.subckt and3_x1 i0=$abc$71600$new_n5226 i1=$abc$71600$new_n5127 i2=$abc$71600$new_n5124 q=$abc$71600$new_n5227
.subckt nand4_x0 i0=$abc$71600$new_n5226 i1=$abc$71600$new_n5127 i2=$abc$71600$new_n5124 i3=$abc$71600$new_n5121 nq=$abc$71600$new_n5228
.subckt nor2_x0 i0=$abc$71600$new_n5228 i1=$abc$71600$new_n5117 nq=$abc$71600$new_n5229
.subckt and3_x1 i0=$abc$71600$new_n5229 i1=$abc$71600$new_n5115 i2=$abc$71600$new_n5111 q=$abc$71600$new_n5230
.subckt and3_x1 i0=$abc$71600$new_n5230 i1=$abc$71600$new_n5109 i2=$abc$71600$new_n5106 q=$abc$71600$new_n5231
.subckt and2_x1 i0=$abc$71600$new_n5231 i1=$abc$71600$new_n5102 q=$abc$71600$new_n5232
.subckt and2_x1 i0=$abc$71600$new_n5232 i1=$abc$71600$new_n5099 q=$abc$71600$new_n5233
.subckt and4_x1 i0=$abc$71600$new_n5232 i1=$abc$71600$new_n5099 i2=$abc$71600$new_n5096 i3=$abc$71600$new_n5095 q=$abc$71600$new_n5234
.subckt and2_x1 i0=$abc$71600$new_n5234 i1=$abc$71600$new_n5092 q=$abc$71600$new_n5235
.subckt and2_x1 i0=$abc$71600$new_n5235 i1=$abc$71600$new_n5090 q=$abc$71600$new_n5236
.subckt and2_x1 i0=$abc$71600$new_n5219 i1=$abc$71600$new_n5081 q=$abc$71600$new_n5237
.subckt nand2_x0 i0=$abc$71600$new_n5219 i1=$abc$71600$new_n5081 nq=$abc$71600$new_n5238
.subckt and21nor_x0 i0=$abc$71600$new_n5078 i1=$abc$71600$new_n5084 i2=$abc$71600$new_n5237 nq=$abc$71600$new_n5239
.subckt or21nand_x0 i0=$abc$71600$new_n5077 i1=$abc$71600$new_n5085 i2=$abc$71600$new_n5238 nq=$abc$71600$new_n5240
.subckt and3_x1 i0=$abc$71600$new_n4280 i1=$abc$71600$new_n4275 i2=registers_m.ir[14] q=$abc$71600$new_n5241
.subckt nand3_x0 i0=$abc$71600$new_n4280 i1=$abc$71600$new_n4275 i2=registers_m.ir[14] nq=$abc$71600$new_n5242
.subckt and2_x1 i0=$abc$71600$new_n4282 i1=$abc$71600$new_n4275 q=$abc$71600$new_n5243
.subckt nand2_x0 i0=$abc$71600$new_n4282 i1=$abc$71600$new_n4275 nq=$abc$71600$new_n5244
.subckt or21nand_x0 i0=$abc$71600$new_n4632 i1=$abc$71600$new_n4457 i2=$abc$71600$new_n4455 nq=$abc$71600$new_n5245
.subckt nexor2_x0 i0=$abc$71600$new_n4634 i1=$abc$71600$new_n4454 nq=$abc$71600$new_n5246
.subckt nexor2_x0 i0=$abc$71600$new_n4634 i1=$abc$71600$new_n4455 nq=$abc$71600$new_n5247
.subckt or21nand_x0 i0=$abc$71600$new_n4616 i1=$abc$71600$new_n4473 i2=$abc$71600$new_n4471 nq=$abc$71600$new_n5248
.subckt nexor2_x0 i0=$abc$71600$new_n4618 i1=$abc$71600$new_n4470 nq=$abc$71600$new_n5249
.subckt nexor2_x0 i0=$abc$71600$new_n4618 i1=$abc$71600$new_n4471 nq=$abc$71600$new_n5250
.subckt and21nor_x0 i0=$abc$71600$new_n4606 i1=$abc$71600$new_n4490 i2=$abc$71600$new_n4486 nq=$abc$71600$new_n5251
.subckt or21nand_x0 i0=$abc$71600$new_n4605 i1=$abc$71600$new_n4489 i2=$abc$71600$new_n4487 nq=$abc$71600$new_n5252
.subckt and21nor_x0 i0=$abc$71600$new_n4600 i1=$abc$71600$new_n4498 i2=$abc$71600$new_n4494 nq=$abc$71600$new_n5253
.subckt or21nand_x0 i0=$abc$71600$new_n4599 i1=$abc$71600$new_n4497 i2=$abc$71600$new_n4495 nq=$abc$71600$new_n5254
.subckt nexor2_x0 i0=$abc$71600$new_n4601 i1=$abc$71600$new_n4494 nq=$abc$71600$new_n5255
.subckt or21nand_x0 i0=$abc$71600$new_n4592 i1=$abc$71600$new_n4506 i2=$abc$71600$new_n4503 nq=$abc$71600$new_n5256
.subckt nexor2_x0 i0=$abc$71600$new_n4594 i1=$abc$71600$new_n4502 nq=$abc$71600$new_n5257
.subckt nexor2_x0 i0=$abc$71600$new_n4594 i1=$abc$71600$new_n4503 nq=$abc$71600$new_n5258
.subckt or21nand_x0 i0=$abc$71600$new_n4578 i1=$abc$71600$new_n4524 i2=$abc$71600$new_n4521 nq=$abc$71600$new_n5259
.subckt nexor2_x0 i0=$abc$71600$new_n4580 i1=$abc$71600$new_n4520 nq=$abc$71600$new_n5260
.subckt or21nand_x0 i0=$abc$71600$new_n4570 i1=$abc$71600$new_n4533 i2=$abc$71600$new_n4530 nq=$abc$71600$new_n5261
.subckt nexor2_x0 i0=$abc$71600$new_n4572 i1=$abc$71600$new_n4529 nq=$abc$71600$new_n5262
.subckt nexor2_x0 i0=$abc$71600$new_n4572 i1=$abc$71600$new_n4530 nq=$abc$71600$new_n5263
.subckt nand3_x0 i0=$abc$71600$new_n4565 i1=$abc$71600$new_n4541 i2=$abc$71600$new_n4539 nq=$abc$71600$new_n5264
.subckt nexor2_x0 i0=$abc$71600$new_n4566 i1=$abc$71600$new_n4538 nq=$abc$71600$new_n5265
.subckt nexor2_x0 i0=$abc$71600$new_n4566 i1=$abc$71600$new_n4539 nq=$abc$71600$new_n5266
.subckt nand3_x0 i0=$abc$71600$new_n4562 i1=$abc$71600$new_n4546 i2=$abc$71600$new_n4544 nq=$abc$71600$new_n5267
.subckt nexor2_x0 i0=$abc$71600$new_n4563 i1=$abc$71600$new_n4543 nq=$abc$71600$new_n5268
.subckt nexor2_x0 i0=$abc$71600$new_n4563 i1=$abc$71600$new_n4544 nq=$abc$71600$new_n5269
.subckt and21nor_x0 i0=$abc$71600$new_n4556 i1=$abc$71600$new_n4375 i2=$abc$71600$new_n4333 nq=$abc$71600$new_n5270
.subckt or21nand_x0 i0=$abc$71600$new_n4557 i1=$abc$71600$new_n4376 i2=$abc$71600$new_n4334 nq=$abc$71600$new_n5271
.subckt and21nor_x0 i0=$abc$71600$new_n5271 i1=$abc$71600$new_n4331 i2=$abc$71600$new_n4328 nq=$abc$71600$new_n5272
.subckt or21nand_x0 i0=$abc$71600$new_n5270 i1=$abc$71600$new_n4332 i2=$abc$71600$new_n4329 nq=$abc$71600$new_n5273
.subckt nexor2_x0 i0=$abc$71600$new_n5272 i1=$abc$71600$new_n4326 nq=$abc$71600$new_n5274
.subckt nexor2_x0 i0=$abc$71600$new_n5272 i1=$abc$71600$new_n4327 nq=$abc$71600$new_n5275
.subckt nexor2_x0 i0=$abc$71600$new_n5270 i1=$abc$71600$new_n4331 nq=$abc$71600$new_n5276
.subckt nexor2_x0 i0=$abc$71600$new_n4556 i1=$abc$71600$new_n4376 nq=$abc$71600$new_n5277
.subckt and21nor_x0 i0=$abc$71600$new_n4551 i1=$abc$71600$new_n4352 i2=$abc$71600$new_n4347 nq=$abc$71600$new_n5278
.subckt nexor2_x0 i0=$abc$71600$new_n5278 i1=$abc$71600$new_n4404 nq=$abc$71600$new_n5279
.subckt nexor2_x0 i0=$abc$71600$new_n5278 i1=$abc$71600$new_n4405 nq=$abc$71600$new_n5280
.subckt nexor2_x0 i0=$abc$71600$new_n4550 i1=$abc$71600$new_n4352 nq=$abc$71600$new_n5281
.subckt nexor2_x0 i0=$abc$71600$new_n4550 i1=$abc$71600$new_n4353 nq=$abc$71600$new_n5282
.subckt and3_x1 i0=$abc$71600$new_n4363 i1=$abc$71600$new_n4357 i2=alu_m.sr[4] q=$abc$71600$new_n5283
.subckt and2_x1 i0=$abc$71600$new_n5283 i1=$abc$71600$new_n5281 q=$abc$71600$new_n5284
.subckt and3_x1 i0=$abc$71600$new_n5284 i1=$abc$71600$new_n5279 i2=$abc$71600$new_n5277 q=$abc$71600$new_n5285
.subckt and2_x1 i0=$abc$71600$new_n5285 i1=$abc$71600$new_n5276 q=$abc$71600$new_n5286
.subckt and2_x1 i0=$abc$71600$new_n5286 i1=$abc$71600$new_n5274 q=$abc$71600$new_n5287
.subckt and21nor_x0 i0=$abc$71600$new_n5273 i1=$abc$71600$new_n4326 i2=$abc$71600$new_n4323 nq=$abc$71600$new_n5288
.subckt nexor2_x0 i0=$abc$71600$new_n5288 i1=$abc$71600$new_n4372 nq=$abc$71600$new_n5289
.subckt nexor2_x0 i0=$abc$71600$new_n5288 i1=$abc$71600$new_n4373 nq=$abc$71600$new_n5290
.subckt nand2_x0 i0=$abc$71600$new_n5289 i1=$abc$71600$new_n5287 nq=$abc$71600$new_n5291
.subckt nand3_x0 i0=$abc$71600$new_n4559 i1=$abc$71600$new_n4549 i2=$abc$71600$new_n4340 nq=$abc$71600$new_n5292
.subckt nexor2_x0 i0=$abc$71600$new_n4560 i1=$abc$71600$new_n4548 nq=$abc$71600$new_n5293
.subckt nand3_x0 i0=$abc$71600$new_n5293 i1=$abc$71600$new_n5289 i2=$abc$71600$new_n5287 nq=$abc$71600$new_n5294
.subckt and4_x1 i0=$abc$71600$new_n5293 i1=$abc$71600$new_n5289 i2=$abc$71600$new_n5287 i3=$abc$71600$new_n5268 q=$abc$71600$new_n5295
.subckt nand4_x0 i0=$abc$71600$new_n5293 i1=$abc$71600$new_n5289 i2=$abc$71600$new_n5287 i3=$abc$71600$new_n5268 nq=$abc$71600$new_n5296
.subckt nand2_x0 i0=$abc$71600$new_n5295 i1=$abc$71600$new_n5265 nq=$abc$71600$new_n5297
.subckt and3_x1 i0=$abc$71600$new_n4936 i1=$abc$71600$new_n4568 i2=$abc$71600$new_n4536 q=$abc$71600$new_n5298
.subckt nand3_x0 i0=$abc$71600$new_n4936 i1=$abc$71600$new_n4568 i2=$abc$71600$new_n4536 nq=$abc$71600$new_n5299
.subckt and21nor_x0 i0=$abc$71600$new_n4536 i1=$abc$71600$new_n4568 i2=$abc$71600$new_n4936 nq=$abc$71600$new_n5300
.subckt or21nand_x0 i0=$abc$71600$new_n4535 i1=$abc$71600$new_n4567 i2=$abc$71600$new_n4935 nq=$abc$71600$new_n5301
.subckt nexor2_x0 i0=$abc$71600$new_n4935 i1=$abc$71600$new_n4569 nq=$abc$71600$new_n5302
.subckt and4_x1 i0=$abc$71600$new_n5301 i1=$abc$71600$new_n5299 i2=$abc$71600$new_n5295 i3=$abc$71600$new_n5265 q=$abc$71600$new_n5303
.subckt nand4_x0 i0=$abc$71600$new_n5301 i1=$abc$71600$new_n5299 i2=$abc$71600$new_n5295 i3=$abc$71600$new_n5265 nq=$abc$71600$new_n5304
.subckt and3_x1 i0=$abc$71600$new_n5303 i1=$abc$71600$new_n5261 i2=$abc$71600$new_n4574 q=$abc$71600$new_n5305
.subckt nand3_x0 i0=$abc$71600$new_n5303 i1=$abc$71600$new_n5261 i2=$abc$71600$new_n4574 nq=$abc$71600$new_n5306
.subckt nand3_x0 i0=$abc$71600$new_n4932 i1=$abc$71600$new_n4574 i2=$abc$71600$new_n4527 nq=$abc$71600$new_n5307
.subckt or21nand_x0 i0=$abc$71600$new_n4526 i1=$abc$71600$new_n4573 i2=$abc$71600$new_n4931 nq=$abc$71600$new_n5308
.subckt nexor2_x0 i0=$abc$71600$new_n4931 i1=$abc$71600$new_n4576 nq=$abc$71600$new_n5309
.subckt nexor2_x0 i0=$abc$71600$new_n4931 i1=$abc$71600$new_n4575 nq=$abc$71600$new_n5310
.subckt and3_x1 i0=$abc$71600$new_n5308 i1=$abc$71600$new_n5307 i2=$abc$71600$new_n5305 q=$abc$71600$new_n5311
.subckt and3_x1 i0=$abc$71600$new_n5311 i1=$abc$71600$new_n5259 i2=$abc$71600$new_n4582 q=$abc$71600$new_n5312
.subckt nand3_x0 i0=$abc$71600$new_n4928 i1=$abc$71600$new_n4582 i2=$abc$71600$new_n4518 nq=$abc$71600$new_n5313
.subckt or21nand_x0 i0=$abc$71600$new_n4517 i1=$abc$71600$new_n4581 i2=$abc$71600$new_n4927 nq=$abc$71600$new_n5314
.subckt nexor2_x0 i0=$abc$71600$new_n4927 i1=$abc$71600$new_n4583 nq=$abc$71600$new_n5315
.subckt and3_x1 i0=$abc$71600$new_n5314 i1=$abc$71600$new_n5313 i2=$abc$71600$new_n5312 q=$abc$71600$new_n5316
.subckt nand3_x0 i0=$abc$71600$new_n4586 i1=$abc$71600$new_n4516 i2=$abc$71600$new_n4512 nq=$abc$71600$new_n5317
.subckt nexor2_x0 i0=$abc$71600$new_n4587 i1=$abc$71600$new_n4511 nq=$abc$71600$new_n5318
.subckt and3_x1 i0=$abc$71600$new_n5317 i1=$abc$71600$new_n5316 i2=$abc$71600$new_n4589 q=$abc$71600$new_n5319
.subckt and3_x1 i0=$abc$71600$new_n5126 i1=$abc$71600$new_n4589 i2=$abc$71600$new_n4509 q=$abc$71600$new_n5320
.subckt nand3_x0 i0=$abc$71600$new_n5126 i1=$abc$71600$new_n4589 i2=$abc$71600$new_n4509 nq=$abc$71600$new_n5321
.subckt and21nor_x0 i0=$abc$71600$new_n4509 i1=$abc$71600$new_n4589 i2=$abc$71600$new_n5126 nq=$abc$71600$new_n5322
.subckt or21nand_x0 i0=$abc$71600$new_n4508 i1=$abc$71600$new_n4588 i2=$abc$71600$new_n5125 nq=$abc$71600$new_n5323
.subckt nexor2_x0 i0=$abc$71600$new_n5125 i1=$abc$71600$new_n4590 nq=$abc$71600$new_n5324
.subckt and3_x1 i0=$abc$71600$new_n5323 i1=$abc$71600$new_n5321 i2=$abc$71600$new_n5319 q=$abc$71600$new_n5325
.subckt nand3_x0 i0=$abc$71600$new_n5323 i1=$abc$71600$new_n5321 i2=$abc$71600$new_n5319 nq=$abc$71600$new_n5326
.subckt and3_x1 i0=$abc$71600$new_n5325 i1=$abc$71600$new_n5256 i2=$abc$71600$new_n4596 q=$abc$71600$new_n5327
.subckt nand3_x0 i0=$abc$71600$new_n5325 i1=$abc$71600$new_n5256 i2=$abc$71600$new_n4596 nq=$abc$71600$new_n5328
.subckt or21nand_x0 i0=$abc$71600$new_n4499 i1=$abc$71600$new_n4595 i2=$abc$71600$new_n5120 nq=$abc$71600$new_n5329
.subckt nand3_x0 i0=$abc$71600$new_n5119 i1=$abc$71600$new_n4596 i2=$abc$71600$new_n4500 nq=$abc$71600$new_n5330
.subckt nexor2_x0 i0=$abc$71600$new_n5119 i1=$abc$71600$new_n4597 nq=$abc$71600$new_n5331
.subckt and21nor_x0 i0=$abc$71600$new_n5330 i1=$abc$71600$new_n5329 i2=$abc$71600$new_n5328 nq=$abc$71600$new_n5332
.subckt and3_x1 i0=$abc$71600$new_n5332 i1=$abc$71600$new_n5254 i2=$abc$71600$new_n4603 q=$abc$71600$new_n5333
.subckt nand3_x0 i0=$abc$71600$new_n5012 i1=$abc$71600$new_n4603 i2=$abc$71600$new_n4492 nq=$abc$71600$new_n5334
.subckt or21nand_x0 i0=$abc$71600$new_n4491 i1=$abc$71600$new_n4602 i2=$abc$71600$new_n5011 nq=$abc$71600$new_n5335
.subckt nexor2_x0 i0=$abc$71600$new_n5011 i1=$abc$71600$new_n4604 nq=$abc$71600$new_n5336
.subckt and3_x1 i0=$abc$71600$new_n5335 i1=$abc$71600$new_n5334 i2=$abc$71600$new_n5333 q=$abc$71600$new_n5337
.subckt nand3_x0 i0=$abc$71600$new_n5335 i1=$abc$71600$new_n5334 i2=$abc$71600$new_n5333 nq=$abc$71600$new_n5338
.subckt and3_x1 i0=$abc$71600$new_n5337 i1=$abc$71600$new_n5252 i2=$abc$71600$new_n4608 q=$abc$71600$new_n5339
.subckt nand3_x0 i0=$abc$71600$new_n5337 i1=$abc$71600$new_n5252 i2=$abc$71600$new_n4608 nq=$abc$71600$new_n5340
.subckt nand3_x0 i0=$abc$71600$new_n4915 i1=$abc$71600$new_n4608 i2=$abc$71600$new_n4484 nq=$abc$71600$new_n5341
.subckt or21nand_x0 i0=$abc$71600$new_n4483 i1=$abc$71600$new_n4607 i2=$abc$71600$new_n4914 nq=$abc$71600$new_n5342
.subckt and3_x1 i0=$abc$71600$new_n5342 i1=$abc$71600$new_n5341 i2=$abc$71600$new_n5339 q=$abc$71600$new_n5343
.subckt nand3_x0 i0=$abc$71600$new_n5342 i1=$abc$71600$new_n5341 i2=$abc$71600$new_n5339 nq=$abc$71600$new_n5344
.subckt or21nand_x0 i0=$abc$71600$new_n4609 i1=$abc$71600$new_n4480 i2=$abc$71600$new_n4479 nq=$abc$71600$new_n5345
.subckt nexor2_x0 i0=$abc$71600$new_n4611 i1=$abc$71600$new_n4478 nq=$abc$71600$new_n5346
.subckt and3_x1 i0=$abc$71600$new_n5345 i1=$abc$71600$new_n5343 i2=$abc$71600$new_n4613 q=$abc$71600$new_n5347
.subckt nand3_x0 i0=$abc$71600$new_n5345 i1=$abc$71600$new_n5343 i2=$abc$71600$new_n4613 nq=$abc$71600$new_n5348
.subckt nand3_x0 i0=$abc$71600$new_n5101 i1=$abc$71600$new_n4613 i2=$abc$71600$new_n4476 nq=$abc$71600$new_n5349
.subckt or21nand_x0 i0=$abc$71600$new_n4475 i1=$abc$71600$new_n4612 i2=$abc$71600$new_n5100 nq=$abc$71600$new_n5350
.subckt nexor2_x0 i0=$abc$71600$new_n5100 i1=$abc$71600$new_n4614 nq=$abc$71600$new_n5351
.subckt and3_x1 i0=$abc$71600$new_n5350 i1=$abc$71600$new_n5349 i2=$abc$71600$new_n5347 q=$abc$71600$new_n5352
.subckt and3_x1 i0=$abc$71600$new_n5352 i1=$abc$71600$new_n5248 i2=$abc$71600$new_n4620 q=$abc$71600$new_n5353
.subckt or21nand_x0 i0=$abc$71600$new_n4467 i1=$abc$71600$new_n4619 i2=$abc$71600$new_n5094 nq=$abc$71600$new_n5354
.subckt nand3_x0 i0=$abc$71600$new_n5093 i1=$abc$71600$new_n4620 i2=$abc$71600$new_n4468 nq=$abc$71600$new_n5355
.subckt nexor2_x0 i0=$abc$71600$new_n5093 i1=$abc$71600$new_n4622 nq=$abc$71600$new_n5356
.subckt nexor2_x0 i0=$abc$71600$new_n5093 i1=$abc$71600$new_n4621 nq=$abc$71600$new_n5357
.subckt and2_x1 i0=$abc$71600$new_n5357 i1=$abc$71600$new_n5353 q=$abc$71600$new_n5358
.subckt or21nand_x0 i0=$abc$71600$new_n4624 i1=$abc$71600$new_n4465 i2=$abc$71600$new_n4463 nq=$abc$71600$new_n5359
.subckt nexor2_x0 i0=$abc$71600$new_n4626 i1=$abc$71600$new_n4462 nq=$abc$71600$new_n5360
.subckt nexor2_x0 i0=$abc$71600$new_n4626 i1=$abc$71600$new_n4463 nq=$abc$71600$new_n5361
.subckt and4_x1 i0=$abc$71600$new_n5359 i1=$abc$71600$new_n5357 i2=$abc$71600$new_n5353 i3=$abc$71600$new_n4628 q=$abc$71600$new_n5362
.subckt nand4_x0 i0=$abc$71600$new_n5359 i1=$abc$71600$new_n5357 i2=$abc$71600$new_n5353 i3=$abc$71600$new_n4628 nq=$abc$71600$new_n5363
.subckt nand3_x0 i0=$abc$71600$new_n4900 i1=$abc$71600$new_n4628 i2=$abc$71600$new_n4460 nq=$abc$71600$new_n5364
.subckt or21nand_x0 i0=$abc$71600$new_n4459 i1=$abc$71600$new_n4627 i2=$abc$71600$new_n4899 nq=$abc$71600$new_n5365
.subckt nexor2_x0 i0=$abc$71600$new_n4899 i1=$abc$71600$new_n4630 nq=$abc$71600$new_n5366
.subckt nexor2_x0 i0=$abc$71600$new_n4899 i1=$abc$71600$new_n4629 nq=$abc$71600$new_n5367
.subckt and3_x1 i0=$abc$71600$new_n5365 i1=$abc$71600$new_n5364 i2=$abc$71600$new_n5362 q=$abc$71600$new_n5368
.subckt and3_x1 i0=$abc$71600$new_n5368 i1=$abc$71600$new_n5245 i2=$abc$71600$new_n4636 q=$abc$71600$new_n5369
.subckt nexor2_x0 i0=$abc$71600$new_n5369 i1=$abc$71600$new_n4643 nq=$abc$71600$new_n5370
.subckt nexor2_x0 i0=$abc$71600$new_n5369 i1=$abc$71600$new_n4642 nq=$abc$71600$new_n5371
.subckt mux2_x1 cmd=$abc$71600$new_n5241 i0=$abc$71600$new_n5239 i1=$abc$71600$new_n5370 q=$abc$71600$new_n5372
.subckt mux2_x1 cmd=$abc$71600$new_n5241 i0=$abc$71600$new_n5240 i1=$abc$71600$new_n5371 q=$abc$71600$new_n5373
.subckt and21nor_x0 i0=$abc$71600$new_n5373 i1=$abc$71600$new_n4438 i2=$abc$71600$new_n4435 nq=$abc$71600$new_n5374
.subckt or21nand_x0 i0=$abc$71600$new_n5372 i1=$abc$71600$new_n4437 i2=$abc$71600$new_n4436 nq=$abc$71600$new_n5375
.subckt and3_x1 i0=$abc$71600$new_n5046 i1=$abc$71600$new_n5045 i2=$abc$71600$new_n4308 q=$abc$71600$new_n5376
.subckt nand3_x0 i0=$abc$71600$new_n5046 i1=$abc$71600$new_n5045 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n5377
.subckt and21nor_x0 i0=$abc$71600$new_n4381 i1=$abc$71600$new_n5375 i2=$abc$71600$new_n5376 nq=$abc$71600$new_n5378
.subckt or21nand_x0 i0=$abc$71600$new_n4380 i1=$abc$71600$new_n5374 i2=$abc$71600$new_n5377 nq=$abc$71600$new_n5379
.subckt and4_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[2] i3=$abc$71600$new_n3167 q=$abc$71600$new_n5380
.subckt nand4_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[2] i3=$abc$71600$new_n3167 nq=$abc$71600$new_n5381
.subckt nand3_x0 i0=$abc$71600$new_n4641 i1=$abc$71600$new_n4639 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n5382
.subckt and2_x1 i0=$abc$71600$new_n5382 i1=$abc$71600$new_n5381 q=$abc$71600$new_n5383
.subckt nand2_x0 i0=$abc$71600$new_n5382 i1=$abc$71600$new_n5381 nq=$abc$71600$new_n5384
.subckt and21nor_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5379 i2=$abc$71600$new_n5384 nq=$abc$71600$new_n5385
.subckt or21nand_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5378 i2=$abc$71600$new_n5383 nq=$abc$71600$new_n5386
.subckt and3_x1 i0=$abc$71600$new_n4450 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] q=$abc$71600$new_n5387
.subckt nand3_x0 i0=$abc$71600$new_n4450 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5388
.subckt and21nor_x0 i0=$abc$71600$new_n5388 i1=$abc$71600$new_n5386 i2=$abc$71600$new_n4302 nq=$abc$71600$new_n5389
.subckt or21nand_x0 i0=$abc$71600$new_n5387 i1=$abc$71600$new_n5385 i2=$abc$71600$new_n4303 nq=$abc$71600$new_n5390
.subckt nand3_x0 i0=$abc$71600$new_n4447 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n5391
.subckt nand4_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[0] i3=$abc$71600$new_n3167 nq=$abc$71600$new_n5392
.subckt and2_x1 i0=$abc$71600$new_n5392 i1=$abc$71600$new_n5391 q=$abc$71600$new_n5393
.subckt nand2_x0 i0=$abc$71600$new_n5392 i1=$abc$71600$new_n5391 nq=$abc$71600$new_n5394
.subckt and3_x1 i0=$abc$71600$new_n4448 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n5395
.subckt nand3_x0 i0=$abc$71600$new_n4448 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n5396
.subckt and21nor_x0 i0=$abc$71600$new_n5390 i1=$abc$71600$new_n5393 i2=$abc$71600$new_n5395 nq=$abc$71600$new_n5397
.subckt or21nand_x0 i0=$abc$71600$new_n5389 i1=$abc$71600$new_n5394 i2=$abc$71600$new_n5396 nq=$abc$71600$new_n5398
.subckt nand2_x0 i0=$abc$71600$new_n5398 i1=$abc$71600$new_n4290 nq=$abc$71600$new_n5399
.subckt and3_x1 i0=$abc$71600$new_n4319 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n5400
.subckt nand3_x0 i0=$abc$71600$new_n4319 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n5401
.subckt nand3_x0 i0=$abc$71600$new_n5175 i1=$abc$71600$new_n5174 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n5402
.subckt and2_x1 i0=$abc$71600$new_n4172 i1=registers_m.ir[14] q=$abc$71600$new_n5403
.subckt nand2_x0 i0=$abc$71600$new_n4172 i1=registers_m.ir[14] nq=$abc$71600$new_n5404
.subckt and2_x1 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 q=$abc$71600$new_n5405
.subckt nand2_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 nq=$abc$71600$new_n5406
.subckt and2_x1 i0=$abc$71600$new_n5403 i1=$abc$71600$new_n4275 q=$abc$71600$new_n5407
.subckt nand2_x0 i0=$abc$71600$new_n5403 i1=$abc$71600$new_n4275 nq=$abc$71600$new_n5408
.subckt and21nor_x0 i0=alu_m.result[14] i1=alu_m.result[12] i2=alu_m.result[13] nq=$abc$71600$new_n5409
.subckt nor2_x0 i0=alu_m.result[16] i1=alu_m.result[15] nq=$abc$71600$new_n5410
.subckt and2_x1 i0=$abc$71600$new_n5409 i1=$abc$71600$new_n3191 q=$abc$71600$new_n5411
.subckt and2_x1 i0=$abc$71600$new_n5410 i1=$abc$71600$new_n5409 q=$abc$71600$new_n5412
.subckt and3_x1 i0=$abc$71600$new_n5410 i1=$abc$71600$new_n5409 i2=$abc$71600$new_n3197 q=$abc$71600$new_n5413
.subckt and4_x1 i0=$abc$71600$new_n5410 i1=$abc$71600$new_n5409 i2=$abc$71600$new_n3197 i3=$abc$71600$new_n3196 q=$abc$71600$new_n5414
.subckt nexor2_x0 i0=$abc$71600$new_n5414 i1=$abc$71600$new_n3195 nq=$abc$71600$new_n5415
.subckt nexor2_x0 i0=$abc$71600$new_n5414 i1=alu_m.result[19] nq=$abc$71600$new_n5416
.subckt nand2_x0 i0=$abc$71600$new_n5416 i1=alu_m.result[31] nq=$abc$71600$new_n5417
.subckt nexor2_x0 i0=$abc$71600$new_n5412 i1=alu_m.result[17] nq=$abc$71600$new_n5418
.subckt nexor2_x0 i0=$abc$71600$new_n5412 i1=$abc$71600$new_n3197 nq=$abc$71600$new_n5419
.subckt or21nand_x0 i0=alu_m.result[12] i1=alu_m.result[13] i2=alu_m.result[15] nq=$abc$71600$new_n5420
.subckt nor2_x0 i0=$abc$71600$new_n5420 i1=$abc$71600$new_n3194 nq=$abc$71600$new_n5421
.subckt nor3_x0 i0=$abc$71600$new_n5420 i1=$abc$71600$new_n3198 i2=$abc$71600$new_n3194 nq=$abc$71600$new_n5422
.subckt and2_x1 i0=alu_m.result[16] i1=alu_m.result[15] q=$abc$71600$new_n5423
.subckt mux2_x1 cmd=$abc$71600$new_n3192 i0=$abc$71600$new_n5423 i1=$abc$71600$new_n5422 q=$abc$71600$new_n5424
.subckt nexor2_x0 i0=$abc$71600$new_n5424 i1=$abc$71600$new_n3197 nq=$abc$71600$new_n5425
.subckt mux2_x1 cmd=$abc$71600$new_n5417 i0=$abc$71600$new_n5425 i1=$abc$71600$new_n5418 q=$abc$71600$new_n5426
.subckt nand2_x0 i0=$abc$71600$new_n5426 i1=$abc$71600$new_n4175 nq=$abc$71600$new_n5427
.subckt and3_x1 i0=$abc$71600$new_n5426 i1=$abc$71600$new_n4275 i2=$abc$71600$new_n4175 q=$abc$71600$new_n5428
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n5429
.subckt nand4_x0 i0=$abc$71600$new_n5429 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n5430
.subckt and21nor_x0 i0=$abc$71600$new_n5175 i1=$abc$71600$new_n5174 i2=$abc$71600$new_n4442 nq=$abc$71600$new_n5431
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3181 q=$abc$71600$new_n5432
.subckt nand2_x0 i0=registers_m.ir[6] i1=$abc$71600$new_n3181 nq=$abc$71600$new_n5433
.subckt and3_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 q=$abc$71600$new_n5434
.subckt nand3_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 nq=$abc$71600$new_n5435
.subckt and3_x1 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] q=$abc$71600$new_n5436
.subckt nand3_x0 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] nq=$abc$71600$new_n5437
.subckt mux2_x1 cmd=$abc$71600$new_n5437 i0=$auto$ff.cc:721:flip_bits$71422 i1=$abc$71600$new_n3203 q=$abc$71600$new_n5438
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3030 q=$abc$71600$new_n5439
.subckt nand2_x0 i0=registers_m.ir[6] i1=$abc$71600$new_n3030 nq=$abc$71600$new_n5440
.subckt and4_x1 i0=$abc$71600$new_n5440 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3181 q=$abc$71600$new_n5441
.subckt nor2_x0 i0=registers_m.ir[6] i1=registers_m.ir[7] nq=$abc$71600$new_n5442
.subckt or2_x1 i0=registers_m.ir[6] i1=registers_m.ir[7] q=$abc$71600$new_n5443
.subckt nand4_x0 i0=$abc$71600$new_n5442 i1=$abc$71600$new_n4646 i2=registers_m.ir[11] i3=$abc$71600$new_n3184 nq=$abc$71600$new_n5444
.subckt nand3_x0 i0=$abc$71600$new_n5442 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 nq=$abc$71600$new_n5445
.subckt and3_x1 i0=$abc$71600$new_n5442 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 q=$abc$71600$new_n5446
.subckt nand3_x0 i0=$abc$71600$new_n5442 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 nq=$abc$71600$new_n5447
.subckt and21nor_x0 i0=$abc$71600$new_n5435 i1=$abc$71600$new_n5438 i2=$abc$71600$new_n5441 nq=$abc$71600$new_n5448
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71386 i1=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n5449
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71386 i1=$auto$ff.cc:721:flip_bits$71392 i2=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n5450
.subckt and2_x1 i0=$abc$71600$new_n5450 i1=registers_m.operand1[4] q=$abc$71600$new_n5451
.subckt and21nor_x0 i0=$abc$71600$new_n5450 i1=registers_m.operand1[4] i2=registers_m.operand1[5] nq=$abc$71600$new_n5452
.subckt nexor2_x0 i0=$abc$71600$new_n5451 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n5453
.subckt nexor2_x0 i0=$abc$71600$new_n5451 i1=registers_m.operand1[5] nq=$abc$71600$new_n5454
.subckt nexor2_x0 i0=$abc$71600$new_n5450 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n5455
.subckt nexor2_x0 i0=$abc$71600$new_n5450 i1=registers_m.operand1[4] nq=$abc$71600$new_n5456
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 i2=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n5457
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 i2=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n5458
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 i2=$auto$ff.cc:721:flip_bits$71392 i3=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n5459
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 i2=$auto$ff.cc:721:flip_bits$71392 i3=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n5460
.subckt and2_x1 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n3179 q=$abc$71600$new_n5461
.subckt nand2_x0 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n3179 nq=$abc$71600$new_n5462
.subckt and4_x1 i0=$abc$71600$new_n3179 i1=$auto$ff.cc:721:flip_bits$71380 i2=registers_m.operand1[1] i3=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n5463
.subckt nand4_x0 i0=$abc$71600$new_n3179 i1=$auto$ff.cc:721:flip_bits$71380 i2=registers_m.operand1[1] i3=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n5464
.subckt and2_x1 i0=$abc$71600$new_n5463 i1=registers_m.operand1[3] q=$abc$71600$new_n5465
.subckt nand2_x0 i0=$abc$71600$new_n5463 i1=registers_m.operand1[3] nq=$abc$71600$new_n5466
.subckt and21nor_x0 i0=$abc$71600$new_n5466 i1=$abc$71600$new_n5462 i2=$abc$71600$new_n5455 nq=$abc$71600$new_n5467
.subckt or21nand_x0 i0=$abc$71600$new_n5465 i1=$abc$71600$new_n5461 i2=$abc$71600$new_n5456 nq=$abc$71600$new_n5468
.subckt and2_x1 i0=$abc$71600$new_n5467 i1=$abc$71600$new_n5453 q=$abc$71600$new_n5469
.subckt and21nor_x0 i0=registers_m.operand1[4] i1=$abc$71600$new_n5450 i2=$abc$71600$new_n4785 nq=$abc$71600$new_n5470
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71410 i1=registers_m.operand1[6] q=$abc$71600$new_n5471
.subckt nexor2_x0 i0=$abc$71600$new_n5452 i1=registers_m.operand1[6] nq=$abc$71600$new_n5472
.subckt nexor2_x0 i0=$abc$71600$new_n5452 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n5473
.subckt nand3_x0 i0=$abc$71600$new_n5472 i1=$abc$71600$new_n5467 i2=$abc$71600$new_n5453 nq=$abc$71600$new_n5474
.subckt nexor2_x0 i0=$abc$71600$new_n5470 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n5475
.subckt nexor2_x0 i0=$abc$71600$new_n5470 i1=registers_m.operand1[7] nq=$abc$71600$new_n5476
.subckt nand4_x0 i0=$abc$71600$new_n5472 i1=$abc$71600$new_n5467 i2=$abc$71600$new_n5453 i3=registers_m.operand1[7] nq=$abc$71600$new_n5477
.subckt and4_x1 i0=$abc$71600$new_n5457 i1=$abc$71600$new_n3179 i2=$auto$ff.cc:721:flip_bits$71398 i3=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n5478
.subckt and2_x1 i0=$abc$71600$new_n5478 i1=$abc$71600$new_n5456 q=$abc$71600$new_n5479
.subckt and2_x1 i0=$abc$71600$new_n5479 i1=$abc$71600$new_n5473 q=$abc$71600$new_n5480
.subckt nand2_x0 i0=$abc$71600$new_n5479 i1=$abc$71600$new_n5473 nq=$abc$71600$new_n5481
.subckt nand3_x0 i0=$abc$71600$new_n5479 i1=$abc$71600$new_n5475 i2=$abc$71600$new_n5473 nq=$abc$71600$new_n5482
.subckt and21nor_x0 i0=$abc$71600$new_n5476 i1=$abc$71600$new_n5474 i2=$abc$71600$new_n5445 nq=$abc$71600$new_n5483
.subckt and3_x1 i0=$abc$71600$new_n5483 i1=$abc$71600$new_n5482 i2=$abc$71600$new_n5477 q=$abc$71600$new_n5484
.subckt or21nand_x0 i0=$abc$71600$new_n5484 i1=$abc$71600$new_n5448 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n5485
.subckt and2_x1 i0=$abc$71600$new_n5471 i1=$abc$71600$new_n4655 q=$abc$71600$new_n5486
.subckt nand2_x0 i0=$abc$71600$new_n5471 i1=$abc$71600$new_n4655 nq=$abc$71600$new_n5487
.subckt or21nand_x0 i0=$abc$71600$new_n4823 i1=$abc$71600$new_n5486 i2=$abc$71600$new_n4829 nq=$abc$71600$new_n5488
.subckt nand3_x0 i0=$abc$71600$new_n5487 i1=$abc$71600$new_n4828 i2=$abc$71600$new_n4824 nq=$abc$71600$new_n5489
.subckt nand3_x0 i0=$abc$71600$new_n5489 i1=$abc$71600$new_n5488 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n5490
.subckt and3_x1 i0=$abc$71600$new_n5490 i1=$abc$71600$new_n5485 i2=$abc$71600$new_n4442 q=$abc$71600$new_n5491
.subckt nor2_x0 i0=$abc$71600$new_n5491 i1=$abc$71600$new_n5431 nq=$abc$71600$new_n5492
.subckt and21nor_x0 i0=$abc$71600$new_n4445 i1=$abc$71600$new_n5290 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n5493
.subckt or21nand_x0 i0=$abc$71600$new_n4445 i1=$abc$71600$new_n5492 i2=$abc$71600$new_n5493 nq=$abc$71600$new_n5494
.subckt or2_x1 i0=registers_m.size[0] i1=$auto$ff.cc:721:flip_bits$71428 q=$abc$71600$new_n5495
.subckt and4_x1 i0=$abc$71600$new_n5495 i1=$abc$71600$new_n4248 i2=$abc$71600$new_n4179 i3=memory_registers_m.micro_data[79] q=$abc$71600$new_n5496
.subckt or21nand_x0 i0=$abc$71600$new_n3177 i1=$abc$71600$new_n5061 i2=$abc$71600$new_n5496 nq=$abc$71600$new_n5497
.subckt nand2_x0 i0=$abc$71600$new_n5497 i1=$abc$71600$new_n5074 nq=$abc$71600$new_n5498
.subckt and21nor_x0 i0=$abc$71600$new_n5430 i1=$abc$71600$new_n5494 i2=$abc$71600$new_n5498 nq=$abc$71600$new_n5499
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=registers_m.operand1[6] nq=$abc$71600$new_n5500
.subckt nand2_x0 i0=$abc$71600$new_n5500 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n5501
.subckt and4_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n5502
.subckt and21nor_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4280 i2=$abc$71600$new_n5502 nq=$abc$71600$new_n5503
.subckt or21nand_x0 i0=$abc$71600$new_n5499 i1=$abc$71600$new_n5501 i2=$abc$71600$new_n5503 nq=$abc$71600$new_n5504
.subckt nexor2_x0 i0=$abc$71600$new_n5220 i1=$abc$71600$new_n5177 nq=$abc$71600$new_n5505
.subckt nexor2_x0 i0=$abc$71600$new_n5220 i1=$abc$71600$new_n5176 nq=$abc$71600$new_n5506
.subckt nexor2_x0 i0=$abc$71600$new_n5289 i1=$abc$71600$new_n5287 nq=$abc$71600$new_n5507
.subckt and3_x1 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=$abc$71600$new_n3171 q=$abc$71600$new_n5508
.subckt nand3_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=$abc$71600$new_n3171 nq=$abc$71600$new_n5509
.subckt or21nand_x0 i0=$abc$71600$new_n5242 i1=$abc$71600$new_n5507 i2=$abc$71600$new_n5509 nq=$abc$71600$new_n5510
.subckt and21nor_x0 i0=$abc$71600$new_n5081 i1=$abc$71600$new_n5506 i2=$abc$71600$new_n5510 nq=$abc$71600$new_n5511
.subckt and2_x1 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4175 q=$abc$71600$new_n5512
.subckt and21nor_x0 i0=$abc$71600$new_n5511 i1=$abc$71600$new_n5504 i2=$abc$71600$new_n5428 nq=$abc$71600$new_n5513
.subckt nor4_x0 i0=$abc$71600$new_n5420 i1=$abc$71600$new_n3198 i2=$abc$71600$new_n3197 i3=$abc$71600$new_n3194 nq=$abc$71600$new_n5514
.subckt or4_x1 i0=$abc$71600$new_n5420 i1=$abc$71600$new_n3198 i2=$abc$71600$new_n3197 i3=$abc$71600$new_n3194 q=$abc$71600$new_n5515
.subckt and21nor_x0 i0=$abc$71600$new_n5514 i1=alu_m.result[18] i2=alu_m.result[13] nq=$abc$71600$new_n5516
.subckt or21nand_x0 i0=$abc$71600$new_n5515 i1=$abc$71600$new_n3196 i2=$abc$71600$new_n3192 nq=$abc$71600$new_n5517
.subckt nand3_x0 i0=alu_m.result[16] i1=alu_m.result[17] i2=alu_m.result[15] nq=$abc$71600$new_n5518
.subckt nand4_x0 i0=alu_m.result[16] i1=alu_m.result[17] i2=alu_m.result[18] i3=alu_m.result[15] nq=$abc$71600$new_n5519
.subckt and2_x1 i0=$abc$71600$new_n5519 i1=alu_m.result[13] q=$abc$71600$new_n5520
.subckt nand2_x0 i0=$abc$71600$new_n5519 i1=alu_m.result[13] nq=$abc$71600$new_n5521
.subckt and2_x1 i0=$abc$71600$new_n5521 i1=$abc$71600$new_n5517 q=$abc$71600$new_n5522
.subckt nexor2_x0 i0=$abc$71600$new_n5522 i1=alu_m.result[19] nq=$abc$71600$new_n5523
.subckt nexor2_x0 i0=$abc$71600$new_n5522 i1=$abc$71600$new_n3195 nq=$abc$71600$new_n5524
.subckt nexor2_x0 i0=$abc$71600$new_n5409 i1=alu_m.result[15] nq=$abc$71600$new_n5525
.subckt nexor2_x0 i0=$abc$71600$new_n5409 i1=$abc$71600$new_n3191 nq=$abc$71600$new_n5526
.subckt xor2_x0 i0=alu_m.result[16] i1=alu_m.result[15] q=$abc$71600$new_n5527
.subckt nexor2_x0 i0=alu_m.result[16] i1=alu_m.result[15] nq=$abc$71600$new_n5528
.subckt nexor2_x0 i0=$abc$71600$new_n5421 i1=$abc$71600$new_n3198 nq=$abc$71600$new_n5529
.subckt nexor2_x0 i0=$abc$71600$new_n5421 i1=alu_m.result[16] nq=$abc$71600$new_n5530
.subckt mux2_x1 cmd=alu_m.result[13] i0=$abc$71600$new_n5530 i1=$abc$71600$new_n5528 q=$abc$71600$new_n5531
.subckt mux2_x1 cmd=alu_m.result[13] i0=$abc$71600$new_n5529 i1=$abc$71600$new_n5527 q=$abc$71600$new_n5532
.subckt nexor2_x0 i0=$abc$71600$new_n5411 i1=alu_m.result[16] nq=$abc$71600$new_n5533
.subckt nexor2_x0 i0=$abc$71600$new_n5411 i1=$abc$71600$new_n3198 nq=$abc$71600$new_n5534
.subckt and2_x1 i0=$abc$71600$new_n5534 i1=$abc$71600$new_n5526 q=$abc$71600$new_n5535
.subckt nand2_x0 i0=$abc$71600$new_n5534 i1=$abc$71600$new_n5526 nq=$abc$71600$new_n5536
.subckt and21nor_x0 i0=$abc$71600$new_n5534 i1=$abc$71600$new_n5526 i2=$abc$71600$new_n5418 nq=$abc$71600$new_n5537
.subckt or21nand_x0 i0=$abc$71600$new_n5533 i1=$abc$71600$new_n5525 i2=$abc$71600$new_n5419 nq=$abc$71600$new_n5538
.subckt and2_x1 i0=$abc$71600$new_n5515 i1=$abc$71600$new_n3196 q=$abc$71600$new_n5539
.subckt nand2_x0 i0=$abc$71600$new_n5515 i1=$abc$71600$new_n3196 nq=$abc$71600$new_n5540
.subckt nand2_x0 i0=$abc$71600$new_n5518 i1=$abc$71600$new_n3196 nq=$abc$71600$new_n5541
.subckt and2_x1 i0=$abc$71600$new_n5541 i1=$abc$71600$new_n5520 q=$abc$71600$new_n5542
.subckt nand2_x0 i0=$abc$71600$new_n5541 i1=$abc$71600$new_n5520 nq=$abc$71600$new_n5543
.subckt and21nor_x0 i0=$abc$71600$new_n5516 i1=$abc$71600$new_n5540 i2=$abc$71600$new_n5542 nq=$abc$71600$new_n5544
.subckt or21nand_x0 i0=$abc$71600$new_n5517 i1=$abc$71600$new_n5539 i2=$abc$71600$new_n5543 nq=$abc$71600$new_n5545
.subckt and3_x1 i0=$abc$71600$new_n5544 i1=$abc$71600$new_n5538 i2=$abc$71600$new_n5523 q=$abc$71600$new_n5546
.subckt nand3_x0 i0=$abc$71600$new_n5544 i1=$abc$71600$new_n5538 i2=$abc$71600$new_n5523 nq=$abc$71600$new_n5547
.subckt nand4_x0 i0=$abc$71600$new_n5544 i1=$abc$71600$new_n5535 i2=$abc$71600$new_n5523 i3=$abc$71600$new_n5425 nq=$abc$71600$new_n5548
.subckt or21nand_x0 i0=$abc$71600$new_n5545 i1=$abc$71600$new_n5524 i2=$abc$71600$new_n5418 nq=$abc$71600$new_n5549
.subckt nand3_x0 i0=$abc$71600$new_n5549 i1=$abc$71600$new_n5548 i2=$abc$71600$new_n5403 nq=$abc$71600$new_n5550
.subckt nand3_x0 i0=$abc$71600$new_n5549 i1=$abc$71600$new_n5548 i2=$abc$71600$new_n5407 nq=$abc$71600$new_n5551
.subckt and2_x1 i0=$abc$71600$new_n5551 i1=$abc$71600$new_n4309 q=$abc$71600$new_n5552
.subckt or21nand_x0 i0=$abc$71600$new_n5407 i1=$abc$71600$new_n5513 i2=$abc$71600$new_n5552 nq=$abc$71600$new_n5553
.subckt nand2_x0 i0=$abc$71600$new_n5553 i1=$abc$71600$new_n5402 nq=$abc$71600$new_n5554
.subckt nand2_x0 i0=$abc$71600$new_n5554 i1=$abc$71600$new_n4305 nq=$abc$71600$new_n5555
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5289 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n5556
.subckt nand3_x0 i0=$abc$71600$new_n4373 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5557
.subckt nand2_x0 i0=$abc$71600$new_n5557 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n5558
.subckt and21nor_x0 i0=$abc$71600$new_n5556 i1=$abc$71600$new_n5555 i2=$abc$71600$new_n4302 nq=$abc$71600$new_n5559
.subckt and21nor_x0 i0=$abc$71600$new_n5555 i1=$abc$71600$new_n5556 i2=$abc$71600$new_n5558 nq=$abc$71600$new_n5560
.subckt nand2_x0 i0=$abc$71600$new_n5559 i1=$abc$71600$new_n5557 nq=$abc$71600$new_n5561
.subckt nand3_x0 i0=$abc$71600$new_n4321 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n5562
.subckt and2_x1 i0=$abc$71600$new_n5562 i1=$abc$71600$new_n5392 q=$abc$71600$new_n5563
.subckt nand2_x0 i0=$abc$71600$new_n5562 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n5564
.subckt and21nor_x0 i0=$abc$71600$new_n5563 i1=$abc$71600$new_n5561 i2=$abc$71600$new_n5400 nq=$abc$71600$new_n5565
.subckt or21nand_x0 i0=$abc$71600$new_n5564 i1=$abc$71600$new_n5560 i2=$abc$71600$new_n5401 nq=$abc$71600$new_n5566
.subckt nand2_x0 i0=$abc$71600$new_n5565 i1=registers_m.size[0] nq=$abc$71600$new_n5567
.subckt and21nor_x0 i0=$abc$71600$new_n5225 i1=$abc$71600$new_n5152 i2=$abc$71600$new_n5150 nq=$abc$71600$new_n5568
.subckt or21nand_x0 i0=$abc$71600$new_n5568 i1=$abc$71600$new_n5208 i2=$abc$71600$new_n5081 nq=$abc$71600$new_n5569
.subckt and3_x1 i0=$abc$71600$new_n5436 i1=$abc$71600$new_n3182 i2=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n5570
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=$abc$71600$new_n3182 i2=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n5571
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3191 nq=$abc$71600$new_n5572
.subckt nor3_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3181 i2=registers_m.operand1[15] nq=$abc$71600$new_n5573
.subckt or3_x1 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3181 i2=registers_m.operand1[15] q=$abc$71600$new_n5574
.subckt nand2_x0 i0=$abc$71600$new_n5574 i1=$abc$71600$new_n5572 nq=$abc$71600$new_n5575
.subckt or21nand_x0 i0=$abc$71600$new_n5575 i1=$abc$71600$new_n5570 i2=$abc$71600$new_n5435 nq=$abc$71600$new_n5576
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71566 q=$abc$71600$new_n5577
.subckt nor2_x0 i0=$abc$71600$new_n5577 i1=$abc$71600$new_n4650 nq=$abc$71600$new_n5578
.subckt nand2_x0 i0=$abc$71600$new_n5578 i1=$abc$71600$new_n5576 nq=$abc$71600$new_n5579
.subckt or21nand_x0 i0=$abc$71600$new_n4848 i1=$abc$71600$new_n4743 i2=$abc$71600$new_n4741 nq=$abc$71600$new_n5580
.subckt nand3_x0 i0=$abc$71600$new_n4849 i1=$abc$71600$new_n4744 i2=$abc$71600$new_n4742 nq=$abc$71600$new_n5581
.subckt nand3_x0 i0=$abc$71600$new_n5581 i1=$abc$71600$new_n5580 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n5582
.subckt and21nor_x0 i0=$abc$71600$new_n5582 i1=$abc$71600$new_n5579 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n5583
.subckt or21nand_x0 i0=$abc$71600$new_n4442 i1=$abc$71600$new_n5150 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n5584
.subckt and21nor_x0 i0=$abc$71600$new_n5314 i1=$abc$71600$new_n5313 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n5585
.subckt nor2_x0 i0=$abc$71600$new_n5585 i1=$abc$71600$new_n5052 nq=$abc$71600$new_n5586
.subckt or21nand_x0 i0=$abc$71600$new_n5583 i1=$abc$71600$new_n5584 i2=$abc$71600$new_n5586 nq=$abc$71600$new_n5587
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[15] nq=$abc$71600$new_n5588
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n5589
.subckt and2_x1 i0=$abc$71600$new_n5589 i1=$abc$71600$new_n4250 q=$abc$71600$new_n5590
.subckt or21nand_x0 i0=$abc$71600$new_n3176 i1=$abc$71600$new_n5062 i2=$abc$71600$new_n5590 nq=$abc$71600$new_n5591
.subckt and3_x1 i0=$abc$71600$new_n5591 i1=$abc$71600$new_n5588 i2=$abc$71600$new_n5074 q=$abc$71600$new_n5592
.subckt and3_x1 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71464 q=$abc$71600$new_n5593
.subckt and21nor_x0 i0=$abc$71600$new_n5587 i1=$abc$71600$new_n5592 i2=$abc$71600$new_n5593 nq=$abc$71600$new_n5594
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n5595
.subckt and2_x1 i0=$abc$71600$new_n5595 i1=$abc$71600$new_n5082 q=$abc$71600$new_n5596
.subckt or21nand_x0 i0=$abc$71600$new_n4439 i1=$abc$71600$new_n5594 i2=$abc$71600$new_n5596 nq=$abc$71600$new_n5597
.subckt and21nor_x0 i0=$abc$71600$new_n5597 i1=$abc$71600$new_n5569 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n5598
.subckt and21nor_x0 i0=$abc$71600$new_n5314 i1=$abc$71600$new_n5313 i2=$abc$71600$new_n5312 nq=$abc$71600$new_n5599
.subckt or3_x1 i0=$abc$71600$new_n5599 i1=$abc$71600$new_n5316 i2=$abc$71600$new_n5242 q=$abc$71600$new_n5600
.subckt nand2_x0 i0=$abc$71600$new_n5600 i1=$abc$71600$new_n5509 nq=$abc$71600$new_n5601
.subckt and3_x1 i0=$abc$71600$new_n5525 i1=$abc$71600$new_n5416 i2=alu_m.result[31] q=$abc$71600$new_n5602
.subckt nand3_x0 i0=$abc$71600$new_n5525 i1=$abc$71600$new_n5416 i2=alu_m.result[31] nq=$abc$71600$new_n5603
.subckt and21nor_x0 i0=alu_m.result[31] i1=$abc$71600$new_n5416 i2=$abc$71600$new_n5525 nq=$abc$71600$new_n5604
.subckt or21nand_x0 i0=$abc$71600$new_n3180 i1=$abc$71600$new_n5415 i2=$abc$71600$new_n5526 nq=$abc$71600$new_n5605
.subckt nand3_x0 i0=$abc$71600$new_n5605 i1=$abc$71600$new_n5603 i2=$abc$71600$new_n5508 nq=$abc$71600$new_n5606
.subckt or21nand_x0 i0=$abc$71600$new_n5598 i1=$abc$71600$new_n5601 i2=$abc$71600$new_n5606 nq=$abc$71600$new_n5607
.subckt and2_x1 i0=$abc$71600$new_n5607 i1=$abc$71600$new_n5408 q=$abc$71600$new_n5608
.subckt nexor2_x0 i0=$abc$71600$new_n5546 i1=$abc$71600$new_n5525 nq=$abc$71600$new_n5609
.subckt or21nand_x0 i0=$abc$71600$new_n5609 i1=$abc$71600$new_n5408 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n5610
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n4427 i2=$abc$71600$new_n4313 nq=$abc$71600$new_n5611
.subckt or21nand_x0 i0=$abc$71600$new_n5608 i1=$abc$71600$new_n5610 i2=$abc$71600$new_n5611 nq=$abc$71600$new_n5612
.subckt nexor2_x0 i0=$abc$71600$new_n4333 i1=$abc$71600$new_n4331 nq=$abc$71600$new_n5613
.subckt nand4_x0 i0=$abc$71600$new_n5613 i1=$abc$71600$new_n4312 i2=$abc$71600$new_n4310 i3=registers_m.ir[14] nq=$abc$71600$new_n5614
.subckt nand2_x0 i0=$abc$71600$new_n5614 i1=$abc$71600$new_n4305 nq=$abc$71600$new_n5615
.subckt or21nand_x0 i0=registers_m.decoder_alu_reg[3] i1=$abc$71600$new_n4307 i2=$abc$71600$new_n4269 nq=$abc$71600$new_n5616
.subckt and21nor_x0 i0=$abc$71600$new_n3190 i1=$abc$71600$new_n4306 i2=$abc$71600$new_n4270 nq=$abc$71600$new_n5617
.subckt and21nor_x0 i0=$abc$71600$new_n4308 i1=$abc$71600$new_n5150 i2=$abc$71600$new_n5615 nq=$abc$71600$new_n5618
.subckt or21nand_x0 i0=$abc$71600$new_n4308 i1=$abc$71600$new_n5612 i2=$abc$71600$new_n5618 nq=$abc$71600$new_n5619
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5315 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n5620
.subckt and2_x1 i0=$abc$71600$new_n5620 i1=$abc$71600$new_n5619 q=$abc$71600$new_n5621
.subckt and3_x1 i0=$abc$71600$new_n4928 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] q=$abc$71600$new_n5622
.subckt or21nand_x0 i0=$abc$71600$new_n5622 i1=$abc$71600$new_n5621 i2=$abc$71600$new_n4303 nq=$abc$71600$new_n5623
.subckt nand3_x0 i0=$abc$71600$new_n4516 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n5624
.subckt and2_x1 i0=$abc$71600$new_n5624 i1=$abc$71600$new_n5392 q=$abc$71600$new_n5625
.subckt and2_x1 i0=$abc$71600$new_n5625 i1=$abc$71600$new_n5623 q=$abc$71600$new_n5626
.subckt nand2_x0 i0=$abc$71600$new_n5625 i1=$abc$71600$new_n5623 nq=$abc$71600$new_n5627
.subckt and3_x1 i0=$abc$71600$new_n4514 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n5628
.subckt nand3_x0 i0=$abc$71600$new_n4514 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n5629
.subckt or21nand_x0 i0=$abc$71600$new_n5628 i1=$abc$71600$new_n5626 i2=$abc$71600$new_n4296 nq=$abc$71600$new_n5630
.subckt and2_x1 i0=$abc$71600$new_n5630 i1=$abc$71600$new_n5567 q=$abc$71600$new_n5631
.subckt nand2_x0 i0=$abc$71600$new_n5630 i1=$abc$71600$new_n5567 nq=$abc$71600$new_n5632
.subckt and21nor_x0 i0=$abc$71600$new_n4290 i1=$abc$71600$new_n5398 i2=$abc$71600$new_n5632 nq=$abc$71600$new_n5633
.subckt or21nand_x0 i0=$abc$71600$new_n4291 i1=$abc$71600$new_n5397 i2=$abc$71600$new_n5631 nq=$abc$71600$new_n5634
.subckt and2_x1 i0=$abc$71600$new_n4299 i1=$abc$71600$new_n4288 q=$abc$71600$new_n5635
.subckt nand2_x0 i0=$abc$71600$new_n4299 i1=$abc$71600$new_n4288 nq=$abc$71600$new_n5636
.subckt or21nand_x0 i0=$abc$71600$new_n4300 i1=$abc$71600$new_n5634 i2=$abc$71600$new_n5636 nq=$abc$71600$new_n5637
.subckt and21nor_x0 i0=$abc$71600$new_n4301 i1=$abc$71600$new_n5633 i2=$abc$71600$new_n5635 nq=$abc$71600$new_n5638
.subckt and2_x1 i0=$abc$71600$new_n4299 i1=$abc$71600$new_n4289 q=$abc$71600$new_n5639
.subckt nand2_x0 i0=$abc$71600$new_n4299 i1=$abc$71600$new_n4289 nq=$abc$71600$new_n5640
.subckt nor4_x0 i0=$abc$71600$new_n4297 i1=$abc$71600$new_n4294 i2=$abc$71600$new_n4292 i3=$abc$71600$new_n4289 nq=$abc$71600$new_n5641
.subckt or4_x1 i0=$abc$71600$new_n4297 i1=$abc$71600$new_n4294 i2=$abc$71600$new_n4292 i3=$abc$71600$new_n4289 q=$abc$71600$new_n5642
.subckt or21nand_x0 i0=$abc$71600$new_n5634 i1=$abc$71600$new_n5639 i2=$abc$71600$new_n5642 nq=$abc$71600$new_n5643
.subckt and21nor_x0 i0=$abc$71600$new_n5633 i1=$abc$71600$new_n5640 i2=$abc$71600$new_n5641 nq=$abc$71600$new_n5644
.subckt mux2_x1 cmd=$abc$71600$new_n4283 i0=$abc$71600$new_n5643 i1=$abc$71600$new_n5638 q=$abc$71600$new_n5645
.subckt and2_x1 i0=$abc$71600$new_n5545 i1=$abc$71600$new_n5537 q=$abc$71600$new_n5646
.subckt nexor2_x0 i0=$abc$71600$new_n5544 i1=$abc$71600$new_n5537 nq=$abc$71600$new_n5647
.subckt nexor2_x0 i0=$abc$71600$new_n5544 i1=$abc$71600$new_n5538 nq=$abc$71600$new_n5648
.subckt nand2_x0 i0=$abc$71600$new_n5648 i1=$abc$71600$new_n5403 nq=$abc$71600$new_n5649
.subckt and3_x1 i0=$abc$71600$new_n5545 i1=$abc$71600$new_n5537 i2=$abc$71600$new_n5523 q=$abc$71600$new_n5650
.subckt and21nor_x0 i0=$abc$71600$new_n5545 i1=$abc$71600$new_n5537 i2=$abc$71600$new_n5523 nq=$abc$71600$new_n5651
.subckt nexor2_x0 i0=$abc$71600$new_n5646 i1=$abc$71600$new_n5523 nq=$abc$71600$new_n5652
.subckt nor4_x0 i0=$abc$71600$new_n5651 i1=$abc$71600$new_n5650 i2=$abc$71600$new_n5647 i3=$abc$71600$new_n5404 nq=$abc$71600$new_n5653
.subckt nexor2_x0 i0=$abc$71600$new_n5413 i1=alu_m.result[18] nq=$abc$71600$new_n5654
.subckt nexor2_x0 i0=$abc$71600$new_n5413 i1=$abc$71600$new_n3196 nq=$abc$71600$new_n5655
.subckt nand3_x0 i0=$abc$71600$new_n5654 i1=$abc$71600$new_n5536 i2=$abc$71600$new_n5418 nq=$abc$71600$new_n5656
.subckt or21nand_x0 i0=$abc$71600$new_n3180 i1=$abc$71600$new_n5656 i2=$abc$71600$new_n5416 nq=$abc$71600$new_n5657
.subckt and2_x1 i0=$abc$71600$new_n5657 i1=$abc$71600$new_n4175 q=$abc$71600$new_n5658
.subckt nor3_x0 i0=$abc$71600$new_n5658 i1=$abc$71600$new_n5653 i2=$abc$71600$new_n4276 nq=$abc$71600$new_n5659
.subckt or21nand_x0 i0=$abc$71600$new_n4172 i1=$abc$71600$new_n5645 i2=$abc$71600$new_n5659 nq=$abc$71600$new_n5660
.subckt and2_x1 i0=$abc$71600$new_n4266 i1=registers_m.operand1[0] q=$abc$71600$new_n5661
.subckt and21nor_x0 i0=$abc$71600$new_n4288 i1=$abc$71600$new_n5073 i2=$abc$71600$new_n5661 nq=$abc$71600$new_n5662
.subckt and2_x1 i0=$abc$71600$new_n5662 i1=$abc$71600$new_n5660 q=$abc$71600$new_n5663
.subckt mux2_x1 cmd=$abc$71600$new_n3190 i0=$abc$71600$new_n5644 i1=$abc$71600$new_n5637 q=$abc$71600$new_n5664
.subckt mux2_x1 cmd=$abc$71600$new_n3190 i0=$abc$71600$new_n5643 i1=$abc$71600$new_n5638 q=$abc$71600$new_n5665
.subckt and3_x1 i0=$abc$71600$new_n4276 i1=$abc$71600$new_n4262 i2=$abc$71600$new_n4251 q=$abc$71600$new_n5666
.subckt nand2_x0 i0=$abc$71600$new_n5666 i1=$abc$71600$new_n5665 nq=$abc$71600$new_n5667
.subckt nor3_x0 i0=registers_m.ir[11] i1=registers_m.ir[9] i2=registers_m.ir[8] nq=$abc$71600$new_n5668
.subckt or3_x1 i0=registers_m.ir[11] i1=registers_m.ir[9] i2=registers_m.ir[8] q=$abc$71600$new_n5669
.subckt and2_x1 i0=$abc$71600$new_n5668 i1=registers_m.ir[10] q=$abc$71600$new_n5670
.subckt nand2_x0 i0=$abc$71600$new_n5668 i1=registers_m.ir[10] nq=$abc$71600$new_n5671
.subckt or21nand_x0 i0=$abc$71600$new_n4288 i1=$abc$71600$new_n5634 i2=$abc$71600$new_n5670 nq=$abc$71600$new_n5672
.subckt or3_x1 i0=registers_m.ir[11] i1=registers_m.ir[10] i2=registers_m.ir[9] q=$abc$71600$new_n5673
.subckt nor4_x0 i0=registers_m.ir[11] i1=registers_m.ir[10] i2=registers_m.ir[9] i3=registers_m.ir[8] nq=$abc$71600$new_n5674
.subckt or4_x1 i0=registers_m.ir[11] i1=registers_m.ir[10] i2=registers_m.ir[9] i3=registers_m.ir[8] q=$abc$71600$new_n5675
.subckt and21nor_x0 i0=$abc$71600$new_n5442 i1=$abc$71600$new_n4647 i2=alu_m.sr[4] nq=$abc$71600$new_n5676
.subckt nand2_x0 i0=$abc$71600$new_n5676 i1=$abc$71600$new_n5675 nq=$abc$71600$new_n5677
.subckt nand3_x0 i0=$abc$71600$new_n5674 i1=$abc$71600$new_n5633 i2=$abc$71600$new_n4289 nq=$abc$71600$new_n5678
.subckt and2_x1 i0=$abc$71600$new_n5678 i1=$abc$71600$new_n4255 q=$abc$71600$new_n5679
.subckt and21nor_x0 i0=$abc$71600$new_n5475 i1=$abc$71600$new_n5480 i2=$abc$71600$new_n5670 nq=$abc$71600$new_n5680
.subckt or21nand_x0 i0=$abc$71600$new_n5476 i1=$abc$71600$new_n5481 i2=$abc$71600$new_n5671 nq=$abc$71600$new_n5681
.subckt and2_x1 i0=$abc$71600$new_n5681 i1=$abc$71600$new_n5675 q=$abc$71600$new_n5682
.subckt or21nand_x0 i0=$abc$71600$new_n5674 i1=$abc$71600$new_n5680 i2=$abc$71600$new_n5677 nq=$abc$71600$new_n5683
.subckt nand2_x0 i0=$abc$71600$new_n5683 i1=$abc$71600$new_n5672 nq=$abc$71600$new_n5684
.subckt nand3_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.operand1[4] nq=$abc$71600$new_n5685
.subckt nand3_x0 i0=$abc$71600$new_n5685 i1=$abc$71600$new_n4278 i2=$abc$71600$new_n4263 nq=$abc$71600$new_n5686
.subckt and21nor_x0 i0=$abc$71600$new_n5679 i1=$abc$71600$new_n5684 i2=$abc$71600$new_n5686 nq=$abc$71600$new_n5687
.subckt and2_x1 i0=$abc$71600$new_n5687 i1=$abc$71600$new_n5667 q=$abc$71600$new_n5688
.subckt and21nor_x0 i0=$abc$71600$new_n5688 i1=$abc$71600$new_n5663 i2=$abc$71600$new_n4279 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68651
.subckt nor3_x0 i0=memory_registers_m.micro_data[79] i1=memory_registers_m.micro_data[77] i2=memory_registers_m.micro_data[78] nq=$abc$71600$new_n5690
.subckt or3_x1 i0=memory_registers_m.micro_data[79] i1=memory_registers_m.micro_data[77] i2=memory_registers_m.micro_data[78] q=$abc$71600$new_n5691
.subckt nand3_x0 i0=$abc$71600$new_n5690 i1=memory_registers_m.micro_data[76] i2=$abc$71600$new_n3163 nq=$abc$71600$new_n5692
.subckt and3_x1 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.decoder_alu_reg[16] q=$abc$71600$new_n5693
.subckt nand3_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.decoder_alu_reg[16] nq=$abc$71600$new_n5694
.subckt nand2_x0 i0=$abc$71600$new_n5694 i1=$abc$71600$new_n5692 nq=$abc$71600$new_n5695
.subckt mux2_x1 cmd=$abc$71600$new_n5692 i0=alu_m.was_interrupt i1=$abc$71600$new_n5693 q=$abc$71600$new_n5696
.subckt mux2_x1 cmd=$abc$71600$new_n4261 i0=$auto$ff.cc:721:flip_bits$71428 i1=$abc$71600$new_n3205 q=$abc$71600$new_n5697
.subckt mux2_x1 cmd=$abc$71600$new_n5696 i0=$abc$71600$auto$ff.cc:721:flip_bits$68652 i1=$abc$71600$new_n5697 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68657
.subckt mux2_x1 cmd=$abc$71600$new_n4261 i0=$auto$ff.cc:721:flip_bits$71434 i1=$abc$71600$new_n3206 q=$abc$71600$new_n5699
.subckt mux2_x1 cmd=$abc$71600$new_n5696 i0=$abc$71600$auto$ff.cc:721:flip_bits$68658 i1=$abc$71600$new_n5699 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68663
.subckt mux2_x1 cmd=$abc$71600$new_n4261 i0=$auto$ff.cc:721:flip_bits$71440 i1=$abc$71600$new_n3207 q=$abc$71600$new_n5701
.subckt mux2_x1 cmd=$abc$71600$new_n5696 i0=$abc$71600$auto$ff.cc:721:flip_bits$68664 i1=$abc$71600$new_n5701 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68669
.subckt and3_x1 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n5703
.subckt mux2_x1 cmd=$abc$71600$new_n5695 i0=$abc$71600$auto$ff.cc:721:flip_bits$68670 i1=$abc$71600$new_n5703 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68675
.subckt and3_x1 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.operand1[15] q=$abc$71600$new_n5705
.subckt mux2_x1 cmd=$abc$71600$new_n5695 i0=alu_m.sr[15] i1=$abc$71600$new_n5705 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68677
.subckt nand3_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4174 nq=$abc$71600$new_n5707
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 q=$abc$71600$new_n5708
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 nq=$abc$71600$new_n5709
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 q=$abc$71600$new_n5710
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n5711
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 q=$abc$71600$new_n5712
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n5713
.subckt and2_x1 i0=$abc$71600$new_n5712 i1=$auto$ff.cc:721:flip_bits$71368 q=$abc$71600$new_n5714
.subckt nand2_x0 i0=$abc$71600$new_n5712 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n5715
.subckt and3_x1 i0=$abc$71600$new_n5712 i1=$auto$ff.cc:721:flip_bits$71368 i2=$auto$ff.cc:721:flip_bits$71374 q=$abc$71600$new_n5716
.subckt and4_x1 i0=$abc$71600$new_n5712 i1=$auto$ff.cc:721:flip_bits$70812 i2=$auto$ff.cc:721:flip_bits$71368 i3=$auto$ff.cc:721:flip_bits$71374 q=$abc$71600$new_n5717
.subckt and2_x1 i0=$abc$71600$new_n5717 i1=$auto$ff.cc:721:flip_bits$70818 q=$abc$71600$new_n5718
.subckt and3_x1 i0=$abc$71600$new_n5717 i1=$auto$ff.cc:721:flip_bits$70818 i2=$auto$ff.cc:721:flip_bits$70824 q=$abc$71600$new_n5719
.subckt and4_x1 i0=$abc$71600$new_n5717 i1=$auto$ff.cc:721:flip_bits$70818 i2=$auto$ff.cc:721:flip_bits$70824 i3=$auto$ff.cc:721:flip_bits$70830 q=$abc$71600$new_n5720
.subckt and2_x1 i0=$abc$71600$new_n5720 i1=$auto$ff.cc:721:flip_bits$70836 q=$abc$71600$new_n5721
.subckt and3_x1 i0=$abc$71600$new_n5720 i1=$auto$ff.cc:721:flip_bits$70836 i2=$auto$ff.cc:721:flip_bits$70842 q=$abc$71600$new_n5722
.subckt and4_x1 i0=$abc$71600$new_n5720 i1=$auto$ff.cc:721:flip_bits$70836 i2=$auto$ff.cc:721:flip_bits$70842 i3=$auto$ff.cc:721:flip_bits$70848 q=$abc$71600$new_n5723
.subckt and2_x1 i0=$abc$71600$new_n5723 i1=$auto$ff.cc:721:flip_bits$70854 q=$abc$71600$new_n5724
.subckt and3_x1 i0=$abc$71600$new_n5723 i1=$auto$ff.cc:721:flip_bits$70854 i2=$auto$ff.cc:721:flip_bits$70860 q=$abc$71600$new_n5725
.subckt and4_x1 i0=$abc$71600$new_n5723 i1=$auto$ff.cc:721:flip_bits$70854 i2=$auto$ff.cc:721:flip_bits$70860 i3=$auto$ff.cc:721:flip_bits$70866 q=$abc$71600$new_n5726
.subckt nand4_x0 i0=$abc$71600$new_n5723 i1=$auto$ff.cc:721:flip_bits$70854 i2=$auto$ff.cc:721:flip_bits$70860 i3=$auto$ff.cc:721:flip_bits$70866 nq=$abc$71600$new_n5727
.subckt nand2_x0 i0=$abc$71600$new_n5727 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n5728
.subckt and2_x1 i0=registers_m.ir[13] i1=registers_m.ir[12] q=$abc$71600$new_n5729
.subckt and3_x1 i0=registers_m.ir[15] i1=registers_m.ir[13] i2=registers_m.ir[12] q=$abc$71600$new_n5730
.subckt nand2_x0 i0=$abc$71600$new_n5730 i1=$abc$71600$new_n3171 nq=$abc$71600$new_n5731
.subckt and2_x1 i0=$abc$71600$new_n5731 i1=$abc$71600$new_n4443 q=$abc$71600$new_n5732
.subckt and21nor_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n5727 i2=$abc$71600$new_n5732 nq=$abc$71600$new_n5733
.subckt and3_x1 i0=$abc$71600$new_n3185 i1=registers_m.ir[9] i2=$abc$71600$new_n3122 q=$abc$71600$new_n5734
.subckt and21nor_x0 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n5443 i2=$abc$71600$new_n5734 nq=$abc$71600$new_n5735
.subckt and2_x1 i0=$abc$71600$new_n5735 i1=$abc$71600$new_n4255 q=$abc$71600$new_n5736
.subckt nand2_x0 i0=$abc$71600$new_n5735 i1=$abc$71600$new_n4255 nq=$abc$71600$new_n5737
.subckt nand3_x0 i0=$abc$71600$new_n5735 i1=$abc$71600$new_n5669 i2=$abc$71600$new_n4255 nq=$abc$71600$new_n5738
.subckt and4_x1 i0=$abc$71600$new_n5735 i1=$abc$71600$new_n5669 i2=$abc$71600$new_n5444 i3=$abc$71600$new_n4255 q=$abc$71600$new_n5739
.subckt nand4_x0 i0=$abc$71600$new_n5735 i1=$abc$71600$new_n5669 i2=$abc$71600$new_n5444 i3=$abc$71600$new_n4255 nq=$abc$71600$new_n5740
.subckt nand2_x0 i0=$abc$71600$new_n4258 i1=$abc$71600$new_n4244 nq=$abc$71600$new_n5741
.subckt nand3_x0 i0=$abc$71600$new_n4311 i1=$abc$71600$new_n4258 i2=$abc$71600$new_n4244 nq=$abc$71600$new_n5742
.subckt and3_x1 i0=$abc$71600$new_n5742 i1=$abc$71600$new_n5053 i2=$abc$71600$new_n4444 q=$abc$71600$new_n5743
.subckt nand3_x0 i0=$abc$71600$new_n5742 i1=$abc$71600$new_n5053 i2=$abc$71600$new_n4444 nq=$abc$71600$new_n5744
.subckt and4_x1 i0=memory_registers_m.micro_data[77] i1=$abc$71600$new_n3165 i2=memory_registers_m.micro_data[76] i3=$abc$71600$new_n3163 q=$abc$71600$new_n5745
.subckt nand2_x0 i0=$abc$71600$new_n4257 i1=$abc$71600$new_n4181 nq=$abc$71600$new_n5746
.subckt or21nand_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4259 i2=$abc$71600$new_n4257 nq=$abc$71600$new_n5747
.subckt and4_x1 i0=memory_registers_m.micro_data[77] i1=$abc$71600$new_n3165 i2=$abc$71600$new_n3164 i3=memory_registers_m.micro_data[75] q=$abc$71600$new_n5748
.subckt nand4_x0 i0=memory_registers_m.micro_data[77] i1=$abc$71600$new_n3165 i2=$abc$71600$new_n3164 i3=memory_registers_m.micro_data[75] nq=$abc$71600$new_n5749
.subckt and2_x1 i0=$abc$71600$new_n5748 i1=memory_registers_m.micro_data[79] q=$abc$71600$new_n5750
.subckt nand2_x0 i0=$abc$71600$new_n5748 i1=memory_registers_m.micro_data[79] nq=$abc$71600$new_n5751
.subckt and21nor_x0 i0=$abc$71600$new_n4179 i1=$abc$71600$new_n4181 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n5752
.subckt nand3_x0 i0=$abc$71600$new_n4276 i1=$abc$71600$new_n4261 i2=$abc$71600$new_n4182 nq=$abc$71600$new_n5753
.subckt nor2_x0 i0=$abc$71600$new_n5753 i1=$abc$71600$new_n5744 nq=$abc$71600$new_n5754
.subckt nor2_x0 i0=$abc$71600$new_n5754 i1=$abc$71600$new_n5739 nq=$abc$71600$new_n5755
.subckt and3_x1 i0=$abc$71600$new_n5755 i1=$abc$71600$new_n5733 i2=$abc$71600$new_n5707 q=$abc$71600$new_n5756
.subckt nand3_x0 i0=$abc$71600$new_n5755 i1=$abc$71600$new_n5733 i2=$abc$71600$new_n5707 nq=$abc$71600$new_n5757
.subckt and2_x1 i0=$abc$71600$new_n5757 i1=$abc$71600$new_n3230 q=$abc$71600$new_n5758
.subckt nand4_x0 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n5759
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n5760
.subckt nand4_x0 i0=$abc$71600$new_n5760 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n5761
.subckt and3_x1 i0=$abc$71600$new_n4846 i1=$abc$71600$new_n4845 i2=$abc$71600$new_n4749 q=$abc$71600$new_n5762
.subckt or21nand_x0 i0=$abc$71600$new_n5762 i1=$abc$71600$new_n4848 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n5763
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3194 nq=$abc$71600$new_n5764
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n5765
.subckt and4_x1 i0=$abc$71600$new_n5765 i1=$abc$71600$new_n5764 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n5766
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3023 q=$abc$71600$new_n5767
.subckt or2_x1 i0=$abc$71600$new_n5767 i1=$abc$71600$new_n4650 q=$abc$71600$new_n5768
.subckt or2_x1 i0=$abc$71600$new_n5768 i1=$abc$71600$new_n5766 q=$abc$71600$new_n5769
.subckt and2_x1 i0=$abc$71600$new_n5769 i1=$abc$71600$new_n4442 q=$abc$71600$new_n5770
.subckt or21nand_x0 i0=$abc$71600$new_n4442 i1=$abc$71600$new_n5152 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n5771
.subckt and21nor_x0 i0=$abc$71600$new_n5763 i1=$abc$71600$new_n5770 i2=$abc$71600$new_n5771 nq=$abc$71600$new_n5772
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5260 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n5773
.subckt or21nand_x0 i0=$abc$71600$new_n5773 i1=$abc$71600$new_n5772 i2=$abc$71600$new_n5761 nq=$abc$71600$new_n5774
.subckt and2_x1 i0=$abc$71600$new_n5774 i1=$abc$71600$new_n5759 q=$abc$71600$new_n5775
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71458 i1=$abc$71600$new_n5073 i2=$abc$71600$new_n4439 nq=$abc$71600$new_n5776
.subckt or21nand_x0 i0=$abc$71600$new_n5073 i1=$abc$71600$new_n5775 i2=$abc$71600$new_n5776 nq=$abc$71600$new_n5777
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=registers_m.operand1[14] nq=$abc$71600$new_n5778
.subckt nand2_x0 i0=$abc$71600$new_n5206 i1=$abc$71600$new_n5151 nq=$abc$71600$new_n5779
.subckt nand3_x0 i0=$abc$71600$new_n5779 i1=$abc$71600$new_n5207 i2=$abc$71600$new_n5081 nq=$abc$71600$new_n5780
.subckt and2_x1 i0=$abc$71600$new_n5780 i1=$abc$71600$new_n5242 q=$abc$71600$new_n5781
.subckt and2_x1 i0=$abc$71600$new_n5778 i1=$abc$71600$new_n5082 q=$abc$71600$new_n5782
.subckt nand2_x0 i0=$abc$71600$new_n5782 i1=$abc$71600$new_n5777 nq=$abc$71600$new_n5783
.subckt and21nor_x0 i0=$abc$71600$new_n4582 i1=$abc$71600$new_n5259 i2=$abc$71600$new_n5311 nq=$abc$71600$new_n5784
.subckt or3_x1 i0=$abc$71600$new_n5784 i1=$abc$71600$new_n5312 i2=$abc$71600$new_n5242 q=$abc$71600$new_n5785
.subckt nand2_x0 i0=$abc$71600$new_n5785 i1=$abc$71600$new_n5509 nq=$abc$71600$new_n5786
.subckt and21nor_x0 i0=$abc$71600$new_n5781 i1=$abc$71600$new_n5783 i2=$abc$71600$new_n5786 nq=$abc$71600$new_n5787
.subckt and2_x1 i0=alu_m.result[14] i1=alu_m.result[13] q=$abc$71600$new_n5788
.subckt or2_x1 i0=alu_m.result[14] i1=alu_m.result[12] q=$abc$71600$new_n5789
.subckt and21nor_x0 i0=$abc$71600$new_n5409 i1=$abc$71600$new_n5789 i2=$abc$71600$new_n5788 nq=$abc$71600$new_n5790
.subckt and3_x1 i0=$abc$71600$new_n5790 i1=$abc$71600$new_n4275 i2=$abc$71600$new_n4172 q=$abc$71600$new_n5791
.subckt nand3_x0 i0=$abc$71600$new_n5790 i1=$abc$71600$new_n4275 i2=$abc$71600$new_n4172 nq=$abc$71600$new_n5792
.subckt or21nand_x0 i0=$abc$71600$new_n5791 i1=$abc$71600$new_n5787 i2=$abc$71600$new_n5408 nq=$abc$71600$new_n5793
.subckt nand3_x0 i0=$abc$71600$new_n5790 i1=$abc$71600$new_n5403 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n5794
.subckt and2_x1 i0=$abc$71600$new_n5794 i1=$abc$71600$new_n4314 q=$abc$71600$new_n5795
.subckt nand3_x0 i0=$abc$71600$new_n4375 i1=$abc$71600$new_n4312 i2=$abc$71600$new_n4310 nq=$abc$71600$new_n5796
.subckt nand2_x0 i0=$abc$71600$new_n5796 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n5797
.subckt and21nor_x0 i0=$abc$71600$new_n5793 i1=$abc$71600$new_n5795 i2=$abc$71600$new_n5797 nq=$abc$71600$new_n5798
.subckt or21nand_x0 i0=$abc$71600$new_n5151 i1=$abc$71600$new_n4309 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n5799
.subckt and3_x1 i0=$abc$71600$new_n5259 i1=$abc$71600$new_n4582 i2=$abc$71600$new_n4304 q=$abc$71600$new_n5800
.subckt nor2_x0 i0=$abc$71600$new_n5800 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n5801
.subckt or21nand_x0 i0=$abc$71600$new_n5798 i1=$abc$71600$new_n5799 i2=$abc$71600$new_n5801 nq=$abc$71600$new_n5802
.subckt nand3_x0 i0=$abc$71600$new_n4521 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5803
.subckt nand2_x0 i0=$abc$71600$new_n5803 i1=$abc$71600$new_n5802 nq=$abc$71600$new_n5804
.subckt nand3_x0 i0=$abc$71600$new_n4518 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n5805
.subckt nand2_x0 i0=$abc$71600$new_n5805 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n5806
.subckt and21nor_x0 i0=$abc$71600$new_n4303 i1=$abc$71600$new_n5804 i2=$abc$71600$new_n5806 nq=$abc$71600$new_n5807
.subckt and3_x1 i0=$abc$71600$new_n4519 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n5808
.subckt nor2_x0 i0=$abc$71600$new_n5808 i1=$abc$71600$new_n5807 nq=$abc$71600$new_n5809
.subckt nand3_x0 i0=$abc$71600$new_n4524 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n5810
.subckt and3_x1 i0=$abc$71600$new_n5155 i1=$abc$71600$new_n5145 i2=$abc$71600$new_n4308 q=$abc$71600$new_n5811
.subckt or21nand_x0 i0=$abc$71600$new_n5154 i1=$abc$71600$new_n5144 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n5812
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3192 nq=$abc$71600$new_n5813
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n5814
.subckt and4_x1 i0=$abc$71600$new_n5814 i1=$abc$71600$new_n5813 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n5815
.subckt nor3_x0 i0=$abc$71600$new_n4648 i1=registers_m.ir[7] i2=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n5816
.subckt or21nand_x0 i0=$abc$71600$new_n5816 i1=$abc$71600$new_n5815 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n5817
.subckt and2_x1 i0=$abc$71600$new_n5817 i1=$abc$71600$new_n4442 q=$abc$71600$new_n5818
.subckt and21nor_x0 i0=$abc$71600$new_n4843 i1=$abc$71600$new_n4759 i2=$abc$71600$new_n4755 nq=$abc$71600$new_n5819
.subckt nexor2_x0 i0=$abc$71600$new_n5819 i1=$abc$71600$new_n4754 nq=$abc$71600$new_n5820
.subckt or21nand_x0 i0=$abc$71600$new_n4651 i1=$abc$71600$new_n5820 i2=$abc$71600$new_n5818 nq=$abc$71600$new_n5821
.subckt and21nor_x0 i0=$abc$71600$new_n5821 i1=$abc$71600$new_n5812 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n5822
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5310 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n5823
.subckt and2_x1 i0=$abc$71600$new_n4440 i1=$abc$71600$new_n4251 q=$abc$71600$new_n5824
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[13] nq=$abc$71600$new_n5825
.subckt and2_x1 i0=$abc$71600$new_n5825 i1=$abc$71600$new_n5824 q=$abc$71600$new_n5826
.subckt or21nand_x0 i0=$abc$71600$new_n5822 i1=$abc$71600$new_n5823 i2=$abc$71600$new_n5826 nq=$abc$71600$new_n5827
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n5828
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n5829
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n5830
.subckt and4_x1 i0=$abc$71600$new_n5830 i1=$abc$71600$new_n5829 i2=$abc$71600$new_n5828 i3=$abc$71600$new_n5082 q=$abc$71600$new_n5831
.subckt nexor2_x0 i0=$abc$71600$new_n5224 i1=$abc$71600$new_n5156 nq=$abc$71600$new_n5832
.subckt and2_x1 i0=$abc$71600$new_n5832 i1=$abc$71600$new_n5081 q=$abc$71600$new_n5833
.subckt and21nor_x0 i0=$abc$71600$new_n5827 i1=$abc$71600$new_n5831 i2=$abc$71600$new_n5833 nq=$abc$71600$new_n5834
.subckt nexor2_x0 i0=$abc$71600$new_n5309 i1=$abc$71600$new_n5306 nq=$abc$71600$new_n5835
.subckt mux2_x1 cmd=$abc$71600$new_n5242 i0=$abc$71600$new_n5835 i1=$abc$71600$new_n5834 q=$abc$71600$new_n5836
.subckt nor2_x0 i0=$abc$71600$new_n4366 i1=$abc$71600$new_n4352 nq=$abc$71600$new_n5837
.subckt nexor2_x0 i0=$abc$71600$new_n4366 i1=$abc$71600$new_n4353 nq=$abc$71600$new_n5838
.subckt nexor2_x0 i0=$abc$71600$new_n4366 i1=$abc$71600$new_n4352 nq=$abc$71600$new_n5839
.subckt nexor2_x0 i0=$abc$71600$new_n4365 i1=$abc$71600$new_n4357 nq=$abc$71600$new_n5840
.subckt nexor2_x0 i0=$abc$71600$new_n4365 i1=$abc$71600$new_n4358 nq=$abc$71600$new_n5841
.subckt and2_x1 i0=$abc$71600$new_n5841 i1=$abc$71600$new_n5839 q=$abc$71600$new_n5842
.subckt or21nand_x0 i0=$abc$71600$new_n4367 i1=$abc$71600$new_n5837 i2=$abc$71600$new_n5841 nq=$abc$71600$new_n5843
.subckt and21nor_x0 i0=$abc$71600$new_n5841 i1=$abc$71600$new_n5839 i2=$abc$71600$new_n4371 nq=$abc$71600$new_n5844
.subckt nand3_x0 i0=$abc$71600$new_n5843 i1=$abc$71600$new_n4369 i2=$abc$71600$new_n4344 nq=$abc$71600$new_n5845
.subckt nand2_x0 i0=$abc$71600$new_n5845 i1=$abc$71600$new_n4315 nq=$abc$71600$new_n5846
.subckt and21nor_x0 i0=$abc$71600$new_n4366 i1=$abc$71600$new_n4352 i2=$abc$71600$new_n4347 nq=$abc$71600$new_n5847
.subckt nand2_x0 i0=$abc$71600$new_n5847 i1=$abc$71600$new_n4404 nq=$abc$71600$new_n5848
.subckt or2_x1 i0=$abc$71600$new_n5847 i1=$abc$71600$new_n4404 q=$abc$71600$new_n5849
.subckt nexor2_x0 i0=$abc$71600$new_n5847 i1=$abc$71600$new_n4404 nq=$abc$71600$new_n5850
.subckt nexor2_x0 i0=$abc$71600$new_n5847 i1=$abc$71600$new_n4405 nq=$abc$71600$new_n5851
.subckt and3_x1 i0=$abc$71600$new_n5849 i1=$abc$71600$new_n5848 i2=$abc$71600$new_n4315 q=$abc$71600$new_n5852
.subckt nor2_x0 i0=$abc$71600$new_n5852 i1=$abc$71600$new_n4308 nq=$abc$71600$new_n5853
.subckt or2_x1 i0=$abc$71600$new_n5852 i1=$abc$71600$new_n4308 q=$abc$71600$new_n5854
.subckt nand2_x0 i0=$abc$71600$new_n5853 i1=$abc$71600$new_n5846 nq=$abc$71600$new_n5855
.subckt and21nor_x0 i0=$abc$71600$new_n4422 i1=$abc$71600$new_n4408 i2=$abc$71600$new_n4398 nq=$abc$71600$new_n5856
.subckt or21nand_x0 i0=$abc$71600$new_n4421 i1=$abc$71600$new_n4407 i2=$abc$71600$new_n4399 nq=$abc$71600$new_n5857
.subckt nand2_x0 i0=$abc$71600$new_n5857 i1=$abc$71600$new_n4437 nq=$abc$71600$new_n5858
.subckt nand3_x0 i0=$abc$71600$new_n5858 i1=$abc$71600$new_n5853 i2=$abc$71600$new_n5846 nq=$abc$71600$new_n5859
.subckt and21nor_x0 i0=$abc$71600$new_n4314 i1=$abc$71600$new_n5836 i2=$abc$71600$new_n5859 nq=$abc$71600$new_n5860
.subckt or21nand_x0 i0=$abc$71600$new_n5860 i1=$abc$71600$new_n5811 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n5861
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5310 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n5862
.subckt nand3_x0 i0=$abc$71600$new_n4932 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5863
.subckt nand2_x0 i0=$abc$71600$new_n5863 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n5864
.subckt and21nor_x0 i0=$abc$71600$new_n5861 i1=$abc$71600$new_n5862 i2=$abc$71600$new_n5864 nq=$abc$71600$new_n5865
.subckt nand3_x0 i0=$abc$71600$new_n4522 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n5866
.subckt nand2_x0 i0=$abc$71600$new_n5866 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n5867
.subckt or21nand_x0 i0=$abc$71600$new_n5867 i1=$abc$71600$new_n5865 i2=$abc$71600$new_n5810 nq=$abc$71600$new_n5868
.subckt nexor2_x0 i0=$abc$71600$new_n4419 i1=$abc$71600$new_n4414 nq=$abc$71600$new_n5869
.subckt nexor2_x0 i0=$abc$71600$new_n4419 i1=$abc$71600$new_n4415 nq=$abc$71600$new_n5870
.subckt nexor2_x0 i0=$abc$71600$new_n4418 i1=$abc$71600$new_n4357 nq=$abc$71600$new_n5871
.subckt nexor2_x0 i0=$abc$71600$new_n4418 i1=$abc$71600$new_n4358 nq=$abc$71600$new_n5872
.subckt and2_x1 i0=$abc$71600$new_n5872 i1=$abc$71600$new_n5869 q=$abc$71600$new_n5873
.subckt nand2_x0 i0=$abc$71600$new_n5872 i1=$abc$71600$new_n5869 nq=$abc$71600$new_n5874
.subckt nand2_x0 i0=$abc$71600$new_n5874 i1=$abc$71600$new_n5857 nq=$abc$71600$new_n5875
.subckt nor2_x0 i0=$abc$71600$new_n4420 i1=$abc$71600$new_n4409 nq=$abc$71600$new_n5876
.subckt nexor2_x0 i0=$abc$71600$new_n4420 i1=$abc$71600$new_n4410 nq=$abc$71600$new_n5877
.subckt nexor2_x0 i0=$abc$71600$new_n4420 i1=$abc$71600$new_n4409 nq=$abc$71600$new_n5878
.subckt nexor2_x0 i0=$abc$71600$new_n5877 i1=$abc$71600$new_n5875 nq=$abc$71600$new_n5879
.subckt and21nor_x0 i0=$abc$71600$new_n3171 i1=$abc$71600$new_n5879 i2=$abc$71600$new_n4314 nq=$abc$71600$new_n5880
.subckt nand4_x0 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n5881
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n5882
.subckt nand4_x0 i0=$abc$71600$new_n5882 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n5883
.subckt nand3_x0 i0=$abc$71600$new_n5161 i1=$abc$71600$new_n5136 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n5884
.subckt or21nand_x0 i0=$abc$71600$new_n4838 i1=$abc$71600$new_n4766 i2=$abc$71600$new_n4765 nq=$abc$71600$new_n5885
.subckt nand3_x0 i0=$abc$71600$new_n4839 i1=$abc$71600$new_n4767 i2=$abc$71600$new_n4764 nq=$abc$71600$new_n5886
.subckt nand3_x0 i0=$abc$71600$new_n5886 i1=$abc$71600$new_n5885 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n5887
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3200 nq=$abc$71600$new_n5888
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n5889
.subckt and4_x1 i0=$abc$71600$new_n5889 i1=$abc$71600$new_n5888 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n5890
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3026 q=$abc$71600$new_n5891
.subckt or2_x1 i0=$abc$71600$new_n5891 i1=$abc$71600$new_n4650 q=$abc$71600$new_n5892
.subckt or2_x1 i0=$abc$71600$new_n5892 i1=$abc$71600$new_n5890 q=$abc$71600$new_n5893
.subckt and2_x1 i0=$abc$71600$new_n5893 i1=$abc$71600$new_n4442 q=$abc$71600$new_n5894
.subckt and21nor_x0 i0=$abc$71600$new_n5894 i1=$abc$71600$new_n5887 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n5895
.subckt and2_x1 i0=$abc$71600$new_n5895 i1=$abc$71600$new_n5884 q=$abc$71600$new_n5896
.subckt or21nand_x0 i0=$abc$71600$new_n5300 i1=$abc$71600$new_n5298 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n5897
.subckt nand2_x0 i0=$abc$71600$new_n5897 i1=$abc$71600$new_n5066 nq=$abc$71600$new_n5898
.subckt or21nand_x0 i0=$abc$71600$new_n5898 i1=$abc$71600$new_n5896 i2=$abc$71600$new_n5883 nq=$abc$71600$new_n5899
.subckt nand2_x0 i0=$abc$71600$new_n5899 i1=$abc$71600$new_n5881 nq=$abc$71600$new_n5900
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n5901
.subckt nand2_x0 i0=$abc$71600$new_n5901 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n5902
.subckt and21nor_x0 i0=$abc$71600$new_n5074 i1=$abc$71600$new_n5900 i2=$abc$71600$new_n5902 nq=$abc$71600$new_n5903
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=registers_m.operand1[11] nq=$abc$71600$new_n5904
.subckt nand2_x0 i0=$abc$71600$new_n5904 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n5905
.subckt nand2_x0 i0=$abc$71600$new_n5203 i1=$abc$71600$new_n5162 nq=$abc$71600$new_n5906
.subckt and21nor_x0 i0=$abc$71600$new_n5202 i1=$abc$71600$new_n5163 i2=$abc$71600$new_n5082 nq=$abc$71600$new_n5907
.subckt and21nor_x0 i0=$abc$71600$new_n5302 i1=$abc$71600$new_n5297 i2=$abc$71600$new_n5242 nq=$abc$71600$new_n5908
.subckt and21nor_x0 i0=$abc$71600$new_n5908 i1=$abc$71600$new_n5304 i2=$abc$71600$new_n4437 nq=$abc$71600$new_n5909
.subckt and21nor_x0 i0=$abc$71600$new_n5907 i1=$abc$71600$new_n5906 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n5910
.subckt or21nand_x0 i0=$abc$71600$new_n5903 i1=$abc$71600$new_n5905 i2=$abc$71600$new_n5910 nq=$abc$71600$new_n5911
.subckt and21nor_x0 i0=$abc$71600$new_n5911 i1=$abc$71600$new_n5909 i2=$abc$71600$new_n5880 nq=$abc$71600$new_n5912
.subckt and2_x1 i0=$abc$71600$new_n5850 i1=$abc$71600$new_n5843 q=$abc$71600$new_n5913
.subckt or21nand_x0 i0=$abc$71600$new_n5850 i1=$abc$71600$new_n5844 i2=$abc$71600$new_n4315 nq=$abc$71600$new_n5914
.subckt or21nand_x0 i0=$abc$71600$new_n5914 i1=$abc$71600$new_n5913 i2=$abc$71600$new_n4309 nq=$abc$71600$new_n5915
.subckt and21nor_x0 i0=$abc$71600$new_n5163 i1=$abc$71600$new_n4308 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n5916
.subckt or21nand_x0 i0=$abc$71600$new_n5912 i1=$abc$71600$new_n5915 i2=$abc$71600$new_n5916 nq=$abc$71600$new_n5917
.subckt nand3_x0 i0=$abc$71600$new_n5301 i1=$abc$71600$new_n5299 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n5918
.subckt and2_x1 i0=$abc$71600$new_n5918 i1=$abc$71600$new_n5381 q=$abc$71600$new_n5919
.subckt nand3_x0 i0=$abc$71600$new_n4936 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5920
.subckt nand2_x0 i0=$abc$71600$new_n5920 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n5921
.subckt and21nor_x0 i0=$abc$71600$new_n5917 i1=$abc$71600$new_n5919 i2=$abc$71600$new_n5921 nq=$abc$71600$new_n5922
.subckt and3_x1 i0=$abc$71600$new_n4531 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] q=$abc$71600$new_n5923
.subckt or21nand_x0 i0=$abc$71600$new_n5923 i1=$abc$71600$new_n5922 i2=$abc$71600$new_n5392 nq=$abc$71600$new_n5924
.subckt inv_x0 i=$abc$71600$new_n5924 nq=$abc$71600$new_n5925
.subckt and3_x1 i0=$abc$71600$new_n4534 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n5926
.subckt nand2_x0 i0=$abc$71600$new_n5159 i1=$abc$71600$new_n4308 nq=$abc$71600$new_n5927
.subckt and3_x1 i0=$abc$71600$new_n5157 i1=$abc$71600$new_n5140 i2=$abc$71600$new_n4441 q=$abc$71600$new_n5928
.subckt nexor2_x0 i0=$abc$71600$new_n4842 i1=$abc$71600$new_n4760 nq=$abc$71600$new_n5929
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3193 nq=$abc$71600$new_n5930
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n5931
.subckt and4_x1 i0=$abc$71600$new_n5931 i1=$abc$71600$new_n5930 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n5932
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3025 q=$abc$71600$new_n5933
.subckt or2_x1 i0=$abc$71600$new_n5933 i1=$abc$71600$new_n4650 q=$abc$71600$new_n5934
.subckt or2_x1 i0=$abc$71600$new_n5934 i1=$abc$71600$new_n5932 q=$abc$71600$new_n5935
.subckt and2_x1 i0=$abc$71600$new_n5935 i1=$abc$71600$new_n4442 q=$abc$71600$new_n5936
.subckt or21nand_x0 i0=$abc$71600$new_n4651 i1=$abc$71600$new_n5929 i2=$abc$71600$new_n5936 nq=$abc$71600$new_n5937
.subckt nor2_x0 i0=$abc$71600$new_n5928 i1=$abc$71600$new_n4445 nq=$abc$71600$new_n5938
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5262 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n5939
.subckt and21nor_x0 i0=$abc$71600$new_n5937 i1=$abc$71600$new_n5938 i2=$abc$71600$new_n5939 nq=$abc$71600$new_n5940
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[12] nq=$abc$71600$new_n5941
.subckt nand2_x0 i0=$abc$71600$new_n5941 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n5942
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n5943
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n5944
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n5945
.subckt and4_x1 i0=$abc$71600$new_n5945 i1=$abc$71600$new_n5944 i2=$abc$71600$new_n5943 i3=$abc$71600$new_n5082 q=$abc$71600$new_n5946
.subckt or21nand_x0 i0=$abc$71600$new_n5940 i1=$abc$71600$new_n5942 i2=$abc$71600$new_n5946 nq=$abc$71600$new_n5947
.subckt or21nand_x0 i0=$abc$71600$new_n5203 i1=$abc$71600$new_n5162 i2=$abc$71600$new_n5158 nq=$abc$71600$new_n5948
.subckt nand3_x0 i0=$abc$71600$new_n5948 i1=$abc$71600$new_n5204 i2=$abc$71600$new_n3171 nq=$abc$71600$new_n5949
.subckt nand2_x0 i0=$abc$71600$new_n5949 i1=$abc$71600$new_n5079 nq=$abc$71600$new_n5950
.subckt and2_x1 i0=$abc$71600$new_n5950 i1=$abc$71600$new_n5947 q=$abc$71600$new_n5951
.subckt nexor2_x0 i0=$abc$71600$new_n5303 i1=$abc$71600$new_n5263 nq=$abc$71600$new_n5952
.subckt or21nand_x0 i0=$abc$71600$new_n5952 i1=$abc$71600$new_n5242 i2=$abc$71600$new_n4314 nq=$abc$71600$new_n5953
.subckt and21nor_x0 i0=$abc$71600$new_n5850 i1=$abc$71600$new_n5843 i2=$abc$71600$new_n4370 nq=$abc$71600$new_n5954
.subckt or21nand_x0 i0=$abc$71600$new_n5851 i1=$abc$71600$new_n5842 i2=$abc$71600$new_n4371 nq=$abc$71600$new_n5955
.subckt nand2_x0 i0=$abc$71600$new_n5954 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n5956
.subckt or21nand_x0 i0=$abc$71600$new_n4421 i1=$abc$71600$new_n5876 i2=$abc$71600$new_n5874 nq=$abc$71600$new_n5957
.subckt and3_x1 i0=$abc$71600$new_n5957 i1=$abc$71600$new_n5857 i2=$abc$71600$new_n4437 q=$abc$71600$new_n5958
.subckt and21nor_x0 i0=$abc$71600$new_n5855 i1=$abc$71600$new_n5956 i2=$abc$71600$new_n5958 nq=$abc$71600$new_n5959
.subckt or21nand_x0 i0=$abc$71600$new_n5951 i1=$abc$71600$new_n5953 i2=$abc$71600$new_n5959 nq=$abc$71600$new_n5960
.subckt and2_x1 i0=$abc$71600$new_n5960 i1=$abc$71600$new_n5927 q=$abc$71600$new_n5961
.subckt and21nor_x0 i0=$abc$71600$new_n5261 i1=$abc$71600$new_n4574 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n5962
.subckt nor2_x0 i0=$abc$71600$new_n5962 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n5963
.subckt or21nand_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5961 i2=$abc$71600$new_n5963 nq=$abc$71600$new_n5964
.subckt nand3_x0 i0=$abc$71600$new_n4529 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5965
.subckt and2_x1 i0=$abc$71600$new_n5965 i1=$abc$71600$new_n5964 q=$abc$71600$new_n5966
.subckt nand2_x0 i0=$abc$71600$new_n5965 i1=$abc$71600$new_n5964 nq=$abc$71600$new_n5967
.subckt nand3_x0 i0=$abc$71600$new_n4526 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n5968
.subckt and2_x1 i0=$abc$71600$new_n5968 i1=$abc$71600$new_n5392 q=$abc$71600$new_n5969
.subckt nand2_x0 i0=$abc$71600$new_n5968 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n5970
.subckt and21nor_x0 i0=$abc$71600$new_n4303 i1=$abc$71600$new_n5967 i2=$abc$71600$new_n5970 nq=$abc$71600$new_n5971
.subckt or21nand_x0 i0=$abc$71600$new_n4302 i1=$abc$71600$new_n5966 i2=$abc$71600$new_n5969 nq=$abc$71600$new_n5972
.subckt and3_x1 i0=$abc$71600$new_n4528 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n5973
.subckt nand3_x0 i0=$abc$71600$new_n4528 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n5974
.subckt nand3_x0 i0=$abc$71600$new_n4548 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n5975
.subckt nand2_x0 i0=$abc$71600$new_n5171 i1=$abc$71600$new_n4308 nq=$abc$71600$new_n5976
.subckt nexor2_x0 i0=$abc$71600$new_n4363 i1=$abc$71600$new_n3179 nq=$abc$71600$new_n5977
.subckt nand3_x0 i0=$abc$71600$new_n5977 i1=$abc$71600$new_n4312 i2=$abc$71600$new_n4310 nq=$abc$71600$new_n5978
.subckt and2_x1 i0=$abc$71600$new_n5978 i1=$abc$71600$new_n4309 q=$abc$71600$new_n5979
.subckt nand2_x0 i0=$abc$71600$new_n5978 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n5980
.subckt nand2_x0 i0=$abc$71600$new_n5170 i1=$abc$71600$new_n4441 nq=$abc$71600$new_n5981
.subckt nexor2_x0 i0=$abc$71600$new_n4832 i1=$abc$71600$new_n4783 nq=$abc$71600$new_n5982
.subckt nand2_x0 i0=$abc$71600$new_n5982 i1=$abc$71600$new_n4650 nq=$abc$71600$new_n5983
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3201 nq=$abc$71600$new_n5984
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n5985
.subckt and4_x1 i0=$abc$71600$new_n5985 i1=$abc$71600$new_n5984 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n5986
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3029 q=$abc$71600$new_n5987
.subckt or2_x1 i0=$abc$71600$new_n5987 i1=$abc$71600$new_n4650 q=$abc$71600$new_n5988
.subckt or2_x1 i0=$abc$71600$new_n5988 i1=$abc$71600$new_n5986 q=$abc$71600$new_n5989
.subckt and2_x1 i0=$abc$71600$new_n5989 i1=$abc$71600$new_n4442 q=$abc$71600$new_n5990
.subckt and21nor_x0 i0=$abc$71600$new_n5990 i1=$abc$71600$new_n5983 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n5991
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5293 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n5992
.subckt and21nor_x0 i0=$abc$71600$new_n5981 i1=$abc$71600$new_n5991 i2=$abc$71600$new_n5992 nq=$abc$71600$new_n5993
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[8] nq=$abc$71600$new_n5994
.subckt nand2_x0 i0=$abc$71600$new_n5994 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n5995
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n5996
.subckt nand2_x0 i0=$abc$71600$new_n5996 i1=$abc$71600$new_n4265 nq=$abc$71600$new_n5997
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n5998
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n5999
.subckt and4_x1 i0=$abc$71600$new_n5999 i1=$abc$71600$new_n5998 i2=$abc$71600$new_n5997 i3=$abc$71600$new_n5082 q=$abc$71600$new_n6000
.subckt or21nand_x0 i0=$abc$71600$new_n5993 i1=$abc$71600$new_n5995 i2=$abc$71600$new_n6000 nq=$abc$71600$new_n6001
.subckt nexor2_x0 i0=$abc$71600$new_n5198 i1=$abc$71600$new_n5171 nq=$abc$71600$new_n6002
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n6002 i2=$abc$71600$new_n5079 nq=$abc$71600$new_n6003
.subckt and2_x1 i0=$abc$71600$new_n6003 i1=$abc$71600$new_n6001 q=$abc$71600$new_n6004
.subckt nexor2_x0 i0=$abc$71600$new_n5293 i1=$abc$71600$new_n5291 nq=$abc$71600$new_n6005
.subckt or21nand_x0 i0=$abc$71600$new_n6005 i1=$abc$71600$new_n5242 i2=$abc$71600$new_n4314 nq=$abc$71600$new_n6006
.subckt or21nand_x0 i0=$abc$71600$new_n6006 i1=$abc$71600$new_n6004 i2=$abc$71600$new_n5979 nq=$abc$71600$new_n6007
.subckt and2_x1 i0=$abc$71600$new_n6007 i1=$abc$71600$new_n5976 q=$abc$71600$new_n6008
.subckt and21nor_x0 i0=$abc$71600$new_n5292 i1=$abc$71600$new_n4562 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6009
.subckt nor2_x0 i0=$abc$71600$new_n6009 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6010
.subckt or21nand_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n6008 i2=$abc$71600$new_n6010 nq=$abc$71600$new_n6011
.subckt and2_x1 i0=$abc$71600$new_n6011 i1=$abc$71600$new_n5975 q=$abc$71600$new_n6012
.subckt nand3_x0 i0=$abc$71600$new_n4545 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6013
.subckt and2_x1 i0=$abc$71600$new_n6013 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6014
.subckt or21nand_x0 i0=$abc$71600$new_n4302 i1=$abc$71600$new_n6012 i2=$abc$71600$new_n6014 nq=$abc$71600$new_n6015
.subckt nand3_x0 i0=$abc$71600$new_n4547 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6016
.subckt nand2_x0 i0=$abc$71600$new_n6016 i1=$abc$71600$new_n6015 nq=$abc$71600$new_n6017
.subckt nand3_x0 i0=$abc$71600$new_n4539 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6018
.subckt nexor2_x0 i0=$abc$71600$new_n5222 i1=$abc$71600$new_n5165 nq=$abc$71600$new_n6019
.subckt and21nor_x0 i0=$abc$71600$new_n3171 i1=$abc$71600$new_n6019 i2=$abc$71600$new_n5080 nq=$abc$71600$new_n6020
.subckt nand3_x0 i0=$abc$71600$new_n5164 i1=$abc$71600$new_n5133 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6021
.subckt nand3_x0 i0=$abc$71600$new_n4836 i1=$abc$71600$new_n4835 i2=$abc$71600$new_n4772 nq=$abc$71600$new_n6022
.subckt and21nor_x0 i0=$abc$71600$new_n6022 i1=$abc$71600$new_n4839 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6023
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3199 nq=$abc$71600$new_n6024
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n6025
.subckt and4_x1 i0=$abc$71600$new_n6025 i1=$abc$71600$new_n6024 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n6026
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3027 q=$abc$71600$new_n6027
.subckt or2_x1 i0=$abc$71600$new_n6027 i1=$abc$71600$new_n4650 q=$abc$71600$new_n6028
.subckt or21nand_x0 i0=$abc$71600$new_n6028 i1=$abc$71600$new_n6026 i2=$abc$71600$new_n4442 nq=$abc$71600$new_n6029
.subckt or21nand_x0 i0=$abc$71600$new_n6029 i1=$abc$71600$new_n6023 i2=$abc$71600$new_n6021 nq=$abc$71600$new_n6030
.subckt and21nor_x0 i0=$abc$71600$new_n4445 i1=$abc$71600$new_n5266 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6031
.subckt or21nand_x0 i0=$abc$71600$new_n4445 i1=$abc$71600$new_n6030 i2=$abc$71600$new_n6031 nq=$abc$71600$new_n6032
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[10] nq=$abc$71600$new_n6033
.subckt and2_x1 i0=$abc$71600$new_n6033 i1=$abc$71600$new_n5824 q=$abc$71600$new_n6034
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n6035
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n6036
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n6037
.subckt nand4_x0 i0=$abc$71600$new_n6037 i1=$abc$71600$new_n6036 i2=$abc$71600$new_n6035 i3=$abc$71600$new_n5082 nq=$abc$71600$new_n6038
.subckt and21nor_x0 i0=$abc$71600$new_n6032 i1=$abc$71600$new_n6034 i2=$abc$71600$new_n6038 nq=$abc$71600$new_n6039
.subckt nexor2_x0 i0=$abc$71600$new_n5295 i1=$abc$71600$new_n5265 nq=$abc$71600$new_n6040
.subckt and21nor_x0 i0=$abc$71600$new_n6040 i1=$abc$71600$new_n5241 i2=$abc$71600$new_n4437 nq=$abc$71600$new_n6041
.subckt or21nand_x0 i0=$abc$71600$new_n6020 i1=$abc$71600$new_n6039 i2=$abc$71600$new_n6041 nq=$abc$71600$new_n6042
.subckt or21nand_x0 i0=$abc$71600$new_n5856 i1=$abc$71600$new_n5871 i2=$abc$71600$new_n5870 nq=$abc$71600$new_n6043
.subckt and21nor_x0 i0=$abc$71600$new_n5873 i1=$abc$71600$new_n5857 i2=$abc$71600$new_n4314 nq=$abc$71600$new_n6044
.subckt and21nor_x0 i0=$abc$71600$new_n6044 i1=$abc$71600$new_n6043 i2=$abc$71600$new_n4315 nq=$abc$71600$new_n6045
.subckt and2_x1 i0=$abc$71600$new_n6045 i1=$abc$71600$new_n6042 q=$abc$71600$new_n6046
.subckt or21nand_x0 i0=$abc$71600$new_n5954 i1=$abc$71600$new_n5840 i2=$abc$71600$new_n5838 nq=$abc$71600$new_n6047
.subckt or2_x1 i0=$abc$71600$new_n5843 i1=$abc$71600$new_n4371 q=$abc$71600$new_n6048
.subckt and3_x1 i0=$abc$71600$new_n6048 i1=$abc$71600$new_n6047 i2=$abc$71600$new_n4315 q=$abc$71600$new_n6049
.subckt or21nand_x0 i0=$abc$71600$new_n6049 i1=$abc$71600$new_n6046 i2=$abc$71600$new_n4309 nq=$abc$71600$new_n6050
.subckt nand2_x0 i0=$abc$71600$new_n5166 i1=$abc$71600$new_n4308 nq=$abc$71600$new_n6051
.subckt nand2_x0 i0=$abc$71600$new_n6051 i1=$abc$71600$new_n6050 nq=$abc$71600$new_n6052
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5265 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n6053
.subckt or21nand_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n6052 i2=$abc$71600$new_n6053 nq=$abc$71600$new_n6054
.subckt and21nor_x0 i0=$abc$71600$new_n6054 i1=$abc$71600$new_n6018 i2=$abc$71600$new_n4302 nq=$abc$71600$new_n6055
.subckt nand3_x0 i0=$abc$71600$new_n4536 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6056
.subckt nand2_x0 i0=$abc$71600$new_n6056 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6057
.subckt nand3_x0 i0=$abc$71600$new_n4537 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6058
.subckt or21nand_x0 i0=$abc$71600$new_n6055 i1=$abc$71600$new_n6057 i2=$abc$71600$new_n6058 nq=$abc$71600$new_n6059
.subckt nexor2_x0 i0=$abc$71600$new_n5871 i1=$abc$71600$new_n5856 nq=$abc$71600$new_n6060
.subckt nand2_x0 i0=$abc$71600$new_n6060 i1=$abc$71600$new_n4313 nq=$abc$71600$new_n6061
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n6062
.subckt nand2_x0 i0=$abc$71600$new_n4264 i1=registers_m.operand1[10] nq=$abc$71600$new_n6063
.subckt and2_x1 i0=$abc$71600$new_n6063 i1=$abc$71600$new_n4250 q=$abc$71600$new_n6064
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n6065
.subckt nand4_x0 i0=$abc$71600$new_n6065 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n6066
.subckt and21nor_x0 i0=$abc$71600$new_n4833 i1=$abc$71600$new_n4781 i2=$abc$71600$new_n4778 nq=$abc$71600$new_n6067
.subckt nexor2_x0 i0=$abc$71600$new_n6067 i1=$abc$71600$new_n4777 nq=$abc$71600$new_n6068
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=$abc$71600$new_n3202 nq=$abc$71600$new_n6069
.subckt nand3_x0 i0=$abc$71600$new_n5436 i1=registers_m.ir[6] i2=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n6070
.subckt and4_x1 i0=$abc$71600$new_n6070 i1=$abc$71600$new_n6069 i2=$abc$71600$new_n5571 i3=$abc$71600$new_n5435 q=$abc$71600$new_n6071
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3028 q=$abc$71600$new_n6072
.subckt or2_x1 i0=$abc$71600$new_n6072 i1=$abc$71600$new_n4650 q=$abc$71600$new_n6073
.subckt or21nand_x0 i0=$abc$71600$new_n6073 i1=$abc$71600$new_n6071 i2=$abc$71600$new_n4442 nq=$abc$71600$new_n6074
.subckt and21nor_x0 i0=$abc$71600$new_n4650 i1=$abc$71600$new_n6068 i2=$abc$71600$new_n6074 nq=$abc$71600$new_n6075
.subckt or21nand_x0 i0=$abc$71600$new_n4442 i1=$abc$71600$new_n5169 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6076
.subckt and21nor_x0 i0=$abc$71600$new_n4445 i1=$abc$71600$new_n5269 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6077
.subckt or21nand_x0 i0=$abc$71600$new_n6075 i1=$abc$71600$new_n6076 i2=$abc$71600$new_n6077 nq=$abc$71600$new_n6078
.subckt and21nor_x0 i0=$abc$71600$new_n6078 i1=$abc$71600$new_n6066 i2=$abc$71600$new_n6064 nq=$abc$71600$new_n6079
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=registers_m.operand1[8] nq=$abc$71600$new_n6080
.subckt nand2_x0 i0=$abc$71600$new_n6080 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6081
.subckt or21nand_x0 i0=$abc$71600$new_n6081 i1=$abc$71600$new_n6079 i2=$abc$71600$new_n6062 nq=$abc$71600$new_n6082
.subckt nand2_x0 i0=$abc$71600$new_n5200 i1=$abc$71600$new_n5168 nq=$abc$71600$new_n6083
.subckt and21nor_x0 i0=$abc$71600$new_n5199 i1=$abc$71600$new_n5169 i2=$abc$71600$new_n5082 nq=$abc$71600$new_n6084
.subckt nand2_x0 i0=$abc$71600$new_n6084 i1=$abc$71600$new_n6083 nq=$abc$71600$new_n6085
.subckt nand2_x0 i0=$abc$71600$new_n6085 i1=$abc$71600$new_n5242 nq=$abc$71600$new_n6086
.subckt and21nor_x0 i0=$abc$71600$new_n5082 i1=$abc$71600$new_n6082 i2=$abc$71600$new_n6086 nq=$abc$71600$new_n6087
.subckt and2_x1 i0=$abc$71600$new_n5294 i1=$abc$71600$new_n5269 q=$abc$71600$new_n6088
.subckt nand2_x0 i0=$abc$71600$new_n5296 i1=$abc$71600$new_n5241 nq=$abc$71600$new_n6089
.subckt or21nand_x0 i0=$abc$71600$new_n6089 i1=$abc$71600$new_n6088 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n6090
.subckt or21nand_x0 i0=$abc$71600$new_n6090 i1=$abc$71600$new_n6087 i2=$abc$71600$new_n6061 nq=$abc$71600$new_n6091
.subckt nand2_x0 i0=$abc$71600$new_n6091 i1=$abc$71600$new_n4317 nq=$abc$71600$new_n6092
.subckt and21nor_x0 i0=$abc$71600$new_n5169 i1=$abc$71600$new_n4308 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n6093
.subckt nand3_x0 i0=$abc$71600$new_n5851 i1=$abc$71600$new_n5840 i2=$abc$71600$new_n4371 nq=$abc$71600$new_n6094
.subckt and21nor_x0 i0=$abc$71600$new_n5955 i1=$abc$71600$new_n5841 i2=$abc$71600$new_n4316 nq=$abc$71600$new_n6095
.subckt nand2_x0 i0=$abc$71600$new_n6095 i1=$abc$71600$new_n6094 nq=$abc$71600$new_n6096
.subckt and2_x1 i0=$abc$71600$new_n6096 i1=$abc$71600$new_n6093 q=$abc$71600$new_n6097
.subckt or21nand_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5269 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n6098
.subckt and21nor_x0 i0=$abc$71600$new_n6092 i1=$abc$71600$new_n6097 i2=$abc$71600$new_n6098 nq=$abc$71600$new_n6099
.subckt nand3_x0 i0=$abc$71600$new_n4544 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6100
.subckt nand2_x0 i0=$abc$71600$new_n6100 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6101
.subckt nand3_x0 i0=$abc$71600$new_n4540 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6102
.subckt and2_x1 i0=$abc$71600$new_n6102 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6103
.subckt or21nand_x0 i0=$abc$71600$new_n6099 i1=$abc$71600$new_n6101 i2=$abc$71600$new_n6103 nq=$abc$71600$new_n6104
.subckt nand3_x0 i0=$abc$71600$new_n4542 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6105
.subckt and2_x1 i0=$abc$71600$new_n6105 i1=$abc$71600$new_n6104 q=$abc$71600$new_n6106
.subckt or2_x1 i0=$abc$71600$new_n6106 i1=$abc$71600$new_n6059 q=$abc$71600$new_n6107
.subckt or21nand_x0 i0=$abc$71600$new_n5971 i1=$abc$71600$new_n5973 i2=$abc$71600$new_n6017 nq=$abc$71600$new_n6108
.subckt nor4_x0 i0=$abc$71600$new_n6108 i1=$abc$71600$new_n6107 i2=$abc$71600$new_n5926 i3=$abc$71600$new_n5925 nq=$abc$71600$new_n6109
.subckt and2_x1 i0=$abc$71600$new_n6109 i1=$abc$71600$new_n5868 q=$abc$71600$new_n6110
.subckt and3_x1 i0=$abc$71600$new_n6110 i1=$abc$71600$new_n5629 i2=$abc$71600$new_n5627 q=$abc$71600$new_n6111
.subckt and21nor_x0 i0=$abc$71600$new_n6111 i1=$abc$71600$new_n5809 i2=registers_m.size[0] nq=$abc$71600$new_n6112
.subckt nand3_x0 i0=$abc$71600$new_n4325 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6113
.subckt nand3_x0 i0=$abc$71600$new_n5178 i1=$abc$71600$new_n4968 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6114
.subckt or21nand_x0 i0=$abc$71600$new_n3180 i1=$abc$71600$new_n5415 i2=$abc$71600$new_n5533 nq=$abc$71600$new_n6115
.subckt nand3_x0 i0=$abc$71600$new_n5531 i1=$abc$71600$new_n5416 i2=alu_m.result[31] nq=$abc$71600$new_n6116
.subckt and21nor_x0 i0=$abc$71600$new_n6116 i1=$abc$71600$new_n6115 i2=$abc$71600$new_n4176 nq=$abc$71600$new_n6117
.subckt and2_x1 i0=$abc$71600$new_n6117 i1=$abc$71600$new_n4275 q=$abc$71600$new_n6118
.subckt nand2_x0 i0=$abc$71600$new_n6117 i1=$abc$71600$new_n4275 nq=$abc$71600$new_n6119
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=alu_m.result[6] nq=$abc$71600$new_n6120
.subckt and4_x1 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] i3=registers_m.operand1[6] q=$abc$71600$new_n6121
.subckt nor2_x0 i0=$abc$71600$new_n6121 i1=$abc$71600$new_n5434 nq=$abc$71600$new_n6122
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3031 q=$abc$71600$new_n6123
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71512 q=$abc$71600$new_n6124
.subckt and21nor_x0 i0=$abc$71600$new_n6120 i1=$abc$71600$new_n6122 i2=$abc$71600$new_n6124 nq=$abc$71600$new_n6125
.subckt nand2_x0 i0=$abc$71600$new_n6125 i1=$abc$71600$new_n5447 nq=$abc$71600$new_n6126
.subckt nexor2_x0 i0=$abc$71600$new_n5472 i1=$abc$71600$new_n5469 nq=$abc$71600$new_n6127
.subckt or21nand_x0 i0=$abc$71600$new_n5447 i1=$abc$71600$new_n6127 i2=$abc$71600$new_n6126 nq=$abc$71600$new_n6128
.subckt and3_x1 i0=$abc$71600$new_n4822 i1=$abc$71600$new_n4818 i2=$abc$71600$new_n4789 q=$abc$71600$new_n6129
.subckt or2_x1 i0=$abc$71600$new_n6129 i1=$abc$71600$new_n4823 q=$abc$71600$new_n6130
.subckt and2_x1 i0=$abc$71600$new_n6130 i1=$abc$71600$new_n4650 q=$abc$71600$new_n6131
.subckt or21nand_x0 i0=$abc$71600$new_n6128 i1=$abc$71600$new_n4650 i2=$abc$71600$new_n4442 nq=$abc$71600$new_n6132
.subckt and21nor_x0 i0=$abc$71600$new_n4441 i1=$abc$71600$new_n5179 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6133
.subckt or21nand_x0 i0=$abc$71600$new_n6131 i1=$abc$71600$new_n6132 i2=$abc$71600$new_n6133 nq=$abc$71600$new_n6134
.subckt and21nor_x0 i0=$abc$71600$new_n4445 i1=$abc$71600$new_n5275 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6135
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[6] nq=$abc$71600$new_n6136
.subckt nand2_x0 i0=$abc$71600$new_n6136 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n6137
.subckt and21nor_x0 i0=$abc$71600$new_n6134 i1=$abc$71600$new_n6135 i2=$abc$71600$new_n6137 nq=$abc$71600$new_n6138
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n6139
.subckt nand2_x0 i0=$abc$71600$new_n5996 i1=$abc$71600$new_n4264 nq=$abc$71600$new_n6140
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n6141
.subckt nand4_x0 i0=$abc$71600$new_n6141 i1=$abc$71600$new_n6140 i2=$abc$71600$new_n6139 i3=$abc$71600$new_n5080 nq=$abc$71600$new_n6142
.subckt or21nand_x0 i0=$abc$71600$new_n4376 i1=$abc$71600$new_n4371 i2=$abc$71600$new_n4334 nq=$abc$71600$new_n6143
.subckt and2_x1 i0=$abc$71600$new_n6143 i1=$abc$71600$new_n4331 q=$abc$71600$new_n6144
.subckt and21nor_x0 i0=$abc$71600$new_n6143 i1=$abc$71600$new_n4331 i2=$abc$71600$new_n4328 nq=$abc$71600$new_n6145
.subckt nexor2_x0 i0=$abc$71600$new_n6145 i1=$abc$71600$new_n4326 nq=$abc$71600$new_n6146
.subckt nexor2_x0 i0=$abc$71600$new_n6145 i1=$abc$71600$new_n4327 nq=$abc$71600$new_n6147
.subckt nand2_x0 i0=$abc$71600$new_n6146 i1=$abc$71600$new_n5241 nq=$abc$71600$new_n6148
.subckt nexor2_x0 i0=$abc$71600$new_n4430 i1=$abc$71600$new_n4392 nq=$abc$71600$new_n6149
.subckt nexor2_x0 i0=$abc$71600$new_n4430 i1=$abc$71600$new_n4393 nq=$abc$71600$new_n6150
.subckt and21nor_x0 i0=$abc$71600$new_n5081 i1=$abc$71600$new_n6149 i2=$abc$71600$new_n5508 nq=$abc$71600$new_n6151
.subckt and2_x1 i0=$abc$71600$new_n6151 i1=$abc$71600$new_n6148 q=$abc$71600$new_n6152
.subckt or21nand_x0 i0=$abc$71600$new_n6138 i1=$abc$71600$new_n6142 i2=$abc$71600$new_n6152 nq=$abc$71600$new_n6153
.subckt and2_x1 i0=$abc$71600$new_n6153 i1=$abc$71600$new_n6119 q=$abc$71600$new_n6154
.subckt mux2_x1 cmd=$abc$71600$new_n5547 i0=$abc$71600$new_n5532 i1=$abc$71600$new_n5534 q=$abc$71600$new_n6155
.subckt mux2_x1 cmd=$abc$71600$new_n5547 i0=$abc$71600$new_n5531 i1=$abc$71600$new_n5533 q=$abc$71600$new_n6156
.subckt nand3_x0 i0=$abc$71600$new_n6156 i1=$abc$71600$new_n5403 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n6157
.subckt and2_x1 i0=$abc$71600$new_n6157 i1=$abc$71600$new_n4309 q=$abc$71600$new_n6158
.subckt or21nand_x0 i0=$abc$71600$new_n5407 i1=$abc$71600$new_n6154 i2=$abc$71600$new_n6158 nq=$abc$71600$new_n6159
.subckt and21nor_x0 i0=$abc$71600$new_n6159 i1=$abc$71600$new_n6114 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n6160
.subckt or21nand_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5275 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n6161
.subckt nand3_x0 i0=$abc$71600$new_n4327 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6162
.subckt and2_x1 i0=$abc$71600$new_n6162 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6163
.subckt or21nand_x0 i0=$abc$71600$new_n6160 i1=$abc$71600$new_n6161 i2=$abc$71600$new_n6163 nq=$abc$71600$new_n6164
.subckt nand3_x0 i0=$abc$71600$new_n4323 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6165
.subckt and2_x1 i0=$abc$71600$new_n6165 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6166
.subckt nand2_x0 i0=$abc$71600$new_n6166 i1=$abc$71600$new_n6164 nq=$abc$71600$new_n6167
.subckt nand2_x0 i0=$abc$71600$new_n6167 i1=$abc$71600$new_n6113 nq=$abc$71600$new_n6168
.subckt and3_x1 i0=$abc$71600$new_n4351 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6169
.subckt or21nand_x0 i0=$abc$71600$new_n5187 i1=$abc$71600$new_n4954 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6170
.subckt nand2_x0 i0=$abc$71600$new_n6170 i1=$abc$71600$new_n4305 nq=$abc$71600$new_n6171
.subckt nand2_x0 i0=$abc$71600$new_n5870 i1=$abc$71600$new_n5079 nq=$abc$71600$new_n6172
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n6173
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n6174
.subckt and4_x1 i0=$abc$71600$new_n6174 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 q=$abc$71600$new_n6175
.subckt and21nor_x0 i0=$abc$71600$new_n3179 i1=$auto$ff.cc:721:flip_bits$71380 i2=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n6176
.subckt nexor2_x0 i0=$abc$71600$new_n6176 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n6177
.subckt and4_x1 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] i3=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n6178
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71488 q=$abc$71600$new_n6179
.subckt nand3_x0 i0=$abc$71600$new_n5443 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 nq=$abc$71600$new_n6180
.subckt nand2_x0 i0=$abc$71600$new_n6180 i1=$abc$71600$new_n3223 nq=$abc$71600$new_n6181
.subckt nor2_x0 i0=$abc$71600$new_n6179 i1=$abc$71600$new_n6178 nq=$abc$71600$new_n6182
.subckt and21nor_x0 i0=$abc$71600$new_n6182 i1=$abc$71600$new_n6181 i2=$abc$71600$new_n5446 nq=$abc$71600$new_n6183
.subckt or21nand_x0 i0=$abc$71600$new_n6177 i1=$abc$71600$new_n5447 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6184
.subckt and21nor_x0 i0=$abc$71600$new_n4806 i1=$abc$71600$new_n4798 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6185
.subckt nand2_x0 i0=$abc$71600$new_n6185 i1=$abc$71600$new_n4808 nq=$abc$71600$new_n6186
.subckt or21nand_x0 i0=$abc$71600$new_n6183 i1=$abc$71600$new_n6184 i2=$abc$71600$new_n6186 nq=$abc$71600$new_n6187
.subckt nand2_x0 i0=$abc$71600$new_n6187 i1=$abc$71600$new_n4442 nq=$abc$71600$new_n6188
.subckt nand3_x0 i0=$abc$71600$new_n5188 i1=$abc$71600$new_n4955 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6189
.subckt and2_x1 i0=$abc$71600$new_n6189 i1=$abc$71600$new_n4446 q=$abc$71600$new_n6190
.subckt and2_x1 i0=$abc$71600$new_n5282 i1=$abc$71600$new_n4445 q=$abc$71600$new_n6191
.subckt and21nor_x0 i0=$abc$71600$new_n6188 i1=$abc$71600$new_n6190 i2=$abc$71600$new_n6191 nq=$abc$71600$new_n6192
.subckt and21nor_x0 i0=$abc$71600$new_n5066 i1=$abc$71600$new_n6192 i2=$abc$71600$new_n6175 nq=$abc$71600$new_n6193
.subckt or2_x1 i0=$abc$71600$new_n6193 i1=$abc$71600$new_n6173 q=$abc$71600$new_n6194
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n6195
.subckt nand2_x0 i0=$abc$71600$new_n6195 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6196
.subckt and21nor_x0 i0=$abc$71600$new_n5074 i1=$abc$71600$new_n6194 i2=$abc$71600$new_n6196 nq=$abc$71600$new_n6197
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=registers_m.operand1[2] nq=$abc$71600$new_n6198
.subckt nand2_x0 i0=$abc$71600$new_n6198 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6199
.subckt or21nand_x0 i0=$abc$71600$new_n6199 i1=$abc$71600$new_n6197 i2=$abc$71600$new_n6172 nq=$abc$71600$new_n6200
.subckt or21nand_x0 i0=$abc$71600$new_n4367 i1=$abc$71600$new_n5837 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n6201
.subckt and21nor_x0 i0=$abc$71600$new_n5242 i1=$abc$71600$new_n6200 i2=$abc$71600$new_n5405 nq=$abc$71600$new_n6202
.subckt nand2_x0 i0=$abc$71600$new_n6202 i1=$abc$71600$new_n6201 nq=$abc$71600$new_n6203
.subckt nand3_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=alu_m.result[10] nq=$abc$71600$new_n6204
.subckt and2_x1 i0=$abc$71600$new_n6204 i1=$abc$71600$new_n4309 q=$abc$71600$new_n6205
.subckt and21nor_x0 i0=$abc$71600$new_n6205 i1=$abc$71600$new_n6203 i2=$abc$71600$new_n6171 nq=$abc$71600$new_n6206
.subckt or21nand_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5282 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n6207
.subckt nand3_x0 i0=$abc$71600$new_n4353 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6208
.subckt and2_x1 i0=$abc$71600$new_n6208 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6209
.subckt or21nand_x0 i0=$abc$71600$new_n6206 i1=$abc$71600$new_n6207 i2=$abc$71600$new_n6209 nq=$abc$71600$new_n6210
.subckt nand3_x0 i0=$abc$71600$new_n4347 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6211
.subckt and2_x1 i0=$abc$71600$new_n6211 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6212
.subckt and2_x1 i0=$abc$71600$new_n6212 i1=$abc$71600$new_n6210 q=$abc$71600$new_n6213
.subckt or2_x1 i0=$abc$71600$new_n6213 i1=$abc$71600$new_n6169 q=$abc$71600$new_n6214
.subckt and3_x1 i0=$abc$71600$new_n4343 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6215
.subckt nand2_x0 i0=$abc$71600$new_n5437 i1=alu_m.result[3] nq=$abc$71600$new_n6216
.subckt and4_x1 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] i3=registers_m.operand1[3] q=$abc$71600$new_n6217
.subckt nor2_x0 i0=$abc$71600$new_n6217 i1=$abc$71600$new_n5434 nq=$abc$71600$new_n6218
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3034 q=$abc$71600$new_n6219
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n6220
.subckt or2_x1 i0=$abc$71600$new_n6220 i1=$abc$71600$new_n5446 q=$abc$71600$new_n6221
.subckt and21nor_x0 i0=$abc$71600$new_n6216 i1=$abc$71600$new_n6218 i2=$abc$71600$new_n6221 nq=$abc$71600$new_n6222
.subckt and3_x1 i0=$abc$71600$new_n5466 i1=$abc$71600$new_n5462 i2=$abc$71600$new_n5446 q=$abc$71600$new_n6223
.subckt nand3_x0 i0=$abc$71600$new_n5466 i1=$abc$71600$new_n5462 i2=$abc$71600$new_n5446 nq=$abc$71600$new_n6224
.subckt nexor2_x0 i0=$abc$71600$new_n5449 i1=registers_m.operand1[3] nq=$abc$71600$new_n6225
.subckt and2_x1 i0=$abc$71600$new_n6225 i1=$abc$71600$new_n5464 q=$abc$71600$new_n6226
.subckt nand3_x0 i0=$abc$71600$new_n4807 i1=$abc$71600$new_n4799 i2=$abc$71600$new_n4796 nq=$abc$71600$new_n6227
.subckt and2_x1 i0=$abc$71600$new_n6227 i1=$abc$71600$new_n4650 q=$abc$71600$new_n6228
.subckt and21nor_x0 i0=$abc$71600$new_n6228 i1=$abc$71600$new_n4809 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6229
.subckt or21nand_x0 i0=$abc$71600$new_n6226 i1=$abc$71600$new_n6224 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6230
.subckt or2_x1 i0=$abc$71600$new_n6230 i1=$abc$71600$new_n6222 q=$abc$71600$new_n6231
.subckt or21nand_x0 i0=$abc$71600$new_n5185 i1=$abc$71600$new_n5183 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6232
.subckt nand2_x0 i0=$abc$71600$new_n6232 i1=$abc$71600$new_n4446 nq=$abc$71600$new_n6233
.subckt and21nor_x0 i0=$abc$71600$new_n6229 i1=$abc$71600$new_n6231 i2=$abc$71600$new_n6233 nq=$abc$71600$new_n6234
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5279 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n6235
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[3] nq=$abc$71600$new_n6236
.subckt and2_x1 i0=$abc$71600$new_n6236 i1=$abc$71600$new_n5824 q=$abc$71600$new_n6237
.subckt or21nand_x0 i0=$abc$71600$new_n6234 i1=$abc$71600$new_n6235 i2=$abc$71600$new_n6237 nq=$abc$71600$new_n6238
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n6239
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n6240
.subckt nand2_x0 i0=$abc$71600$new_n6240 i1=$abc$71600$new_n4264 nq=$abc$71600$new_n6241
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n6242
.subckt and4_x1 i0=$abc$71600$new_n6242 i1=$abc$71600$new_n6241 i2=$abc$71600$new_n6239 i3=$abc$71600$new_n5082 q=$abc$71600$new_n6243
.subckt and2_x1 i0=$abc$71600$new_n6243 i1=$abc$71600$new_n6238 q=$abc$71600$new_n6244
.subckt and21nor_x0 i0=$abc$71600$new_n3171 i1=$abc$71600$new_n5878 i2=$abc$71600$new_n5080 nq=$abc$71600$new_n6245
.subckt and3_x1 i0=$abc$71600$new_n5849 i1=$abc$71600$new_n5848 i2=$abc$71600$new_n5241 q=$abc$71600$new_n6246
.subckt nor2_x0 i0=$abc$71600$new_n6246 i1=$abc$71600$new_n5405 nq=$abc$71600$new_n6247
.subckt or21nand_x0 i0=$abc$71600$new_n6244 i1=$abc$71600$new_n6245 i2=$abc$71600$new_n6247 nq=$abc$71600$new_n6248
.subckt nand3_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=alu_m.result[11] nq=$abc$71600$new_n6249
.subckt and3_x1 i0=$abc$71600$new_n5186 i1=$abc$71600$new_n5184 i2=$abc$71600$new_n4308 q=$abc$71600$new_n6250
.subckt and2_x1 i0=$abc$71600$new_n6249 i1=$abc$71600$new_n4309 q=$abc$71600$new_n6251
.subckt and2_x1 i0=$abc$71600$new_n6251 i1=$abc$71600$new_n6248 q=$abc$71600$new_n6252
.subckt or21nand_x0 i0=$abc$71600$new_n6252 i1=$abc$71600$new_n6250 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6253
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5280 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n6254
.subckt and2_x1 i0=$abc$71600$new_n6254 i1=$abc$71600$new_n6253 q=$abc$71600$new_n6255
.subckt and3_x1 i0=$abc$71600$new_n4404 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] q=$abc$71600$new_n6256
.subckt or21nand_x0 i0=$abc$71600$new_n6256 i1=$abc$71600$new_n6255 i2=$abc$71600$new_n4303 nq=$abc$71600$new_n6257
.subckt nand3_x0 i0=$abc$71600$new_n4345 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6258
.subckt and2_x1 i0=$abc$71600$new_n6258 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6259
.subckt and21nor_x0 i0=$abc$71600$new_n6259 i1=$abc$71600$new_n6257 i2=$abc$71600$new_n6215 nq=$abc$71600$new_n6260
.subckt and21nor_x0 i0=$abc$71600$new_n5194 i1=$abc$71600$new_n5193 i2=$abc$71600$new_n4309 nq=$abc$71600$new_n6261
.subckt and21nor_x0 i0=$abc$71600$new_n5605 i1=$abc$71600$new_n5603 i2=$abc$71600$new_n5509 nq=$abc$71600$new_n6262
.subckt or21nand_x0 i0=$abc$71600$new_n5604 i1=$abc$71600$new_n5602 i2=$abc$71600$new_n5508 nq=$abc$71600$new_n6263
.subckt and2_x1 i0=$abc$71600$new_n6263 i1=$abc$71600$new_n5408 q=$abc$71600$new_n6264
.subckt nand3_x0 i0=$abc$71600$new_n4816 i1=$abc$71600$new_n4813 i2=$abc$71600$new_n4794 nq=$abc$71600$new_n6265
.subckt or21nand_x0 i0=$abc$71600$new_n4815 i1=$abc$71600$new_n4812 i2=$abc$71600$new_n4795 nq=$abc$71600$new_n6266
.subckt and3_x1 i0=$abc$71600$new_n6266 i1=$abc$71600$new_n6265 i2=$abc$71600$new_n4650 q=$abc$71600$new_n6267
.subckt nexor2_x0 i0=$abc$71600$new_n5467 i1=$abc$71600$new_n5454 nq=$abc$71600$new_n6268
.subckt or21nand_x0 i0=$abc$71600$new_n5476 i1=$abc$71600$new_n5481 i2=$abc$71600$new_n6268 nq=$abc$71600$new_n6269
.subckt mux2_x1 cmd=$abc$71600$new_n5437 i0=registers_m.operand1[5] i1=alu_m.result[5] q=$abc$71600$new_n6270
.subckt and2_x1 i0=$abc$71600$new_n6270 i1=$abc$71600$new_n5435 q=$abc$71600$new_n6271
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3032 q=$abc$71600$new_n6272
.subckt or2_x1 i0=$abc$71600$new_n6272 i1=$abc$71600$new_n5446 q=$abc$71600$new_n6273
.subckt or21nand_x0 i0=$abc$71600$new_n6273 i1=$abc$71600$new_n6271 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6274
.subckt and21nor_x0 i0=$abc$71600$new_n5446 i1=$abc$71600$new_n6269 i2=$abc$71600$new_n6274 nq=$abc$71600$new_n6275
.subckt or21nand_x0 i0=$abc$71600$new_n6275 i1=$abc$71600$new_n6267 i2=$abc$71600$new_n4442 nq=$abc$71600$new_n6276
.subckt and21nor_x0 i0=$abc$71600$new_n4441 i1=$abc$71600$new_n5195 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6277
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5276 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n6278
.subckt and21nor_x0 i0=$abc$71600$new_n6276 i1=$abc$71600$new_n6277 i2=$abc$71600$new_n6278 nq=$abc$71600$new_n6279
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[5] nq=$abc$71600$new_n6280
.subckt nand2_x0 i0=$abc$71600$new_n6280 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n6281
.subckt nand2_x0 i0=$abc$71600$new_n6240 i1=$abc$71600$new_n4265 nq=$abc$71600$new_n6282
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n6283
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n6284
.subckt and4_x1 i0=$abc$71600$new_n6284 i1=$abc$71600$new_n6283 i2=$abc$71600$new_n6282 i3=$abc$71600$new_n5082 q=$abc$71600$new_n6285
.subckt or21nand_x0 i0=$abc$71600$new_n6279 i1=$abc$71600$new_n6281 i2=$abc$71600$new_n6285 nq=$abc$71600$new_n6286
.subckt and3_x1 i0=$abc$71600$new_n4427 i1=$abc$71600$new_n4424 i2=$abc$71600$new_n4401 q=$abc$71600$new_n6287
.subckt nexor2_x0 i0=$abc$71600$new_n4426 i1=$abc$71600$new_n4425 nq=$abc$71600$new_n6288
.subckt or3_x1 i0=$abc$71600$new_n6287 i1=$abc$71600$new_n5082 i2=$abc$71600$new_n4428 q=$abc$71600$new_n6289
.subckt nand2_x0 i0=$abc$71600$new_n6289 i1=$abc$71600$new_n6286 nq=$abc$71600$new_n6290
.subckt nor2_x0 i0=$abc$71600$new_n6143 i1=$abc$71600$new_n4331 nq=$abc$71600$new_n6291
.subckt nexor2_x0 i0=$abc$71600$new_n6143 i1=$abc$71600$new_n4331 nq=$abc$71600$new_n6292
.subckt and21nor_x0 i0=$abc$71600$new_n5241 i1=$abc$71600$new_n6292 i2=$abc$71600$new_n5508 nq=$abc$71600$new_n6293
.subckt or21nand_x0 i0=$abc$71600$new_n5241 i1=$abc$71600$new_n6290 i2=$abc$71600$new_n6293 nq=$abc$71600$new_n6294
.subckt or21nand_x0 i0=$abc$71600$new_n5609 i1=$abc$71600$new_n5408 i2=$abc$71600$new_n4309 nq=$abc$71600$new_n6295
.subckt and21nor_x0 i0=$abc$71600$new_n6264 i1=$abc$71600$new_n6294 i2=$abc$71600$new_n6295 nq=$abc$71600$new_n6296
.subckt or21nand_x0 i0=$abc$71600$new_n6296 i1=$abc$71600$new_n6261 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6297
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5276 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n6298
.subckt nand3_x0 i0=$abc$71600$new_n4332 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6299
.subckt nand2_x0 i0=$abc$71600$new_n6299 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6300
.subckt and21nor_x0 i0=$abc$71600$new_n6297 i1=$abc$71600$new_n6298 i2=$abc$71600$new_n6300 nq=$abc$71600$new_n6301
.subckt nand3_x0 i0=$abc$71600$new_n4328 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6302
.subckt nand2_x0 i0=$abc$71600$new_n6302 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6303
.subckt nor2_x0 i0=$abc$71600$new_n6303 i1=$abc$71600$new_n6301 nq=$abc$71600$new_n6304
.subckt and3_x1 i0=$abc$71600$new_n4330 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6305
.subckt nand3_x0 i0=$abc$71600$new_n4330 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6306
.subckt or21nand_x0 i0=$abc$71600$new_n6301 i1=$abc$71600$new_n6303 i2=$abc$71600$new_n6306 nq=$abc$71600$new_n6307
.subckt nand4_x0 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n6308
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n6309
.subckt and4_x1 i0=$abc$71600$new_n6309 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 q=$abc$71600$new_n6310
.subckt nand4_x0 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] i3=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n6311
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71476 q=$abc$71600$new_n6312
.subckt and21nor_x0 i0=$abc$71600$new_n3221 i1=$abc$71600$new_n6180 i2=$abc$71600$new_n6312 nq=$abc$71600$new_n6313
.subckt and21nor_x0 i0=$abc$71600$new_n6313 i1=$abc$71600$new_n6311 i2=$abc$71600$new_n5446 nq=$abc$71600$new_n6314
.subckt xor2_x0 i0=alu_m.sr[4] i1=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n6315
.subckt and21nor_x0 i0=registers_m.operand1[0] i1=$abc$71600$new_n4801 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6316
.subckt and21nor_x0 i0=$abc$71600$new_n6316 i1=$abc$71600$new_n4805 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6317
.subckt nand4_x0 i0=$abc$71600$new_n6315 i1=$abc$71600$new_n5442 i2=$abc$71600$new_n4647 i3=$abc$71600$new_n4255 nq=$abc$71600$new_n6318
.subckt nand2_x0 i0=$abc$71600$new_n6318 i1=$abc$71600$new_n4651 nq=$abc$71600$new_n6319
.subckt or21nand_x0 i0=$abc$71600$new_n6314 i1=$abc$71600$new_n6319 i2=$abc$71600$new_n6317 nq=$abc$71600$new_n6320
.subckt nand4_x0 i0=$abc$71600$new_n4364 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=memory_registers_m.micro_data[76] nq=$abc$71600$new_n6321
.subckt and2_x1 i0=$abc$71600$new_n6321 i1=$abc$71600$new_n5066 q=$abc$71600$new_n6322
.subckt and2_x1 i0=$abc$71600$new_n6322 i1=$abc$71600$new_n6320 q=$abc$71600$new_n6323
.subckt or21nand_x0 i0=$abc$71600$new_n6323 i1=$abc$71600$new_n6310 i2=$abc$71600$new_n6308 nq=$abc$71600$new_n6324
.subckt nand2_x0 i0=$abc$71600$new_n6324 i1=$abc$71600$new_n5074 nq=$abc$71600$new_n6325
.subckt or2_x1 i0=$abc$71600$new_n4289 i1=$abc$71600$new_n3187 q=$abc$71600$new_n6326
.subckt nand2_x0 i0=registers_m.decoder_alu_reg[11] i1=alu_m.sr[4] nq=$abc$71600$new_n6327
.subckt and3_x1 i0=$abc$71600$new_n6327 i1=$abc$71600$new_n4265 i2=$abc$71600$new_n4250 q=$abc$71600$new_n6328
.subckt nand2_x0 i0=$abc$71600$new_n6328 i1=$abc$71600$new_n6326 nq=$abc$71600$new_n6329
.subckt and21nor_x0 i0=$abc$71600$new_n6329 i1=$abc$71600$new_n6325 i2=$abc$71600$new_n4439 nq=$abc$71600$new_n6330
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n6331
.subckt or21nand_x0 i0=$abc$71600$new_n4276 i1=$abc$71600$new_n4281 i2=$abc$71600$new_n6331 nq=$abc$71600$new_n6332
.subckt nand3_x0 i0=$abc$71600$new_n5977 i1=$abc$71600$new_n4280 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n6333
.subckt and2_x1 i0=$abc$71600$new_n6333 i1=$abc$71600$new_n5406 q=$abc$71600$new_n6334
.subckt or21nand_x0 i0=$abc$71600$new_n6330 i1=$abc$71600$new_n6332 i2=$abc$71600$new_n6334 nq=$abc$71600$new_n6335
.subckt nand3_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=$abc$71600$new_n3201 nq=$abc$71600$new_n6336
.subckt and3_x1 i0=$abc$71600$new_n6336 i1=$abc$71600$new_n5616 i2=$abc$71600$new_n5381 q=$abc$71600$new_n6337
.subckt nand2_x0 i0=$abc$71600$new_n6337 i1=$abc$71600$new_n6335 nq=$abc$71600$new_n6338
.subckt or21nand_x0 i0=$abc$71600$new_n5617 i1=$abc$71600$new_n5380 i2=$abc$71600$new_n4363 nq=$abc$71600$new_n6339
.subckt and2_x1 i0=$abc$71600$new_n6339 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6340
.subckt nand2_x0 i0=$abc$71600$new_n6340 i1=$abc$71600$new_n6338 nq=$abc$71600$new_n6341
.subckt nand3_x0 i0=$abc$71600$new_n4360 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6342
.subckt and2_x1 i0=$abc$71600$new_n6342 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6343
.subckt and3_x1 i0=$abc$71600$new_n4362 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6344
.subckt and21nor_x0 i0=$abc$71600$new_n6341 i1=$abc$71600$new_n6343 i2=$abc$71600$new_n6344 nq=$abc$71600$new_n6345
.subckt and3_x1 i0=$abc$71600$new_n4356 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6346
.subckt and3_x1 i0=$abc$71600$new_n4357 i1=registers_m.operand2[0] i2=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n6347
.subckt nexor2_x0 i0=$abc$71600$new_n4951 i1=$abc$71600$new_n4357 nq=$abc$71600$new_n6348
.subckt and21nor_x0 i0=$abc$71600$new_n6348 i1=$abc$71600$new_n4308 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n6349
.subckt nand4_x0 i0=$abc$71600$new_n4647 i1=$abc$71600$new_n4255 i2=registers_m.ir[7] i3=registers_m.operand1[1] nq=$abc$71600$new_n6350
.subckt and21nor_x0 i0=alu_m.result[1] i1=$abc$71600$new_n5437 i2=$abc$71600$new_n5434 nq=$abc$71600$new_n6351
.subckt and2_x1 i0=$abc$71600$new_n6351 i1=$abc$71600$new_n6350 q=$abc$71600$new_n6352
.subckt and4_x1 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n6353
.subckt or2_x1 i0=$abc$71600$new_n6353 i1=$abc$71600$new_n5446 q=$abc$71600$new_n6354
.subckt nexor2_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n6355
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n6356
.subckt mux2_x1 cmd=$abc$71600$new_n3179 i0=registers_m.operand1[1] i1=$abc$71600$new_n6355 q=$abc$71600$new_n6357
.subckt and21nor_x0 i0=$abc$71600$new_n6357 i1=$abc$71600$new_n6223 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6358
.subckt or21nand_x0 i0=$abc$71600$new_n6352 i1=$abc$71600$new_n6354 i2=$abc$71600$new_n6358 nq=$abc$71600$new_n6359
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$abc$71600$new_n4800 i2=$abc$71600$new_n4804 nq=$abc$71600$new_n6360
.subckt or21nand_x0 i0=$abc$71600$new_n6360 i1=$abc$71600$new_n4807 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6361
.subckt and2_x1 i0=$abc$71600$new_n6361 i1=$abc$71600$new_n4442 q=$abc$71600$new_n6362
.subckt or21nand_x0 i0=$abc$71600$new_n4442 i1=$abc$71600$new_n6348 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6363
.subckt and21nor_x0 i0=$abc$71600$new_n6359 i1=$abc$71600$new_n6362 i2=$abc$71600$new_n6363 nq=$abc$71600$new_n6364
.subckt nexor2_x0 i0=$abc$71600$new_n4359 i1=$abc$71600$new_n4358 nq=$abc$71600$new_n6365
.subckt nexor2_x0 i0=$abc$71600$new_n4359 i1=$abc$71600$new_n4357 nq=$abc$71600$new_n6366
.subckt nand3_x0 i0=$abc$71600$new_n6366 i1=$abc$71600$new_n4443 i2=registers_m.decoder_alu_reg[6] nq=$abc$71600$new_n6367
.subckt nand2_x0 i0=$abc$71600$new_n6367 i1=$abc$71600$new_n5066 nq=$abc$71600$new_n6368
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[1] nq=$abc$71600$new_n6369
.subckt and2_x1 i0=$abc$71600$new_n6369 i1=$abc$71600$new_n5824 q=$abc$71600$new_n6370
.subckt or21nand_x0 i0=$abc$71600$new_n6364 i1=$abc$71600$new_n6368 i2=$abc$71600$new_n6370 nq=$abc$71600$new_n6371
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n6372
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n6373
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n6374
.subckt and4_x1 i0=$abc$71600$new_n6374 i1=$abc$71600$new_n6373 i2=$abc$71600$new_n6372 i3=$abc$71600$new_n5082 q=$abc$71600$new_n6375
.subckt and21nor_x0 i0=$abc$71600$new_n3171 i1=$abc$71600$new_n5871 i2=$abc$71600$new_n5080 nq=$abc$71600$new_n6376
.subckt and21nor_x0 i0=$abc$71600$new_n6371 i1=$abc$71600$new_n6375 i2=$abc$71600$new_n6376 nq=$abc$71600$new_n6377
.subckt or21nand_x0 i0=$abc$71600$new_n5242 i1=$abc$71600$new_n5840 i2=$abc$71600$new_n5406 nq=$abc$71600$new_n6378
.subckt nand3_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=alu_m.result[9] nq=$abc$71600$new_n6379
.subckt and2_x1 i0=$abc$71600$new_n6379 i1=$abc$71600$new_n4309 q=$abc$71600$new_n6380
.subckt or21nand_x0 i0=$abc$71600$new_n6377 i1=$abc$71600$new_n6378 i2=$abc$71600$new_n6380 nq=$abc$71600$new_n6381
.subckt and2_x1 i0=$abc$71600$new_n6381 i1=$abc$71600$new_n6349 q=$abc$71600$new_n6382
.subckt nand3_x0 i0=$abc$71600$new_n6365 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[3] nq=$abc$71600$new_n6383
.subckt nand2_x0 i0=$abc$71600$new_n6383 i1=$abc$71600$new_n5381 nq=$abc$71600$new_n6384
.subckt nand3_x0 i0=$abc$71600$new_n4358 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6385
.subckt and2_x1 i0=$abc$71600$new_n6385 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6386
.subckt or21nand_x0 i0=$abc$71600$new_n6382 i1=$abc$71600$new_n6384 i2=$abc$71600$new_n6386 nq=$abc$71600$new_n6387
.subckt nand3_x0 i0=$abc$71600$new_n4354 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6388
.subckt and2_x1 i0=$abc$71600$new_n6388 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6389
.subckt and21nor_x0 i0=$abc$71600$new_n6389 i1=$abc$71600$new_n6387 i2=$abc$71600$new_n6346 nq=$abc$71600$new_n6390
.subckt nand3_x0 i0=$abc$71600$new_n4374 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6391
.subckt and3_x1 i0=$abc$71600$new_n5182 i1=$abc$71600$new_n4959 i2=$abc$71600$new_n4308 q=$abc$71600$new_n6392
.subckt mux2_x1 cmd=$abc$71600$new_n5437 i0=$auto$ff.cc:721:flip_bits$71404 i1=$abc$71600$new_n3225 q=$abc$71600$new_n6393
.subckt and2_x1 i0=$abc$71600$new_n6393 i1=$abc$71600$new_n5435 q=$abc$71600$new_n6394
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3033 q=$abc$71600$new_n6395
.subckt nand2_x0 i0=registers_m.ir[6] i1=$abc$71600$new_n3033 nq=$abc$71600$new_n6396
.subckt and4_x1 i0=$abc$71600$new_n6396 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$abc$71600$new_n3181 q=$abc$71600$new_n6397
.subckt nand3_x0 i0=$abc$71600$new_n5466 i1=$abc$71600$new_n5462 i2=$abc$71600$new_n5455 nq=$abc$71600$new_n6398
.subckt nand3_x0 i0=$abc$71600$new_n6398 i1=$abc$71600$new_n5468 i2=$abc$71600$new_n5446 nq=$abc$71600$new_n6399
.subckt or21nand_x0 i0=$abc$71600$new_n6394 i1=$abc$71600$new_n6397 i2=$abc$71600$new_n6399 nq=$abc$71600$new_n6400
.subckt nand2_x0 i0=$abc$71600$new_n6400 i1=$abc$71600$new_n4651 nq=$abc$71600$new_n6401
.subckt and21nor_x0 i0=$abc$71600$new_n4799 i1=$abc$71600$new_n4807 i2=$abc$71600$new_n4813 nq=$abc$71600$new_n6402
.subckt and21nor_x0 i0=$abc$71600$new_n4809 i1=$abc$71600$new_n4814 i2=$abc$71600$new_n6402 nq=$abc$71600$new_n6403
.subckt and21nor_x0 i0=$abc$71600$new_n6403 i1=$abc$71600$new_n4650 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6404
.subckt nand2_x0 i0=$abc$71600$new_n6404 i1=$abc$71600$new_n6401 nq=$abc$71600$new_n6405
.subckt or21nand_x0 i0=$abc$71600$new_n5181 i1=$abc$71600$new_n4958 i2=$abc$71600$new_n4441 nq=$abc$71600$new_n6406
.subckt and21nor_x0 i0=$abc$71600$new_n6406 i1=$abc$71600$new_n6405 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6407
.subckt or21nand_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n5277 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n6408
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=registers_m.operand1[4] nq=$abc$71600$new_n6409
.subckt and2_x1 i0=$abc$71600$new_n6409 i1=$abc$71600$new_n5824 q=$abc$71600$new_n6410
.subckt or21nand_x0 i0=$abc$71600$new_n6407 i1=$abc$71600$new_n6408 i2=$abc$71600$new_n6410 nq=$abc$71600$new_n6411
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n6412
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n6413
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n6414
.subckt and4_x1 i0=$abc$71600$new_n6414 i1=$abc$71600$new_n6413 i2=$abc$71600$new_n6412 i3=$abc$71600$new_n5080 q=$abc$71600$new_n6415
.subckt nand2_x0 i0=$abc$71600$new_n6415 i1=$abc$71600$new_n6411 nq=$abc$71600$new_n6416
.subckt nexor2_x0 i0=$abc$71600$new_n4375 i1=$abc$71600$new_n4371 nq=$abc$71600$new_n6417
.subckt and2_x1 i0=$abc$71600$new_n6417 i1=$abc$71600$new_n5241 q=$abc$71600$new_n6418
.subckt and3_x1 i0=$abc$71600$new_n4422 i1=$abc$71600$new_n4408 i2=$abc$71600$new_n4403 q=$abc$71600$new_n6419
.subckt nor3_x0 i0=$abc$71600$new_n6419 i1=$abc$71600$new_n5082 i2=$abc$71600$new_n4423 nq=$abc$71600$new_n6420
.subckt nor3_x0 i0=$abc$71600$new_n6420 i1=$abc$71600$new_n6418 i2=$abc$71600$new_n5405 nq=$abc$71600$new_n6421
.subckt nand2_x0 i0=$abc$71600$new_n5792 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n6422
.subckt and21nor_x0 i0=$abc$71600$new_n6416 i1=$abc$71600$new_n6421 i2=$abc$71600$new_n6422 nq=$abc$71600$new_n6423
.subckt or21nand_x0 i0=$abc$71600$new_n6423 i1=$abc$71600$new_n6392 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6424
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5277 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n6425
.subckt nand2_x0 i0=$abc$71600$new_n6425 i1=$abc$71600$new_n6424 nq=$abc$71600$new_n6426
.subckt and3_x1 i0=$abc$71600$new_n4376 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] q=$abc$71600$new_n6427
.subckt nand2_x0 i0=$abc$71600$new_n6426 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6428
.subckt nand3_x0 i0=$abc$71600$new_n4333 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6429
.subckt and2_x1 i0=$abc$71600$new_n6429 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6430
.subckt or21nand_x0 i0=$abc$71600$new_n6427 i1=$abc$71600$new_n6428 i2=$abc$71600$new_n6430 nq=$abc$71600$new_n6431
.subckt nand2_x0 i0=$abc$71600$new_n6431 i1=$abc$71600$new_n6391 nq=$abc$71600$new_n6432
.subckt or21nand_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4260 i2=$abc$71600$new_n4256 nq=$abc$71600$new_n6433
.subckt nand2_x0 i0=$abc$71600$new_n5735 i1=$abc$71600$new_n5671 nq=$abc$71600$new_n6434
.subckt nand2_x0 i0=$abc$71600$new_n6434 i1=$abc$71600$new_n4255 nq=$abc$71600$new_n6435
.subckt nand2_x0 i0=$abc$71600$new_n6433 i1=alu_m.sr[2] nq=$abc$71600$new_n6436
.subckt nand3_x0 i0=$abc$71600$new_n6436 i1=$abc$71600$new_n6435 i2=$abc$71600$new_n5743 nq=$abc$71600$new_n6437
.subckt and2_x1 i0=$abc$71600$new_n6437 i1=$abc$71600$new_n6345 q=$abc$71600$new_n6438
.subckt and2_x1 i0=$abc$71600$new_n6438 i1=$abc$71600$new_n6432 q=$abc$71600$new_n6439
.subckt nor2_x0 i0=$abc$71600$new_n6390 i1=$abc$71600$new_n6260 nq=$abc$71600$new_n6440
.subckt and3_x1 i0=$abc$71600$new_n6440 i1=$abc$71600$new_n6214 i2=$abc$71600$new_n6168 q=$abc$71600$new_n6441
.subckt nand4_x0 i0=$abc$71600$new_n6441 i1=$abc$71600$new_n6439 i2=$abc$71600$new_n6307 i3=$abc$71600$new_n5566 nq=$abc$71600$new_n6442
.subckt or2_x1 i0=$abc$71600$new_n6442 i1=$abc$71600$new_n6112 q=$abc$71600$new_n6443
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n6444
.subckt nand4_x0 i0=$abc$71600$new_n6444 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n6445
.subckt and21nor_x0 i0=$abc$71600$new_n5245 i1=$abc$71600$new_n4636 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6446
.subckt and2_x1 i0=$abc$71600$new_n4443 i1=$abc$71600$new_n3186 q=$abc$71600$new_n6447
.subckt nand2_x0 i0=$abc$71600$new_n4443 i1=$abc$71600$new_n3186 nq=$abc$71600$new_n6448
.subckt or21nand_x0 i0=$abc$71600$new_n5042 i1=$abc$71600$new_n5086 i2=$abc$71600$new_n6447 nq=$abc$71600$new_n6449
.subckt nand3_x0 i0=$abc$71600$new_n4889 i1=$abc$71600$new_n4886 i2=$abc$71600$new_n4885 nq=$abc$71600$new_n6450
.subckt nand3_x0 i0=$abc$71600$new_n6450 i1=$abc$71600$new_n4891 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6451
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n6452
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3220 nq=$abc$71600$new_n6453
.subckt nand4_x0 i0=$abc$71600$new_n6453 i1=$abc$71600$new_n6452 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6454
.subckt and2_x1 i0=$abc$71600$new_n6454 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6455
.subckt and21nor_x0 i0=$abc$71600$new_n6455 i1=$abc$71600$new_n6451 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6456
.subckt nand2_x0 i0=$abc$71600$new_n6456 i1=$abc$71600$new_n6449 nq=$abc$71600$new_n6457
.subckt or21nand_x0 i0=$abc$71600$new_n6457 i1=$abc$71600$new_n6446 i2=$abc$71600$new_n6445 nq=$abc$71600$new_n6458
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71566 i1=$abc$71600$new_n4265 i2=$abc$71600$new_n4250 nq=$abc$71600$new_n6459
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3024 nq=$abc$71600$new_n6460
.subckt nand2_x0 i0=$abc$71600$new_n6460 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6461
.subckt and21nor_x0 i0=$abc$71600$new_n6458 i1=$abc$71600$new_n6459 i2=$abc$71600$new_n6461 nq=$abc$71600$new_n6462
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n6463
.subckt nand2_x0 i0=$abc$71600$new_n6463 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6464
.subckt nexor2_x0 i0=$abc$71600$new_n5236 i1=$abc$71600$new_n5088 nq=$abc$71600$new_n6465
.subckt nexor2_x0 i0=$abc$71600$new_n5368 i1=$abc$71600$new_n5246 nq=$abc$71600$new_n6466
.subckt and21nor_x0 i0=$abc$71600$new_n6466 i1=$abc$71600$new_n5241 i2=$abc$71600$new_n4437 nq=$abc$71600$new_n6467
.subckt and21nor_x0 i0=$abc$71600$new_n5081 i1=$abc$71600$new_n6465 i2=$abc$71600$new_n5243 nq=$abc$71600$new_n6468
.subckt or21nand_x0 i0=$abc$71600$new_n6462 i1=$abc$71600$new_n6464 i2=$abc$71600$new_n6468 nq=$abc$71600$new_n6469
.subckt or21nand_x0 i0=$abc$71600$new_n4314 i1=$abc$71600$new_n5505 i2=$abc$71600$new_n4317 nq=$abc$71600$new_n6470
.subckt and21nor_x0 i0=$abc$71600$new_n6467 i1=$abc$71600$new_n6469 i2=$abc$71600$new_n6470 nq=$abc$71600$new_n6471
.subckt and21nor_x0 i0=$abc$71600$new_n5507 i1=$abc$71600$new_n4315 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n6472
.subckt or21nand_x0 i0=$abc$71600$new_n4309 i1=$abc$71600$new_n5087 i2=$abc$71600$new_n6472 nq=$abc$71600$new_n6473
.subckt and3_x1 i0=$abc$71600$new_n5245 i1=$abc$71600$new_n4636 i2=$abc$71600$new_n4304 q=$abc$71600$new_n6474
.subckt nor2_x0 i0=$abc$71600$new_n6474 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6475
.subckt or21nand_x0 i0=$abc$71600$new_n6471 i1=$abc$71600$new_n6473 i2=$abc$71600$new_n6475 nq=$abc$71600$new_n6476
.subckt nand3_x0 i0=$abc$71600$new_n4455 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6477
.subckt and21nor_x0 i0=$abc$71600$new_n6477 i1=$abc$71600$new_n6476 i2=$abc$71600$new_n4302 nq=$abc$71600$new_n6478
.subckt nand3_x0 i0=$abc$71600$new_n4452 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6479
.subckt nand2_x0 i0=$abc$71600$new_n6479 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6480
.subckt nand3_x0 i0=$abc$71600$new_n4453 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6481
.subckt or21nand_x0 i0=$abc$71600$new_n6478 i1=$abc$71600$new_n6480 i2=$abc$71600$new_n6481 nq=$abc$71600$new_n6482
.subckt and3_x1 i0=$abc$71600$new_n4458 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6483
.subckt nand3_x0 i0=$abc$71600$new_n4458 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6484
.subckt nand2_x0 i0=$abc$71600$new_n4264 i1=$abc$71600$new_n3023 nq=$abc$71600$new_n6485
.subckt nand2_x0 i0=$abc$71600$new_n6485 i1=$abc$71600$new_n4250 nq=$abc$71600$new_n6486
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n6487
.subckt nand4_x0 i0=$abc$71600$new_n6487 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n6488
.subckt and21nor_x0 i0=$abc$71600$new_n5365 i1=$abc$71600$new_n5364 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6489
.subckt and21nor_x0 i0=$abc$71600$new_n4883 i1=$abc$71600$new_n4669 i2=$abc$71600$new_n4666 nq=$abc$71600$new_n6490
.subckt and2_x1 i0=$abc$71600$new_n6490 i1=$abc$71600$new_n4663 q=$abc$71600$new_n6491
.subckt or21nand_x0 i0=$abc$71600$new_n6490 i1=$abc$71600$new_n4663 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6492
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3219 nq=$abc$71600$new_n6493
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n6494
.subckt nand4_x0 i0=$abc$71600$new_n6494 i1=$abc$71600$new_n6493 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6495
.subckt and2_x1 i0=$abc$71600$new_n6495 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6496
.subckt or21nand_x0 i0=$abc$71600$new_n6491 i1=$abc$71600$new_n6492 i2=$abc$71600$new_n6496 nq=$abc$71600$new_n6497
.subckt and21nor_x0 i0=$abc$71600$new_n6447 i1=$abc$71600$new_n5090 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6498
.subckt nand2_x0 i0=$abc$71600$new_n6498 i1=$abc$71600$new_n6497 nq=$abc$71600$new_n6499
.subckt or21nand_x0 i0=$abc$71600$new_n6499 i1=$abc$71600$new_n6489 i2=$abc$71600$new_n6488 nq=$abc$71600$new_n6500
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3025 nq=$abc$71600$new_n6501
.subckt nand2_x0 i0=$abc$71600$new_n6501 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6502
.subckt and21nor_x0 i0=$abc$71600$new_n6486 i1=$abc$71600$new_n6500 i2=$abc$71600$new_n6502 nq=$abc$71600$new_n6503
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n6504
.subckt nand2_x0 i0=$abc$71600$new_n6504 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6505
.subckt nexor2_x0 i0=$abc$71600$new_n5235 i1=$abc$71600$new_n5090 nq=$abc$71600$new_n6506
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n6506 i2=$abc$71600$new_n5079 nq=$abc$71600$new_n6507
.subckt or21nand_x0 i0=$abc$71600$new_n6503 i1=$abc$71600$new_n6505 i2=$abc$71600$new_n6507 nq=$abc$71600$new_n6508
.subckt nexor2_x0 i0=$abc$71600$new_n5366 i1=$abc$71600$new_n5363 nq=$abc$71600$new_n6509
.subckt nand2_x0 i0=$abc$71600$new_n6509 i1=$abc$71600$new_n5241 nq=$abc$71600$new_n6510
.subckt and3_x1 i0=$abc$71600$new_n6510 i1=$abc$71600$new_n6508 i2=$abc$71600$new_n4438 q=$abc$71600$new_n6511
.subckt nand3_x0 i0=$abc$71600$new_n6510 i1=$abc$71600$new_n6508 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n6512
.subckt and21nor_x0 i0=$abc$71600$new_n4313 i1=$abc$71600$new_n6149 i2=$abc$71600$new_n4318 nq=$abc$71600$new_n6513
.subckt or21nand_x0 i0=$abc$71600$new_n4314 i1=$abc$71600$new_n6150 i2=$abc$71600$new_n4317 nq=$abc$71600$new_n6514
.subckt and2_x1 i0=$abc$71600$new_n6147 i1=$abc$71600$new_n4315 q=$abc$71600$new_n6515
.subckt nand2_x0 i0=$abc$71600$new_n6147 i1=$abc$71600$new_n4315 nq=$abc$71600$new_n6516
.subckt and21nor_x0 i0=$abc$71600$new_n4308 i1=$abc$71600$new_n5090 i2=$abc$71600$new_n6515 nq=$abc$71600$new_n6517
.subckt or21nand_x0 i0=$abc$71600$new_n4309 i1=$abc$71600$new_n5089 i2=$abc$71600$new_n6516 nq=$abc$71600$new_n6518
.subckt and21nor_x0 i0=$abc$71600$new_n6512 i1=$abc$71600$new_n6513 i2=$abc$71600$new_n6518 nq=$abc$71600$new_n6519
.subckt or21nand_x0 i0=$abc$71600$new_n6511 i1=$abc$71600$new_n6514 i2=$abc$71600$new_n6517 nq=$abc$71600$new_n6520
.subckt and21nor_x0 i0=$abc$71600$new_n5365 i1=$abc$71600$new_n5364 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6521
.subckt nor2_x0 i0=$abc$71600$new_n6521 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6522
.subckt or2_x1 i0=$abc$71600$new_n6521 i1=$abc$71600$new_n5380 q=$abc$71600$new_n6523
.subckt and21nor_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n6520 i2=$abc$71600$new_n6523 nq=$abc$71600$new_n6524
.subckt or21nand_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n6519 i2=$abc$71600$new_n6522 nq=$abc$71600$new_n6525
.subckt nand3_x0 i0=$abc$71600$new_n4899 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6526
.subckt and2_x1 i0=$abc$71600$new_n6526 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6527
.subckt nand2_x0 i0=$abc$71600$new_n6526 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6528
.subckt nand3_x0 i0=$abc$71600$new_n4456 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6529
.subckt and2_x1 i0=$abc$71600$new_n6529 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6530
.subckt nand2_x0 i0=$abc$71600$new_n6529 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6531
.subckt and21nor_x0 i0=$abc$71600$new_n6525 i1=$abc$71600$new_n6527 i2=$abc$71600$new_n6531 nq=$abc$71600$new_n6532
.subckt or21nand_x0 i0=$abc$71600$new_n6524 i1=$abc$71600$new_n6528 i2=$abc$71600$new_n6530 nq=$abc$71600$new_n6533
.subckt nand2_x0 i0=$abc$71600$new_n6533 i1=$abc$71600$new_n6484 nq=$abc$71600$new_n6534
.subckt and3_x1 i0=$abc$71600$new_n4461 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6535
.subckt and3_x1 i0=$abc$71600$new_n5359 i1=$abc$71600$new_n4628 i2=$abc$71600$new_n4304 q=$abc$71600$new_n6536
.subckt nand2_x0 i0=$abc$71600$new_n4264 i1=$abc$71600$new_n3024 nq=$abc$71600$new_n6537
.subckt nand2_x0 i0=$abc$71600$new_n6537 i1=$abc$71600$new_n4250 nq=$abc$71600$new_n6538
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n6539
.subckt nand4_x0 i0=$abc$71600$new_n6539 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n6540
.subckt and21nor_x0 i0=$abc$71600$new_n5359 i1=$abc$71600$new_n4628 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6541
.subckt and2_x1 i0=$abc$71600$new_n4882 i1=$abc$71600$new_n4670 q=$abc$71600$new_n6542
.subckt or21nand_x0 i0=$abc$71600$new_n4882 i1=$abc$71600$new_n4670 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6543
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n6544
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3218 nq=$abc$71600$new_n6545
.subckt nand4_x0 i0=$abc$71600$new_n6545 i1=$abc$71600$new_n6544 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6546
.subckt and2_x1 i0=$abc$71600$new_n6546 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6547
.subckt or21nand_x0 i0=$abc$71600$new_n6542 i1=$abc$71600$new_n6543 i2=$abc$71600$new_n6547 nq=$abc$71600$new_n6548
.subckt and21nor_x0 i0=$abc$71600$new_n6447 i1=$abc$71600$new_n5092 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6549
.subckt nand2_x0 i0=$abc$71600$new_n6549 i1=$abc$71600$new_n6548 nq=$abc$71600$new_n6550
.subckt or21nand_x0 i0=$abc$71600$new_n6550 i1=$abc$71600$new_n6541 i2=$abc$71600$new_n6540 nq=$abc$71600$new_n6551
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3026 nq=$abc$71600$new_n6552
.subckt nand2_x0 i0=$abc$71600$new_n6552 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6553
.subckt and21nor_x0 i0=$abc$71600$new_n6538 i1=$abc$71600$new_n6551 i2=$abc$71600$new_n6553 nq=$abc$71600$new_n6554
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n6555
.subckt nand2_x0 i0=$abc$71600$new_n6555 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6556
.subckt nexor2_x0 i0=$abc$71600$new_n5234 i1=$abc$71600$new_n5092 nq=$abc$71600$new_n6557
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n6557 i2=$abc$71600$new_n5079 nq=$abc$71600$new_n6558
.subckt or21nand_x0 i0=$abc$71600$new_n6554 i1=$abc$71600$new_n6556 i2=$abc$71600$new_n6558 nq=$abc$71600$new_n6559
.subckt nexor2_x0 i0=$abc$71600$new_n5360 i1=$abc$71600$new_n5358 nq=$abc$71600$new_n6560
.subckt nand2_x0 i0=$abc$71600$new_n6560 i1=$abc$71600$new_n5241 nq=$abc$71600$new_n6561
.subckt nand3_x0 i0=$abc$71600$new_n6561 i1=$abc$71600$new_n6559 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n6562
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n6288 i2=$abc$71600$new_n4313 nq=$abc$71600$new_n6563
.subckt and2_x1 i0=$abc$71600$new_n6563 i1=$abc$71600$new_n4309 q=$abc$71600$new_n6564
.subckt or21nand_x0 i0=$abc$71600$new_n5091 i1=$abc$71600$new_n5036 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6565
.subckt or21nand_x0 i0=$abc$71600$new_n6291 i1=$abc$71600$new_n6144 i2=$abc$71600$new_n4315 nq=$abc$71600$new_n6566
.subckt and2_x1 i0=$abc$71600$new_n6566 i1=$abc$71600$new_n4305 q=$abc$71600$new_n6567
.subckt nand2_x0 i0=$abc$71600$new_n6567 i1=$abc$71600$new_n6565 nq=$abc$71600$new_n6568
.subckt and21nor_x0 i0=$abc$71600$new_n6562 i1=$abc$71600$new_n6564 i2=$abc$71600$new_n6568 nq=$abc$71600$new_n6569
.subckt or21nand_x0 i0=$abc$71600$new_n6569 i1=$abc$71600$new_n6536 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n6570
.subckt nand3_x0 i0=$abc$71600$new_n4462 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6571
.subckt and2_x1 i0=$abc$71600$new_n6571 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6572
.subckt nand3_x0 i0=$abc$71600$new_n4460 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6573
.subckt nand2_x0 i0=$abc$71600$new_n6573 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6574
.subckt and21nor_x0 i0=$abc$71600$new_n6570 i1=$abc$71600$new_n6572 i2=$abc$71600$new_n6574 nq=$abc$71600$new_n6575
.subckt nand3_x0 i0=$abc$71600$new_n4466 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6576
.subckt and3_x1 i0=$abc$71600$new_n5096 i1=$abc$71600$new_n5095 i2=$abc$71600$new_n4308 q=$abc$71600$new_n6577
.subckt nand2_x0 i0=$abc$71600$new_n6417 i1=$abc$71600$new_n4315 nq=$abc$71600$new_n6578
.subckt nand2_x0 i0=$abc$71600$new_n6578 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n6579
.subckt or3_x1 i0=$abc$71600$new_n6419 i1=$abc$71600$new_n4423 i2=$abc$71600$new_n4314 q=$abc$71600$new_n6580
.subckt nand2_x0 i0=$abc$71600$new_n4264 i1=$abc$71600$new_n3025 nq=$abc$71600$new_n6581
.subckt and2_x1 i0=$abc$71600$new_n6581 i1=$abc$71600$new_n4250 q=$abc$71600$new_n6582
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n6583
.subckt and4_x1 i0=$abc$71600$new_n6583 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 q=$abc$71600$new_n6584
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3217 nq=$abc$71600$new_n6585
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n6586
.subckt nand4_x0 i0=$abc$71600$new_n6586 i1=$abc$71600$new_n6585 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6587
.subckt nand2_x0 i0=$abc$71600$new_n6587 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6588
.subckt nand3_x0 i0=$abc$71600$new_n4879 i1=$abc$71600$new_n4676 i2=$abc$71600$new_n4672 nq=$abc$71600$new_n6589
.subckt or21nand_x0 i0=$abc$71600$new_n4878 i1=$abc$71600$new_n4675 i2=$abc$71600$new_n4671 nq=$abc$71600$new_n6590
.subckt and3_x1 i0=$abc$71600$new_n6590 i1=$abc$71600$new_n6589 i2=$abc$71600$new_n4650 q=$abc$71600$new_n6591
.subckt nand3_x0 i0=$abc$71600$new_n5096 i1=$abc$71600$new_n5095 i2=$abc$71600$new_n4443 nq=$abc$71600$new_n6592
.subckt nand3_x0 i0=$abc$71600$new_n5355 i1=$abc$71600$new_n5354 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6593
.subckt or21nand_x0 i0=$abc$71600$new_n6588 i1=$abc$71600$new_n6591 i2=$abc$71600$new_n6592 nq=$abc$71600$new_n6594
.subckt and21nor_x0 i0=$abc$71600$new_n4446 i1=$abc$71600$new_n6594 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6595
.subckt and21nor_x0 i0=$abc$71600$new_n6595 i1=$abc$71600$new_n6593 i2=$abc$71600$new_n6584 nq=$abc$71600$new_n6596
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3027 nq=$abc$71600$new_n6597
.subckt and2_x1 i0=$abc$71600$new_n6597 i1=$abc$71600$new_n4440 q=$abc$71600$new_n6598
.subckt or21nand_x0 i0=$abc$71600$new_n6582 i1=$abc$71600$new_n6596 i2=$abc$71600$new_n6598 nq=$abc$71600$new_n6599
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n6600
.subckt and2_x1 i0=$abc$71600$new_n6600 i1=$abc$71600$new_n5082 q=$abc$71600$new_n6601
.subckt nexor2_x0 i0=$abc$71600$new_n5233 i1=$abc$71600$new_n5097 nq=$abc$71600$new_n6602
.subckt and21nor_x0 i0=$abc$71600$new_n3171 i1=$abc$71600$new_n6602 i2=$abc$71600$new_n5080 nq=$abc$71600$new_n6603
.subckt and21nor_x0 i0=$abc$71600$new_n6599 i1=$abc$71600$new_n6601 i2=$abc$71600$new_n6603 nq=$abc$71600$new_n6604
.subckt nexor2_x0 i0=$abc$71600$new_n5356 i1=$abc$71600$new_n5353 nq=$abc$71600$new_n6605
.subckt or21nand_x0 i0=$abc$71600$new_n6605 i1=$abc$71600$new_n5242 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n6606
.subckt or21nand_x0 i0=$abc$71600$new_n6606 i1=$abc$71600$new_n6604 i2=$abc$71600$new_n6580 nq=$abc$71600$new_n6607
.subckt and21nor_x0 i0=$abc$71600$new_n4316 i1=$abc$71600$new_n6607 i2=$abc$71600$new_n6579 nq=$abc$71600$new_n6608
.subckt or21nand_x0 i0=$abc$71600$new_n6608 i1=$abc$71600$new_n6577 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6609
.subckt and3_x1 i0=$abc$71600$new_n5355 i1=$abc$71600$new_n5354 i2=$abc$71600$new_n4304 q=$abc$71600$new_n6610
.subckt nor2_x0 i0=$abc$71600$new_n6610 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6611
.subckt nand3_x0 i0=$abc$71600$new_n5093 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6612
.subckt nand2_x0 i0=$abc$71600$new_n6612 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6613
.subckt and21nor_x0 i0=$abc$71600$new_n6609 i1=$abc$71600$new_n6611 i2=$abc$71600$new_n6613 nq=$abc$71600$new_n6614
.subckt nand3_x0 i0=$abc$71600$new_n4464 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6615
.subckt nand2_x0 i0=$abc$71600$new_n6615 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6616
.subckt or21nand_x0 i0=$abc$71600$new_n6616 i1=$abc$71600$new_n6614 i2=$abc$71600$new_n6576 nq=$abc$71600$new_n6617
.subckt and3_x1 i0=$abc$71600$new_n4469 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6618
.subckt nand2_x0 i0=$abc$71600$new_n4264 i1=$abc$71600$new_n3026 nq=$abc$71600$new_n6619
.subckt nand2_x0 i0=$abc$71600$new_n6619 i1=$abc$71600$new_n4250 nq=$abc$71600$new_n6620
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n6621
.subckt nand4_x0 i0=$abc$71600$new_n6621 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n6622
.subckt and21nor_x0 i0=$abc$71600$new_n5248 i1=$abc$71600$new_n4620 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6623
.subckt and3_x1 i0=$abc$71600$new_n4876 i1=$abc$71600$new_n4875 i2=$abc$71600$new_n4680 q=$abc$71600$new_n6624
.subckt nand2_x0 i0=$abc$71600$new_n4879 i1=$abc$71600$new_n4650 nq=$abc$71600$new_n6625
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3216 nq=$abc$71600$new_n6626
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n6627
.subckt nand4_x0 i0=$abc$71600$new_n6627 i1=$abc$71600$new_n6626 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6628
.subckt and2_x1 i0=$abc$71600$new_n6628 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6629
.subckt or21nand_x0 i0=$abc$71600$new_n6624 i1=$abc$71600$new_n6625 i2=$abc$71600$new_n6629 nq=$abc$71600$new_n6630
.subckt and21nor_x0 i0=$abc$71600$new_n5031 i1=$abc$71600$new_n5098 i2=$abc$71600$new_n6448 nq=$abc$71600$new_n6631
.subckt nor2_x0 i0=$abc$71600$new_n6631 i1=$abc$71600$new_n5065 nq=$abc$71600$new_n6632
.subckt nand2_x0 i0=$abc$71600$new_n6632 i1=$abc$71600$new_n6630 nq=$abc$71600$new_n6633
.subckt or21nand_x0 i0=$abc$71600$new_n6633 i1=$abc$71600$new_n6623 i2=$abc$71600$new_n6622 nq=$abc$71600$new_n6634
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3028 nq=$abc$71600$new_n6635
.subckt nand2_x0 i0=$abc$71600$new_n6635 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6636
.subckt and21nor_x0 i0=$abc$71600$new_n6620 i1=$abc$71600$new_n6634 i2=$abc$71600$new_n6636 nq=$abc$71600$new_n6637
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n6638
.subckt nand2_x0 i0=$abc$71600$new_n6638 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6639
.subckt nexor2_x0 i0=$abc$71600$new_n5232 i1=$abc$71600$new_n5099 nq=$abc$71600$new_n6640
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n6640 i2=$abc$71600$new_n5079 nq=$abc$71600$new_n6641
.subckt or21nand_x0 i0=$abc$71600$new_n6637 i1=$abc$71600$new_n6639 i2=$abc$71600$new_n6641 nq=$abc$71600$new_n6642
.subckt nexor2_x0 i0=$abc$71600$new_n5352 i1=$abc$71600$new_n5249 nq=$abc$71600$new_n6643
.subckt nand2_x0 i0=$abc$71600$new_n6643 i1=$abc$71600$new_n5241 nq=$abc$71600$new_n6644
.subckt nand3_x0 i0=$abc$71600$new_n6644 i1=$abc$71600$new_n6642 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n6645
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n5877 i2=$abc$71600$new_n4313 nq=$abc$71600$new_n6646
.subckt and21nor_x0 i0=$abc$71600$new_n6646 i1=$abc$71600$new_n6645 i2=$abc$71600$new_n5854 nq=$abc$71600$new_n6647
.subckt and3_x1 i0=$abc$71600$new_n5098 i1=$abc$71600$new_n5031 i2=$abc$71600$new_n4308 q=$abc$71600$new_n6648
.subckt or2_x1 i0=$abc$71600$new_n6648 i1=$abc$71600$new_n4304 q=$abc$71600$new_n6649
.subckt and21nor_x0 i0=$abc$71600$new_n5248 i1=$abc$71600$new_n4620 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6650
.subckt nor2_x0 i0=$abc$71600$new_n6650 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6651
.subckt or21nand_x0 i0=$abc$71600$new_n6647 i1=$abc$71600$new_n6649 i2=$abc$71600$new_n6651 nq=$abc$71600$new_n6652
.subckt nand3_x0 i0=$abc$71600$new_n4470 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6653
.subckt and2_x1 i0=$abc$71600$new_n6653 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6654
.subckt nand3_x0 i0=$abc$71600$new_n4468 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6655
.subckt nand2_x0 i0=$abc$71600$new_n6655 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6656
.subckt and21nor_x0 i0=$abc$71600$new_n6652 i1=$abc$71600$new_n6654 i2=$abc$71600$new_n6656 nq=$abc$71600$new_n6657
.subckt nand3_x0 i0=$abc$71600$new_n4474 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6658
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n6659
.subckt nand4_x0 i0=$abc$71600$new_n6659 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n6660
.subckt and21nor_x0 i0=$abc$71600$new_n5350 i1=$abc$71600$new_n5349 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6661
.subckt and21nor_x0 i0=$abc$71600$new_n4873 i1=$abc$71600$new_n4689 i2=$abc$71600$new_n4684 nq=$abc$71600$new_n6662
.subckt and2_x1 i0=$abc$71600$new_n6662 i1=$abc$71600$new_n4683 q=$abc$71600$new_n6663
.subckt or21nand_x0 i0=$abc$71600$new_n6662 i1=$abc$71600$new_n4683 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6664
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3215 nq=$abc$71600$new_n6665
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n6666
.subckt nand4_x0 i0=$abc$71600$new_n6666 i1=$abc$71600$new_n6665 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6667
.subckt and2_x1 i0=$abc$71600$new_n6667 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6668
.subckt or21nand_x0 i0=$abc$71600$new_n6663 i1=$abc$71600$new_n6664 i2=$abc$71600$new_n6668 nq=$abc$71600$new_n6669
.subckt and21nor_x0 i0=$abc$71600$new_n6447 i1=$abc$71600$new_n5102 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6670
.subckt nand2_x0 i0=$abc$71600$new_n6670 i1=$abc$71600$new_n6669 nq=$abc$71600$new_n6671
.subckt or21nand_x0 i0=$abc$71600$new_n6671 i1=$abc$71600$new_n6661 i2=$abc$71600$new_n6660 nq=$abc$71600$new_n6672
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71536 i1=$abc$71600$new_n4265 i2=$abc$71600$new_n4250 nq=$abc$71600$new_n6673
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3029 nq=$abc$71600$new_n6674
.subckt nand2_x0 i0=$abc$71600$new_n6674 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6675
.subckt and21nor_x0 i0=$abc$71600$new_n6672 i1=$abc$71600$new_n6673 i2=$abc$71600$new_n6675 nq=$abc$71600$new_n6676
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n6677
.subckt nand2_x0 i0=$abc$71600$new_n6677 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6678
.subckt nexor2_x0 i0=$abc$71600$new_n5231 i1=$abc$71600$new_n5102 nq=$abc$71600$new_n6679
.subckt or21nand_x0 i0=registers_m.ir[14] i1=$abc$71600$new_n6679 i2=$abc$71600$new_n5079 nq=$abc$71600$new_n6680
.subckt or21nand_x0 i0=$abc$71600$new_n6676 i1=$abc$71600$new_n6678 i2=$abc$71600$new_n6680 nq=$abc$71600$new_n6681
.subckt nexor2_x0 i0=$abc$71600$new_n5351 i1=$abc$71600$new_n5348 nq=$abc$71600$new_n6682
.subckt nand2_x0 i0=$abc$71600$new_n6682 i1=$abc$71600$new_n5241 nq=$abc$71600$new_n6683
.subckt and3_x1 i0=$abc$71600$new_n6683 i1=$abc$71600$new_n6681 i2=$abc$71600$new_n4438 q=$abc$71600$new_n6684
.subckt or21nand_x0 i0=$abc$71600$new_n4314 i1=$abc$71600$new_n5870 i2=$abc$71600$new_n4317 nq=$abc$71600$new_n6685
.subckt and2_x1 i0=$abc$71600$new_n5839 i1=$abc$71600$new_n4315 q=$abc$71600$new_n6686
.subckt and21nor_x0 i0=$abc$71600$new_n4308 i1=$abc$71600$new_n5102 i2=$abc$71600$new_n6686 nq=$abc$71600$new_n6687
.subckt or21nand_x0 i0=$abc$71600$new_n6684 i1=$abc$71600$new_n6685 i2=$abc$71600$new_n6687 nq=$abc$71600$new_n6688
.subckt and21nor_x0 i0=$abc$71600$new_n5350 i1=$abc$71600$new_n5349 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6689
.subckt or2_x1 i0=$abc$71600$new_n6689 i1=$abc$71600$new_n5380 q=$abc$71600$new_n6690
.subckt and21nor_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n6688 i2=$abc$71600$new_n6690 nq=$abc$71600$new_n6691
.subckt nand3_x0 i0=$abc$71600$new_n5100 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6692
.subckt nand2_x0 i0=$abc$71600$new_n6692 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6693
.subckt nand3_x0 i0=$abc$71600$new_n4472 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6694
.subckt and2_x1 i0=$abc$71600$new_n6694 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6695
.subckt or21nand_x0 i0=$abc$71600$new_n6691 i1=$abc$71600$new_n6693 i2=$abc$71600$new_n6695 nq=$abc$71600$new_n6696
.subckt nand3_x0 i0=$abc$71600$new_n4477 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6697
.subckt nand2_x0 i0=$abc$71600$new_n5346 i1=$abc$71600$new_n5344 nq=$abc$71600$new_n6698
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71524 i1=$abc$71600$new_n5065 i2=$abc$71600$new_n4250 nq=$abc$71600$new_n6699
.subckt and3_x1 i0=$abc$71600$new_n5345 i1=$abc$71600$new_n4613 i2=$abc$71600$new_n4445 q=$abc$71600$new_n6700
.subckt nand2_x0 i0=$abc$71600$new_n4872 i1=$abc$71600$new_n4690 nq=$abc$71600$new_n6701
.subckt and21nor_x0 i0=$abc$71600$new_n4873 i1=$abc$71600$new_n4689 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6702
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3212 nq=$abc$71600$new_n6703
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n6704
.subckt nand4_x0 i0=$abc$71600$new_n6704 i1=$abc$71600$new_n6703 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6705
.subckt nand2_x0 i0=$abc$71600$new_n6705 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6706
.subckt and21nor_x0 i0=$abc$71600$new_n6701 i1=$abc$71600$new_n6702 i2=$abc$71600$new_n6706 nq=$abc$71600$new_n6707
.subckt and21nor_x0 i0=$abc$71600$new_n5104 i1=$abc$71600$new_n5025 i2=$abc$71600$new_n4444 nq=$abc$71600$new_n6708
.subckt or2_x1 i0=$abc$71600$new_n6708 i1=$abc$71600$new_n4445 q=$abc$71600$new_n6709
.subckt or21nand_x0 i0=$abc$71600$new_n6709 i1=$abc$71600$new_n6707 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n6710
.subckt or21nand_x0 i0=$abc$71600$new_n6710 i1=$abc$71600$new_n6700 i2=$abc$71600$new_n6699 nq=$abc$71600$new_n6711
.subckt or21nand_x0 i0=$abc$71600$new_n3028 i1=$abc$71600$new_n4265 i2=$abc$71600$new_n4250 nq=$abc$71600$new_n6712
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n6713
.subckt nand2_x0 i0=$abc$71600$new_n6713 i1=$abc$71600$new_n4440 nq=$abc$71600$new_n6714
.subckt and21nor_x0 i0=$abc$71600$new_n6711 i1=$abc$71600$new_n6712 i2=$abc$71600$new_n6714 nq=$abc$71600$new_n6715
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$abc$71600$new_n3029 nq=$abc$71600$new_n6716
.subckt nand2_x0 i0=$abc$71600$new_n6716 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6717
.subckt or21nand_x0 i0=$abc$71600$new_n5212 i1=$abc$71600$new_n5108 i2=$abc$71600$new_n5105 nq=$abc$71600$new_n6718
.subckt nor2_x0 i0=$abc$71600$new_n5231 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6719
.subckt and21nor_x0 i0=$abc$71600$new_n6719 i1=$abc$71600$new_n6718 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n6720
.subckt or21nand_x0 i0=$abc$71600$new_n6715 i1=$abc$71600$new_n6717 i2=$abc$71600$new_n6720 nq=$abc$71600$new_n6721
.subckt and2_x1 i0=$abc$71600$new_n5348 i1=$abc$71600$new_n5243 q=$abc$71600$new_n6722
.subckt and21nor_x0 i0=$abc$71600$new_n6722 i1=$abc$71600$new_n6698 i2=$abc$71600$new_n4313 nq=$abc$71600$new_n6723
.subckt and3_x1 i0=$abc$71600$new_n5104 i1=$abc$71600$new_n5025 i2=$abc$71600$new_n4308 q=$abc$71600$new_n6724
.subckt and21nor_x0 i0=$abc$71600$new_n5841 i1=$abc$71600$new_n4315 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6725
.subckt nand2_x0 i0=$abc$71600$new_n5871 i1=$abc$71600$new_n4437 nq=$abc$71600$new_n6726
.subckt nand2_x0 i0=$abc$71600$new_n6726 i1=$abc$71600$new_n6725 nq=$abc$71600$new_n6727
.subckt and21nor_x0 i0=$abc$71600$new_n6721 i1=$abc$71600$new_n6723 i2=$abc$71600$new_n6727 nq=$abc$71600$new_n6728
.subckt or21nand_x0 i0=$abc$71600$new_n6728 i1=$abc$71600$new_n6724 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6729
.subckt and3_x1 i0=$abc$71600$new_n5345 i1=$abc$71600$new_n4613 i2=$abc$71600$new_n4304 q=$abc$71600$new_n6730
.subckt nor2_x0 i0=$abc$71600$new_n6730 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6731
.subckt nand3_x0 i0=$abc$71600$new_n4479 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6732
.subckt nand2_x0 i0=$abc$71600$new_n6732 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6733
.subckt and21nor_x0 i0=$abc$71600$new_n6729 i1=$abc$71600$new_n6731 i2=$abc$71600$new_n6733 nq=$abc$71600$new_n6734
.subckt nand3_x0 i0=$abc$71600$new_n4475 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6735
.subckt nand2_x0 i0=$abc$71600$new_n6735 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6736
.subckt or21nand_x0 i0=$abc$71600$new_n6736 i1=$abc$71600$new_n6734 i2=$abc$71600$new_n6697 nq=$abc$71600$new_n6737
.subckt and2_x1 i0=$abc$71600$new_n5109 i1=$abc$71600$new_n4308 q=$abc$71600$new_n6738
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3229 nq=$abc$71600$new_n6739
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n6740
.subckt nand4_x0 i0=$abc$71600$new_n6740 i1=$abc$71600$new_n6739 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6741
.subckt nand2_x0 i0=$abc$71600$new_n6741 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6742
.subckt or21nand_x0 i0=$abc$71600$new_n4868 i1=$abc$71600$new_n4696 i2=$abc$71600$new_n4695 nq=$abc$71600$new_n6743
.subckt nand3_x0 i0=$abc$71600$new_n4869 i1=$abc$71600$new_n4697 i2=$abc$71600$new_n4694 nq=$abc$71600$new_n6744
.subckt and21nor_x0 i0=$abc$71600$new_n6744 i1=$abc$71600$new_n6743 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6745
.subckt or21nand_x0 i0=$abc$71600$new_n5107 i1=$abc$71600$new_n5023 i2=$abc$71600$new_n4443 nq=$abc$71600$new_n6746
.subckt and2_x1 i0=$abc$71600$new_n6746 i1=$abc$71600$new_n4446 q=$abc$71600$new_n6747
.subckt or21nand_x0 i0=$abc$71600$new_n6742 i1=$abc$71600$new_n6745 i2=$abc$71600$new_n6747 nq=$abc$71600$new_n6748
.subckt nand3_x0 i0=$abc$71600$new_n5342 i1=$abc$71600$new_n5341 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6749
.subckt nand3_x0 i0=$abc$71600$new_n6749 i1=$abc$71600$new_n6748 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n6750
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n6751
.subckt and2_x1 i0=$abc$71600$new_n6751 i1=$abc$71600$new_n5824 q=$abc$71600$new_n6752
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$abc$71600$new_n3029 nq=$abc$71600$new_n6753
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3031 q=$abc$71600$new_n6754
.subckt nand2_x0 i0=$abc$71600$new_n6754 i1=$abc$71600$new_n4265 nq=$abc$71600$new_n6755
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$abc$71600$new_n3030 nq=$abc$71600$new_n6756
.subckt nand4_x0 i0=$abc$71600$new_n6756 i1=$abc$71600$new_n6755 i2=$abc$71600$new_n6753 i3=$abc$71600$new_n5082 nq=$abc$71600$new_n6757
.subckt and21nor_x0 i0=$abc$71600$new_n6750 i1=$abc$71600$new_n6752 i2=$abc$71600$new_n6757 nq=$abc$71600$new_n6758
.subckt and2_x1 i0=$abc$71600$new_n5212 i1=$abc$71600$new_n5108 q=$abc$71600$new_n6759
.subckt or21nand_x0 i0=$abc$71600$new_n5212 i1=$abc$71600$new_n5108 i2=$abc$71600$new_n5081 nq=$abc$71600$new_n6760
.subckt or21nand_x0 i0=$abc$71600$new_n6760 i1=$abc$71600$new_n6759 i2=$abc$71600$new_n5242 nq=$abc$71600$new_n6761
.subckt and21nor_x0 i0=$abc$71600$new_n5342 i1=$abc$71600$new_n5341 i2=$abc$71600$new_n5339 nq=$abc$71600$new_n6762
.subckt or3_x1 i0=$abc$71600$new_n6762 i1=$abc$71600$new_n5343 i2=$abc$71600$new_n5242 q=$abc$71600$new_n6763
.subckt or21nand_x0 i0=$abc$71600$new_n6758 i1=$abc$71600$new_n6761 i2=$abc$71600$new_n6763 nq=$abc$71600$new_n6764
.subckt and21nor_x0 i0=$abc$71600$new_n4314 i1=$abc$71600$new_n6764 i2=$abc$71600$new_n5980 nq=$abc$71600$new_n6765
.subckt or21nand_x0 i0=$abc$71600$new_n6765 i1=$abc$71600$new_n6738 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6766
.subckt and21nor_x0 i0=$abc$71600$new_n5342 i1=$abc$71600$new_n5341 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6767
.subckt nor2_x0 i0=$abc$71600$new_n6767 i1=$abc$71600$new_n5380 nq=$abc$71600$new_n6768
.subckt nand3_x0 i0=$abc$71600$new_n4914 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6769
.subckt nand2_x0 i0=$abc$71600$new_n6769 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6770
.subckt and21nor_x0 i0=$abc$71600$new_n6766 i1=$abc$71600$new_n6768 i2=$abc$71600$new_n6770 nq=$abc$71600$new_n6771
.subckt and3_x1 i0=$abc$71600$new_n4482 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] q=$abc$71600$new_n6772
.subckt nand3_x0 i0=$abc$71600$new_n4482 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6773
.subckt nand2_x0 i0=$abc$71600$new_n6773 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6774
.subckt or2_x1 i0=$abc$71600$new_n6774 i1=$abc$71600$new_n6771 q=$abc$71600$new_n6775
.subckt nand3_x0 i0=$abc$71600$new_n4481 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6776
.subckt or21nand_x0 i0=$abc$71600$new_n6772 i1=$abc$71600$new_n6771 i2=$abc$71600$new_n5392 nq=$abc$71600$new_n6777
.subckt nand3_x0 i0=$abc$71600$new_n4480 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6778
.subckt nand3_x0 i0=$abc$71600$new_n4501 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6779
.subckt and2_x1 i0=$abc$71600$new_n5123 i1=$abc$71600$new_n4308 q=$abc$71600$new_n6780
.subckt and21nor_x0 i0=$abc$71600$new_n5226 i1=$abc$71600$new_n5127 i2=$abc$71600$new_n5124 nq=$abc$71600$new_n6781
.subckt nand2_x0 i0=memory_registers_m.micro_data[75] i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n6782
.subckt and4_x1 i0=$abc$71600$new_n6782 i1=$abc$71600$new_n4248 i2=memory_registers_m.micro_data[79] i3=$abc$71600$new_n3164 q=$abc$71600$new_n6783
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3196 nq=$abc$71600$new_n6784
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n6785
.subckt nand4_x0 i0=$abc$71600$new_n6785 i1=$abc$71600$new_n6784 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6786
.subckt nand2_x0 i0=$abc$71600$new_n6786 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6787
.subckt nand3_x0 i0=$abc$71600$new_n4856 i1=$abc$71600$new_n4855 i2=$abc$71600$new_n4726 nq=$abc$71600$new_n6788
.subckt and3_x1 i0=$abc$71600$new_n6788 i1=$abc$71600$new_n4859 i2=$abc$71600$new_n4650 q=$abc$71600$new_n6789
.subckt or21nand_x0 i0=registers_m.decoder_alu_reg[6] i1=$abc$71600$new_n5124 i2=$abc$71600$new_n4443 nq=$abc$71600$new_n6790
.subckt or21nand_x0 i0=$abc$71600$new_n6787 i1=$abc$71600$new_n6789 i2=$abc$71600$new_n6790 nq=$abc$71600$new_n6791
.subckt nand3_x0 i0=$abc$71600$new_n5256 i1=$abc$71600$new_n4596 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6792
.subckt and21nor_x0 i0=$abc$71600$new_n6792 i1=$abc$71600$new_n6791 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6793
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3036 nq=$abc$71600$new_n6794
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71494 i1=$abc$71600$new_n4265 i2=$abc$71600$new_n4250 nq=$abc$71600$new_n6795
.subckt or21nand_x0 i0=$abc$71600$new_n6783 i1=$abc$71600$new_n6793 i2=$abc$71600$new_n6795 nq=$abc$71600$new_n6796
.subckt and21nor_x0 i0=$abc$71600$new_n6796 i1=$abc$71600$new_n6794 i2=$abc$71600$new_n4439 nq=$abc$71600$new_n6797
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$abc$71600$new_n3035 nq=$abc$71600$new_n6798
.subckt nand2_x0 i0=$abc$71600$new_n6798 i1=$abc$71600$new_n5082 nq=$abc$71600$new_n6799
.subckt or3_x1 i0=$abc$71600$new_n6781 i1=$abc$71600$new_n5227 i2=$abc$71600$new_n5082 q=$abc$71600$new_n6800
.subckt and2_x1 i0=$abc$71600$new_n6800 i1=$abc$71600$new_n5244 q=$abc$71600$new_n6801
.subckt or21nand_x0 i0=$abc$71600$new_n6797 i1=$abc$71600$new_n6799 i2=$abc$71600$new_n6801 nq=$abc$71600$new_n6802
.subckt nand2_x0 i0=$abc$71600$new_n5326 i1=$abc$71600$new_n5258 nq=$abc$71600$new_n6803
.subckt and2_x1 i0=$abc$71600$new_n5328 i1=$abc$71600$new_n5241 q=$abc$71600$new_n6804
.subckt and4_x1 i0=$abc$71600$new_n5536 i1=$abc$71600$new_n5418 i2=$abc$71600$new_n5416 i3=alu_m.result[31] q=$abc$71600$new_n6805
.subckt nexor2_x0 i0=$abc$71600$new_n6805 i1=$abc$71600$new_n5655 nq=$abc$71600$new_n6806
.subckt and21nor_x0 i0=$abc$71600$new_n6804 i1=$abc$71600$new_n6803 i2=$abc$71600$new_n5512 nq=$abc$71600$new_n6807
.subckt and2_x1 i0=$abc$71600$new_n6806 i1=$abc$71600$new_n5508 q=$abc$71600$new_n6808
.subckt and21nor_x0 i0=$abc$71600$new_n6802 i1=$abc$71600$new_n6807 i2=$abc$71600$new_n6808 nq=$abc$71600$new_n6809
.subckt nand3_x0 i0=$abc$71600$new_n5648 i1=$abc$71600$new_n5403 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n6810
.subckt or21nand_x0 i0=$abc$71600$new_n5407 i1=$abc$71600$new_n6809 i2=$abc$71600$new_n6810 nq=$abc$71600$new_n6811
.subckt or21nand_x0 i0=$abc$71600$new_n4942 i1=$abc$71600$new_n4395 i2=$abc$71600$new_n4390 nq=$abc$71600$new_n6812
.subckt and21nor_x0 i0=$abc$71600$new_n4943 i1=$abc$71600$new_n4394 i2=$abc$71600$new_n4389 nq=$abc$71600$new_n6813
.subckt and21nor_x0 i0=$abc$71600$new_n4327 i1=$abc$71600$new_n6813 i2=$abc$71600$new_n4969 nq=$abc$71600$new_n6814
.subckt or21nand_x0 i0=$abc$71600$new_n4326 i1=$abc$71600$new_n6812 i2=$abc$71600$new_n4972 nq=$abc$71600$new_n6815
.subckt and3_x1 i0=$abc$71600$new_n4384 i1=$abc$71600$new_n4312 i2=$abc$71600$new_n4310 q=$abc$71600$new_n6816
.subckt nand2_x0 i0=$abc$71600$new_n6816 i1=$abc$71600$new_n6815 nq=$abc$71600$new_n6817
.subckt nand2_x0 i0=$abc$71600$new_n6817 i1=$abc$71600$new_n4342 nq=$abc$71600$new_n6818
.subckt and21nor_x0 i0=$abc$71600$new_n4314 i1=$abc$71600$new_n6811 i2=$abc$71600$new_n6818 nq=$abc$71600$new_n6819
.subckt or21nand_x0 i0=$abc$71600$new_n6819 i1=$abc$71600$new_n6780 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6820
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5257 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n6821
.subckt nand3_x0 i0=$abc$71600$new_n4503 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6822
.subckt nand2_x0 i0=$abc$71600$new_n6822 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6823
.subckt and21nor_x0 i0=$abc$71600$new_n6820 i1=$abc$71600$new_n6821 i2=$abc$71600$new_n6823 nq=$abc$71600$new_n6824
.subckt nand3_x0 i0=$abc$71600$new_n4499 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6825
.subckt nand2_x0 i0=$abc$71600$new_n6825 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6826
.subckt or21nand_x0 i0=$abc$71600$new_n6826 i1=$abc$71600$new_n6824 i2=$abc$71600$new_n6779 nq=$abc$71600$new_n6827
.subckt and3_x1 i0=$abc$71600$new_n4485 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6828
.subckt nand3_x0 i0=$abc$71600$new_n4485 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6829
.subckt nand3_x0 i0=$abc$71600$new_n4866 i1=$abc$71600$new_n4865 i2=$abc$71600$new_n4702 nq=$abc$71600$new_n6830
.subckt and3_x1 i0=$abc$71600$new_n6830 i1=$abc$71600$new_n4869 i2=$abc$71600$new_n4650 q=$abc$71600$new_n6831
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n6832
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3228 nq=$abc$71600$new_n6833
.subckt nand4_x0 i0=$abc$71600$new_n6833 i1=$abc$71600$new_n6832 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6834
.subckt nand2_x0 i0=$abc$71600$new_n6834 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6835
.subckt or21nand_x0 i0=registers_m.decoder_alu_reg[6] i1=$abc$71600$new_n5111 i2=$abc$71600$new_n4443 nq=$abc$71600$new_n6836
.subckt or21nand_x0 i0=$abc$71600$new_n6831 i1=$abc$71600$new_n6835 i2=$abc$71600$new_n6836 nq=$abc$71600$new_n6837
.subckt nand3_x0 i0=$abc$71600$new_n5252 i1=$abc$71600$new_n4608 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6838
.subckt nand3_x0 i0=$abc$71600$new_n6838 i1=$abc$71600$new_n6837 i2=$abc$71600$new_n5066 nq=$abc$71600$new_n6839
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n6840
.subckt and2_x1 i0=$abc$71600$new_n6840 i1=$abc$71600$new_n5824 q=$abc$71600$new_n6841
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3032 nq=$abc$71600$new_n6842
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$abc$71600$new_n3030 nq=$abc$71600$new_n6843
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$abc$71600$new_n3031 nq=$abc$71600$new_n6844
.subckt nand4_x0 i0=$abc$71600$new_n6844 i1=$abc$71600$new_n6843 i2=$abc$71600$new_n6842 i3=$abc$71600$new_n5082 nq=$abc$71600$new_n6845
.subckt and21nor_x0 i0=$abc$71600$new_n6839 i1=$abc$71600$new_n6841 i2=$abc$71600$new_n6845 nq=$abc$71600$new_n6846
.subckt and21nor_x0 i0=$abc$71600$new_n5229 i1=$abc$71600$new_n5115 i2=$abc$71600$new_n5111 nq=$abc$71600$new_n6847
.subckt nand2_x0 i0=$abc$71600$new_n5212 i1=$abc$71600$new_n5081 nq=$abc$71600$new_n6848
.subckt or21nand_x0 i0=$abc$71600$new_n6848 i1=$abc$71600$new_n6847 i2=$abc$71600$new_n5242 nq=$abc$71600$new_n6849
.subckt or21nand_x0 i0=$abc$71600$new_n4607 i1=$abc$71600$new_n5251 i2=$abc$71600$new_n5338 nq=$abc$71600$new_n6850
.subckt nand3_x0 i0=$abc$71600$new_n6850 i1=$abc$71600$new_n5340 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n6851
.subckt or21nand_x0 i0=$abc$71600$new_n6846 i1=$abc$71600$new_n6849 i2=$abc$71600$new_n6851 nq=$abc$71600$new_n6852
.subckt or21nand_x0 i0=$abc$71600$new_n5111 i1=$abc$71600$new_n4309 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6853
.subckt and21nor_x0 i0=$abc$71600$new_n4309 i1=$abc$71600$new_n6852 i2=$abc$71600$new_n6853 nq=$abc$71600$new_n6854
.subckt or21nand_x0 i0=$abc$71600$new_n5251 i1=$abc$71600$new_n4607 i2=$abc$71600$new_n4304 nq=$abc$71600$new_n6855
.subckt nand2_x0 i0=$abc$71600$new_n6855 i1=$abc$71600$new_n5381 nq=$abc$71600$new_n6856
.subckt nand3_x0 i0=$abc$71600$new_n4486 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6857
.subckt and2_x1 i0=$abc$71600$new_n6857 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6858
.subckt or21nand_x0 i0=$abc$71600$new_n6854 i1=$abc$71600$new_n6856 i2=$abc$71600$new_n6858 nq=$abc$71600$new_n6859
.subckt nand3_x0 i0=$abc$71600$new_n4484 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6860
.subckt and2_x1 i0=$abc$71600$new_n6860 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6861
.subckt nand2_x0 i0=$abc$71600$new_n6861 i1=$abc$71600$new_n6859 nq=$abc$71600$new_n6862
.subckt and21nor_x0 i0=$abc$71600$new_n6861 i1=$abc$71600$new_n6859 i2=$abc$71600$new_n6828 nq=$abc$71600$new_n6863
.subckt nand2_x0 i0=$abc$71600$new_n6862 i1=$abc$71600$new_n6829 nq=$abc$71600$new_n6864
.subckt and3_x1 i0=$abc$71600$new_n4498 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6865
.subckt or21nand_x0 i0=$abc$71600$new_n5121 i1=$abc$71600$new_n4309 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n6866
.subckt nexor2_x0 i0=$abc$71600$new_n5227 i1=$abc$71600$new_n5121 nq=$abc$71600$new_n6867
.subckt or21nand_x0 i0=$abc$71600$new_n4858 i1=$abc$71600$new_n4720 i2=$abc$71600$new_n4719 nq=$abc$71600$new_n6868
.subckt nand3_x0 i0=$abc$71600$new_n4859 i1=$abc$71600$new_n4721 i2=$abc$71600$new_n4718 nq=$abc$71600$new_n6869
.subckt and3_x1 i0=$abc$71600$new_n6869 i1=$abc$71600$new_n6868 i2=$abc$71600$new_n4650 q=$abc$71600$new_n6870
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3195 nq=$abc$71600$new_n6871
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n6872
.subckt nand2_x0 i0=$abc$71600$new_n6872 i1=$abc$71600$new_n6871 nq=$abc$71600$new_n6873
.subckt or21nand_x0 i0=$abc$71600$new_n6873 i1=$abc$71600$new_n5573 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n6874
.subckt nand2_x0 i0=$abc$71600$new_n6874 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6875
.subckt or21nand_x0 i0=registers_m.decoder_alu_reg[6] i1=$abc$71600$new_n5122 i2=$abc$71600$new_n4443 nq=$abc$71600$new_n6876
.subckt or21nand_x0 i0=$abc$71600$new_n6870 i1=$abc$71600$new_n6875 i2=$abc$71600$new_n6876 nq=$abc$71600$new_n6877
.subckt nand3_x0 i0=$abc$71600$new_n5330 i1=$abc$71600$new_n5329 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6878
.subckt and2_x1 i0=$abc$71600$new_n6878 i1=$abc$71600$new_n5066 q=$abc$71600$new_n6879
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$abc$71600$new_n3034 nq=$abc$71600$new_n6880
.subckt nand2_x0 i0=$abc$71600$new_n6880 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n6881
.subckt and21nor_x0 i0=$abc$71600$new_n6877 i1=$abc$71600$new_n6879 i2=$abc$71600$new_n6881 nq=$abc$71600$new_n6882
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n6883
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n6884
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n6885
.subckt nand4_x0 i0=$abc$71600$new_n6885 i1=$abc$71600$new_n6884 i2=$abc$71600$new_n6883 i3=$abc$71600$new_n5082 nq=$abc$71600$new_n6886
.subckt and21nor_x0 i0=$abc$71600$new_n5081 i1=$abc$71600$new_n6867 i2=$abc$71600$new_n5243 nq=$abc$71600$new_n6887
.subckt or21nand_x0 i0=$abc$71600$new_n6882 i1=$abc$71600$new_n6886 i2=$abc$71600$new_n6887 nq=$abc$71600$new_n6888
.subckt nexor2_x0 i0=$abc$71600$new_n5331 i1=$abc$71600$new_n5327 nq=$abc$71600$new_n6889
.subckt and21nor_x0 i0=$abc$71600$new_n5241 i1=$abc$71600$new_n6889 i2=$abc$71600$new_n5508 nq=$abc$71600$new_n6890
.subckt nand2_x0 i0=$abc$71600$new_n5657 i1=$abc$71600$new_n5508 nq=$abc$71600$new_n6891
.subckt nand2_x0 i0=$abc$71600$new_n6891 i1=$abc$71600$new_n5408 nq=$abc$71600$new_n6892
.subckt and21nor_x0 i0=$abc$71600$new_n6888 i1=$abc$71600$new_n6890 i2=$abc$71600$new_n6892 nq=$abc$71600$new_n6893
.subckt or21nand_x0 i0=$abc$71600$new_n5652 i1=$abc$71600$new_n5408 i2=$abc$71600$new_n4438 nq=$abc$71600$new_n6894
.subckt or21nand_x0 i0=$abc$71600$new_n6894 i1=$abc$71600$new_n6893 i2=$abc$71600$new_n6817 nq=$abc$71600$new_n6895
.subckt and21nor_x0 i0=$abc$71600$new_n4317 i1=$abc$71600$new_n6895 i2=$abc$71600$new_n6866 nq=$abc$71600$new_n6896
.subckt or21nand_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5331 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n6897
.subckt nand3_x0 i0=$abc$71600$new_n5119 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6898
.subckt and2_x1 i0=$abc$71600$new_n6898 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6899
.subckt or21nand_x0 i0=$abc$71600$new_n6896 i1=$abc$71600$new_n6897 i2=$abc$71600$new_n6899 nq=$abc$71600$new_n6900
.subckt nand3_x0 i0=$abc$71600$new_n4496 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6901
.subckt and2_x1 i0=$abc$71600$new_n6901 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6902
.subckt and21nor_x0 i0=$abc$71600$new_n6902 i1=$abc$71600$new_n6900 i2=$abc$71600$new_n6865 nq=$abc$71600$new_n6903
.subckt and3_x1 i0=$abc$71600$new_n4490 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6904
.subckt nand3_x0 i0=$abc$71600$new_n4490 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6905
.subckt or21nand_x0 i0=$abc$71600$new_n5113 i1=$abc$71600$new_n5017 i2=$abc$71600$new_n4443 nq=$abc$71600$new_n6906
.subckt and21nor_x0 i0=$abc$71600$new_n4863 i1=$abc$71600$new_n4713 i2=$abc$71600$new_n4708 nq=$abc$71600$new_n6907
.subckt and2_x1 i0=$abc$71600$new_n6907 i1=$abc$71600$new_n4707 q=$abc$71600$new_n6908
.subckt or21nand_x0 i0=$abc$71600$new_n6907 i1=$abc$71600$new_n4707 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6909
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3227 nq=$abc$71600$new_n6910
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n6911
.subckt nand4_x0 i0=$abc$71600$new_n6911 i1=$abc$71600$new_n6910 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6912
.subckt and2_x1 i0=$abc$71600$new_n6912 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6913
.subckt or21nand_x0 i0=$abc$71600$new_n6908 i1=$abc$71600$new_n6909 i2=$abc$71600$new_n6913 nq=$abc$71600$new_n6914
.subckt nand3_x0 i0=$abc$71600$new_n5335 i1=$abc$71600$new_n5334 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6915
.subckt and2_x1 i0=$abc$71600$new_n6906 i1=$abc$71600$new_n4446 q=$abc$71600$new_n6916
.subckt and21nor_x0 i0=$abc$71600$new_n6916 i1=$abc$71600$new_n6914 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6917
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n6918
.subckt nand2_x0 i0=$abc$71600$new_n6918 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n6919
.subckt and21nor_x0 i0=$abc$71600$new_n6915 i1=$abc$71600$new_n6917 i2=$abc$71600$new_n6919 nq=$abc$71600$new_n6920
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$abc$71600$new_n3033 nq=$abc$71600$new_n6921
.subckt nand2_x0 i0=$abc$71600$new_n6754 i1=$abc$71600$new_n4264 nq=$abc$71600$new_n6922
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$abc$71600$new_n3032 nq=$abc$71600$new_n6923
.subckt nand4_x0 i0=$abc$71600$new_n6923 i1=$abc$71600$new_n6922 i2=$abc$71600$new_n6921 i3=$abc$71600$new_n5082 nq=$abc$71600$new_n6924
.subckt nexor2_x0 i0=$abc$71600$new_n5229 i1=$abc$71600$new_n5116 nq=$abc$71600$new_n6925
.subckt and21nor_x0 i0=$abc$71600$new_n5081 i1=$abc$71600$new_n6925 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n6926
.subckt or21nand_x0 i0=$abc$71600$new_n6920 i1=$abc$71600$new_n6924 i2=$abc$71600$new_n6926 nq=$abc$71600$new_n6927
.subckt and21nor_x0 i0=$abc$71600$new_n5335 i1=$abc$71600$new_n5334 i2=$abc$71600$new_n5333 nq=$abc$71600$new_n6928
.subckt or3_x1 i0=$abc$71600$new_n6928 i1=$abc$71600$new_n5337 i2=$abc$71600$new_n5242 q=$abc$71600$new_n6929
.subckt and21nor_x0 i0=$abc$71600$new_n6929 i1=$abc$71600$new_n6927 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6930
.subckt nand3_x0 i0=$abc$71600$new_n5114 i1=$abc$71600$new_n5016 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6931
.subckt nand2_x0 i0=$abc$71600$new_n6931 i1=$abc$71600$new_n4305 nq=$abc$71600$new_n6932
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5336 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n6933
.subckt or21nand_x0 i0=$abc$71600$new_n6930 i1=$abc$71600$new_n6932 i2=$abc$71600$new_n6933 nq=$abc$71600$new_n6934
.subckt nand3_x0 i0=$abc$71600$new_n5011 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6935
.subckt and2_x1 i0=$abc$71600$new_n6935 i1=$abc$71600$new_n4303 q=$abc$71600$new_n6936
.subckt nand2_x0 i0=$abc$71600$new_n6936 i1=$abc$71600$new_n6934 nq=$abc$71600$new_n6937
.subckt nand3_x0 i0=$abc$71600$new_n4488 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6938
.subckt and2_x1 i0=$abc$71600$new_n6938 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6939
.subckt nand2_x0 i0=$abc$71600$new_n6938 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6940
.subckt and21nor_x0 i0=$abc$71600$new_n6934 i1=$abc$71600$new_n6936 i2=$abc$71600$new_n6940 nq=$abc$71600$new_n6941
.subckt nand2_x0 i0=$abc$71600$new_n6939 i1=$abc$71600$new_n6937 nq=$abc$71600$new_n6942
.subckt nor2_x0 i0=$abc$71600$new_n5208 i1=$abc$71600$new_n5129 nq=$abc$71600$new_n6943
.subckt or2_x1 i0=$abc$71600$new_n5226 i1=$abc$71600$new_n5082 q=$abc$71600$new_n6944
.subckt or2_x1 i0=$abc$71600$new_n6944 i1=$abc$71600$new_n6943 q=$abc$71600$new_n6945
.subckt and2_x1 i0=$abc$71600$new_n5129 i1=$abc$71600$new_n4443 q=$abc$71600$new_n6946
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n6947
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3198 nq=$abc$71600$new_n6948
.subckt nand4_x0 i0=$abc$71600$new_n6948 i1=$abc$71600$new_n6947 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6949
.subckt nand2_x0 i0=$abc$71600$new_n6949 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n6950
.subckt nexor2_x0 i0=$abc$71600$new_n4852 i1=$abc$71600$new_n4737 nq=$abc$71600$new_n6951
.subckt and21nor_x0 i0=$abc$71600$new_n4650 i1=$abc$71600$new_n6951 i2=$abc$71600$new_n6950 nq=$abc$71600$new_n6952
.subckt or21nand_x0 i0=$abc$71600$new_n6952 i1=$abc$71600$new_n6946 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6953
.subckt and21nor_x0 i0=$abc$71600$new_n5317 i1=$abc$71600$new_n4589 i2=$abc$71600$new_n4446 nq=$abc$71600$new_n6954
.subckt nor2_x0 i0=$abc$71600$new_n6954 i1=$abc$71600$new_n5065 nq=$abc$71600$new_n6955
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$abc$71600$new_n3037 nq=$abc$71600$new_n6956
.subckt nand2_x0 i0=$abc$71600$new_n6956 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n6957
.subckt and21nor_x0 i0=$abc$71600$new_n6953 i1=$abc$71600$new_n6955 i2=$abc$71600$new_n6957 nq=$abc$71600$new_n6958
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n6959
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n6960
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n6961
.subckt nand3_x0 i0=$abc$71600$new_n6961 i1=$abc$71600$new_n6960 i2=$abc$71600$new_n6959 nq=$abc$71600$new_n6962
.subckt or21nand_x0 i0=$abc$71600$new_n6962 i1=$abc$71600$new_n6958 i2=$abc$71600$new_n5082 nq=$abc$71600$new_n6963
.subckt and2_x1 i0=$abc$71600$new_n6945 i1=$abc$71600$new_n5242 q=$abc$71600$new_n6964
.subckt and21nor_x0 i0=$abc$71600$new_n4589 i1=$abc$71600$new_n5317 i2=$abc$71600$new_n5316 nq=$abc$71600$new_n6965
.subckt or3_x1 i0=$abc$71600$new_n6965 i1=$abc$71600$new_n5319 i2=$abc$71600$new_n5242 q=$abc$71600$new_n6966
.subckt nand2_x0 i0=$abc$71600$new_n6966 i1=$abc$71600$new_n5509 nq=$abc$71600$new_n6967
.subckt and21nor_x0 i0=$abc$71600$new_n6963 i1=$abc$71600$new_n6964 i2=$abc$71600$new_n6967 nq=$abc$71600$new_n6968
.subckt or21nand_x0 i0=$abc$71600$new_n6968 i1=$abc$71600$new_n6118 i2=$abc$71600$new_n5408 nq=$abc$71600$new_n6969
.subckt and21nor_x0 i0=$abc$71600$new_n6969 i1=$abc$71600$new_n6157 i2=$abc$71600$new_n4313 nq=$abc$71600$new_n6970
.subckt nexor2_x0 i0=$abc$71600$new_n6812 i1=$abc$71600$new_n4327 nq=$abc$71600$new_n6971
.subckt nexor2_x0 i0=$abc$71600$new_n4335 i1=$abc$71600$new_n4327 nq=$abc$71600$new_n6972
.subckt and21nor_x0 i0=$abc$71600$new_n6972 i1=$abc$71600$new_n4315 i2=$abc$71600$new_n4308 nq=$abc$71600$new_n6973
.subckt or21nand_x0 i0=$abc$71600$new_n4438 i1=$abc$71600$new_n6971 i2=$abc$71600$new_n6973 nq=$abc$71600$new_n6974
.subckt nand2_x0 i0=$abc$71600$new_n5128 i1=$abc$71600$new_n4308 nq=$abc$71600$new_n6975
.subckt or21nand_x0 i0=$abc$71600$new_n6970 i1=$abc$71600$new_n6974 i2=$abc$71600$new_n6975 nq=$abc$71600$new_n6976
.subckt or21nand_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5318 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n6977
.subckt and21nor_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n6976 i2=$abc$71600$new_n6977 nq=$abc$71600$new_n6978
.subckt nand3_x0 i0=$abc$71600$new_n4512 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n6979
.subckt nand2_x0 i0=$abc$71600$new_n6979 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n6980
.subckt nand3_x0 i0=$abc$71600$new_n4508 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n6981
.subckt or21nand_x0 i0=$abc$71600$new_n6978 i1=$abc$71600$new_n6980 i2=$abc$71600$new_n6981 nq=$abc$71600$new_n6982
.subckt and2_x1 i0=$abc$71600$new_n6982 i1=$abc$71600$new_n5392 q=$abc$71600$new_n6983
.subckt nand2_x0 i0=$abc$71600$new_n6982 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n6984
.subckt and3_x1 i0=$abc$71600$new_n4510 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] q=$abc$71600$new_n6985
.subckt nand3_x0 i0=$abc$71600$new_n4510 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6986
.subckt nand3_x0 i0=$abc$71600$new_n4493 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n6987
.subckt or21nand_x0 i0=$abc$71600$new_n5253 i1=$abc$71600$new_n4602 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n6988
.subckt and2_x1 i0=$abc$71600$new_n4862 i1=$abc$71600$new_n4714 q=$abc$71600$new_n6989
.subckt or21nand_x0 i0=$abc$71600$new_n4862 i1=$abc$71600$new_n4714 i2=$abc$71600$new_n4650 nq=$abc$71600$new_n6990
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n6991
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3226 nq=$abc$71600$new_n6992
.subckt nand4_x0 i0=$abc$71600$new_n6992 i1=$abc$71600$new_n6991 i2=$abc$71600$new_n5574 i3=$abc$71600$new_n4651 nq=$abc$71600$new_n6993
.subckt and2_x1 i0=$abc$71600$new_n6993 i1=$abc$71600$new_n4444 q=$abc$71600$new_n6994
.subckt or21nand_x0 i0=$abc$71600$new_n6989 i1=$abc$71600$new_n6990 i2=$abc$71600$new_n6994 nq=$abc$71600$new_n6995
.subckt and21nor_x0 i0=$abc$71600$new_n6447 i1=$abc$71600$new_n5118 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n6996
.subckt and3_x1 i0=$abc$71600$new_n6996 i1=$abc$71600$new_n6995 i2=$abc$71600$new_n6988 q=$abc$71600$new_n6997
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$abc$71600$new_n3033 nq=$abc$71600$new_n6998
.subckt nand2_x0 i0=$abc$71600$new_n6998 i1=$abc$71600$new_n5824 nq=$abc$71600$new_n6999
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n7000
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n7001
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n7002
.subckt and4_x1 i0=$abc$71600$new_n7002 i1=$abc$71600$new_n7001 i2=$abc$71600$new_n7000 i3=$abc$71600$new_n5082 q=$abc$71600$new_n7003
.subckt or21nand_x0 i0=$abc$71600$new_n6997 i1=$abc$71600$new_n6999 i2=$abc$71600$new_n7003 nq=$abc$71600$new_n7004
.subckt nexor2_x0 i0=$abc$71600$new_n5228 i1=$abc$71600$new_n5117 nq=$abc$71600$new_n7005
.subckt and21nor_x0 i0=$abc$71600$new_n5081 i1=$abc$71600$new_n7005 i2=$abc$71600$new_n5243 nq=$abc$71600$new_n7006
.subckt and21nor_x0 i0=$abc$71600$new_n4603 i1=$abc$71600$new_n5254 i2=$abc$71600$new_n5332 nq=$abc$71600$new_n7007
.subckt or21nand_x0 i0=$abc$71600$new_n7007 i1=$abc$71600$new_n5333 i2=$abc$71600$new_n5241 nq=$abc$71600$new_n7008
.subckt nand2_x0 i0=$abc$71600$new_n7008 i1=$abc$71600$new_n4309 nq=$abc$71600$new_n7009
.subckt and21nor_x0 i0=$abc$71600$new_n7004 i1=$abc$71600$new_n7006 i2=$abc$71600$new_n7009 nq=$abc$71600$new_n7010
.subckt and2_x1 i0=$abc$71600$new_n5117 i1=$abc$71600$new_n4308 q=$abc$71600$new_n7011
.subckt or21nand_x0 i0=$abc$71600$new_n7011 i1=$abc$71600$new_n7010 i2=$abc$71600$new_n4305 nq=$abc$71600$new_n7012
.subckt and21nor_x0 i0=$abc$71600$new_n4304 i1=$abc$71600$new_n5255 i2=$abc$71600$new_n5380 nq=$abc$71600$new_n7013
.subckt nand3_x0 i0=$abc$71600$new_n4495 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n7014
.subckt nand2_x0 i0=$abc$71600$new_n7014 i1=$abc$71600$new_n4303 nq=$abc$71600$new_n7015
.subckt and21nor_x0 i0=$abc$71600$new_n7012 i1=$abc$71600$new_n7013 i2=$abc$71600$new_n7015 nq=$abc$71600$new_n7016
.subckt nand3_x0 i0=$abc$71600$new_n4491 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n7017
.subckt nand2_x0 i0=$abc$71600$new_n7017 i1=$abc$71600$new_n5392 nq=$abc$71600$new_n7018
.subckt or21nand_x0 i0=$abc$71600$new_n7018 i1=$abc$71600$new_n7016 i2=$abc$71600$new_n6987 nq=$abc$71600$new_n7019
.subckt nand3_x0 i0=$abc$71600$new_n4506 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[0] nq=$abc$71600$new_n7020
.subckt nexor2_x0 i0=$abc$71600$new_n5226 i1=$abc$71600$new_n5127 nq=$abc$71600$new_n7021
.subckt and2_x1 i0=$abc$71600$new_n7021 i1=$abc$71600$new_n5081 q=$abc$71600$new_n7022
.subckt and21nor_x0 i0=$abc$71600$new_n4853 i1=$abc$71600$new_n4736 i2=$abc$71600$new_n4732 nq=$abc$71600$new_n7023
.subckt nexor2_x0 i0=$abc$71600$new_n7023 i1=$abc$71600$new_n4731 nq=$abc$71600$new_n7024
.subckt nand2_x0 i0=$abc$71600$new_n4648 i1=$abc$71600$new_n3197 nq=$abc$71600$new_n7025
.subckt nand4_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n4647 i2=$abc$71600$new_n4255 i3=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n7026
.subckt nand2_x0 i0=$abc$71600$new_n7026 i1=$abc$71600$new_n7025 nq=$abc$71600$new_n7027
.subckt or21nand_x0 i0=$abc$71600$new_n7027 i1=$abc$71600$new_n5573 i2=$abc$71600$new_n4651 nq=$abc$71600$new_n7028
.subckt nand2_x0 i0=$abc$71600$new_n7028 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n7029
.subckt and21nor_x0 i0=$abc$71600$new_n4650 i1=$abc$71600$new_n7024 i2=$abc$71600$new_n7029 nq=$abc$71600$new_n7030
.subckt and21nor_x0 i0=$abc$71600$new_n3186 i1=$abc$71600$new_n5127 i2=$abc$71600$new_n4444 nq=$abc$71600$new_n7031
.subckt or21nand_x0 i0=$abc$71600$new_n5322 i1=$abc$71600$new_n5320 i2=$abc$71600$new_n4445 nq=$abc$71600$new_n7032
.subckt and2_x1 i0=$abc$71600$new_n7032 i1=$abc$71600$new_n5066 q=$abc$71600$new_n7033
.subckt or21nand_x0 i0=$abc$71600$new_n7030 i1=$abc$71600$new_n7031 i2=$abc$71600$new_n7033 nq=$abc$71600$new_n7034
.subckt nand2_x0 i0=$abc$71600$new_n5065 i1=$abc$71600$new_n3036 nq=$abc$71600$new_n7035
.subckt and2_x1 i0=$abc$71600$new_n7035 i1=$abc$71600$new_n5824 q=$abc$71600$new_n7036
.subckt nand2_x0 i0=$abc$71600$new_n4266 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n7037
.subckt nand3_x0 i0=$abc$71600$new_n4265 i1=$abc$71600$new_n4250 i2=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n7038
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n4242 i2=$abc$71600$new_n3167 i3=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n7039
.subckt nand4_x0 i0=$abc$71600$new_n7039 i1=$abc$71600$new_n7038 i2=$abc$71600$new_n7037 i3=$abc$71600$new_n5082 nq=$abc$71600$new_n7040
.subckt and21nor_x0 i0=$abc$71600$new_n7034 i1=$abc$71600$new_n7036 i2=$abc$71600$new_n7040 nq=$abc$71600$new_n7041
.subckt or21nand_x0 i0=$abc$71600$new_n7041 i1=$abc$71600$new_n7022 i2=$abc$71600$new_n5242 nq=$abc$71600$new_n7042
.subckt and21nor_x0 i0=$abc$71600$new_n5323 i1=$abc$71600$new_n5321 i2=$abc$71600$new_n5319 nq=$abc$71600$new_n7043
.subckt or3_x1 i0=$abc$71600$new_n7043 i1=$abc$71600$new_n5325 i2=$abc$71600$new_n5242 q=$abc$71600$new_n7044
.subckt and2_x1 i0=$abc$71600$new_n7044 i1=$abc$71600$new_n5509 q=$abc$71600$new_n7045
.subckt and21nor_x0 i0=$abc$71600$new_n7045 i1=$abc$71600$new_n7042 i2=$abc$71600$new_n5428 nq=$abc$71600$new_n7046
.subckt and2_x1 i0=$abc$71600$new_n5551 i1=$abc$71600$new_n4314 q=$abc$71600$new_n7047
.subckt or21nand_x0 i0=$abc$71600$new_n5407 i1=$abc$71600$new_n7046 i2=$abc$71600$new_n7047 nq=$abc$71600$new_n7048
.subckt nexor2_x0 i0=$abc$71600$new_n4372 i1=$abc$71600$new_n4338 nq=$abc$71600$new_n7049
.subckt or21nand_x0 i0=$abc$71600$new_n7049 i1=$abc$71600$new_n4316 i2=$abc$71600$new_n4309 nq=$abc$71600$new_n7050
.subckt nexor2_x0 i0=$abc$71600$new_n6814 i1=$abc$71600$new_n4373 nq=$abc$71600$new_n7051
.subckt and21nor_x0 i0=$abc$71600$new_n4437 i1=$abc$71600$new_n7051 i2=$abc$71600$new_n7050 nq=$abc$71600$new_n7052
.subckt nand2_x0 i0=$abc$71600$new_n5127 i1=$abc$71600$new_n4308 nq=$abc$71600$new_n7053
.subckt nand2_x0 i0=$abc$71600$new_n7053 i1=$abc$71600$new_n4305 nq=$abc$71600$new_n7054
.subckt and21nor_x0 i0=$abc$71600$new_n7048 i1=$abc$71600$new_n7052 i2=$abc$71600$new_n7054 nq=$abc$71600$new_n7055
.subckt or21nand_x0 i0=$abc$71600$new_n4305 i1=$abc$71600$new_n5324 i2=$abc$71600$new_n5381 nq=$abc$71600$new_n7056
.subckt nand3_x0 i0=$abc$71600$new_n5126 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n7057
.subckt and2_x1 i0=$abc$71600$new_n7057 i1=$abc$71600$new_n4303 q=$abc$71600$new_n7058
.subckt or21nand_x0 i0=$abc$71600$new_n7055 i1=$abc$71600$new_n7056 i2=$abc$71600$new_n7058 nq=$abc$71600$new_n7059
.subckt nand3_x0 i0=$abc$71600$new_n4504 i1=$abc$71600$new_n4269 i2=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n7060
.subckt and2_x1 i0=$abc$71600$new_n7060 i1=$abc$71600$new_n5392 q=$abc$71600$new_n7061
.subckt nand2_x0 i0=$abc$71600$new_n7061 i1=$abc$71600$new_n7059 nq=$abc$71600$new_n7062
.subckt nand2_x0 i0=$abc$71600$new_n7062 i1=$abc$71600$new_n7020 nq=$abc$71600$new_n7063
.subckt and4_x1 i0=$abc$71600$new_n7063 i1=$abc$71600$new_n7019 i2=$abc$71600$new_n6986 i3=$abc$71600$new_n6984 q=$abc$71600$new_n7064
.subckt and3_x1 i0=$abc$71600$new_n7064 i1=$abc$71600$new_n6942 i2=$abc$71600$new_n6905 q=$abc$71600$new_n7065
.subckt and3_x1 i0=$abc$71600$new_n7065 i1=$abc$71600$new_n6903 i2=$abc$71600$new_n6863 q=$abc$71600$new_n7066
.subckt and4_x1 i0=$abc$71600$new_n7066 i1=$abc$71600$new_n6827 i2=$abc$71600$new_n6776 i3=$abc$71600$new_n6775 q=$abc$71600$new_n7067
.subckt and2_x1 i0=$abc$71600$new_n7067 i1=$abc$71600$new_n6737 q=$abc$71600$new_n7068
.subckt nand3_x0 i0=$abc$71600$new_n7068 i1=$abc$71600$new_n6696 i2=$abc$71600$new_n6658 nq=$abc$71600$new_n7069
.subckt or3_x1 i0=$abc$71600$new_n7069 i1=$abc$71600$new_n6657 i2=$abc$71600$new_n6618 q=$abc$71600$new_n7070
.subckt or4_x1 i0=$abc$71600$new_n7070 i1=$abc$71600$new_n6617 i2=$abc$71600$new_n6575 i3=$abc$71600$new_n6535 q=$abc$71600$new_n7071
.subckt or3_x1 i0=$abc$71600$new_n7071 i1=$abc$71600$new_n6534 i2=$abc$71600$new_n6482 q=$abc$71600$new_n7072
.subckt and21nor_x0 i0=$abc$71600$new_n4290 i1=$abc$71600$new_n7072 i2=$abc$71600$new_n6443 nq=$abc$71600$new_n7073
.subckt nand2_x0 i0=$abc$71600$new_n7073 i1=$abc$71600$new_n5399 nq=$abc$71600$new_n7074
.subckt nor2_x0 i0=registers_m.ir[5] i1=registers_m.ir[4] nq=$abc$71600$new_n7075
.subckt nor3_x0 i0=registers_m.ir[5] i1=registers_m.ir[4] i2=registers_m.ir[3] nq=$abc$71600$new_n7076
.subckt or3_x1 i0=registers_m.ir[5] i1=registers_m.ir[4] i2=registers_m.ir[3] q=$abc$71600$new_n7077
.subckt or21nand_x0 i0=registers_m.operand1[1] i1=$auto$ff.cc:721:flip_bits$71344 i2=$auto$ff.cc:721:flip_bits$71350 nq=$abc$71600$new_n7078
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand1[2] nq=$abc$71600$new_n7079
.subckt nor2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 nq=$abc$71600$new_n7080
.subckt or2_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 q=$abc$71600$new_n7081
.subckt nand2_x0 i0=$abc$71600$new_n5708 i1=registers_m.operand1[4] nq=$abc$71600$new_n7082
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand1[6] nq=$abc$71600$new_n7083
.subckt nand3_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand1[5] nq=$abc$71600$new_n7084
.subckt or3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n7085
.subckt nand4_x0 i0=$abc$71600$new_n7085 i1=$abc$71600$new_n7084 i2=$abc$71600$new_n7083 i3=$abc$71600$new_n7082 nq=$abc$71600$new_n7086
.subckt and2_x1 i0=$abc$71600$new_n7080 i1=$auto$ff.cc:721:flip_bits$71356 q=$abc$71600$new_n7087
.subckt and3_x1 i0=$abc$71600$new_n7080 i1=$auto$ff.cc:721:flip_bits$71356 i2=registers_m.operand1[3] q=$abc$71600$new_n7088
.subckt or21nand_x0 i0=$abc$71600$new_n4361 i1=$abc$71600$new_n7078 i2=$abc$71600$new_n7079 nq=$abc$71600$new_n7089
.subckt nand2_x0 i0=$abc$71600$new_n7089 i1=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n7090
.subckt and21nor_x0 i0=registers_m.operand2[2] i1=$abc$71600$new_n7086 i2=$abc$71600$new_n7088 nq=$abc$71600$new_n7091
.subckt nand2_x0 i0=$abc$71600$new_n7091 i1=$abc$71600$new_n7090 nq=$abc$71600$new_n7092
.subckt or3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n7093
.subckt and2_x1 i0=$abc$71600$new_n7093 i1=$auto$ff.cc:721:flip_bits$71356 q=$abc$71600$new_n7094
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand1[10] nq=$abc$71600$new_n7095
.subckt nand2_x0 i0=$abc$71600$new_n5708 i1=registers_m.operand1[8] nq=$abc$71600$new_n7096
.subckt nand3_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand1[9] nq=$abc$71600$new_n7097
.subckt and4_x1 i0=$abc$71600$new_n7097 i1=$abc$71600$new_n7096 i2=$abc$71600$new_n7095 i3=$abc$71600$new_n7094 q=$abc$71600$new_n7098
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand1[14] q=$abc$71600$new_n7099
.subckt nor3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n7100
.subckt and3_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand1[13] q=$abc$71600$new_n7101
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71452 i1=$abc$71600$new_n5709 i2=registers_m.operand2[2] nq=$abc$71600$new_n7102
.subckt nor4_x0 i0=$abc$71600$new_n7102 i1=$abc$71600$new_n7101 i2=$abc$71600$new_n7100 i3=$abc$71600$new_n7099 nq=$abc$71600$new_n7103
.subckt or21nand_x0 i0=$abc$71600$new_n7103 i1=$abc$71600$new_n7098 i2=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n7104
.subckt and3_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$abc$71600$new_n3024 q=$abc$71600$new_n7105
.subckt nor3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n7106
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$abc$71600$new_n3023 q=$abc$71600$new_n7107
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71548 i1=$abc$71600$new_n5709 i2=registers_m.operand2[2] nq=$abc$71600$new_n7108
.subckt nor4_x0 i0=$abc$71600$new_n7108 i1=$abc$71600$new_n7107 i2=$abc$71600$new_n7106 i3=$abc$71600$new_n7105 nq=$abc$71600$new_n7109
.subckt and21nor_x0 i0=$abc$71600$new_n3029 i1=$abc$71600$new_n5708 i2=registers_m.operand2[2] nq=$abc$71600$new_n7110
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$abc$71600$new_n3027 nq=$abc$71600$new_n7111
.subckt or3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71542 q=$abc$71600$new_n7112
.subckt nand3_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$abc$71600$new_n3028 nq=$abc$71600$new_n7113
.subckt and4_x1 i0=$abc$71600$new_n7113 i1=$abc$71600$new_n7112 i2=$abc$71600$new_n7111 i3=$abc$71600$new_n7110 q=$abc$71600$new_n7114
.subckt or21nand_x0 i0=$abc$71600$new_n7114 i1=$abc$71600$new_n7109 i2=registers_m.operand2[4] nq=$abc$71600$new_n7115
.subckt nand2_x0 i0=$abc$71600$new_n7115 i1=$abc$71600$new_n7104 nq=$abc$71600$new_n7116
.subckt and21nor_x0 i0=$abc$71600$new_n7115 i1=$abc$71600$new_n7104 i2=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n7117
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$71476 i1=$abc$71600$new_n5709 i2=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n7118
.subckt and3_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$abc$71600$new_n3036 q=$abc$71600$new_n7119
.subckt nor3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n7120
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$abc$71600$new_n3035 q=$abc$71600$new_n7121
.subckt or4_x1 i0=$abc$71600$new_n7121 i1=$abc$71600$new_n7120 i2=$abc$71600$new_n7119 i3=$abc$71600$new_n7118 q=$abc$71600$new_n7122
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$abc$71600$new_n3031 nq=$abc$71600$new_n7123
.subckt or3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n7124
.subckt nand3_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$abc$71600$new_n3032 nq=$abc$71600$new_n7125
.subckt and21nor_x0 i0=$abc$71600$new_n3033 i1=$abc$71600$new_n5708 i2=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n7126
.subckt nand4_x0 i0=$abc$71600$new_n7126 i1=$abc$71600$new_n7125 i2=$abc$71600$new_n7124 i3=$abc$71600$new_n7123 nq=$abc$71600$new_n7127
.subckt nand2_x0 i0=$abc$71600$new_n7127 i1=$abc$71600$new_n7122 nq=$abc$71600$new_n7128
.subckt nand2_x0 i0=$abc$71600$new_n7128 i1=registers_m.operand2[4] nq=$abc$71600$new_n7129
.subckt nand3_x0 i0=$abc$71600$new_n7091 i1=$abc$71600$new_n7090 i2=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n7130
.subckt nand2_x0 i0=$abc$71600$new_n7130 i1=$abc$71600$new_n7129 nq=$abc$71600$new_n7131
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71362 i1=$abc$71600$new_n7131 i2=$abc$71600$new_n7117 nq=$abc$71600$new_n7132
.subckt mux2_x1 cmd=registers_m.operand2[3] i0=$abc$71600$new_n7131 i1=$abc$71600$new_n7116 q=$abc$71600$new_n7133
.subckt and21nor_x0 i0=$abc$71600$new_n7092 i1=$abc$71600$new_n7077 i2=$abc$71600$new_n5751 nq=$abc$71600$new_n7134
.subckt or21nand_x0 i0=$abc$71600$new_n7077 i1=$abc$71600$new_n7133 i2=$abc$71600$new_n7134 nq=$abc$71600$new_n7135
.subckt nand2_x0 i0=$abc$71600$new_n5459 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n7136
.subckt nand2_x0 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n4792 nq=$abc$71600$new_n7137
.subckt and3_x1 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n4784 i2=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n7138
.subckt nand3_x0 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n4784 i2=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n7139
.subckt and3_x1 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n4825 i2=$abc$71600$new_n4792 q=$abc$71600$new_n7140
.subckt nand3_x0 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n4825 i2=$abc$71600$new_n4792 nq=$abc$71600$new_n7141
.subckt nand3_x0 i0=$abc$71600$new_n7140 i1=$abc$71600$new_n4257 i2=$abc$71600$new_n4181 nq=$abc$71600$new_n7142
.subckt nand3_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.operand1[2] nq=$abc$71600$new_n7143
.subckt and2_x1 i0=$abc$71600$new_n7143 i1=$abc$71600$new_n7142 q=$abc$71600$new_n7144
.subckt nand3_x0 i0=$abc$71600$new_n7144 i1=$abc$71600$new_n7135 i2=$abc$71600$new_n5756 nq=$abc$71600$new_n7145
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[0] q=$abc$71600$new_n7146
.subckt and3_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[1] i2=alu_m.muls.b[0] q=$abc$71600$new_n7147
.subckt nand3_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[1] i2=alu_m.muls.b[0] nq=$abc$71600$new_n7148
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[2] nq=$abc$71600$new_n7149
.subckt or21nand_x0 i0=alu_m.muls.b[0] i1=alu_m.muls.b[1] i2=alu_m.muls.a[16] nq=$abc$71600$new_n7150
.subckt or2_x1 i0=$abc$71600$new_n7150 i1=$abc$71600$new_n7147 q=$abc$71600$new_n7151
.subckt and4_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[2] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n7152
.subckt nand4_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[2] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n7153
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[5] q=$abc$71600$new_n7154
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[5] nq=$abc$71600$new_n7155
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[3] nq=$abc$71600$new_n7156
.subckt or21nand_x0 i0=alu_m.muls.b[3] i1=alu_m.muls.b[4] i2=alu_m.muls.a[16] nq=$abc$71600$new_n7157
.subckt and3_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[4] i2=alu_m.muls.b[3] q=$abc$71600$new_n7158
.subckt nand3_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[4] i2=alu_m.muls.b[3] nq=$abc$71600$new_n7159
.subckt nor2_x0 i0=$abc$71600$new_n7158 i1=$abc$71600$new_n7157 nq=$abc$71600$new_n7160
.subckt or2_x1 i0=$abc$71600$new_n7158 i1=$abc$71600$new_n7157 q=$abc$71600$new_n7161
.subckt or3_x1 i0=$abc$71600$new_n7158 i1=$abc$71600$new_n7157 i2=$abc$71600$new_n7155 q=$abc$71600$new_n7162
.subckt nexor2_x0 i0=$abc$71600$new_n7160 i1=$abc$71600$new_n7155 nq=$abc$71600$new_n7163
.subckt nexor2_x0 i0=$abc$71600$new_n7160 i1=$abc$71600$new_n7154 nq=$abc$71600$new_n7164
.subckt and2_x1 i0=$abc$71600$new_n7163 i1=$abc$71600$new_n7152 q=$abc$71600$new_n7165
.subckt nand2_x0 i0=$abc$71600$new_n7163 i1=$abc$71600$new_n7152 nq=$abc$71600$new_n7166
.subckt and2_x1 i0=$abc$71600$new_n7162 i1=$abc$71600$new_n7159 q=$abc$71600$new_n7167
.subckt or21nand_x0 i0=$abc$71600$new_n7155 i1=$abc$71600$new_n7157 i2=$abc$71600$new_n7159 nq=$abc$71600$new_n7168
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[6] nq=$abc$71600$new_n7169
.subckt and3_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[7] i2=alu_m.muls.b[6] q=$abc$71600$new_n7170
.subckt nand3_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[7] i2=alu_m.muls.b[6] nq=$abc$71600$new_n7171
.subckt or21nand_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.b[7] i2=alu_m.muls.a[16] nq=$abc$71600$new_n7172
.subckt nor2_x0 i0=$abc$71600$new_n7172 i1=$abc$71600$new_n7170 nq=$abc$71600$new_n7173
.subckt or2_x1 i0=$abc$71600$new_n7172 i1=$abc$71600$new_n7170 q=$abc$71600$new_n7174
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[8] q=$abc$71600$new_n7175
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[8] nq=$abc$71600$new_n7176
.subckt nor3_x0 i0=$abc$71600$new_n7176 i1=$abc$71600$new_n7172 i2=$abc$71600$new_n7170 nq=$abc$71600$new_n7177
.subckt nexor2_x0 i0=$abc$71600$new_n7175 i1=$abc$71600$new_n7174 nq=$abc$71600$new_n7178
.subckt and2_x1 i0=$abc$71600$new_n7178 i1=$abc$71600$new_n7168 q=$abc$71600$new_n7179
.subckt nand2_x0 i0=$abc$71600$new_n7178 i1=$abc$71600$new_n7168 nq=$abc$71600$new_n7180
.subckt nexor2_x0 i0=$abc$71600$new_n7178 i1=$abc$71600$new_n7167 nq=$abc$71600$new_n7181
.subckt nexor2_x0 i0=$abc$71600$new_n7178 i1=$abc$71600$new_n7168 nq=$abc$71600$new_n7182
.subckt nor2_x0 i0=$abc$71600$new_n7177 i1=$abc$71600$new_n7170 nq=$abc$71600$new_n7183
.subckt or21nand_x0 i0=$abc$71600$new_n7176 i1=$abc$71600$new_n7172 i2=$abc$71600$new_n7171 nq=$abc$71600$new_n7184
.subckt nexor2_x0 i0=$abc$71600$new_n7183 i1=$abc$71600$new_n7181 nq=$abc$71600$new_n7185
.subckt nexor2_x0 i0=$abc$71600$new_n7183 i1=$abc$71600$new_n7182 nq=$abc$71600$new_n7186
.subckt and2_x1 i0=$abc$71600$new_n7185 i1=$abc$71600$new_n7165 q=$abc$71600$new_n7187
.subckt nand2_x0 i0=$abc$71600$new_n7185 i1=$abc$71600$new_n7165 nq=$abc$71600$new_n7188
.subckt and21nor_x0 i0=$abc$71600$new_n7149 i1=$abc$71600$new_n7150 i2=$abc$71600$new_n7152 nq=$abc$71600$new_n7189
.subckt mux2_x1 cmd=$abc$71600$new_n7149 i0=$abc$71600$new_n7147 i1=$abc$71600$new_n7150 q=$abc$71600$new_n7190
.subckt nand3_x0 i0=$abc$71600$new_n7190 i1=$abc$71600$new_n7164 i2=$abc$71600$new_n7153 nq=$abc$71600$new_n7191
.subckt and2_x1 i0=$abc$71600$new_n7191 i1=$abc$71600$new_n7166 q=$abc$71600$new_n7192
.subckt nand2_x0 i0=$abc$71600$new_n7191 i1=$abc$71600$new_n7166 nq=$abc$71600$new_n7193
.subckt nand3_x0 i0=$abc$71600$new_n7193 i1=$abc$71600$new_n7186 i2=$abc$71600$new_n7166 nq=$abc$71600$new_n7194
.subckt and2_x1 i0=$abc$71600$new_n7194 i1=$abc$71600$new_n7188 q=$abc$71600$new_n7195
.subckt nand2_x0 i0=$abc$71600$new_n7194 i1=$abc$71600$new_n7188 nq=$abc$71600$new_n7196
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7197
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[10] nq=$abc$71600$new_n7198
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[9] q=$abc$71600$new_n7199
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7200
.subckt and3_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[10] i2=alu_m.muls.b[9] q=$abc$71600$new_n7201
.subckt nand3_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[10] i2=alu_m.muls.b[9] nq=$abc$71600$new_n7202
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[10] q=$abc$71600$new_n7203
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[10] nq=$abc$71600$new_n7204
.subckt and4_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.a[15] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7205
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[11] q=$abc$71600$new_n7206
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[11] nq=$abc$71600$new_n7207
.subckt nand2_x0 i0=$abc$71600$new_n7204 i1=$abc$71600$new_n7200 nq=$abc$71600$new_n7208
.subckt nexor2_x0 i0=$abc$71600$new_n7203 i1=$abc$71600$new_n7200 nq=$abc$71600$new_n7209
.subckt and21nor_x0 i0=$abc$71600$new_n7208 i1=$abc$71600$new_n7206 i2=$abc$71600$new_n7205 nq=$abc$71600$new_n7210
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[11] q=$abc$71600$new_n7211
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[11] nq=$abc$71600$new_n7212
.subckt or2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] q=$abc$71600$new_n7213
.subckt mux2_x1 cmd=$abc$71600$new_n7198 i0=$abc$71600$new_n3245 i1=$abc$71600$new_n7199 q=$abc$71600$new_n7214
.subckt mux2_x1 cmd=$abc$71600$new_n7198 i0=alu_m.muls.b[9] i1=$abc$71600$new_n7200 q=$abc$71600$new_n7215
.subckt nexor2_x0 i0=$abc$71600$new_n7214 i1=$abc$71600$new_n7212 nq=$abc$71600$new_n7216
.subckt nexor2_x0 i0=$abc$71600$new_n7214 i1=$abc$71600$new_n7211 nq=$abc$71600$new_n7217
.subckt or2_x1 i0=$abc$71600$new_n7217 i1=$abc$71600$new_n7210 q=$abc$71600$new_n7218
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[12] q=$abc$71600$new_n7219
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[12] nq=$abc$71600$new_n7220
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[13] nq=$abc$71600$new_n7221
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[12] q=$abc$71600$new_n7222
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[12] nq=$abc$71600$new_n7223
.subckt and2_x1 i0=$abc$71600$new_n7223 i1=$abc$71600$new_n7221 q=$abc$71600$new_n7224
.subckt nand2_x0 i0=$abc$71600$new_n7223 i1=$abc$71600$new_n7221 nq=$abc$71600$new_n7225
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[12] nq=$abc$71600$new_n7226
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[13] nq=$abc$71600$new_n7227
.subckt and4_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[13] i2=alu_m.muls.a[13] i3=alu_m.muls.b[12] q=$abc$71600$new_n7228
.subckt nand4_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[13] i2=alu_m.muls.a[13] i3=alu_m.muls.b[12] nq=$abc$71600$new_n7229
.subckt nexor2_x0 i0=$abc$71600$new_n7222 i1=$abc$71600$new_n7221 nq=$abc$71600$new_n7230
.subckt nexor2_x0 i0=$abc$71600$new_n7230 i1=$abc$71600$new_n7220 nq=$abc$71600$new_n7231
.subckt nexor2_x0 i0=$abc$71600$new_n7230 i1=$abc$71600$new_n7219 nq=$abc$71600$new_n7232
.subckt nexor2_x0 i0=$abc$71600$new_n7216 i1=$abc$71600$new_n7210 nq=$abc$71600$new_n7233
.subckt nand2_x0 i0=$abc$71600$new_n7233 i1=$abc$71600$new_n7231 nq=$abc$71600$new_n7234
.subckt and2_x1 i0=$abc$71600$new_n7234 i1=$abc$71600$new_n7218 q=$abc$71600$new_n7235
.subckt nand2_x0 i0=$abc$71600$new_n7234 i1=$abc$71600$new_n7218 nq=$abc$71600$new_n7236
.subckt and21nor_x0 i0=$abc$71600$new_n7184 i1=$abc$71600$new_n7181 i2=$abc$71600$new_n7179 nq=$abc$71600$new_n7237
.subckt or21nand_x0 i0=$abc$71600$new_n7183 i1=$abc$71600$new_n7182 i2=$abc$71600$new_n7180 nq=$abc$71600$new_n7238
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[13] q=$abc$71600$new_n7239
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[13] nq=$abc$71600$new_n7240
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[12] q=$abc$71600$new_n7241
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[12] nq=$abc$71600$new_n7242
.subckt and2_x1 i0=$abc$71600$new_n7242 i1=$abc$71600$new_n7227 q=$abc$71600$new_n7243
.subckt nand2_x0 i0=$abc$71600$new_n7242 i1=$abc$71600$new_n7227 nq=$abc$71600$new_n7244
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[13] nq=$abc$71600$new_n7245
.subckt and4_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[13] i3=alu_m.muls.b[12] q=$abc$71600$new_n7246
.subckt nand4_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[13] i3=alu_m.muls.b[12] nq=$abc$71600$new_n7247
.subckt nexor2_x0 i0=$abc$71600$new_n7241 i1=$abc$71600$new_n7227 nq=$abc$71600$new_n7248
.subckt nexor2_x0 i0=$abc$71600$new_n7248 i1=$abc$71600$new_n7240 nq=$abc$71600$new_n7249
.subckt nexor2_x0 i0=$abc$71600$new_n7248 i1=$abc$71600$new_n7239 nq=$abc$71600$new_n7250
.subckt and21nor_x0 i0=$abc$71600$new_n7214 i1=$abc$71600$new_n7211 i2=$abc$71600$new_n7201 nq=$abc$71600$new_n7251
.subckt or21nand_x0 i0=$abc$71600$new_n7215 i1=$abc$71600$new_n7212 i2=$abc$71600$new_n7202 nq=$abc$71600$new_n7252
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[11] q=$abc$71600$new_n7253
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[11] nq=$abc$71600$new_n7254
.subckt and4_x1 i0=$abc$71600$new_n7213 i1=$abc$71600$new_n7202 i2=alu_m.muls.a[16] i3=alu_m.muls.b[11] q=$abc$71600$new_n7255
.subckt nand4_x0 i0=$abc$71600$new_n7213 i1=$abc$71600$new_n7202 i2=alu_m.muls.a[16] i3=alu_m.muls.b[11] nq=$abc$71600$new_n7256
.subckt and2_x1 i0=$abc$71600$new_n7254 i1=$abc$71600$new_n7215 q=$abc$71600$new_n7257
.subckt nand2_x0 i0=$abc$71600$new_n7254 i1=$abc$71600$new_n7215 nq=$abc$71600$new_n7258
.subckt nexor2_x0 i0=$abc$71600$new_n7253 i1=$abc$71600$new_n7215 nq=$abc$71600$new_n7259
.subckt and4_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[11] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7260
.subckt nand4_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[11] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] nq=$abc$71600$new_n7261
.subckt and21nor_x0 i0=$abc$71600$new_n7258 i1=$abc$71600$new_n7256 i2=$abc$71600$new_n7252 nq=$abc$71600$new_n7262
.subckt or21nand_x0 i0=$abc$71600$new_n7257 i1=$abc$71600$new_n7255 i2=$abc$71600$new_n7251 nq=$abc$71600$new_n7263
.subckt nexor2_x0 i0=$abc$71600$new_n7259 i1=$abc$71600$new_n7251 nq=$abc$71600$new_n7264
.subckt nexor2_x0 i0=$abc$71600$new_n7264 i1=$abc$71600$new_n7250 nq=$abc$71600$new_n7265
.subckt nexor2_x0 i0=$abc$71600$new_n7264 i1=$abc$71600$new_n7249 nq=$abc$71600$new_n7266
.subckt and2_x1 i0=$abc$71600$new_n7265 i1=$abc$71600$new_n7238 q=$abc$71600$new_n7267
.subckt nand2_x0 i0=$abc$71600$new_n7265 i1=$abc$71600$new_n7238 nq=$abc$71600$new_n7268
.subckt and2_x1 i0=$abc$71600$new_n7266 i1=$abc$71600$new_n7237 q=$abc$71600$new_n7269
.subckt nand2_x0 i0=$abc$71600$new_n7266 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7270
.subckt nexor2_x0 i0=$abc$71600$new_n7265 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7271
.subckt nexor2_x0 i0=$abc$71600$new_n7271 i1=$abc$71600$new_n7235 nq=$abc$71600$new_n7272
.subckt nexor2_x0 i0=$abc$71600$new_n7271 i1=$abc$71600$new_n7236 nq=$abc$71600$new_n7273
.subckt and21nor_x0 i0=$abc$71600$new_n7272 i1=$abc$71600$new_n7195 i2=$abc$71600$new_n7187 nq=$abc$71600$new_n7274
.subckt or21nand_x0 i0=$abc$71600$new_n7273 i1=$abc$71600$new_n7196 i2=$abc$71600$new_n7188 nq=$abc$71600$new_n7275
.subckt and21nor_x0 i0=$abc$71600$new_n7249 i1=$abc$71600$new_n7263 i2=$abc$71600$new_n7260 nq=$abc$71600$new_n7276
.subckt or21nand_x0 i0=$abc$71600$new_n7250 i1=$abc$71600$new_n7262 i2=$abc$71600$new_n7261 nq=$abc$71600$new_n7277
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[14] q=$abc$71600$new_n7278
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[14] nq=$abc$71600$new_n7279
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[12] q=$abc$71600$new_n7280
.subckt nand2_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[12] nq=$abc$71600$new_n7281
.subckt nand2_x0 i0=$abc$71600$new_n7281 i1=$abc$71600$new_n7245 nq=$abc$71600$new_n7282
.subckt and3_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[13] i2=alu_m.muls.b[12] q=$abc$71600$new_n7283
.subckt nand3_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.b[13] i2=alu_m.muls.b[12] nq=$abc$71600$new_n7284
.subckt and4_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.a[15] i2=alu_m.muls.b[13] i3=alu_m.muls.b[12] q=$abc$71600$new_n7285
.subckt nexor2_x0 i0=$abc$71600$new_n7280 i1=$abc$71600$new_n7245 nq=$abc$71600$new_n7286
.subckt nexor2_x0 i0=$abc$71600$new_n7286 i1=$abc$71600$new_n7279 nq=$abc$71600$new_n7287
.subckt nexor2_x0 i0=$abc$71600$new_n7286 i1=$abc$71600$new_n7278 nq=$abc$71600$new_n7288
.subckt nand2_x0 i0=$abc$71600$new_n7201 i1=$abc$71600$new_n3248 nq=$abc$71600$new_n7289
.subckt and2_x1 i0=$abc$71600$new_n7289 i1=$abc$71600$new_n7256 q=$abc$71600$new_n7290
.subckt nand2_x0 i0=$abc$71600$new_n7289 i1=$abc$71600$new_n7256 nq=$abc$71600$new_n7291
.subckt and21nor_x0 i0=$abc$71600$new_n7251 i1=$abc$71600$new_n7258 i2=$abc$71600$new_n7291 nq=$abc$71600$new_n7292
.subckt or21nand_x0 i0=$abc$71600$new_n7252 i1=$abc$71600$new_n7257 i2=$abc$71600$new_n7290 nq=$abc$71600$new_n7293
.subckt nexor2_x0 i0=$abc$71600$new_n7292 i1=$abc$71600$new_n7288 nq=$abc$71600$new_n7294
.subckt nor2_x0 i0=$abc$71600$new_n7294 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7295
.subckt or2_x1 i0=$abc$71600$new_n7294 i1=$abc$71600$new_n7237 q=$abc$71600$new_n7296
.subckt and2_x1 i0=$abc$71600$new_n7294 i1=$abc$71600$new_n7237 q=$abc$71600$new_n7297
.subckt nand2_x0 i0=$abc$71600$new_n7294 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7298
.subckt nexor2_x0 i0=$abc$71600$new_n7294 i1=$abc$71600$new_n7238 nq=$abc$71600$new_n7299
.subckt nexor2_x0 i0=$abc$71600$new_n7299 i1=$abc$71600$new_n7276 nq=$abc$71600$new_n7300
.subckt nexor2_x0 i0=$abc$71600$new_n7299 i1=$abc$71600$new_n7277 nq=$abc$71600$new_n7301
.subckt nexor2_x0 i0=$abc$71600$new_n7300 i1=$abc$71600$new_n7196 nq=$abc$71600$new_n7302
.subckt nexor2_x0 i0=$abc$71600$new_n7300 i1=$abc$71600$new_n7195 nq=$abc$71600$new_n7303
.subckt and2_x1 i0=$abc$71600$new_n7302 i1=$abc$71600$new_n7275 q=$abc$71600$new_n7304
.subckt nand2_x0 i0=$abc$71600$new_n7302 i1=$abc$71600$new_n7275 nq=$abc$71600$new_n7305
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3247 q=$abc$71600$new_n7306
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3247 nq=$abc$71600$new_n7307
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[12] q=$abc$71600$new_n7308
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[12] i3=$abc$71600$new_n3247 q=$abc$71600$new_n7309
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[12] i3=$abc$71600$new_n3247 nq=$abc$71600$new_n7310
.subckt nexor2_x0 i0=$abc$71600$new_n7308 i1=$abc$71600$new_n7307 nq=$abc$71600$new_n7311
.subckt nexor2_x0 i0=$abc$71600$new_n7308 i1=$abc$71600$new_n7306 nq=$abc$71600$new_n7312
.subckt and21nor_x0 i0=$abc$71600$new_n7219 i1=$abc$71600$new_n7225 i2=$abc$71600$new_n7228 nq=$abc$71600$new_n7313
.subckt or21nand_x0 i0=$abc$71600$new_n7220 i1=$abc$71600$new_n7224 i2=$abc$71600$new_n7229 nq=$abc$71600$new_n7314
.subckt and2_x1 i0=$abc$71600$new_n7314 i1=$abc$71600$new_n7311 q=$abc$71600$new_n7315
.subckt nand2_x0 i0=$abc$71600$new_n7314 i1=$abc$71600$new_n7311 nq=$abc$71600$new_n7316
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3246 q=$abc$71600$new_n7317
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3246 nq=$abc$71600$new_n7318
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[11] q=$abc$71600$new_n7319
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[11] i3=$abc$71600$new_n3246 q=$abc$71600$new_n7320
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[11] i3=$abc$71600$new_n3246 nq=$abc$71600$new_n7321
.subckt and2_x1 i0=$abc$71600$new_n7313 i1=$abc$71600$new_n7312 q=$abc$71600$new_n7322
.subckt nand2_x0 i0=$abc$71600$new_n7313 i1=$abc$71600$new_n7312 nq=$abc$71600$new_n7323
.subckt nexor2_x0 i0=$abc$71600$new_n7313 i1=$abc$71600$new_n7311 nq=$abc$71600$new_n7324
.subckt and21nor_x0 i0=$abc$71600$new_n7323 i1=$abc$71600$new_n7320 i2=$abc$71600$new_n7315 nq=$abc$71600$new_n7325
.subckt or21nand_x0 i0=$abc$71600$new_n7322 i1=$abc$71600$new_n7321 i2=$abc$71600$new_n7316 nq=$abc$71600$new_n7326
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3249 q=$abc$71600$new_n7327
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3249 nq=$abc$71600$new_n7328
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[13] q=$abc$71600$new_n7329
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[13] i3=$abc$71600$new_n3249 q=$abc$71600$new_n7330
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[13] i3=$abc$71600$new_n3249 nq=$abc$71600$new_n7331
.subckt nexor2_x0 i0=$abc$71600$new_n7329 i1=$abc$71600$new_n7328 nq=$abc$71600$new_n7332
.subckt nexor2_x0 i0=$abc$71600$new_n7329 i1=$abc$71600$new_n7327 nq=$abc$71600$new_n7333
.subckt and21nor_x0 i0=$abc$71600$new_n7239 i1=$abc$71600$new_n7244 i2=$abc$71600$new_n7246 nq=$abc$71600$new_n7334
.subckt or21nand_x0 i0=$abc$71600$new_n7240 i1=$abc$71600$new_n7243 i2=$abc$71600$new_n7247 nq=$abc$71600$new_n7335
.subckt and2_x1 i0=$abc$71600$new_n7335 i1=$abc$71600$new_n7332 q=$abc$71600$new_n7336
.subckt nand2_x0 i0=$abc$71600$new_n7335 i1=$abc$71600$new_n7332 nq=$abc$71600$new_n7337
.subckt and2_x1 i0=$abc$71600$new_n7334 i1=$abc$71600$new_n7333 q=$abc$71600$new_n7338
.subckt nand2_x0 i0=$abc$71600$new_n7334 i1=$abc$71600$new_n7333 nq=$abc$71600$new_n7339
.subckt nexor2_x0 i0=$abc$71600$new_n7334 i1=$abc$71600$new_n7332 nq=$abc$71600$new_n7340
.subckt nexor2_x0 i0=$abc$71600$new_n7340 i1=$abc$71600$new_n7310 nq=$abc$71600$new_n7341
.subckt nexor2_x0 i0=$abc$71600$new_n7340 i1=$abc$71600$new_n7309 nq=$abc$71600$new_n7342
.subckt and21nor_x0 i0=$abc$71600$new_n7236 i1=$abc$71600$new_n7270 i2=$abc$71600$new_n7267 nq=$abc$71600$new_n7343
.subckt or21nand_x0 i0=$abc$71600$new_n7235 i1=$abc$71600$new_n7269 i2=$abc$71600$new_n7268 nq=$abc$71600$new_n7344
.subckt and2_x1 i0=$abc$71600$new_n7344 i1=$abc$71600$new_n7341 q=$abc$71600$new_n7345
.subckt nand2_x0 i0=$abc$71600$new_n7344 i1=$abc$71600$new_n7341 nq=$abc$71600$new_n7346
.subckt and2_x1 i0=$abc$71600$new_n7343 i1=$abc$71600$new_n7342 q=$abc$71600$new_n7347
.subckt nand2_x0 i0=$abc$71600$new_n7343 i1=$abc$71600$new_n7342 nq=$abc$71600$new_n7348
.subckt nexor2_x0 i0=$abc$71600$new_n7343 i1=$abc$71600$new_n7341 nq=$abc$71600$new_n7349
.subckt nexor2_x0 i0=$abc$71600$new_n7349 i1=$abc$71600$new_n7325 nq=$abc$71600$new_n7350
.subckt nexor2_x0 i0=$abc$71600$new_n7349 i1=$abc$71600$new_n7326 nq=$abc$71600$new_n7351
.subckt and2_x1 i0=$abc$71600$new_n7303 i1=$abc$71600$new_n7274 q=$abc$71600$new_n7352
.subckt nand2_x0 i0=$abc$71600$new_n7303 i1=$abc$71600$new_n7274 nq=$abc$71600$new_n7353
.subckt nexor2_x0 i0=$abc$71600$new_n7302 i1=$abc$71600$new_n7274 nq=$abc$71600$new_n7354
.subckt and2_x1 i0=$abc$71600$new_n7354 i1=$abc$71600$new_n7350 q=$abc$71600$new_n7355
.subckt nand2_x0 i0=$abc$71600$new_n7354 i1=$abc$71600$new_n7350 nq=$abc$71600$new_n7356
.subckt and21nor_x0 i0=$abc$71600$new_n7353 i1=$abc$71600$new_n7350 i2=$abc$71600$new_n7304 nq=$abc$71600$new_n7357
.subckt or21nand_x0 i0=$abc$71600$new_n7352 i1=$abc$71600$new_n7351 i2=$abc$71600$new_n7305 nq=$abc$71600$new_n7358
.subckt and21nor_x0 i0=$abc$71600$new_n7309 i1=$abc$71600$new_n7339 i2=$abc$71600$new_n7336 nq=$abc$71600$new_n7359
.subckt or21nand_x0 i0=$abc$71600$new_n7310 i1=$abc$71600$new_n7338 i2=$abc$71600$new_n7337 nq=$abc$71600$new_n7360
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3250 q=$abc$71600$new_n7361
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3250 nq=$abc$71600$new_n7362
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[14] q=$abc$71600$new_n7363
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[14] i3=$abc$71600$new_n3250 q=$abc$71600$new_n7364
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[14] i3=$abc$71600$new_n3250 nq=$abc$71600$new_n7365
.subckt nexor2_x0 i0=$abc$71600$new_n7363 i1=$abc$71600$new_n7362 nq=$abc$71600$new_n7366
.subckt nexor2_x0 i0=$abc$71600$new_n7363 i1=$abc$71600$new_n7361 nq=$abc$71600$new_n7367
.subckt and21nor_x0 i0=$abc$71600$new_n7278 i1=$abc$71600$new_n7282 i2=$abc$71600$new_n7285 nq=$abc$71600$new_n7368
.subckt nor2_x0 i0=$abc$71600$new_n7368 i1=$abc$71600$new_n7367 nq=$abc$71600$new_n7369
.subckt or2_x1 i0=$abc$71600$new_n7368 i1=$abc$71600$new_n7367 q=$abc$71600$new_n7370
.subckt and2_x1 i0=$abc$71600$new_n7368 i1=$abc$71600$new_n7367 q=$abc$71600$new_n7371
.subckt nand2_x0 i0=$abc$71600$new_n7368 i1=$abc$71600$new_n7367 nq=$abc$71600$new_n7372
.subckt nexor2_x0 i0=$abc$71600$new_n7368 i1=$abc$71600$new_n7366 nq=$abc$71600$new_n7373
.subckt nexor2_x0 i0=$abc$71600$new_n7373 i1=$abc$71600$new_n7331 nq=$abc$71600$new_n7374
.subckt nexor2_x0 i0=$abc$71600$new_n7373 i1=$abc$71600$new_n7330 nq=$abc$71600$new_n7375
.subckt and21nor_x0 i0=$abc$71600$new_n7277 i1=$abc$71600$new_n7298 i2=$abc$71600$new_n7295 nq=$abc$71600$new_n7376
.subckt or21nand_x0 i0=$abc$71600$new_n7276 i1=$abc$71600$new_n7297 i2=$abc$71600$new_n7296 nq=$abc$71600$new_n7377
.subckt nand2_x0 i0=$abc$71600$new_n7377 i1=$abc$71600$new_n7374 nq=$abc$71600$new_n7378
.subckt and2_x1 i0=$abc$71600$new_n7376 i1=$abc$71600$new_n7375 q=$abc$71600$new_n7379
.subckt nexor2_x0 i0=$abc$71600$new_n7376 i1=$abc$71600$new_n7374 nq=$abc$71600$new_n7380
.subckt nexor2_x0 i0=$abc$71600$new_n7380 i1=$abc$71600$new_n7359 nq=$abc$71600$new_n7381
.subckt nexor2_x0 i0=$abc$71600$new_n7380 i1=$abc$71600$new_n7360 nq=$abc$71600$new_n7382
.subckt and21nor_x0 i0=$abc$71600$new_n7300 i1=$abc$71600$new_n7195 i2=$abc$71600$new_n7187 nq=$abc$71600$new_n7383
.subckt or21nand_x0 i0=$abc$71600$new_n7301 i1=$abc$71600$new_n7196 i2=$abc$71600$new_n7188 nq=$abc$71600$new_n7384
.subckt and21nor_x0 i0=$abc$71600$new_n7293 i1=$abc$71600$new_n7287 i2=$abc$71600$new_n7260 nq=$abc$71600$new_n7385
.subckt or21nand_x0 i0=$abc$71600$new_n7292 i1=$abc$71600$new_n7288 i2=$abc$71600$new_n7261 nq=$abc$71600$new_n7386
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[14] q=$abc$71600$new_n7387
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[14] nq=$abc$71600$new_n7388
.subckt or21nand_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.b[13] i2=alu_m.muls.a[16] nq=$abc$71600$new_n7389
.subckt nor2_x0 i0=$abc$71600$new_n7389 i1=$abc$71600$new_n7283 nq=$abc$71600$new_n7390
.subckt or2_x1 i0=$abc$71600$new_n7389 i1=$abc$71600$new_n7283 q=$abc$71600$new_n7391
.subckt nexor2_x0 i0=$abc$71600$new_n7390 i1=$abc$71600$new_n7388 nq=$abc$71600$new_n7392
.subckt nexor2_x0 i0=$abc$71600$new_n7390 i1=$abc$71600$new_n7387 nq=$abc$71600$new_n7393
.subckt nexor2_x0 i0=$abc$71600$new_n7392 i1=$abc$71600$new_n7293 nq=$abc$71600$new_n7394
.subckt or2_x1 i0=$abc$71600$new_n7394 i1=$abc$71600$new_n7237 q=$abc$71600$new_n7395
.subckt and2_x1 i0=$abc$71600$new_n7394 i1=$abc$71600$new_n7237 q=$abc$71600$new_n7396
.subckt nexor2_x0 i0=$abc$71600$new_n7394 i1=$abc$71600$new_n7238 nq=$abc$71600$new_n7397
.subckt nexor2_x0 i0=$abc$71600$new_n7397 i1=$abc$71600$new_n7385 nq=$abc$71600$new_n7398
.subckt nexor2_x0 i0=$abc$71600$new_n7397 i1=$abc$71600$new_n7386 nq=$abc$71600$new_n7399
.subckt nexor2_x0 i0=$abc$71600$new_n7398 i1=$abc$71600$new_n7196 nq=$abc$71600$new_n7400
.subckt nexor2_x0 i0=$abc$71600$new_n7398 i1=$abc$71600$new_n7195 nq=$abc$71600$new_n7401
.subckt and2_x1 i0=$abc$71600$new_n7400 i1=$abc$71600$new_n7384 q=$abc$71600$new_n7402
.subckt nand2_x0 i0=$abc$71600$new_n7400 i1=$abc$71600$new_n7384 nq=$abc$71600$new_n7403
.subckt and2_x1 i0=$abc$71600$new_n7401 i1=$abc$71600$new_n7383 q=$abc$71600$new_n7404
.subckt nand2_x0 i0=$abc$71600$new_n7401 i1=$abc$71600$new_n7383 nq=$abc$71600$new_n7405
.subckt nexor2_x0 i0=$abc$71600$new_n7400 i1=$abc$71600$new_n7383 nq=$abc$71600$new_n7406
.subckt nexor2_x0 i0=$abc$71600$new_n7406 i1=$abc$71600$new_n7382 nq=$abc$71600$new_n7407
.subckt nexor2_x0 i0=$abc$71600$new_n7406 i1=$abc$71600$new_n7381 nq=$abc$71600$new_n7408
.subckt and21nor_x0 i0=$abc$71600$new_n7305 i1=$abc$71600$new_n7356 i2=$abc$71600$new_n7408 nq=$abc$71600$new_n7409
.subckt or21nand_x0 i0=$abc$71600$new_n7304 i1=$abc$71600$new_n7355 i2=$abc$71600$new_n7407 nq=$abc$71600$new_n7410
.subckt and21nor_x0 i0=$abc$71600$new_n7326 i1=$abc$71600$new_n7348 i2=$abc$71600$new_n7345 nq=$abc$71600$new_n7411
.subckt or21nand_x0 i0=$abc$71600$new_n7325 i1=$abc$71600$new_n7347 i2=$abc$71600$new_n7346 nq=$abc$71600$new_n7412
.subckt nexor2_x0 i0=$abc$71600$new_n7407 i1=$abc$71600$new_n7357 nq=$abc$71600$new_n7413
.subckt nexor2_x0 i0=$abc$71600$new_n7407 i1=$abc$71600$new_n7358 nq=$abc$71600$new_n7414
.subckt and21nor_x0 i0=$abc$71600$new_n7413 i1=$abc$71600$new_n7412 i2=$abc$71600$new_n7409 nq=$abc$71600$new_n7415
.subckt or21nand_x0 i0=$abc$71600$new_n7414 i1=$abc$71600$new_n7411 i2=$abc$71600$new_n7410 nq=$abc$71600$new_n7416
.subckt or21nand_x0 i0=$abc$71600$new_n7359 i1=$abc$71600$new_n7379 i2=$abc$71600$new_n7378 nq=$abc$71600$new_n7417
.subckt and21nor_x0 i0=$abc$71600$new_n7381 i1=$abc$71600$new_n7405 i2=$abc$71600$new_n7402 nq=$abc$71600$new_n7418
.subckt or21nand_x0 i0=$abc$71600$new_n7382 i1=$abc$71600$new_n7404 i2=$abc$71600$new_n7403 nq=$abc$71600$new_n7419
.subckt and21nor_x0 i0=$abc$71600$new_n7330 i1=$abc$71600$new_n7372 i2=$abc$71600$new_n7369 nq=$abc$71600$new_n7420
.subckt or21nand_x0 i0=$abc$71600$new_n7331 i1=$abc$71600$new_n7371 i2=$abc$71600$new_n7370 nq=$abc$71600$new_n7421
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3251 q=$abc$71600$new_n7422
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3251 nq=$abc$71600$new_n7423
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[15] q=$abc$71600$new_n7424
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[15] i3=$abc$71600$new_n3251 q=$abc$71600$new_n7425
.subckt nexor2_x0 i0=$abc$71600$new_n7424 i1=$abc$71600$new_n7423 nq=$abc$71600$new_n7426
.subckt nexor2_x0 i0=$abc$71600$new_n7424 i1=$abc$71600$new_n7422 nq=$abc$71600$new_n7427
.subckt and21nor_x0 i0=$abc$71600$new_n7390 i1=$abc$71600$new_n7387 i2=$abc$71600$new_n7283 nq=$abc$71600$new_n7428
.subckt or21nand_x0 i0=$abc$71600$new_n7389 i1=$abc$71600$new_n7388 i2=$abc$71600$new_n7284 nq=$abc$71600$new_n7429
.subckt and2_x1 i0=$abc$71600$new_n7429 i1=$abc$71600$new_n7426 q=$abc$71600$new_n7430
.subckt nand2_x0 i0=$abc$71600$new_n7428 i1=$abc$71600$new_n7427 nq=$abc$71600$new_n7431
.subckt nexor2_x0 i0=$abc$71600$new_n7428 i1=$abc$71600$new_n7426 nq=$abc$71600$new_n7432
.subckt nexor2_x0 i0=$abc$71600$new_n7432 i1=$abc$71600$new_n7365 nq=$abc$71600$new_n7433
.subckt nexor2_x0 i0=$abc$71600$new_n7432 i1=$abc$71600$new_n7364 nq=$abc$71600$new_n7434
.subckt or21nand_x0 i0=$abc$71600$new_n7385 i1=$abc$71600$new_n7396 i2=$abc$71600$new_n7395 nq=$abc$71600$new_n7435
.subckt nand2_x0 i0=$abc$71600$new_n7435 i1=$abc$71600$new_n7433 nq=$abc$71600$new_n7436
.subckt nor2_x0 i0=$abc$71600$new_n7435 i1=$abc$71600$new_n7433 nq=$abc$71600$new_n7437
.subckt nexor2_x0 i0=$abc$71600$new_n7435 i1=$abc$71600$new_n7434 nq=$abc$71600$new_n7438
.subckt nexor2_x0 i0=$abc$71600$new_n7438 i1=$abc$71600$new_n7420 nq=$abc$71600$new_n7439
.subckt nexor2_x0 i0=$abc$71600$new_n7438 i1=$abc$71600$new_n7421 nq=$abc$71600$new_n7440
.subckt and21nor_x0 i0=$abc$71600$new_n7398 i1=$abc$71600$new_n7195 i2=$abc$71600$new_n7187 nq=$abc$71600$new_n7441
.subckt or21nand_x0 i0=$abc$71600$new_n7399 i1=$abc$71600$new_n7196 i2=$abc$71600$new_n7188 nq=$abc$71600$new_n7442
.subckt and21nor_x0 i0=$abc$71600$new_n7392 i1=$abc$71600$new_n7293 i2=$abc$71600$new_n7260 nq=$abc$71600$new_n7443
.subckt or21nand_x0 i0=$abc$71600$new_n7393 i1=$abc$71600$new_n7292 i2=$abc$71600$new_n7261 nq=$abc$71600$new_n7444
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[14] q=$abc$71600$new_n7445
.subckt nexor2_x0 i0=$abc$71600$new_n7445 i1=$abc$71600$new_n7391 nq=$abc$71600$new_n7446
.subckt nexor2_x0 i0=$abc$71600$new_n7446 i1=$abc$71600$new_n7293 nq=$abc$71600$new_n7447
.subckt nor2_x0 i0=$abc$71600$new_n7447 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7448
.subckt nand2_x0 i0=$abc$71600$new_n7447 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7449
.subckt nexor2_x0 i0=$abc$71600$new_n7447 i1=$abc$71600$new_n7238 nq=$abc$71600$new_n7450
.subckt nexor2_x0 i0=$abc$71600$new_n7450 i1=$abc$71600$new_n7443 nq=$abc$71600$new_n7451
.subckt nexor2_x0 i0=$abc$71600$new_n7451 i1=$abc$71600$new_n7196 nq=$abc$71600$new_n7452
.subckt nexor2_x0 i0=$abc$71600$new_n7451 i1=$abc$71600$new_n7195 nq=$abc$71600$new_n7453
.subckt and2_x1 i0=$abc$71600$new_n7452 i1=$abc$71600$new_n7442 q=$abc$71600$new_n7454
.subckt nand2_x0 i0=$abc$71600$new_n7453 i1=$abc$71600$new_n7441 nq=$abc$71600$new_n7455
.subckt nexor2_x0 i0=$abc$71600$new_n7452 i1=$abc$71600$new_n7441 nq=$abc$71600$new_n7456
.subckt nexor2_x0 i0=$abc$71600$new_n7456 i1=$abc$71600$new_n7440 nq=$abc$71600$new_n7457
.subckt and2_x1 i0=$abc$71600$new_n7457 i1=$abc$71600$new_n7419 q=$abc$71600$new_n7458
.subckt nexor2_x0 i0=$abc$71600$new_n7457 i1=$abc$71600$new_n7418 nq=$abc$71600$new_n7459
.subckt nexor2_x0 i0=$abc$71600$new_n7459 i1=$abc$71600$new_n7417 nq=$abc$71600$new_n7460
.subckt or2_x1 i0=$abc$71600$new_n7460 i1=$abc$71600$new_n7415 q=$abc$71600$new_n7461
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[10] q=$abc$71600$new_n7462
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[10] nq=$abc$71600$new_n7463
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7464
.subckt and4_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7465
.subckt nand4_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] nq=$abc$71600$new_n7466
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[11] q=$abc$71600$new_n7467
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[11] nq=$abc$71600$new_n7468
.subckt and2_x1 i0=$abc$71600$new_n7463 i1=$abc$71600$new_n7197 q=$abc$71600$new_n7469
.subckt nand2_x0 i0=$abc$71600$new_n7463 i1=$abc$71600$new_n7197 nq=$abc$71600$new_n7470
.subckt nexor2_x0 i0=$abc$71600$new_n7462 i1=$abc$71600$new_n7197 nq=$abc$71600$new_n7471
.subckt and21nor_x0 i0=$abc$71600$new_n7470 i1=$abc$71600$new_n7467 i2=$abc$71600$new_n7465 nq=$abc$71600$new_n7472
.subckt or21nand_x0 i0=$abc$71600$new_n7469 i1=$abc$71600$new_n7468 i2=$abc$71600$new_n7466 nq=$abc$71600$new_n7473
.subckt nexor2_x0 i0=$abc$71600$new_n7209 i1=$abc$71600$new_n7207 nq=$abc$71600$new_n7474
.subckt nexor2_x0 i0=$abc$71600$new_n7209 i1=$abc$71600$new_n7206 nq=$abc$71600$new_n7475
.subckt and2_x1 i0=$abc$71600$new_n7474 i1=$abc$71600$new_n7473 q=$abc$71600$new_n7476
.subckt nand2_x0 i0=$abc$71600$new_n7474 i1=$abc$71600$new_n7473 nq=$abc$71600$new_n7477
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[11] q=$abc$71600$new_n7478
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[11] nq=$abc$71600$new_n7479
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[12] q=$abc$71600$new_n7480
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[12] nq=$abc$71600$new_n7481
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[12] nq=$abc$71600$new_n7482
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[13] i2=alu_m.muls.b[12] i3=alu_m.muls.a[12] q=$abc$71600$new_n7483
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[13] i2=alu_m.muls.b[12] i3=alu_m.muls.a[12] nq=$abc$71600$new_n7484
.subckt and2_x1 i0=$abc$71600$new_n7481 i1=$abc$71600$new_n7226 q=$abc$71600$new_n7485
.subckt nand2_x0 i0=$abc$71600$new_n7481 i1=$abc$71600$new_n7226 nq=$abc$71600$new_n7486
.subckt nexor2_x0 i0=$abc$71600$new_n7480 i1=$abc$71600$new_n7226 nq=$abc$71600$new_n7487
.subckt nexor2_x0 i0=$abc$71600$new_n7487 i1=$abc$71600$new_n7479 nq=$abc$71600$new_n7488
.subckt nexor2_x0 i0=$abc$71600$new_n7487 i1=$abc$71600$new_n7478 nq=$abc$71600$new_n7489
.subckt and2_x1 i0=$abc$71600$new_n7475 i1=$abc$71600$new_n7472 q=$abc$71600$new_n7490
.subckt nand2_x0 i0=$abc$71600$new_n7475 i1=$abc$71600$new_n7472 nq=$abc$71600$new_n7491
.subckt nexor2_x0 i0=$abc$71600$new_n7474 i1=$abc$71600$new_n7472 nq=$abc$71600$new_n7492
.subckt and21nor_x0 i0=$abc$71600$new_n7491 i1=$abc$71600$new_n7488 i2=$abc$71600$new_n7476 nq=$abc$71600$new_n7493
.subckt or21nand_x0 i0=$abc$71600$new_n7490 i1=$abc$71600$new_n7489 i2=$abc$71600$new_n7477 nq=$abc$71600$new_n7494
.subckt nexor2_x0 i0=$abc$71600$new_n7233 i1=$abc$71600$new_n7232 nq=$abc$71600$new_n7495
.subckt nexor2_x0 i0=$abc$71600$new_n7233 i1=$abc$71600$new_n7231 nq=$abc$71600$new_n7496
.subckt and2_x1 i0=$abc$71600$new_n7495 i1=$abc$71600$new_n7238 q=$abc$71600$new_n7497
.subckt nand2_x0 i0=$abc$71600$new_n7495 i1=$abc$71600$new_n7238 nq=$abc$71600$new_n7498
.subckt and2_x1 i0=$abc$71600$new_n7496 i1=$abc$71600$new_n7237 q=$abc$71600$new_n7499
.subckt nand2_x0 i0=$abc$71600$new_n7496 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7500
.subckt nexor2_x0 i0=$abc$71600$new_n7495 i1=$abc$71600$new_n7237 nq=$abc$71600$new_n7501
.subckt nexor2_x0 i0=$abc$71600$new_n7501 i1=$abc$71600$new_n7493 nq=$abc$71600$new_n7502
.subckt nexor2_x0 i0=$abc$71600$new_n7501 i1=$abc$71600$new_n7494 nq=$abc$71600$new_n7503
.subckt and21nor_x0 i0=$abc$71600$new_n7502 i1=$abc$71600$new_n7195 i2=$abc$71600$new_n7187 nq=$abc$71600$new_n7504
.subckt or21nand_x0 i0=$abc$71600$new_n7503 i1=$abc$71600$new_n7196 i2=$abc$71600$new_n7188 nq=$abc$71600$new_n7505
.subckt nexor2_x0 i0=$abc$71600$new_n7272 i1=$abc$71600$new_n7196 nq=$abc$71600$new_n7506
.subckt nexor2_x0 i0=$abc$71600$new_n7272 i1=$abc$71600$new_n7195 nq=$abc$71600$new_n7507
.subckt and2_x1 i0=$abc$71600$new_n7506 i1=$abc$71600$new_n7505 q=$abc$71600$new_n7508
.subckt nand2_x0 i0=$abc$71600$new_n7506 i1=$abc$71600$new_n7505 nq=$abc$71600$new_n7509
.subckt nexor2_x0 i0=$abc$71600$new_n7319 i1=$abc$71600$new_n7318 nq=$abc$71600$new_n7510
.subckt nexor2_x0 i0=$abc$71600$new_n7319 i1=$abc$71600$new_n7317 nq=$abc$71600$new_n7511
.subckt and21nor_x0 i0=$abc$71600$new_n7478 i1=$abc$71600$new_n7486 i2=$abc$71600$new_n7483 nq=$abc$71600$new_n7512
.subckt or21nand_x0 i0=$abc$71600$new_n7479 i1=$abc$71600$new_n7485 i2=$abc$71600$new_n7484 nq=$abc$71600$new_n7513
.subckt and2_x1 i0=$abc$71600$new_n7513 i1=$abc$71600$new_n7510 q=$abc$71600$new_n7514
.subckt nand2_x0 i0=$abc$71600$new_n7513 i1=$abc$71600$new_n7510 nq=$abc$71600$new_n7515
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3244 q=$abc$71600$new_n7516
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3244 nq=$abc$71600$new_n7517
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[10] q=$abc$71600$new_n7518
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[10] i3=$abc$71600$new_n3244 q=$abc$71600$new_n7519
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[10] i3=$abc$71600$new_n3244 nq=$abc$71600$new_n7520
.subckt and2_x1 i0=$abc$71600$new_n7512 i1=$abc$71600$new_n7511 q=$abc$71600$new_n7521
.subckt nand2_x0 i0=$abc$71600$new_n7512 i1=$abc$71600$new_n7511 nq=$abc$71600$new_n7522
.subckt nexor2_x0 i0=$abc$71600$new_n7512 i1=$abc$71600$new_n7510 nq=$abc$71600$new_n7523
.subckt and21nor_x0 i0=$abc$71600$new_n7522 i1=$abc$71600$new_n7519 i2=$abc$71600$new_n7514 nq=$abc$71600$new_n7524
.subckt or21nand_x0 i0=$abc$71600$new_n7521 i1=$abc$71600$new_n7520 i2=$abc$71600$new_n7515 nq=$abc$71600$new_n7525
.subckt nexor2_x0 i0=$abc$71600$new_n7324 i1=$abc$71600$new_n7321 nq=$abc$71600$new_n7526
.subckt nexor2_x0 i0=$abc$71600$new_n7324 i1=$abc$71600$new_n7320 nq=$abc$71600$new_n7527
.subckt and21nor_x0 i0=$abc$71600$new_n7494 i1=$abc$71600$new_n7500 i2=$abc$71600$new_n7497 nq=$abc$71600$new_n7528
.subckt or21nand_x0 i0=$abc$71600$new_n7493 i1=$abc$71600$new_n7499 i2=$abc$71600$new_n7498 nq=$abc$71600$new_n7529
.subckt and2_x1 i0=$abc$71600$new_n7529 i1=$abc$71600$new_n7526 q=$abc$71600$new_n7530
.subckt nand2_x0 i0=$abc$71600$new_n7529 i1=$abc$71600$new_n7526 nq=$abc$71600$new_n7531
.subckt and2_x1 i0=$abc$71600$new_n7528 i1=$abc$71600$new_n7527 q=$abc$71600$new_n7532
.subckt nand2_x0 i0=$abc$71600$new_n7528 i1=$abc$71600$new_n7527 nq=$abc$71600$new_n7533
.subckt nexor2_x0 i0=$abc$71600$new_n7528 i1=$abc$71600$new_n7526 nq=$abc$71600$new_n7534
.subckt nexor2_x0 i0=$abc$71600$new_n7534 i1=$abc$71600$new_n7524 nq=$abc$71600$new_n7535
.subckt nexor2_x0 i0=$abc$71600$new_n7534 i1=$abc$71600$new_n7525 nq=$abc$71600$new_n7536
.subckt and2_x1 i0=$abc$71600$new_n7507 i1=$abc$71600$new_n7504 q=$abc$71600$new_n7537
.subckt nand2_x0 i0=$abc$71600$new_n7507 i1=$abc$71600$new_n7504 nq=$abc$71600$new_n7538
.subckt nexor2_x0 i0=$abc$71600$new_n7506 i1=$abc$71600$new_n7504 nq=$abc$71600$new_n7539
.subckt nexor2_x0 i0=$abc$71600$new_n7506 i1=$abc$71600$new_n7505 nq=$abc$71600$new_n7540
.subckt nand2_x0 i0=$abc$71600$new_n7539 i1=$abc$71600$new_n7535 nq=$abc$71600$new_n7541
.subckt and21nor_x0 i0=$abc$71600$new_n7538 i1=$abc$71600$new_n7535 i2=$abc$71600$new_n7508 nq=$abc$71600$new_n7542
.subckt or21nand_x0 i0=$abc$71600$new_n7537 i1=$abc$71600$new_n7536 i2=$abc$71600$new_n7509 nq=$abc$71600$new_n7543
.subckt nexor2_x0 i0=$abc$71600$new_n7354 i1=$abc$71600$new_n7351 nq=$abc$71600$new_n7544
.subckt and2_x1 i0=$abc$71600$new_n7544 i1=$abc$71600$new_n7543 q=$abc$71600$new_n7545
.subckt nand2_x0 i0=$abc$71600$new_n7544 i1=$abc$71600$new_n7543 nq=$abc$71600$new_n7546
.subckt and21nor_x0 i0=$abc$71600$new_n7525 i1=$abc$71600$new_n7533 i2=$abc$71600$new_n7530 nq=$abc$71600$new_n7547
.subckt or21nand_x0 i0=$abc$71600$new_n7524 i1=$abc$71600$new_n7532 i2=$abc$71600$new_n7531 nq=$abc$71600$new_n7548
.subckt nexor2_x0 i0=$abc$71600$new_n7544 i1=$abc$71600$new_n7542 nq=$abc$71600$new_n7549
.subckt nexor2_x0 i0=$abc$71600$new_n7544 i1=$abc$71600$new_n7543 nq=$abc$71600$new_n7550
.subckt and21nor_x0 i0=$abc$71600$new_n7549 i1=$abc$71600$new_n7548 i2=$abc$71600$new_n7545 nq=$abc$71600$new_n7551
.subckt or21nand_x0 i0=$abc$71600$new_n7550 i1=$abc$71600$new_n7547 i2=$abc$71600$new_n7546 nq=$abc$71600$new_n7552
.subckt nexor2_x0 i0=$abc$71600$new_n7413 i1=$abc$71600$new_n7411 nq=$abc$71600$new_n7553
.subckt nand2_x0 i0=$abc$71600$new_n7553 i1=$abc$71600$new_n7552 nq=$abc$71600$new_n7554
.subckt nexor2_x0 i0=$abc$71600$new_n7192 i1=$abc$71600$new_n7186 nq=$abc$71600$new_n7555
.subckt nexor2_x0 i0=$abc$71600$new_n7192 i1=$abc$71600$new_n7185 nq=$abc$71600$new_n7556
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[8] q=$abc$71600$new_n7557
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[8] nq=$abc$71600$new_n7558
.subckt nor3_x0 i0=$abc$71600$new_n7558 i1=$abc$71600$new_n7172 i2=$abc$71600$new_n7170 nq=$abc$71600$new_n7559
.subckt nor2_x0 i0=$abc$71600$new_n7559 i1=$abc$71600$new_n7170 nq=$abc$71600$new_n7560
.subckt or21nand_x0 i0=$abc$71600$new_n7558 i1=$abc$71600$new_n7172 i2=$abc$71600$new_n7171 nq=$abc$71600$new_n7561
.subckt nexor2_x0 i0=$abc$71600$new_n7560 i1=$abc$71600$new_n7181 nq=$abc$71600$new_n7562
.subckt nexor2_x0 i0=$abc$71600$new_n7560 i1=$abc$71600$new_n7182 nq=$abc$71600$new_n7563
.subckt and21nor_x0 i0=$abc$71600$new_n7562 i1=$abc$71600$new_n7192 i2=$abc$71600$new_n7165 nq=$abc$71600$new_n7564
.subckt or21nand_x0 i0=$abc$71600$new_n7563 i1=$abc$71600$new_n7193 i2=$abc$71600$new_n7166 nq=$abc$71600$new_n7565
.subckt nand2_x0 i0=$abc$71600$new_n7565 i1=$abc$71600$new_n7555 nq=$abc$71600$new_n7566
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[10] q=$abc$71600$new_n7567
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[10] nq=$abc$71600$new_n7568
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7569
.subckt and4_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7570
.subckt nand4_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] nq=$abc$71600$new_n7571
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[11] q=$abc$71600$new_n7572
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[11] nq=$abc$71600$new_n7573
.subckt and2_x1 i0=$abc$71600$new_n7568 i1=$abc$71600$new_n7464 q=$abc$71600$new_n7574
.subckt nand2_x0 i0=$abc$71600$new_n7568 i1=$abc$71600$new_n7464 nq=$abc$71600$new_n7575
.subckt nexor2_x0 i0=$abc$71600$new_n7567 i1=$abc$71600$new_n7464 nq=$abc$71600$new_n7576
.subckt and21nor_x0 i0=$abc$71600$new_n7575 i1=$abc$71600$new_n7572 i2=$abc$71600$new_n7570 nq=$abc$71600$new_n7577
.subckt or21nand_x0 i0=$abc$71600$new_n7574 i1=$abc$71600$new_n7573 i2=$abc$71600$new_n7571 nq=$abc$71600$new_n7578
.subckt nexor2_x0 i0=$abc$71600$new_n7471 i1=$abc$71600$new_n7468 nq=$abc$71600$new_n7579
.subckt nexor2_x0 i0=$abc$71600$new_n7471 i1=$abc$71600$new_n7467 nq=$abc$71600$new_n7580
.subckt and2_x1 i0=$abc$71600$new_n7579 i1=$abc$71600$new_n7578 q=$abc$71600$new_n7581
.subckt nand2_x0 i0=$abc$71600$new_n7579 i1=$abc$71600$new_n7578 nq=$abc$71600$new_n7582
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[10] q=$abc$71600$new_n7583
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[10] nq=$abc$71600$new_n7584
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[11] q=$abc$71600$new_n7585
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[11] nq=$abc$71600$new_n7586
.subckt and2_x1 i0=$abc$71600$new_n7586 i1=$abc$71600$new_n7482 q=$abc$71600$new_n7587
.subckt nand2_x0 i0=$abc$71600$new_n7586 i1=$abc$71600$new_n7482 nq=$abc$71600$new_n7588
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[11] nq=$abc$71600$new_n7589
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[12] i3=alu_m.muls.a[11] q=$abc$71600$new_n7590
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[12] i3=alu_m.muls.a[11] nq=$abc$71600$new_n7591
.subckt nexor2_x0 i0=$abc$71600$new_n7585 i1=$abc$71600$new_n7482 nq=$abc$71600$new_n7592
.subckt nexor2_x0 i0=$abc$71600$new_n7592 i1=$abc$71600$new_n7584 nq=$abc$71600$new_n7593
.subckt nexor2_x0 i0=$abc$71600$new_n7592 i1=$abc$71600$new_n7583 nq=$abc$71600$new_n7594
.subckt and2_x1 i0=$abc$71600$new_n7580 i1=$abc$71600$new_n7577 q=$abc$71600$new_n7595
.subckt nand2_x0 i0=$abc$71600$new_n7580 i1=$abc$71600$new_n7577 nq=$abc$71600$new_n7596
.subckt nexor2_x0 i0=$abc$71600$new_n7579 i1=$abc$71600$new_n7577 nq=$abc$71600$new_n7597
.subckt and21nor_x0 i0=$abc$71600$new_n7596 i1=$abc$71600$new_n7593 i2=$abc$71600$new_n7581 nq=$abc$71600$new_n7598
.subckt or21nand_x0 i0=$abc$71600$new_n7595 i1=$abc$71600$new_n7594 i2=$abc$71600$new_n7582 nq=$abc$71600$new_n7599
.subckt nexor2_x0 i0=$abc$71600$new_n7492 i1=$abc$71600$new_n7489 nq=$abc$71600$new_n7600
.subckt nexor2_x0 i0=$abc$71600$new_n7492 i1=$abc$71600$new_n7488 nq=$abc$71600$new_n7601
.subckt and21nor_x0 i0=$abc$71600$new_n7561 i1=$abc$71600$new_n7181 i2=$abc$71600$new_n7179 nq=$abc$71600$new_n7602
.subckt or21nand_x0 i0=$abc$71600$new_n7560 i1=$abc$71600$new_n7182 i2=$abc$71600$new_n7180 nq=$abc$71600$new_n7603
.subckt and2_x1 i0=$abc$71600$new_n7603 i1=$abc$71600$new_n7600 q=$abc$71600$new_n7604
.subckt nand2_x0 i0=$abc$71600$new_n7603 i1=$abc$71600$new_n7600 nq=$abc$71600$new_n7605
.subckt and2_x1 i0=$abc$71600$new_n7602 i1=$abc$71600$new_n7601 q=$abc$71600$new_n7606
.subckt nand2_x0 i0=$abc$71600$new_n7602 i1=$abc$71600$new_n7601 nq=$abc$71600$new_n7607
.subckt nexor2_x0 i0=$abc$71600$new_n7602 i1=$abc$71600$new_n7600 nq=$abc$71600$new_n7608
.subckt nexor2_x0 i0=$abc$71600$new_n7608 i1=$abc$71600$new_n7598 nq=$abc$71600$new_n7609
.subckt nexor2_x0 i0=$abc$71600$new_n7608 i1=$abc$71600$new_n7599 nq=$abc$71600$new_n7610
.subckt and2_x1 i0=$abc$71600$new_n7564 i1=$abc$71600$new_n7556 q=$abc$71600$new_n7611
.subckt nexor2_x0 i0=$abc$71600$new_n7564 i1=$abc$71600$new_n7555 nq=$abc$71600$new_n7612
.subckt nexor2_x0 i0=$abc$71600$new_n7564 i1=$abc$71600$new_n7556 nq=$abc$71600$new_n7613
.subckt nand2_x0 i0=$abc$71600$new_n7612 i1=$abc$71600$new_n7609 nq=$abc$71600$new_n7614
.subckt or21nand_x0 i0=$abc$71600$new_n7611 i1=$abc$71600$new_n7610 i2=$abc$71600$new_n7566 nq=$abc$71600$new_n7615
.subckt nexor2_x0 i0=$abc$71600$new_n7502 i1=$abc$71600$new_n7196 nq=$abc$71600$new_n7616
.subckt and2_x1 i0=$abc$71600$new_n7616 i1=$abc$71600$new_n7615 q=$abc$71600$new_n7617
.subckt nand2_x0 i0=$abc$71600$new_n7616 i1=$abc$71600$new_n7615 nq=$abc$71600$new_n7618
.subckt nexor2_x0 i0=$abc$71600$new_n7518 i1=$abc$71600$new_n7517 nq=$abc$71600$new_n7619
.subckt nexor2_x0 i0=$abc$71600$new_n7518 i1=$abc$71600$new_n7516 nq=$abc$71600$new_n7620
.subckt and21nor_x0 i0=$abc$71600$new_n7583 i1=$abc$71600$new_n7588 i2=$abc$71600$new_n7590 nq=$abc$71600$new_n7621
.subckt or21nand_x0 i0=$abc$71600$new_n7584 i1=$abc$71600$new_n7587 i2=$abc$71600$new_n7591 nq=$abc$71600$new_n7622
.subckt and2_x1 i0=$abc$71600$new_n7622 i1=$abc$71600$new_n7619 q=$abc$71600$new_n7623
.subckt nand2_x0 i0=$abc$71600$new_n7622 i1=$abc$71600$new_n7619 nq=$abc$71600$new_n7624
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3242 q=$abc$71600$new_n7625
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3242 nq=$abc$71600$new_n7626
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[9] q=$abc$71600$new_n7627
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[9] i3=$abc$71600$new_n3242 q=$abc$71600$new_n7628
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[9] i3=$abc$71600$new_n3242 nq=$abc$71600$new_n7629
.subckt and2_x1 i0=$abc$71600$new_n7621 i1=$abc$71600$new_n7620 q=$abc$71600$new_n7630
.subckt nand2_x0 i0=$abc$71600$new_n7621 i1=$abc$71600$new_n7620 nq=$abc$71600$new_n7631
.subckt nexor2_x0 i0=$abc$71600$new_n7621 i1=$abc$71600$new_n7619 nq=$abc$71600$new_n7632
.subckt and21nor_x0 i0=$abc$71600$new_n7631 i1=$abc$71600$new_n7628 i2=$abc$71600$new_n7623 nq=$abc$71600$new_n7633
.subckt or21nand_x0 i0=$abc$71600$new_n7630 i1=$abc$71600$new_n7629 i2=$abc$71600$new_n7624 nq=$abc$71600$new_n7634
.subckt nexor2_x0 i0=$abc$71600$new_n7523 i1=$abc$71600$new_n7520 nq=$abc$71600$new_n7635
.subckt nexor2_x0 i0=$abc$71600$new_n7523 i1=$abc$71600$new_n7519 nq=$abc$71600$new_n7636
.subckt and21nor_x0 i0=$abc$71600$new_n7599 i1=$abc$71600$new_n7607 i2=$abc$71600$new_n7604 nq=$abc$71600$new_n7637
.subckt or21nand_x0 i0=$abc$71600$new_n7598 i1=$abc$71600$new_n7606 i2=$abc$71600$new_n7605 nq=$abc$71600$new_n7638
.subckt and2_x1 i0=$abc$71600$new_n7638 i1=$abc$71600$new_n7635 q=$abc$71600$new_n7639
.subckt nand2_x0 i0=$abc$71600$new_n7638 i1=$abc$71600$new_n7635 nq=$abc$71600$new_n7640
.subckt and2_x1 i0=$abc$71600$new_n7637 i1=$abc$71600$new_n7636 q=$abc$71600$new_n7641
.subckt nand2_x0 i0=$abc$71600$new_n7637 i1=$abc$71600$new_n7636 nq=$abc$71600$new_n7642
.subckt nexor2_x0 i0=$abc$71600$new_n7637 i1=$abc$71600$new_n7635 nq=$abc$71600$new_n7643
.subckt nexor2_x0 i0=$abc$71600$new_n7643 i1=$abc$71600$new_n7633 nq=$abc$71600$new_n7644
.subckt nexor2_x0 i0=$abc$71600$new_n7643 i1=$abc$71600$new_n7634 nq=$abc$71600$new_n7645
.subckt nor2_x0 i0=$abc$71600$new_n7616 i1=$abc$71600$new_n7615 nq=$abc$71600$new_n7646
.subckt or2_x1 i0=$abc$71600$new_n7616 i1=$abc$71600$new_n7615 q=$abc$71600$new_n7647
.subckt nexor2_x0 i0=$abc$71600$new_n7616 i1=$abc$71600$new_n7615 nq=$abc$71600$new_n7648
.subckt and21nor_x0 i0=$abc$71600$new_n7647 i1=$abc$71600$new_n7644 i2=$abc$71600$new_n7617 nq=$abc$71600$new_n7649
.subckt or21nand_x0 i0=$abc$71600$new_n7646 i1=$abc$71600$new_n7645 i2=$abc$71600$new_n7618 nq=$abc$71600$new_n7650
.subckt nand2_x0 i0=$abc$71600$new_n7540 i1=$abc$71600$new_n7536 nq=$abc$71600$new_n7651
.subckt nexor2_x0 i0=$abc$71600$new_n7539 i1=$abc$71600$new_n7536 nq=$abc$71600$new_n7652
.subckt and3_x1 i0=$abc$71600$new_n7651 i1=$abc$71600$new_n7650 i2=$abc$71600$new_n7541 q=$abc$71600$new_n7653
.subckt and21nor_x0 i0=$abc$71600$new_n7634 i1=$abc$71600$new_n7642 i2=$abc$71600$new_n7639 nq=$abc$71600$new_n7654
.subckt or21nand_x0 i0=$abc$71600$new_n7633 i1=$abc$71600$new_n7641 i2=$abc$71600$new_n7640 nq=$abc$71600$new_n7655
.subckt nexor2_x0 i0=$abc$71600$new_n7652 i1=$abc$71600$new_n7649 nq=$abc$71600$new_n7656
.subckt nexor2_x0 i0=$abc$71600$new_n7652 i1=$abc$71600$new_n7650 nq=$abc$71600$new_n7657
.subckt nand2_x0 i0=$abc$71600$new_n7656 i1=$abc$71600$new_n7655 nq=$abc$71600$new_n7658
.subckt and21nor_x0 i0=$abc$71600$new_n7656 i1=$abc$71600$new_n7655 i2=$abc$71600$new_n7653 nq=$abc$71600$new_n7659
.subckt nexor2_x0 i0=$abc$71600$new_n7549 i1=$abc$71600$new_n7548 nq=$abc$71600$new_n7660
.subckt nor2_x0 i0=$abc$71600$new_n7660 i1=$abc$71600$new_n7659 nq=$abc$71600$new_n7661
.subckt nexor2_x0 i0=$abc$71600$new_n7660 i1=$abc$71600$new_n7659 nq=$abc$71600$new_n7662
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[7] q=$abc$71600$new_n7663
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[7] nq=$abc$71600$new_n7664
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[6] nq=$abc$71600$new_n7665
.subckt and4_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.a[15] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] q=$abc$71600$new_n7666
.subckt nand4_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.a[15] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] nq=$abc$71600$new_n7667
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[8] q=$abc$71600$new_n7668
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[8] nq=$abc$71600$new_n7669
.subckt and2_x1 i0=$abc$71600$new_n7664 i1=$abc$71600$new_n7169 q=$abc$71600$new_n7670
.subckt nand2_x0 i0=$abc$71600$new_n7664 i1=$abc$71600$new_n7169 nq=$abc$71600$new_n7671
.subckt nexor2_x0 i0=$abc$71600$new_n7663 i1=$abc$71600$new_n7169 nq=$abc$71600$new_n7672
.subckt and21nor_x0 i0=$abc$71600$new_n7671 i1=$abc$71600$new_n7668 i2=$abc$71600$new_n7666 nq=$abc$71600$new_n7673
.subckt or21nand_x0 i0=$abc$71600$new_n7670 i1=$abc$71600$new_n7669 i2=$abc$71600$new_n7667 nq=$abc$71600$new_n7674
.subckt nexor2_x0 i0=$abc$71600$new_n7557 i1=$abc$71600$new_n7174 nq=$abc$71600$new_n7675
.subckt nexor2_x0 i0=$abc$71600$new_n7557 i1=$abc$71600$new_n7173 nq=$abc$71600$new_n7676
.subckt and2_x1 i0=$abc$71600$new_n7675 i1=$abc$71600$new_n7168 q=$abc$71600$new_n7677
.subckt nand2_x0 i0=$abc$71600$new_n7675 i1=$abc$71600$new_n7168 nq=$abc$71600$new_n7678
.subckt and2_x1 i0=$abc$71600$new_n7676 i1=$abc$71600$new_n7167 q=$abc$71600$new_n7679
.subckt nand2_x0 i0=$abc$71600$new_n7676 i1=$abc$71600$new_n7167 nq=$abc$71600$new_n7680
.subckt nexor2_x0 i0=$abc$71600$new_n7675 i1=$abc$71600$new_n7167 nq=$abc$71600$new_n7681
.subckt nexor2_x0 i0=$abc$71600$new_n7681 i1=$abc$71600$new_n7673 nq=$abc$71600$new_n7682
.subckt nexor2_x0 i0=$abc$71600$new_n7681 i1=$abc$71600$new_n7674 nq=$abc$71600$new_n7683
.subckt and21nor_x0 i0=$abc$71600$new_n7682 i1=$abc$71600$new_n7192 i2=$abc$71600$new_n7165 nq=$abc$71600$new_n7684
.subckt or21nand_x0 i0=$abc$71600$new_n7683 i1=$abc$71600$new_n7193 i2=$abc$71600$new_n7166 nq=$abc$71600$new_n7685
.subckt nexor2_x0 i0=$abc$71600$new_n7562 i1=$abc$71600$new_n7193 nq=$abc$71600$new_n7686
.subckt nexor2_x0 i0=$abc$71600$new_n7562 i1=$abc$71600$new_n7192 nq=$abc$71600$new_n7687
.subckt nand2_x0 i0=$abc$71600$new_n7686 i1=$abc$71600$new_n7685 nq=$abc$71600$new_n7688
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[10] q=$abc$71600$new_n7689
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[10] nq=$abc$71600$new_n7690
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7691
.subckt and4_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.a[12] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7692
.subckt nand4_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.a[12] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] nq=$abc$71600$new_n7693
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[11] q=$abc$71600$new_n7694
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[11] nq=$abc$71600$new_n7695
.subckt and2_x1 i0=$abc$71600$new_n7690 i1=$abc$71600$new_n7569 q=$abc$71600$new_n7696
.subckt nand2_x0 i0=$abc$71600$new_n7690 i1=$abc$71600$new_n7569 nq=$abc$71600$new_n7697
.subckt nexor2_x0 i0=$abc$71600$new_n7689 i1=$abc$71600$new_n7569 nq=$abc$71600$new_n7698
.subckt and21nor_x0 i0=$abc$71600$new_n7697 i1=$abc$71600$new_n7694 i2=$abc$71600$new_n7692 nq=$abc$71600$new_n7699
.subckt or21nand_x0 i0=$abc$71600$new_n7696 i1=$abc$71600$new_n7695 i2=$abc$71600$new_n7693 nq=$abc$71600$new_n7700
.subckt nexor2_x0 i0=$abc$71600$new_n7576 i1=$abc$71600$new_n7573 nq=$abc$71600$new_n7701
.subckt nexor2_x0 i0=$abc$71600$new_n7576 i1=$abc$71600$new_n7572 nq=$abc$71600$new_n7702
.subckt and2_x1 i0=$abc$71600$new_n7701 i1=$abc$71600$new_n7700 q=$abc$71600$new_n7703
.subckt nand2_x0 i0=$abc$71600$new_n7701 i1=$abc$71600$new_n7700 nq=$abc$71600$new_n7704
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[9] q=$abc$71600$new_n7705
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[9] nq=$abc$71600$new_n7706
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[10] q=$abc$71600$new_n7707
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[10] nq=$abc$71600$new_n7708
.subckt and2_x1 i0=$abc$71600$new_n7708 i1=$abc$71600$new_n7589 q=$abc$71600$new_n7709
.subckt nand2_x0 i0=$abc$71600$new_n7708 i1=$abc$71600$new_n7589 nq=$abc$71600$new_n7710
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[10] nq=$abc$71600$new_n7711
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[11] i3=alu_m.muls.a[10] q=$abc$71600$new_n7712
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[11] i3=alu_m.muls.a[10] nq=$abc$71600$new_n7713
.subckt nexor2_x0 i0=$abc$71600$new_n7707 i1=$abc$71600$new_n7589 nq=$abc$71600$new_n7714
.subckt nexor2_x0 i0=$abc$71600$new_n7714 i1=$abc$71600$new_n7706 nq=$abc$71600$new_n7715
.subckt nexor2_x0 i0=$abc$71600$new_n7714 i1=$abc$71600$new_n7705 nq=$abc$71600$new_n7716
.subckt and2_x1 i0=$abc$71600$new_n7702 i1=$abc$71600$new_n7699 q=$abc$71600$new_n7717
.subckt nand2_x0 i0=$abc$71600$new_n7702 i1=$abc$71600$new_n7699 nq=$abc$71600$new_n7718
.subckt nexor2_x0 i0=$abc$71600$new_n7701 i1=$abc$71600$new_n7699 nq=$abc$71600$new_n7719
.subckt and21nor_x0 i0=$abc$71600$new_n7718 i1=$abc$71600$new_n7715 i2=$abc$71600$new_n7703 nq=$abc$71600$new_n7720
.subckt or21nand_x0 i0=$abc$71600$new_n7717 i1=$abc$71600$new_n7716 i2=$abc$71600$new_n7704 nq=$abc$71600$new_n7721
.subckt nexor2_x0 i0=$abc$71600$new_n7597 i1=$abc$71600$new_n7594 nq=$abc$71600$new_n7722
.subckt nexor2_x0 i0=$abc$71600$new_n7597 i1=$abc$71600$new_n7593 nq=$abc$71600$new_n7723
.subckt and21nor_x0 i0=$abc$71600$new_n7674 i1=$abc$71600$new_n7680 i2=$abc$71600$new_n7677 nq=$abc$71600$new_n7724
.subckt or21nand_x0 i0=$abc$71600$new_n7673 i1=$abc$71600$new_n7679 i2=$abc$71600$new_n7678 nq=$abc$71600$new_n7725
.subckt and2_x1 i0=$abc$71600$new_n7725 i1=$abc$71600$new_n7722 q=$abc$71600$new_n7726
.subckt nand2_x0 i0=$abc$71600$new_n7725 i1=$abc$71600$new_n7722 nq=$abc$71600$new_n7727
.subckt and2_x1 i0=$abc$71600$new_n7724 i1=$abc$71600$new_n7723 q=$abc$71600$new_n7728
.subckt nand2_x0 i0=$abc$71600$new_n7724 i1=$abc$71600$new_n7723 nq=$abc$71600$new_n7729
.subckt nexor2_x0 i0=$abc$71600$new_n7724 i1=$abc$71600$new_n7722 nq=$abc$71600$new_n7730
.subckt nexor2_x0 i0=$abc$71600$new_n7730 i1=$abc$71600$new_n7721 nq=$abc$71600$new_n7731
.subckt and2_x1 i0=$abc$71600$new_n7687 i1=$abc$71600$new_n7684 q=$abc$71600$new_n7732
.subckt nexor2_x0 i0=$abc$71600$new_n7686 i1=$abc$71600$new_n7684 nq=$abc$71600$new_n7733
.subckt or21nand_x0 i0=$abc$71600$new_n7732 i1=$abc$71600$new_n7731 i2=$abc$71600$new_n7688 nq=$abc$71600$new_n7734
.subckt nand2_x0 i0=$abc$71600$new_n7613 i1=$abc$71600$new_n7610 nq=$abc$71600$new_n7735
.subckt nexor2_x0 i0=$abc$71600$new_n7612 i1=$abc$71600$new_n7610 nq=$abc$71600$new_n7736
.subckt nand3_x0 i0=$abc$71600$new_n7735 i1=$abc$71600$new_n7734 i2=$abc$71600$new_n7614 nq=$abc$71600$new_n7737
.subckt nexor2_x0 i0=$abc$71600$new_n7627 i1=$abc$71600$new_n7626 nq=$abc$71600$new_n7738
.subckt nexor2_x0 i0=$abc$71600$new_n7627 i1=$abc$71600$new_n7625 nq=$abc$71600$new_n7739
.subckt and21nor_x0 i0=$abc$71600$new_n7705 i1=$abc$71600$new_n7710 i2=$abc$71600$new_n7712 nq=$abc$71600$new_n7740
.subckt or21nand_x0 i0=$abc$71600$new_n7706 i1=$abc$71600$new_n7709 i2=$abc$71600$new_n7713 nq=$abc$71600$new_n7741
.subckt and2_x1 i0=$abc$71600$new_n7741 i1=$abc$71600$new_n7738 q=$abc$71600$new_n7742
.subckt nand2_x0 i0=$abc$71600$new_n7741 i1=$abc$71600$new_n7738 nq=$abc$71600$new_n7743
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3243 q=$abc$71600$new_n7744
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3243 nq=$abc$71600$new_n7745
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[8] q=$abc$71600$new_n7746
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=$abc$71600$new_n3243 i3=alu_m.muls.a[8] q=$abc$71600$new_n7747
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=$abc$71600$new_n3243 i3=alu_m.muls.a[8] nq=$abc$71600$new_n7748
.subckt and2_x1 i0=$abc$71600$new_n7740 i1=$abc$71600$new_n7739 q=$abc$71600$new_n7749
.subckt nand2_x0 i0=$abc$71600$new_n7740 i1=$abc$71600$new_n7739 nq=$abc$71600$new_n7750
.subckt nexor2_x0 i0=$abc$71600$new_n7740 i1=$abc$71600$new_n7738 nq=$abc$71600$new_n7751
.subckt and21nor_x0 i0=$abc$71600$new_n7750 i1=$abc$71600$new_n7747 i2=$abc$71600$new_n7742 nq=$abc$71600$new_n7752
.subckt or21nand_x0 i0=$abc$71600$new_n7749 i1=$abc$71600$new_n7748 i2=$abc$71600$new_n7743 nq=$abc$71600$new_n7753
.subckt nexor2_x0 i0=$abc$71600$new_n7632 i1=$abc$71600$new_n7629 nq=$abc$71600$new_n7754
.subckt nexor2_x0 i0=$abc$71600$new_n7632 i1=$abc$71600$new_n7628 nq=$abc$71600$new_n7755
.subckt and21nor_x0 i0=$abc$71600$new_n7721 i1=$abc$71600$new_n7729 i2=$abc$71600$new_n7726 nq=$abc$71600$new_n7756
.subckt or21nand_x0 i0=$abc$71600$new_n7720 i1=$abc$71600$new_n7728 i2=$abc$71600$new_n7727 nq=$abc$71600$new_n7757
.subckt and2_x1 i0=$abc$71600$new_n7757 i1=$abc$71600$new_n7754 q=$abc$71600$new_n7758
.subckt nand2_x0 i0=$abc$71600$new_n7757 i1=$abc$71600$new_n7754 nq=$abc$71600$new_n7759
.subckt nexor2_x0 i0=$abc$71600$new_n7756 i1=$abc$71600$new_n7754 nq=$abc$71600$new_n7760
.subckt nexor2_x0 i0=$abc$71600$new_n7756 i1=$abc$71600$new_n7755 nq=$abc$71600$new_n7761
.subckt nexor2_x0 i0=$abc$71600$new_n7760 i1=$abc$71600$new_n7752 nq=$abc$71600$new_n7762
.subckt nexor2_x0 i0=$abc$71600$new_n7760 i1=$abc$71600$new_n7753 nq=$abc$71600$new_n7763
.subckt nexor2_x0 i0=$abc$71600$new_n7736 i1=$abc$71600$new_n7734 nq=$abc$71600$new_n7764
.subckt or21nand_x0 i0=$abc$71600$new_n7764 i1=$abc$71600$new_n7763 i2=$abc$71600$new_n7737 nq=$abc$71600$new_n7765
.subckt nexor2_x0 i0=$abc$71600$new_n7648 i1=$abc$71600$new_n7644 nq=$abc$71600$new_n7766
.subckt and2_x1 i0=$abc$71600$new_n7766 i1=$abc$71600$new_n7765 q=$abc$71600$new_n7767
.subckt nand2_x0 i0=$abc$71600$new_n7766 i1=$abc$71600$new_n7765 nq=$abc$71600$new_n7768
.subckt and21nor_x0 i0=$abc$71600$new_n7753 i1=$abc$71600$new_n7760 i2=$abc$71600$new_n7758 nq=$abc$71600$new_n7769
.subckt or21nand_x0 i0=$abc$71600$new_n7752 i1=$abc$71600$new_n7761 i2=$abc$71600$new_n7759 nq=$abc$71600$new_n7770
.subckt or2_x1 i0=$abc$71600$new_n7766 i1=$abc$71600$new_n7765 q=$abc$71600$new_n7771
.subckt nexor2_x0 i0=$abc$71600$new_n7766 i1=$abc$71600$new_n7765 nq=$abc$71600$new_n7772
.subckt and21nor_x0 i0=$abc$71600$new_n7771 i1=$abc$71600$new_n7770 i2=$abc$71600$new_n7767 nq=$abc$71600$new_n7773
.subckt or21nand_x0 i0=$abc$71600$new_n7772 i1=$abc$71600$new_n7769 i2=$abc$71600$new_n7768 nq=$abc$71600$new_n7774
.subckt nand2_x0 i0=$abc$71600$new_n7657 i1=$abc$71600$new_n7654 nq=$abc$71600$new_n7775
.subckt nexor2_x0 i0=$abc$71600$new_n7656 i1=$abc$71600$new_n7654 nq=$abc$71600$new_n7776
.subckt nand3_x0 i0=$abc$71600$new_n7775 i1=$abc$71600$new_n7774 i2=$abc$71600$new_n7658 nq=$abc$71600$new_n7777
.subckt nexor2_x0 i0=$abc$71600$new_n7776 i1=$abc$71600$new_n7773 nq=$abc$71600$new_n7778
.subckt nexor2_x0 i0=$abc$71600$new_n7776 i1=$abc$71600$new_n7774 nq=$abc$71600$new_n7779
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[7] q=$abc$71600$new_n7780
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[7] nq=$abc$71600$new_n7781
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[6] nq=$abc$71600$new_n7782
.subckt and4_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] q=$abc$71600$new_n7783
.subckt nand4_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] nq=$abc$71600$new_n7784
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[8] q=$abc$71600$new_n7785
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[8] nq=$abc$71600$new_n7786
.subckt and2_x1 i0=$abc$71600$new_n7781 i1=$abc$71600$new_n7665 q=$abc$71600$new_n7787
.subckt nand2_x0 i0=$abc$71600$new_n7781 i1=$abc$71600$new_n7665 nq=$abc$71600$new_n7788
.subckt nexor2_x0 i0=$abc$71600$new_n7780 i1=$abc$71600$new_n7665 nq=$abc$71600$new_n7789
.subckt and21nor_x0 i0=$abc$71600$new_n7788 i1=$abc$71600$new_n7785 i2=$abc$71600$new_n7783 nq=$abc$71600$new_n7790
.subckt or21nand_x0 i0=$abc$71600$new_n7787 i1=$abc$71600$new_n7786 i2=$abc$71600$new_n7784 nq=$abc$71600$new_n7791
.subckt nexor2_x0 i0=$abc$71600$new_n7672 i1=$abc$71600$new_n7669 nq=$abc$71600$new_n7792
.subckt nexor2_x0 i0=$abc$71600$new_n7672 i1=$abc$71600$new_n7668 nq=$abc$71600$new_n7793
.subckt and2_x1 i0=$abc$71600$new_n7792 i1=$abc$71600$new_n7168 q=$abc$71600$new_n7794
.subckt nand2_x0 i0=$abc$71600$new_n7792 i1=$abc$71600$new_n7168 nq=$abc$71600$new_n7795
.subckt and2_x1 i0=$abc$71600$new_n7793 i1=$abc$71600$new_n7167 q=$abc$71600$new_n7796
.subckt nand2_x0 i0=$abc$71600$new_n7793 i1=$abc$71600$new_n7167 nq=$abc$71600$new_n7797
.subckt nexor2_x0 i0=$abc$71600$new_n7792 i1=$abc$71600$new_n7167 nq=$abc$71600$new_n7798
.subckt nexor2_x0 i0=$abc$71600$new_n7798 i1=$abc$71600$new_n7790 nq=$abc$71600$new_n7799
.subckt nexor2_x0 i0=$abc$71600$new_n7798 i1=$abc$71600$new_n7791 nq=$abc$71600$new_n7800
.subckt and21nor_x0 i0=$abc$71600$new_n7799 i1=$abc$71600$new_n7192 i2=$abc$71600$new_n7165 nq=$abc$71600$new_n7801
.subckt or21nand_x0 i0=$abc$71600$new_n7800 i1=$abc$71600$new_n7193 i2=$abc$71600$new_n7166 nq=$abc$71600$new_n7802
.subckt nexor2_x0 i0=$abc$71600$new_n7682 i1=$abc$71600$new_n7193 nq=$abc$71600$new_n7803
.subckt nexor2_x0 i0=$abc$71600$new_n7682 i1=$abc$71600$new_n7192 nq=$abc$71600$new_n7804
.subckt and2_x1 i0=$abc$71600$new_n7803 i1=$abc$71600$new_n7802 q=$abc$71600$new_n7805
.subckt nand2_x0 i0=$abc$71600$new_n7803 i1=$abc$71600$new_n7802 nq=$abc$71600$new_n7806
.subckt and2_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[10] q=$abc$71600$new_n7807
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[10] nq=$abc$71600$new_n7808
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7809
.subckt and4_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7810
.subckt nand4_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[10] i3=alu_m.muls.b[9] nq=$abc$71600$new_n7811
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[10] q=$abc$71600$new_n7812
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[10] nq=$abc$71600$new_n7813
.subckt and2_x1 i0=$abc$71600$new_n7808 i1=$abc$71600$new_n7691 q=$abc$71600$new_n7814
.subckt nand2_x0 i0=$abc$71600$new_n7808 i1=$abc$71600$new_n7691 nq=$abc$71600$new_n7815
.subckt nexor2_x0 i0=$abc$71600$new_n7807 i1=$abc$71600$new_n7691 nq=$abc$71600$new_n7816
.subckt and21nor_x0 i0=$abc$71600$new_n7815 i1=$abc$71600$new_n7812 i2=$abc$71600$new_n7810 nq=$abc$71600$new_n7817
.subckt or21nand_x0 i0=$abc$71600$new_n7814 i1=$abc$71600$new_n7813 i2=$abc$71600$new_n7811 nq=$abc$71600$new_n7818
.subckt nexor2_x0 i0=$abc$71600$new_n7698 i1=$abc$71600$new_n7695 nq=$abc$71600$new_n7819
.subckt nexor2_x0 i0=$abc$71600$new_n7698 i1=$abc$71600$new_n7694 nq=$abc$71600$new_n7820
.subckt and2_x1 i0=$abc$71600$new_n7819 i1=$abc$71600$new_n7818 q=$abc$71600$new_n7821
.subckt nand2_x0 i0=$abc$71600$new_n7819 i1=$abc$71600$new_n7818 nq=$abc$71600$new_n7822
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[8] q=$abc$71600$new_n7823
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[8] nq=$abc$71600$new_n7824
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[9] q=$abc$71600$new_n7825
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[9] nq=$abc$71600$new_n7826
.subckt and2_x1 i0=$abc$71600$new_n7826 i1=$abc$71600$new_n7711 q=$abc$71600$new_n7827
.subckt nand2_x0 i0=$abc$71600$new_n7826 i1=$abc$71600$new_n7711 nq=$abc$71600$new_n7828
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[9] nq=$abc$71600$new_n7829
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[10] i3=alu_m.muls.a[9] q=$abc$71600$new_n7830
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[10] i3=alu_m.muls.a[9] nq=$abc$71600$new_n7831
.subckt nexor2_x0 i0=$abc$71600$new_n7825 i1=$abc$71600$new_n7711 nq=$abc$71600$new_n7832
.subckt nexor2_x0 i0=$abc$71600$new_n7832 i1=$abc$71600$new_n7824 nq=$abc$71600$new_n7833
.subckt nexor2_x0 i0=$abc$71600$new_n7832 i1=$abc$71600$new_n7823 nq=$abc$71600$new_n7834
.subckt and2_x1 i0=$abc$71600$new_n7820 i1=$abc$71600$new_n7817 q=$abc$71600$new_n7835
.subckt nand2_x0 i0=$abc$71600$new_n7820 i1=$abc$71600$new_n7817 nq=$abc$71600$new_n7836
.subckt nexor2_x0 i0=$abc$71600$new_n7819 i1=$abc$71600$new_n7817 nq=$abc$71600$new_n7837
.subckt and21nor_x0 i0=$abc$71600$new_n7836 i1=$abc$71600$new_n7833 i2=$abc$71600$new_n7821 nq=$abc$71600$new_n7838
.subckt or21nand_x0 i0=$abc$71600$new_n7835 i1=$abc$71600$new_n7834 i2=$abc$71600$new_n7822 nq=$abc$71600$new_n7839
.subckt nexor2_x0 i0=$abc$71600$new_n7719 i1=$abc$71600$new_n7716 nq=$abc$71600$new_n7840
.subckt nexor2_x0 i0=$abc$71600$new_n7719 i1=$abc$71600$new_n7715 nq=$abc$71600$new_n7841
.subckt and21nor_x0 i0=$abc$71600$new_n7791 i1=$abc$71600$new_n7797 i2=$abc$71600$new_n7794 nq=$abc$71600$new_n7842
.subckt or21nand_x0 i0=$abc$71600$new_n7790 i1=$abc$71600$new_n7796 i2=$abc$71600$new_n7795 nq=$abc$71600$new_n7843
.subckt and2_x1 i0=$abc$71600$new_n7843 i1=$abc$71600$new_n7840 q=$abc$71600$new_n7844
.subckt nand2_x0 i0=$abc$71600$new_n7843 i1=$abc$71600$new_n7840 nq=$abc$71600$new_n7845
.subckt nexor2_x0 i0=$abc$71600$new_n7842 i1=$abc$71600$new_n7840 nq=$abc$71600$new_n7846
.subckt nexor2_x0 i0=$abc$71600$new_n7842 i1=$abc$71600$new_n7841 nq=$abc$71600$new_n7847
.subckt nexor2_x0 i0=$abc$71600$new_n7846 i1=$abc$71600$new_n7838 nq=$abc$71600$new_n7848
.subckt nexor2_x0 i0=$abc$71600$new_n7846 i1=$abc$71600$new_n7839 nq=$abc$71600$new_n7849
.subckt and2_x1 i0=$abc$71600$new_n7804 i1=$abc$71600$new_n7801 q=$abc$71600$new_n7850
.subckt nand2_x0 i0=$abc$71600$new_n7804 i1=$abc$71600$new_n7801 nq=$abc$71600$new_n7851
.subckt nexor2_x0 i0=$abc$71600$new_n7803 i1=$abc$71600$new_n7801 nq=$abc$71600$new_n7852
.subckt and21nor_x0 i0=$abc$71600$new_n7851 i1=$abc$71600$new_n7848 i2=$abc$71600$new_n7805 nq=$abc$71600$new_n7853
.subckt or21nand_x0 i0=$abc$71600$new_n7850 i1=$abc$71600$new_n7849 i2=$abc$71600$new_n7806 nq=$abc$71600$new_n7854
.subckt nexor2_x0 i0=$abc$71600$new_n7733 i1=$abc$71600$new_n7731 nq=$abc$71600$new_n7855
.subckt and2_x1 i0=$abc$71600$new_n7855 i1=$abc$71600$new_n7854 q=$abc$71600$new_n7856
.subckt nand2_x0 i0=$abc$71600$new_n7855 i1=$abc$71600$new_n7854 nq=$abc$71600$new_n7857
.subckt nexor2_x0 i0=$abc$71600$new_n7746 i1=$abc$71600$new_n7745 nq=$abc$71600$new_n7858
.subckt nexor2_x0 i0=$abc$71600$new_n7746 i1=$abc$71600$new_n7744 nq=$abc$71600$new_n7859
.subckt and21nor_x0 i0=$abc$71600$new_n7823 i1=$abc$71600$new_n7828 i2=$abc$71600$new_n7830 nq=$abc$71600$new_n7860
.subckt or21nand_x0 i0=$abc$71600$new_n7824 i1=$abc$71600$new_n7827 i2=$abc$71600$new_n7831 nq=$abc$71600$new_n7861
.subckt and2_x1 i0=$abc$71600$new_n7861 i1=$abc$71600$new_n7858 q=$abc$71600$new_n7862
.subckt nand2_x0 i0=$abc$71600$new_n7861 i1=$abc$71600$new_n7858 nq=$abc$71600$new_n7863
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3241 q=$abc$71600$new_n7864
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3241 nq=$abc$71600$new_n7865
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[7] q=$abc$71600$new_n7866
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[7] i3=$abc$71600$new_n3241 q=$abc$71600$new_n7867
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[7] i3=$abc$71600$new_n3241 nq=$abc$71600$new_n7868
.subckt and2_x1 i0=$abc$71600$new_n7860 i1=$abc$71600$new_n7859 q=$abc$71600$new_n7869
.subckt nand2_x0 i0=$abc$71600$new_n7860 i1=$abc$71600$new_n7859 nq=$abc$71600$new_n7870
.subckt nexor2_x0 i0=$abc$71600$new_n7860 i1=$abc$71600$new_n7858 nq=$abc$71600$new_n7871
.subckt and21nor_x0 i0=$abc$71600$new_n7870 i1=$abc$71600$new_n7867 i2=$abc$71600$new_n7862 nq=$abc$71600$new_n7872
.subckt or21nand_x0 i0=$abc$71600$new_n7869 i1=$abc$71600$new_n7868 i2=$abc$71600$new_n7863 nq=$abc$71600$new_n7873
.subckt nexor2_x0 i0=$abc$71600$new_n7751 i1=$abc$71600$new_n7748 nq=$abc$71600$new_n7874
.subckt nexor2_x0 i0=$abc$71600$new_n7751 i1=$abc$71600$new_n7747 nq=$abc$71600$new_n7875
.subckt and21nor_x0 i0=$abc$71600$new_n7839 i1=$abc$71600$new_n7846 i2=$abc$71600$new_n7844 nq=$abc$71600$new_n7876
.subckt or21nand_x0 i0=$abc$71600$new_n7838 i1=$abc$71600$new_n7847 i2=$abc$71600$new_n7845 nq=$abc$71600$new_n7877
.subckt and2_x1 i0=$abc$71600$new_n7877 i1=$abc$71600$new_n7874 q=$abc$71600$new_n7878
.subckt nand2_x0 i0=$abc$71600$new_n7877 i1=$abc$71600$new_n7874 nq=$abc$71600$new_n7879
.subckt nexor2_x0 i0=$abc$71600$new_n7876 i1=$abc$71600$new_n7874 nq=$abc$71600$new_n7880
.subckt nexor2_x0 i0=$abc$71600$new_n7876 i1=$abc$71600$new_n7875 nq=$abc$71600$new_n7881
.subckt nexor2_x0 i0=$abc$71600$new_n7880 i1=$abc$71600$new_n7872 nq=$abc$71600$new_n7882
.subckt nexor2_x0 i0=$abc$71600$new_n7880 i1=$abc$71600$new_n7873 nq=$abc$71600$new_n7883
.subckt nexor2_x0 i0=$abc$71600$new_n7855 i1=$abc$71600$new_n7853 nq=$abc$71600$new_n7884
.subckt nexor2_x0 i0=$abc$71600$new_n7855 i1=$abc$71600$new_n7854 nq=$abc$71600$new_n7885
.subckt and21nor_x0 i0=$abc$71600$new_n7884 i1=$abc$71600$new_n7882 i2=$abc$71600$new_n7856 nq=$abc$71600$new_n7886
.subckt or21nand_x0 i0=$abc$71600$new_n7885 i1=$abc$71600$new_n7883 i2=$abc$71600$new_n7857 nq=$abc$71600$new_n7887
.subckt nexor2_x0 i0=$abc$71600$new_n7764 i1=$abc$71600$new_n7762 nq=$abc$71600$new_n7888
.subckt nand2_x0 i0=$abc$71600$new_n7888 i1=$abc$71600$new_n7887 nq=$abc$71600$new_n7889
.subckt and21nor_x0 i0=$abc$71600$new_n7873 i1=$abc$71600$new_n7880 i2=$abc$71600$new_n7878 nq=$abc$71600$new_n7890
.subckt or21nand_x0 i0=$abc$71600$new_n7872 i1=$abc$71600$new_n7881 i2=$abc$71600$new_n7879 nq=$abc$71600$new_n7891
.subckt nexor2_x0 i0=$abc$71600$new_n7888 i1=$abc$71600$new_n7886 nq=$abc$71600$new_n7892
.subckt nexor2_x0 i0=$abc$71600$new_n7888 i1=$abc$71600$new_n7887 nq=$abc$71600$new_n7893
.subckt or21nand_x0 i0=$abc$71600$new_n7893 i1=$abc$71600$new_n7890 i2=$abc$71600$new_n7889 nq=$abc$71600$new_n7894
.subckt nexor2_x0 i0=$abc$71600$new_n7772 i1=$abc$71600$new_n7770 nq=$abc$71600$new_n7895
.subckt and2_x1 i0=$abc$71600$new_n7895 i1=$abc$71600$new_n7894 q=$abc$71600$new_n7896
.subckt nexor2_x0 i0=$abc$71600$new_n7895 i1=$abc$71600$new_n7894 nq=$abc$71600$new_n7897
.subckt nexor2_x0 i0=$abc$71600$new_n7189 i1=$abc$71600$new_n7164 nq=$abc$71600$new_n7898
.subckt nexor2_x0 i0=$abc$71600$new_n7189 i1=$abc$71600$new_n7163 nq=$abc$71600$new_n7899
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[5] q=$abc$71600$new_n7900
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[5] nq=$abc$71600$new_n7901
.subckt or3_x1 i0=$abc$71600$new_n7901 i1=$abc$71600$new_n7158 i2=$abc$71600$new_n7157 q=$abc$71600$new_n7902
.subckt nexor2_x0 i0=$abc$71600$new_n7900 i1=$abc$71600$new_n7161 nq=$abc$71600$new_n7903
.subckt nexor2_x0 i0=$abc$71600$new_n7900 i1=$abc$71600$new_n7160 nq=$abc$71600$new_n7904
.subckt and21nor_x0 i0=$abc$71600$new_n7903 i1=$abc$71600$new_n7189 i2=$abc$71600$new_n7152 nq=$abc$71600$new_n7905
.subckt or21nand_x0 i0=$abc$71600$new_n7904 i1=$abc$71600$new_n7190 i2=$abc$71600$new_n7153 nq=$abc$71600$new_n7906
.subckt and2_x1 i0=$abc$71600$new_n7906 i1=$abc$71600$new_n7898 q=$abc$71600$new_n7907
.subckt nand2_x0 i0=$abc$71600$new_n7906 i1=$abc$71600$new_n7898 nq=$abc$71600$new_n7908
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[7] q=$abc$71600$new_n7909
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[7] nq=$abc$71600$new_n7910
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[6] nq=$abc$71600$new_n7911
.subckt and4_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] q=$abc$71600$new_n7912
.subckt nand4_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] nq=$abc$71600$new_n7913
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[8] q=$abc$71600$new_n7914
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[8] nq=$abc$71600$new_n7915
.subckt and2_x1 i0=$abc$71600$new_n7910 i1=$abc$71600$new_n7782 q=$abc$71600$new_n7916
.subckt nand2_x0 i0=$abc$71600$new_n7910 i1=$abc$71600$new_n7782 nq=$abc$71600$new_n7917
.subckt nexor2_x0 i0=$abc$71600$new_n7909 i1=$abc$71600$new_n7782 nq=$abc$71600$new_n7918
.subckt and21nor_x0 i0=$abc$71600$new_n7917 i1=$abc$71600$new_n7914 i2=$abc$71600$new_n7912 nq=$abc$71600$new_n7919
.subckt or21nand_x0 i0=$abc$71600$new_n7916 i1=$abc$71600$new_n7915 i2=$abc$71600$new_n7913 nq=$abc$71600$new_n7920
.subckt nexor2_x0 i0=$abc$71600$new_n7789 i1=$abc$71600$new_n7786 nq=$abc$71600$new_n7921
.subckt nexor2_x0 i0=$abc$71600$new_n7789 i1=$abc$71600$new_n7785 nq=$abc$71600$new_n7922
.subckt and2_x1 i0=$abc$71600$new_n7902 i1=$abc$71600$new_n7159 q=$abc$71600$new_n7923
.subckt or21nand_x0 i0=$abc$71600$new_n7157 i1=$abc$71600$new_n7901 i2=$abc$71600$new_n7159 nq=$abc$71600$new_n7924
.subckt and2_x1 i0=$abc$71600$new_n7924 i1=$abc$71600$new_n7921 q=$abc$71600$new_n7925
.subckt nand2_x0 i0=$abc$71600$new_n7924 i1=$abc$71600$new_n7921 nq=$abc$71600$new_n7926
.subckt and2_x1 i0=$abc$71600$new_n7923 i1=$abc$71600$new_n7922 q=$abc$71600$new_n7927
.subckt nand2_x0 i0=$abc$71600$new_n7923 i1=$abc$71600$new_n7922 nq=$abc$71600$new_n7928
.subckt nexor2_x0 i0=$abc$71600$new_n7923 i1=$abc$71600$new_n7921 nq=$abc$71600$new_n7929
.subckt nexor2_x0 i0=$abc$71600$new_n7929 i1=$abc$71600$new_n7919 nq=$abc$71600$new_n7930
.subckt nexor2_x0 i0=$abc$71600$new_n7929 i1=$abc$71600$new_n7920 nq=$abc$71600$new_n7931
.subckt and2_x1 i0=$abc$71600$new_n7905 i1=$abc$71600$new_n7899 q=$abc$71600$new_n7932
.subckt nand2_x0 i0=$abc$71600$new_n7905 i1=$abc$71600$new_n7899 nq=$abc$71600$new_n7933
.subckt nexor2_x0 i0=$abc$71600$new_n7905 i1=$abc$71600$new_n7898 nq=$abc$71600$new_n7934
.subckt and21nor_x0 i0=$abc$71600$new_n7933 i1=$abc$71600$new_n7930 i2=$abc$71600$new_n7907 nq=$abc$71600$new_n7935
.subckt or21nand_x0 i0=$abc$71600$new_n7932 i1=$abc$71600$new_n7931 i2=$abc$71600$new_n7908 nq=$abc$71600$new_n7936
.subckt nexor2_x0 i0=$abc$71600$new_n7799 i1=$abc$71600$new_n7193 nq=$abc$71600$new_n7937
.subckt nexor2_x0 i0=$abc$71600$new_n7799 i1=$abc$71600$new_n7192 nq=$abc$71600$new_n7938
.subckt and2_x1 i0=$abc$71600$new_n7937 i1=$abc$71600$new_n7936 q=$abc$71600$new_n7939
.subckt nand2_x0 i0=$abc$71600$new_n7937 i1=$abc$71600$new_n7936 nq=$abc$71600$new_n7940
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[10] q=$abc$71600$new_n7941
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[10] nq=$abc$71600$new_n7942
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[9] nq=$abc$71600$new_n7943
.subckt and4_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[10] i2=alu_m.muls.a[10] i3=alu_m.muls.b[9] q=$abc$71600$new_n7944
.subckt nand4_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[10] i2=alu_m.muls.a[10] i3=alu_m.muls.b[9] nq=$abc$71600$new_n7945
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[9] q=$abc$71600$new_n7946
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[9] nq=$abc$71600$new_n7947
.subckt and2_x1 i0=$abc$71600$new_n7942 i1=$abc$71600$new_n7809 q=$abc$71600$new_n7948
.subckt nand2_x0 i0=$abc$71600$new_n7942 i1=$abc$71600$new_n7809 nq=$abc$71600$new_n7949
.subckt nexor2_x0 i0=$abc$71600$new_n7941 i1=$abc$71600$new_n7809 nq=$abc$71600$new_n7950
.subckt and21nor_x0 i0=$abc$71600$new_n7949 i1=$abc$71600$new_n7946 i2=$abc$71600$new_n7944 nq=$abc$71600$new_n7951
.subckt or21nand_x0 i0=$abc$71600$new_n7948 i1=$abc$71600$new_n7947 i2=$abc$71600$new_n7945 nq=$abc$71600$new_n7952
.subckt nexor2_x0 i0=$abc$71600$new_n7816 i1=$abc$71600$new_n7813 nq=$abc$71600$new_n7953
.subckt nexor2_x0 i0=$abc$71600$new_n7816 i1=$abc$71600$new_n7812 nq=$abc$71600$new_n7954
.subckt and2_x1 i0=$abc$71600$new_n7953 i1=$abc$71600$new_n7952 q=$abc$71600$new_n7955
.subckt nand2_x0 i0=$abc$71600$new_n7953 i1=$abc$71600$new_n7952 nq=$abc$71600$new_n7956
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[7] q=$abc$71600$new_n7957
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[7] nq=$abc$71600$new_n7958
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[8] q=$abc$71600$new_n7959
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[8] nq=$abc$71600$new_n7960
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[8] nq=$abc$71600$new_n7961
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[9] i3=alu_m.muls.a[8] q=$abc$71600$new_n7962
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[9] i3=alu_m.muls.a[8] nq=$abc$71600$new_n7963
.subckt and2_x1 i0=$abc$71600$new_n7960 i1=$abc$71600$new_n7829 q=$abc$71600$new_n7964
.subckt nand2_x0 i0=$abc$71600$new_n7960 i1=$abc$71600$new_n7829 nq=$abc$71600$new_n7965
.subckt nexor2_x0 i0=$abc$71600$new_n7959 i1=$abc$71600$new_n7829 nq=$abc$71600$new_n7966
.subckt nexor2_x0 i0=$abc$71600$new_n7966 i1=$abc$71600$new_n7958 nq=$abc$71600$new_n7967
.subckt nexor2_x0 i0=$abc$71600$new_n7966 i1=$abc$71600$new_n7957 nq=$abc$71600$new_n7968
.subckt and2_x1 i0=$abc$71600$new_n7954 i1=$abc$71600$new_n7951 q=$abc$71600$new_n7969
.subckt nand2_x0 i0=$abc$71600$new_n7954 i1=$abc$71600$new_n7951 nq=$abc$71600$new_n7970
.subckt nexor2_x0 i0=$abc$71600$new_n7953 i1=$abc$71600$new_n7951 nq=$abc$71600$new_n7971
.subckt and21nor_x0 i0=$abc$71600$new_n7970 i1=$abc$71600$new_n7967 i2=$abc$71600$new_n7955 nq=$abc$71600$new_n7972
.subckt or21nand_x0 i0=$abc$71600$new_n7969 i1=$abc$71600$new_n7968 i2=$abc$71600$new_n7956 nq=$abc$71600$new_n7973
.subckt nexor2_x0 i0=$abc$71600$new_n7837 i1=$abc$71600$new_n7834 nq=$abc$71600$new_n7974
.subckt nexor2_x0 i0=$abc$71600$new_n7837 i1=$abc$71600$new_n7833 nq=$abc$71600$new_n7975
.subckt and21nor_x0 i0=$abc$71600$new_n7920 i1=$abc$71600$new_n7928 i2=$abc$71600$new_n7925 nq=$abc$71600$new_n7976
.subckt or21nand_x0 i0=$abc$71600$new_n7919 i1=$abc$71600$new_n7927 i2=$abc$71600$new_n7926 nq=$abc$71600$new_n7977
.subckt and2_x1 i0=$abc$71600$new_n7977 i1=$abc$71600$new_n7974 q=$abc$71600$new_n7978
.subckt nand2_x0 i0=$abc$71600$new_n7977 i1=$abc$71600$new_n7974 nq=$abc$71600$new_n7979
.subckt nexor2_x0 i0=$abc$71600$new_n7976 i1=$abc$71600$new_n7974 nq=$abc$71600$new_n7980
.subckt nexor2_x0 i0=$abc$71600$new_n7976 i1=$abc$71600$new_n7975 nq=$abc$71600$new_n7981
.subckt nexor2_x0 i0=$abc$71600$new_n7980 i1=$abc$71600$new_n7972 nq=$abc$71600$new_n7982
.subckt nexor2_x0 i0=$abc$71600$new_n7980 i1=$abc$71600$new_n7973 nq=$abc$71600$new_n7983
.subckt and2_x1 i0=$abc$71600$new_n7938 i1=$abc$71600$new_n7935 q=$abc$71600$new_n7984
.subckt nand2_x0 i0=$abc$71600$new_n7938 i1=$abc$71600$new_n7935 nq=$abc$71600$new_n7985
.subckt nexor2_x0 i0=$abc$71600$new_n7937 i1=$abc$71600$new_n7935 nq=$abc$71600$new_n7986
.subckt and21nor_x0 i0=$abc$71600$new_n7985 i1=$abc$71600$new_n7982 i2=$abc$71600$new_n7939 nq=$abc$71600$new_n7987
.subckt or21nand_x0 i0=$abc$71600$new_n7984 i1=$abc$71600$new_n7983 i2=$abc$71600$new_n7940 nq=$abc$71600$new_n7988
.subckt nexor2_x0 i0=$abc$71600$new_n7852 i1=$abc$71600$new_n7849 nq=$abc$71600$new_n7989
.subckt and2_x1 i0=$abc$71600$new_n7989 i1=$abc$71600$new_n7988 q=$abc$71600$new_n7990
.subckt nand2_x0 i0=$abc$71600$new_n7989 i1=$abc$71600$new_n7988 nq=$abc$71600$new_n7991
.subckt nexor2_x0 i0=$abc$71600$new_n7866 i1=$abc$71600$new_n7865 nq=$abc$71600$new_n7992
.subckt nexor2_x0 i0=$abc$71600$new_n7866 i1=$abc$71600$new_n7864 nq=$abc$71600$new_n7993
.subckt and21nor_x0 i0=$abc$71600$new_n7957 i1=$abc$71600$new_n7965 i2=$abc$71600$new_n7962 nq=$abc$71600$new_n7994
.subckt or21nand_x0 i0=$abc$71600$new_n7958 i1=$abc$71600$new_n7964 i2=$abc$71600$new_n7963 nq=$abc$71600$new_n7995
.subckt and2_x1 i0=$abc$71600$new_n7995 i1=$abc$71600$new_n7992 q=$abc$71600$new_n7996
.subckt nand2_x0 i0=$abc$71600$new_n7995 i1=$abc$71600$new_n7992 nq=$abc$71600$new_n7997
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3240 q=$abc$71600$new_n7998
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3240 nq=$abc$71600$new_n7999
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[6] q=$abc$71600$new_n8000
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[6] i3=$abc$71600$new_n3240 q=$abc$71600$new_n8001
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[6] i3=$abc$71600$new_n3240 nq=$abc$71600$new_n8002
.subckt and2_x1 i0=$abc$71600$new_n7994 i1=$abc$71600$new_n7993 q=$abc$71600$new_n8003
.subckt nand2_x0 i0=$abc$71600$new_n7994 i1=$abc$71600$new_n7993 nq=$abc$71600$new_n8004
.subckt nexor2_x0 i0=$abc$71600$new_n7994 i1=$abc$71600$new_n7992 nq=$abc$71600$new_n8005
.subckt and21nor_x0 i0=$abc$71600$new_n8004 i1=$abc$71600$new_n8001 i2=$abc$71600$new_n7996 nq=$abc$71600$new_n8006
.subckt or21nand_x0 i0=$abc$71600$new_n8003 i1=$abc$71600$new_n8002 i2=$abc$71600$new_n7997 nq=$abc$71600$new_n8007
.subckt nexor2_x0 i0=$abc$71600$new_n7871 i1=$abc$71600$new_n7868 nq=$abc$71600$new_n8008
.subckt nexor2_x0 i0=$abc$71600$new_n7871 i1=$abc$71600$new_n7867 nq=$abc$71600$new_n8009
.subckt and21nor_x0 i0=$abc$71600$new_n7973 i1=$abc$71600$new_n7980 i2=$abc$71600$new_n7978 nq=$abc$71600$new_n8010
.subckt or21nand_x0 i0=$abc$71600$new_n7972 i1=$abc$71600$new_n7981 i2=$abc$71600$new_n7979 nq=$abc$71600$new_n8011
.subckt and2_x1 i0=$abc$71600$new_n8011 i1=$abc$71600$new_n8008 q=$abc$71600$new_n8012
.subckt nand2_x0 i0=$abc$71600$new_n8011 i1=$abc$71600$new_n8008 nq=$abc$71600$new_n8013
.subckt nexor2_x0 i0=$abc$71600$new_n8010 i1=$abc$71600$new_n8008 nq=$abc$71600$new_n8014
.subckt nexor2_x0 i0=$abc$71600$new_n8010 i1=$abc$71600$new_n8009 nq=$abc$71600$new_n8015
.subckt nexor2_x0 i0=$abc$71600$new_n8014 i1=$abc$71600$new_n8006 nq=$abc$71600$new_n8016
.subckt nexor2_x0 i0=$abc$71600$new_n8014 i1=$abc$71600$new_n8007 nq=$abc$71600$new_n8017
.subckt nexor2_x0 i0=$abc$71600$new_n7989 i1=$abc$71600$new_n7987 nq=$abc$71600$new_n8018
.subckt nexor2_x0 i0=$abc$71600$new_n7989 i1=$abc$71600$new_n7988 nq=$abc$71600$new_n8019
.subckt and2_x1 i0=$abc$71600$new_n8018 i1=$abc$71600$new_n8016 q=$abc$71600$new_n8020
.subckt nand2_x0 i0=$abc$71600$new_n8018 i1=$abc$71600$new_n8016 nq=$abc$71600$new_n8021
.subckt and21nor_x0 i0=$abc$71600$new_n8018 i1=$abc$71600$new_n8016 i2=$abc$71600$new_n7990 nq=$abc$71600$new_n8022
.subckt or21nand_x0 i0=$abc$71600$new_n8019 i1=$abc$71600$new_n8017 i2=$abc$71600$new_n7991 nq=$abc$71600$new_n8023
.subckt nexor2_x0 i0=$abc$71600$new_n7884 i1=$abc$71600$new_n7883 nq=$abc$71600$new_n8024
.subckt nexor2_x0 i0=$abc$71600$new_n7884 i1=$abc$71600$new_n7882 nq=$abc$71600$new_n8025
.subckt and21nor_x0 i0=$abc$71600$new_n7991 i1=$abc$71600$new_n8021 i2=$abc$71600$new_n8025 nq=$abc$71600$new_n8026
.subckt or21nand_x0 i0=$abc$71600$new_n7990 i1=$abc$71600$new_n8020 i2=$abc$71600$new_n8024 nq=$abc$71600$new_n8027
.subckt and21nor_x0 i0=$abc$71600$new_n8007 i1=$abc$71600$new_n8014 i2=$abc$71600$new_n8012 nq=$abc$71600$new_n8028
.subckt or21nand_x0 i0=$abc$71600$new_n8006 i1=$abc$71600$new_n8015 i2=$abc$71600$new_n8013 nq=$abc$71600$new_n8029
.subckt nexor2_x0 i0=$abc$71600$new_n8024 i1=$abc$71600$new_n8022 nq=$abc$71600$new_n8030
.subckt nexor2_x0 i0=$abc$71600$new_n8024 i1=$abc$71600$new_n8023 nq=$abc$71600$new_n8031
.subckt and21nor_x0 i0=$abc$71600$new_n8030 i1=$abc$71600$new_n8029 i2=$abc$71600$new_n8026 nq=$abc$71600$new_n8032
.subckt or21nand_x0 i0=$abc$71600$new_n8031 i1=$abc$71600$new_n8028 i2=$abc$71600$new_n8027 nq=$abc$71600$new_n8033
.subckt nexor2_x0 i0=$abc$71600$new_n7892 i1=$abc$71600$new_n7891 nq=$abc$71600$new_n8034
.subckt or2_x1 i0=$abc$71600$new_n8034 i1=$abc$71600$new_n8032 q=$abc$71600$new_n8035
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[5] q=$abc$71600$new_n8036
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8037
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[4] q=$abc$71600$new_n8038
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8039
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8040
.subckt and4_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.a[15] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n8041
.subckt nand4_x0 i0=alu_m.muls.a[16] i1=alu_m.muls.a[15] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n8042
.subckt and2_x1 i0=$abc$71600$new_n8039 i1=$abc$71600$new_n7156 q=$abc$71600$new_n8043
.subckt nand2_x0 i0=$abc$71600$new_n8039 i1=$abc$71600$new_n7156 nq=$abc$71600$new_n8044
.subckt nexor2_x0 i0=$abc$71600$new_n8038 i1=$abc$71600$new_n7156 nq=$abc$71600$new_n8045
.subckt nexor2_x0 i0=$abc$71600$new_n8045 i1=$abc$71600$new_n8037 nq=$abc$71600$new_n8046
.subckt nexor2_x0 i0=$abc$71600$new_n8045 i1=$abc$71600$new_n8036 nq=$abc$71600$new_n8047
.subckt and21nor_x0 i0=$abc$71600$new_n8046 i1=$abc$71600$new_n7189 i2=$abc$71600$new_n7152 nq=$abc$71600$new_n8048
.subckt or21nand_x0 i0=$abc$71600$new_n8047 i1=$abc$71600$new_n7190 i2=$abc$71600$new_n7153 nq=$abc$71600$new_n8049
.subckt nexor2_x0 i0=$abc$71600$new_n7903 i1=$abc$71600$new_n7190 nq=$abc$71600$new_n8050
.subckt nexor2_x0 i0=$abc$71600$new_n7903 i1=$abc$71600$new_n7189 nq=$abc$71600$new_n8051
.subckt and2_x1 i0=$abc$71600$new_n8050 i1=$abc$71600$new_n8049 q=$abc$71600$new_n8052
.subckt nand2_x0 i0=$abc$71600$new_n8050 i1=$abc$71600$new_n8049 nq=$abc$71600$new_n8053
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[7] q=$abc$71600$new_n8054
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[7] nq=$abc$71600$new_n8055
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[6] nq=$abc$71600$new_n8056
.subckt and4_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.a[12] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] q=$abc$71600$new_n8057
.subckt nand4_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.a[12] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] nq=$abc$71600$new_n8058
.subckt and2_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[8] q=$abc$71600$new_n8059
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[8] nq=$abc$71600$new_n8060
.subckt and2_x1 i0=$abc$71600$new_n8055 i1=$abc$71600$new_n7911 q=$abc$71600$new_n8061
.subckt nand2_x0 i0=$abc$71600$new_n8055 i1=$abc$71600$new_n7911 nq=$abc$71600$new_n8062
.subckt nexor2_x0 i0=$abc$71600$new_n8054 i1=$abc$71600$new_n7911 nq=$abc$71600$new_n8063
.subckt and21nor_x0 i0=$abc$71600$new_n8062 i1=$abc$71600$new_n8059 i2=$abc$71600$new_n8057 nq=$abc$71600$new_n8064
.subckt or21nand_x0 i0=$abc$71600$new_n8061 i1=$abc$71600$new_n8060 i2=$abc$71600$new_n8058 nq=$abc$71600$new_n8065
.subckt nexor2_x0 i0=$abc$71600$new_n7918 i1=$abc$71600$new_n7915 nq=$abc$71600$new_n8066
.subckt nexor2_x0 i0=$abc$71600$new_n7918 i1=$abc$71600$new_n7914 nq=$abc$71600$new_n8067
.subckt and21nor_x0 i0=$abc$71600$new_n8036 i1=$abc$71600$new_n8044 i2=$abc$71600$new_n8041 nq=$abc$71600$new_n8068
.subckt or21nand_x0 i0=$abc$71600$new_n8037 i1=$abc$71600$new_n8043 i2=$abc$71600$new_n8042 nq=$abc$71600$new_n8069
.subckt and2_x1 i0=$abc$71600$new_n8069 i1=$abc$71600$new_n8066 q=$abc$71600$new_n8070
.subckt nand2_x0 i0=$abc$71600$new_n8069 i1=$abc$71600$new_n8066 nq=$abc$71600$new_n8071
.subckt and2_x1 i0=$abc$71600$new_n8068 i1=$abc$71600$new_n8067 q=$abc$71600$new_n8072
.subckt nand2_x0 i0=$abc$71600$new_n8068 i1=$abc$71600$new_n8067 nq=$abc$71600$new_n8073
.subckt nexor2_x0 i0=$abc$71600$new_n8068 i1=$abc$71600$new_n8066 nq=$abc$71600$new_n8074
.subckt nexor2_x0 i0=$abc$71600$new_n8074 i1=$abc$71600$new_n8064 nq=$abc$71600$new_n8075
.subckt nexor2_x0 i0=$abc$71600$new_n8074 i1=$abc$71600$new_n8065 nq=$abc$71600$new_n8076
.subckt and2_x1 i0=$abc$71600$new_n8051 i1=$abc$71600$new_n8048 q=$abc$71600$new_n8077
.subckt nand2_x0 i0=$abc$71600$new_n8051 i1=$abc$71600$new_n8048 nq=$abc$71600$new_n8078
.subckt nexor2_x0 i0=$abc$71600$new_n8050 i1=$abc$71600$new_n8048 nq=$abc$71600$new_n8079
.subckt and21nor_x0 i0=$abc$71600$new_n8078 i1=$abc$71600$new_n8075 i2=$abc$71600$new_n8052 nq=$abc$71600$new_n8080
.subckt or21nand_x0 i0=$abc$71600$new_n8077 i1=$abc$71600$new_n8076 i2=$abc$71600$new_n8053 nq=$abc$71600$new_n8081
.subckt nexor2_x0 i0=$abc$71600$new_n7934 i1=$abc$71600$new_n7931 nq=$abc$71600$new_n8082
.subckt and2_x1 i0=$abc$71600$new_n8082 i1=$abc$71600$new_n8081 q=$abc$71600$new_n8083
.subckt nand2_x0 i0=$abc$71600$new_n8082 i1=$abc$71600$new_n8081 nq=$abc$71600$new_n8084
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[9] q=$abc$71600$new_n8085
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[9] nq=$abc$71600$new_n8086
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[9] nq=$abc$71600$new_n8087
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[10] i2=alu_m.muls.b[9] i3=alu_m.muls.a[9] q=$abc$71600$new_n8088
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[10] i2=alu_m.muls.b[9] i3=alu_m.muls.a[9] nq=$abc$71600$new_n8089
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[8] q=$abc$71600$new_n8090
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[8] nq=$abc$71600$new_n8091
.subckt and2_x1 i0=$abc$71600$new_n8086 i1=$abc$71600$new_n7943 q=$abc$71600$new_n8092
.subckt nand2_x0 i0=$abc$71600$new_n8086 i1=$abc$71600$new_n7943 nq=$abc$71600$new_n8093
.subckt nexor2_x0 i0=$abc$71600$new_n8085 i1=$abc$71600$new_n7943 nq=$abc$71600$new_n8094
.subckt and21nor_x0 i0=$abc$71600$new_n8093 i1=$abc$71600$new_n8090 i2=$abc$71600$new_n8088 nq=$abc$71600$new_n8095
.subckt or21nand_x0 i0=$abc$71600$new_n8092 i1=$abc$71600$new_n8091 i2=$abc$71600$new_n8089 nq=$abc$71600$new_n8096
.subckt nexor2_x0 i0=$abc$71600$new_n7950 i1=$abc$71600$new_n7947 nq=$abc$71600$new_n8097
.subckt nexor2_x0 i0=$abc$71600$new_n7950 i1=$abc$71600$new_n7946 nq=$abc$71600$new_n8098
.subckt and2_x1 i0=$abc$71600$new_n8097 i1=$abc$71600$new_n8096 q=$abc$71600$new_n8099
.subckt nand2_x0 i0=$abc$71600$new_n8097 i1=$abc$71600$new_n8096 nq=$abc$71600$new_n8100
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[6] q=$abc$71600$new_n8101
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8102
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[7] q=$abc$71600$new_n8103
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8104
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8105
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[7] i3=alu_m.muls.a[8] q=$abc$71600$new_n8106
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[7] i3=alu_m.muls.a[8] nq=$abc$71600$new_n8107
.subckt and2_x1 i0=$abc$71600$new_n8104 i1=$abc$71600$new_n7961 q=$abc$71600$new_n8108
.subckt nand2_x0 i0=$abc$71600$new_n8104 i1=$abc$71600$new_n7961 nq=$abc$71600$new_n8109
.subckt nexor2_x0 i0=$abc$71600$new_n8103 i1=$abc$71600$new_n7961 nq=$abc$71600$new_n8110
.subckt nexor2_x0 i0=$abc$71600$new_n8110 i1=$abc$71600$new_n8102 nq=$abc$71600$new_n8111
.subckt nexor2_x0 i0=$abc$71600$new_n8110 i1=$abc$71600$new_n8101 nq=$abc$71600$new_n8112
.subckt and2_x1 i0=$abc$71600$new_n8098 i1=$abc$71600$new_n8095 q=$abc$71600$new_n8113
.subckt nand2_x0 i0=$abc$71600$new_n8098 i1=$abc$71600$new_n8095 nq=$abc$71600$new_n8114
.subckt nexor2_x0 i0=$abc$71600$new_n8097 i1=$abc$71600$new_n8095 nq=$abc$71600$new_n8115
.subckt and21nor_x0 i0=$abc$71600$new_n8114 i1=$abc$71600$new_n8111 i2=$abc$71600$new_n8099 nq=$abc$71600$new_n8116
.subckt or21nand_x0 i0=$abc$71600$new_n8113 i1=$abc$71600$new_n8112 i2=$abc$71600$new_n8100 nq=$abc$71600$new_n8117
.subckt nexor2_x0 i0=$abc$71600$new_n7971 i1=$abc$71600$new_n7968 nq=$abc$71600$new_n8118
.subckt nexor2_x0 i0=$abc$71600$new_n7971 i1=$abc$71600$new_n7967 nq=$abc$71600$new_n8119
.subckt and21nor_x0 i0=$abc$71600$new_n8065 i1=$abc$71600$new_n8073 i2=$abc$71600$new_n8070 nq=$abc$71600$new_n8120
.subckt or21nand_x0 i0=$abc$71600$new_n8064 i1=$abc$71600$new_n8072 i2=$abc$71600$new_n8071 nq=$abc$71600$new_n8121
.subckt and2_x1 i0=$abc$71600$new_n8121 i1=$abc$71600$new_n8118 q=$abc$71600$new_n8122
.subckt nand2_x0 i0=$abc$71600$new_n8121 i1=$abc$71600$new_n8118 nq=$abc$71600$new_n8123
.subckt nexor2_x0 i0=$abc$71600$new_n8120 i1=$abc$71600$new_n8118 nq=$abc$71600$new_n8124
.subckt nexor2_x0 i0=$abc$71600$new_n8120 i1=$abc$71600$new_n8119 nq=$abc$71600$new_n8125
.subckt nand2_x0 i0=$abc$71600$new_n8124 i1=$abc$71600$new_n8117 nq=$abc$71600$new_n8126
.subckt nand2_x0 i0=$abc$71600$new_n8125 i1=$abc$71600$new_n8116 nq=$abc$71600$new_n8127
.subckt nexor2_x0 i0=$abc$71600$new_n8124 i1=$abc$71600$new_n8117 nq=$abc$71600$new_n8128
.subckt nexor2_x0 i0=$abc$71600$new_n8082 i1=$abc$71600$new_n8080 nq=$abc$71600$new_n8129
.subckt and3_x1 i0=$abc$71600$new_n8129 i1=$abc$71600$new_n8127 i2=$abc$71600$new_n8126 q=$abc$71600$new_n8130
.subckt nand3_x0 i0=$abc$71600$new_n8129 i1=$abc$71600$new_n8127 i2=$abc$71600$new_n8126 nq=$abc$71600$new_n8131
.subckt and2_x1 i0=$abc$71600$new_n8131 i1=$abc$71600$new_n8084 q=$abc$71600$new_n8132
.subckt nand2_x0 i0=$abc$71600$new_n8131 i1=$abc$71600$new_n8084 nq=$abc$71600$new_n8133
.subckt nexor2_x0 i0=$abc$71600$new_n7986 i1=$abc$71600$new_n7983 nq=$abc$71600$new_n8134
.subckt nexor2_x0 i0=$abc$71600$new_n7986 i1=$abc$71600$new_n7982 nq=$abc$71600$new_n8135
.subckt and21nor_x0 i0=$abc$71600$new_n8084 i1=$abc$71600$new_n8131 i2=$abc$71600$new_n8135 nq=$abc$71600$new_n8136
.subckt or21nand_x0 i0=$abc$71600$new_n8083 i1=$abc$71600$new_n8130 i2=$abc$71600$new_n8134 nq=$abc$71600$new_n8137
.subckt nexor2_x0 i0=$abc$71600$new_n8000 i1=$abc$71600$new_n7999 nq=$abc$71600$new_n8138
.subckt nexor2_x0 i0=$abc$71600$new_n8000 i1=$abc$71600$new_n7998 nq=$abc$71600$new_n8139
.subckt and21nor_x0 i0=$abc$71600$new_n8101 i1=$abc$71600$new_n8109 i2=$abc$71600$new_n8106 nq=$abc$71600$new_n8140
.subckt or21nand_x0 i0=$abc$71600$new_n8102 i1=$abc$71600$new_n8108 i2=$abc$71600$new_n8107 nq=$abc$71600$new_n8141
.subckt and2_x1 i0=$abc$71600$new_n8141 i1=$abc$71600$new_n8138 q=$abc$71600$new_n8142
.subckt nand2_x0 i0=$abc$71600$new_n8141 i1=$abc$71600$new_n8138 nq=$abc$71600$new_n8143
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3239 q=$abc$71600$new_n8144
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3239 nq=$abc$71600$new_n8145
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[5] q=$abc$71600$new_n8146
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[5] i3=$abc$71600$new_n3239 q=$abc$71600$new_n8147
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[5] i3=$abc$71600$new_n3239 nq=$abc$71600$new_n8148
.subckt and2_x1 i0=$abc$71600$new_n8140 i1=$abc$71600$new_n8139 q=$abc$71600$new_n8149
.subckt nand2_x0 i0=$abc$71600$new_n8140 i1=$abc$71600$new_n8139 nq=$abc$71600$new_n8150
.subckt nexor2_x0 i0=$abc$71600$new_n8140 i1=$abc$71600$new_n8138 nq=$abc$71600$new_n8151
.subckt and21nor_x0 i0=$abc$71600$new_n8150 i1=$abc$71600$new_n8147 i2=$abc$71600$new_n8142 nq=$abc$71600$new_n8152
.subckt or21nand_x0 i0=$abc$71600$new_n8149 i1=$abc$71600$new_n8148 i2=$abc$71600$new_n8143 nq=$abc$71600$new_n8153
.subckt nexor2_x0 i0=$abc$71600$new_n8005 i1=$abc$71600$new_n8002 nq=$abc$71600$new_n8154
.subckt nexor2_x0 i0=$abc$71600$new_n8005 i1=$abc$71600$new_n8001 nq=$abc$71600$new_n8155
.subckt and21nor_x0 i0=$abc$71600$new_n8117 i1=$abc$71600$new_n8124 i2=$abc$71600$new_n8122 nq=$abc$71600$new_n8156
.subckt or21nand_x0 i0=$abc$71600$new_n8116 i1=$abc$71600$new_n8125 i2=$abc$71600$new_n8123 nq=$abc$71600$new_n8157
.subckt and2_x1 i0=$abc$71600$new_n8157 i1=$abc$71600$new_n8154 q=$abc$71600$new_n8158
.subckt nand2_x0 i0=$abc$71600$new_n8157 i1=$abc$71600$new_n8154 nq=$abc$71600$new_n8159
.subckt nexor2_x0 i0=$abc$71600$new_n8156 i1=$abc$71600$new_n8154 nq=$abc$71600$new_n8160
.subckt nexor2_x0 i0=$abc$71600$new_n8156 i1=$abc$71600$new_n8155 nq=$abc$71600$new_n8161
.subckt nexor2_x0 i0=$abc$71600$new_n8160 i1=$abc$71600$new_n8152 nq=$abc$71600$new_n8162
.subckt nexor2_x0 i0=$abc$71600$new_n8160 i1=$abc$71600$new_n8153 nq=$abc$71600$new_n8163
.subckt nexor2_x0 i0=$abc$71600$new_n8134 i1=$abc$71600$new_n8132 nq=$abc$71600$new_n8164
.subckt nexor2_x0 i0=$abc$71600$new_n8134 i1=$abc$71600$new_n8133 nq=$abc$71600$new_n8165
.subckt and21nor_x0 i0=$abc$71600$new_n8164 i1=$abc$71600$new_n8162 i2=$abc$71600$new_n8136 nq=$abc$71600$new_n8166
.subckt or21nand_x0 i0=$abc$71600$new_n8165 i1=$abc$71600$new_n8163 i2=$abc$71600$new_n8137 nq=$abc$71600$new_n8167
.subckt nexor2_x0 i0=$abc$71600$new_n8018 i1=$abc$71600$new_n8017 nq=$abc$71600$new_n8168
.subckt and2_x1 i0=$abc$71600$new_n8168 i1=$abc$71600$new_n8167 q=$abc$71600$new_n8169
.subckt nand2_x0 i0=$abc$71600$new_n8168 i1=$abc$71600$new_n8167 nq=$abc$71600$new_n8170
.subckt and21nor_x0 i0=$abc$71600$new_n8153 i1=$abc$71600$new_n8160 i2=$abc$71600$new_n8158 nq=$abc$71600$new_n8171
.subckt or21nand_x0 i0=$abc$71600$new_n8152 i1=$abc$71600$new_n8161 i2=$abc$71600$new_n8159 nq=$abc$71600$new_n8172
.subckt nexor2_x0 i0=$abc$71600$new_n8168 i1=$abc$71600$new_n8166 nq=$abc$71600$new_n8173
.subckt nexor2_x0 i0=$abc$71600$new_n8168 i1=$abc$71600$new_n8167 nq=$abc$71600$new_n8174
.subckt and21nor_x0 i0=$abc$71600$new_n8173 i1=$abc$71600$new_n8172 i2=$abc$71600$new_n8169 nq=$abc$71600$new_n8175
.subckt or21nand_x0 i0=$abc$71600$new_n8174 i1=$abc$71600$new_n8171 i2=$abc$71600$new_n8170 nq=$abc$71600$new_n8176
.subckt nexor2_x0 i0=$abc$71600$new_n8030 i1=$abc$71600$new_n8029 nq=$abc$71600$new_n8177
.subckt nor2_x0 i0=$abc$71600$new_n8177 i1=$abc$71600$new_n8175 nq=$abc$71600$new_n8178
.subckt nexor2_x0 i0=$abc$71600$new_n8177 i1=$abc$71600$new_n8176 nq=$abc$71600$new_n8179
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[5] q=$abc$71600$new_n8180
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8181
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[4] q=$abc$71600$new_n8182
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8183
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8184
.subckt and4_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n8185
.subckt nand4_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n8186
.subckt and2_x1 i0=$abc$71600$new_n8183 i1=$abc$71600$new_n8040 q=$abc$71600$new_n8187
.subckt nand2_x0 i0=$abc$71600$new_n8183 i1=$abc$71600$new_n8040 nq=$abc$71600$new_n8188
.subckt nexor2_x0 i0=$abc$71600$new_n8182 i1=$abc$71600$new_n8040 nq=$abc$71600$new_n8189
.subckt nexor2_x0 i0=$abc$71600$new_n8189 i1=$abc$71600$new_n8181 nq=$abc$71600$new_n8190
.subckt nexor2_x0 i0=$abc$71600$new_n8189 i1=$abc$71600$new_n8180 nq=$abc$71600$new_n8191
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[2] q=$abc$71600$new_n8192
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[2] nq=$abc$71600$new_n8193
.subckt or3_x1 i0=$abc$71600$new_n8193 i1=$abc$71600$new_n7150 i2=$abc$71600$new_n7147 q=$abc$71600$new_n8194
.subckt nexor2_x0 i0=$abc$71600$new_n7150 i1=$abc$71600$new_n7149 nq=$abc$71600$new_n8195
.subckt and3_x1 i0=$abc$71600$new_n8195 i1=$abc$71600$new_n8194 i2=$abc$71600$new_n7148 q=$abc$71600$new_n8196
.subckt nand3_x0 i0=$abc$71600$new_n8195 i1=$abc$71600$new_n8194 i2=$abc$71600$new_n7148 nq=$abc$71600$new_n8197
.subckt nand3_x0 i0=$abc$71600$new_n8197 i1=$abc$71600$new_n8190 i2=$abc$71600$new_n7153 nq=$abc$71600$new_n8198
.subckt and21nor_x0 i0=$abc$71600$new_n8197 i1=$abc$71600$new_n8190 i2=$abc$71600$new_n7152 nq=$abc$71600$new_n8199
.subckt or21nand_x0 i0=$abc$71600$new_n8196 i1=$abc$71600$new_n8191 i2=$abc$71600$new_n7153 nq=$abc$71600$new_n8200
.subckt nexor2_x0 i0=$abc$71600$new_n8046 i1=$abc$71600$new_n7190 nq=$abc$71600$new_n8201
.subckt nexor2_x0 i0=$abc$71600$new_n8046 i1=$abc$71600$new_n7189 nq=$abc$71600$new_n8202
.subckt and2_x1 i0=$abc$71600$new_n8201 i1=$abc$71600$new_n8200 q=$abc$71600$new_n8203
.subckt nand2_x0 i0=$abc$71600$new_n8201 i1=$abc$71600$new_n8200 nq=$abc$71600$new_n8204
.subckt and2_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[7] q=$abc$71600$new_n8205
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[7] nq=$abc$71600$new_n8206
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[6] nq=$abc$71600$new_n8207
.subckt and4_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] q=$abc$71600$new_n8208
.subckt nand4_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] nq=$abc$71600$new_n8209
.subckt and2_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.b[8] q=$abc$71600$new_n8210
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[8] nq=$abc$71600$new_n8211
.subckt and2_x1 i0=$abc$71600$new_n8206 i1=$abc$71600$new_n8056 q=$abc$71600$new_n8212
.subckt nand2_x0 i0=$abc$71600$new_n8206 i1=$abc$71600$new_n8056 nq=$abc$71600$new_n8213
.subckt nexor2_x0 i0=$abc$71600$new_n8205 i1=$abc$71600$new_n8056 nq=$abc$71600$new_n8214
.subckt and21nor_x0 i0=$abc$71600$new_n8213 i1=$abc$71600$new_n8210 i2=$abc$71600$new_n8208 nq=$abc$71600$new_n8215
.subckt or21nand_x0 i0=$abc$71600$new_n8212 i1=$abc$71600$new_n8211 i2=$abc$71600$new_n8209 nq=$abc$71600$new_n8216
.subckt nexor2_x0 i0=$abc$71600$new_n8063 i1=$abc$71600$new_n8060 nq=$abc$71600$new_n8217
.subckt nexor2_x0 i0=$abc$71600$new_n8063 i1=$abc$71600$new_n8059 nq=$abc$71600$new_n8218
.subckt and21nor_x0 i0=$abc$71600$new_n8180 i1=$abc$71600$new_n8188 i2=$abc$71600$new_n8185 nq=$abc$71600$new_n8219
.subckt or21nand_x0 i0=$abc$71600$new_n8181 i1=$abc$71600$new_n8187 i2=$abc$71600$new_n8186 nq=$abc$71600$new_n8220
.subckt and2_x1 i0=$abc$71600$new_n8220 i1=$abc$71600$new_n8217 q=$abc$71600$new_n8221
.subckt nand2_x0 i0=$abc$71600$new_n8220 i1=$abc$71600$new_n8217 nq=$abc$71600$new_n8222
.subckt and2_x1 i0=$abc$71600$new_n8219 i1=$abc$71600$new_n8218 q=$abc$71600$new_n8223
.subckt nand2_x0 i0=$abc$71600$new_n8219 i1=$abc$71600$new_n8218 nq=$abc$71600$new_n8224
.subckt nexor2_x0 i0=$abc$71600$new_n8219 i1=$abc$71600$new_n8217 nq=$abc$71600$new_n8225
.subckt nexor2_x0 i0=$abc$71600$new_n8225 i1=$abc$71600$new_n8215 nq=$abc$71600$new_n8226
.subckt nexor2_x0 i0=$abc$71600$new_n8225 i1=$abc$71600$new_n8216 nq=$abc$71600$new_n8227
.subckt and2_x1 i0=$abc$71600$new_n8202 i1=$abc$71600$new_n8199 q=$abc$71600$new_n8228
.subckt nand2_x0 i0=$abc$71600$new_n8202 i1=$abc$71600$new_n8199 nq=$abc$71600$new_n8229
.subckt nexor2_x0 i0=$abc$71600$new_n8201 i1=$abc$71600$new_n8199 nq=$abc$71600$new_n8230
.subckt and21nor_x0 i0=$abc$71600$new_n8229 i1=$abc$71600$new_n8226 i2=$abc$71600$new_n8203 nq=$abc$71600$new_n8231
.subckt or21nand_x0 i0=$abc$71600$new_n8228 i1=$abc$71600$new_n8227 i2=$abc$71600$new_n8204 nq=$abc$71600$new_n8232
.subckt nexor2_x0 i0=$abc$71600$new_n8079 i1=$abc$71600$new_n8076 nq=$abc$71600$new_n8233
.subckt and2_x1 i0=$abc$71600$new_n8233 i1=$abc$71600$new_n8232 q=$abc$71600$new_n8234
.subckt nand2_x0 i0=$abc$71600$new_n8233 i1=$abc$71600$new_n8232 nq=$abc$71600$new_n8235
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[8] q=$abc$71600$new_n8236
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[8] nq=$abc$71600$new_n8237
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[8] nq=$abc$71600$new_n8238
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[9] i3=alu_m.muls.a[8] q=$abc$71600$new_n8239
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[9] i3=alu_m.muls.a[8] nq=$abc$71600$new_n8240
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[7] q=$abc$71600$new_n8241
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8242
.subckt and2_x1 i0=$abc$71600$new_n8237 i1=$abc$71600$new_n8087 q=$abc$71600$new_n8243
.subckt nand2_x0 i0=$abc$71600$new_n8237 i1=$abc$71600$new_n8087 nq=$abc$71600$new_n8244
.subckt nexor2_x0 i0=$abc$71600$new_n8236 i1=$abc$71600$new_n8087 nq=$abc$71600$new_n8245
.subckt and21nor_x0 i0=$abc$71600$new_n8244 i1=$abc$71600$new_n8241 i2=$abc$71600$new_n8239 nq=$abc$71600$new_n8246
.subckt or21nand_x0 i0=$abc$71600$new_n8243 i1=$abc$71600$new_n8242 i2=$abc$71600$new_n8240 nq=$abc$71600$new_n8247
.subckt nexor2_x0 i0=$abc$71600$new_n8094 i1=$abc$71600$new_n8091 nq=$abc$71600$new_n8248
.subckt nexor2_x0 i0=$abc$71600$new_n8094 i1=$abc$71600$new_n8090 nq=$abc$71600$new_n8249
.subckt and2_x1 i0=$abc$71600$new_n8248 i1=$abc$71600$new_n8247 q=$abc$71600$new_n8250
.subckt nand2_x0 i0=$abc$71600$new_n8248 i1=$abc$71600$new_n8247 nq=$abc$71600$new_n8251
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[5] q=$abc$71600$new_n8252
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[5] nq=$abc$71600$new_n8253
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[6] q=$abc$71600$new_n8254
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8255
.subckt and2_x1 i0=$abc$71600$new_n8255 i1=$abc$71600$new_n8105 q=$abc$71600$new_n8256
.subckt nand2_x0 i0=$abc$71600$new_n8255 i1=$abc$71600$new_n8105 nq=$abc$71600$new_n8257
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8258
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[7] i3=alu_m.muls.a[6] q=$abc$71600$new_n8259
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[7] i3=alu_m.muls.a[6] nq=$abc$71600$new_n8260
.subckt nexor2_x0 i0=$abc$71600$new_n8254 i1=$abc$71600$new_n8105 nq=$abc$71600$new_n8261
.subckt nexor2_x0 i0=$abc$71600$new_n8261 i1=$abc$71600$new_n8253 nq=$abc$71600$new_n8262
.subckt nexor2_x0 i0=$abc$71600$new_n8261 i1=$abc$71600$new_n8252 nq=$abc$71600$new_n8263
.subckt and2_x1 i0=$abc$71600$new_n8249 i1=$abc$71600$new_n8246 q=$abc$71600$new_n8264
.subckt nand2_x0 i0=$abc$71600$new_n8249 i1=$abc$71600$new_n8246 nq=$abc$71600$new_n8265
.subckt nexor2_x0 i0=$abc$71600$new_n8248 i1=$abc$71600$new_n8246 nq=$abc$71600$new_n8266
.subckt and21nor_x0 i0=$abc$71600$new_n8265 i1=$abc$71600$new_n8262 i2=$abc$71600$new_n8250 nq=$abc$71600$new_n8267
.subckt or21nand_x0 i0=$abc$71600$new_n8264 i1=$abc$71600$new_n8263 i2=$abc$71600$new_n8251 nq=$abc$71600$new_n8268
.subckt nexor2_x0 i0=$abc$71600$new_n8115 i1=$abc$71600$new_n8112 nq=$abc$71600$new_n8269
.subckt nexor2_x0 i0=$abc$71600$new_n8115 i1=$abc$71600$new_n8111 nq=$abc$71600$new_n8270
.subckt and21nor_x0 i0=$abc$71600$new_n8216 i1=$abc$71600$new_n8224 i2=$abc$71600$new_n8221 nq=$abc$71600$new_n8271
.subckt or21nand_x0 i0=$abc$71600$new_n8215 i1=$abc$71600$new_n8223 i2=$abc$71600$new_n8222 nq=$abc$71600$new_n8272
.subckt and2_x1 i0=$abc$71600$new_n8272 i1=$abc$71600$new_n8269 q=$abc$71600$new_n8273
.subckt nand2_x0 i0=$abc$71600$new_n8272 i1=$abc$71600$new_n8269 nq=$abc$71600$new_n8274
.subckt nexor2_x0 i0=$abc$71600$new_n8271 i1=$abc$71600$new_n8269 nq=$abc$71600$new_n8275
.subckt nexor2_x0 i0=$abc$71600$new_n8271 i1=$abc$71600$new_n8270 nq=$abc$71600$new_n8276
.subckt nexor2_x0 i0=$abc$71600$new_n8275 i1=$abc$71600$new_n8267 nq=$abc$71600$new_n8277
.subckt nexor2_x0 i0=$abc$71600$new_n8275 i1=$abc$71600$new_n8268 nq=$abc$71600$new_n8278
.subckt nexor2_x0 i0=$abc$71600$new_n8233 i1=$abc$71600$new_n8231 nq=$abc$71600$new_n8279
.subckt nexor2_x0 i0=$abc$71600$new_n8233 i1=$abc$71600$new_n8232 nq=$abc$71600$new_n8280
.subckt and21nor_x0 i0=$abc$71600$new_n8279 i1=$abc$71600$new_n8277 i2=$abc$71600$new_n8234 nq=$abc$71600$new_n8281
.subckt or21nand_x0 i0=$abc$71600$new_n8280 i1=$abc$71600$new_n8278 i2=$abc$71600$new_n8235 nq=$abc$71600$new_n8282
.subckt nexor2_x0 i0=$abc$71600$new_n8129 i1=$abc$71600$new_n8128 nq=$abc$71600$new_n8283
.subckt and2_x1 i0=$abc$71600$new_n8283 i1=$abc$71600$new_n8282 q=$abc$71600$new_n8284
.subckt nand2_x0 i0=$abc$71600$new_n8283 i1=$abc$71600$new_n8282 nq=$abc$71600$new_n8285
.subckt nexor2_x0 i0=$abc$71600$new_n8146 i1=$abc$71600$new_n8145 nq=$abc$71600$new_n8286
.subckt nexor2_x0 i0=$abc$71600$new_n8146 i1=$abc$71600$new_n8144 nq=$abc$71600$new_n8287
.subckt and21nor_x0 i0=$abc$71600$new_n8252 i1=$abc$71600$new_n8257 i2=$abc$71600$new_n8259 nq=$abc$71600$new_n8288
.subckt or21nand_x0 i0=$abc$71600$new_n8253 i1=$abc$71600$new_n8256 i2=$abc$71600$new_n8260 nq=$abc$71600$new_n8289
.subckt and2_x1 i0=$abc$71600$new_n8289 i1=$abc$71600$new_n8286 q=$abc$71600$new_n8290
.subckt nand2_x0 i0=$abc$71600$new_n8289 i1=$abc$71600$new_n8286 nq=$abc$71600$new_n8291
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3238 q=$abc$71600$new_n8292
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3238 nq=$abc$71600$new_n8293
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[4] q=$abc$71600$new_n8294
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[4] i3=$abc$71600$new_n3238 q=$abc$71600$new_n8295
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[4] i3=$abc$71600$new_n3238 nq=$abc$71600$new_n8296
.subckt and2_x1 i0=$abc$71600$new_n8288 i1=$abc$71600$new_n8287 q=$abc$71600$new_n8297
.subckt nand2_x0 i0=$abc$71600$new_n8288 i1=$abc$71600$new_n8287 nq=$abc$71600$new_n8298
.subckt nexor2_x0 i0=$abc$71600$new_n8288 i1=$abc$71600$new_n8286 nq=$abc$71600$new_n8299
.subckt and21nor_x0 i0=$abc$71600$new_n8298 i1=$abc$71600$new_n8295 i2=$abc$71600$new_n8290 nq=$abc$71600$new_n8300
.subckt or21nand_x0 i0=$abc$71600$new_n8297 i1=$abc$71600$new_n8296 i2=$abc$71600$new_n8291 nq=$abc$71600$new_n8301
.subckt nexor2_x0 i0=$abc$71600$new_n8151 i1=$abc$71600$new_n8148 nq=$abc$71600$new_n8302
.subckt nexor2_x0 i0=$abc$71600$new_n8151 i1=$abc$71600$new_n8147 nq=$abc$71600$new_n8303
.subckt and21nor_x0 i0=$abc$71600$new_n8268 i1=$abc$71600$new_n8275 i2=$abc$71600$new_n8273 nq=$abc$71600$new_n8304
.subckt or21nand_x0 i0=$abc$71600$new_n8267 i1=$abc$71600$new_n8276 i2=$abc$71600$new_n8274 nq=$abc$71600$new_n8305
.subckt and2_x1 i0=$abc$71600$new_n8305 i1=$abc$71600$new_n8302 q=$abc$71600$new_n8306
.subckt nand2_x0 i0=$abc$71600$new_n8305 i1=$abc$71600$new_n8302 nq=$abc$71600$new_n8307
.subckt nexor2_x0 i0=$abc$71600$new_n8304 i1=$abc$71600$new_n8302 nq=$abc$71600$new_n8308
.subckt nexor2_x0 i0=$abc$71600$new_n8304 i1=$abc$71600$new_n8303 nq=$abc$71600$new_n8309
.subckt nexor2_x0 i0=$abc$71600$new_n8308 i1=$abc$71600$new_n8300 nq=$abc$71600$new_n8310
.subckt nexor2_x0 i0=$abc$71600$new_n8308 i1=$abc$71600$new_n8301 nq=$abc$71600$new_n8311
.subckt nexor2_x0 i0=$abc$71600$new_n8283 i1=$abc$71600$new_n8281 nq=$abc$71600$new_n8312
.subckt nexor2_x0 i0=$abc$71600$new_n8283 i1=$abc$71600$new_n8282 nq=$abc$71600$new_n8313
.subckt and2_x1 i0=$abc$71600$new_n8312 i1=$abc$71600$new_n8310 q=$abc$71600$new_n8314
.subckt nand2_x0 i0=$abc$71600$new_n8312 i1=$abc$71600$new_n8310 nq=$abc$71600$new_n8315
.subckt and21nor_x0 i0=$abc$71600$new_n8312 i1=$abc$71600$new_n8310 i2=$abc$71600$new_n8284 nq=$abc$71600$new_n8316
.subckt or21nand_x0 i0=$abc$71600$new_n8313 i1=$abc$71600$new_n8311 i2=$abc$71600$new_n8285 nq=$abc$71600$new_n8317
.subckt nexor2_x0 i0=$abc$71600$new_n8164 i1=$abc$71600$new_n8163 nq=$abc$71600$new_n8318
.subckt nexor2_x0 i0=$abc$71600$new_n8164 i1=$abc$71600$new_n8162 nq=$abc$71600$new_n8319
.subckt and21nor_x0 i0=$abc$71600$new_n8285 i1=$abc$71600$new_n8315 i2=$abc$71600$new_n8319 nq=$abc$71600$new_n8320
.subckt or21nand_x0 i0=$abc$71600$new_n8284 i1=$abc$71600$new_n8314 i2=$abc$71600$new_n8318 nq=$abc$71600$new_n8321
.subckt and21nor_x0 i0=$abc$71600$new_n8301 i1=$abc$71600$new_n8308 i2=$abc$71600$new_n8306 nq=$abc$71600$new_n8322
.subckt or21nand_x0 i0=$abc$71600$new_n8300 i1=$abc$71600$new_n8309 i2=$abc$71600$new_n8307 nq=$abc$71600$new_n8323
.subckt nexor2_x0 i0=$abc$71600$new_n8318 i1=$abc$71600$new_n8316 nq=$abc$71600$new_n8324
.subckt nexor2_x0 i0=$abc$71600$new_n8318 i1=$abc$71600$new_n8317 nq=$abc$71600$new_n8325
.subckt and21nor_x0 i0=$abc$71600$new_n8324 i1=$abc$71600$new_n8323 i2=$abc$71600$new_n8320 nq=$abc$71600$new_n8326
.subckt or21nand_x0 i0=$abc$71600$new_n8325 i1=$abc$71600$new_n8322 i2=$abc$71600$new_n8321 nq=$abc$71600$new_n8327
.subckt nexor2_x0 i0=$abc$71600$new_n8173 i1=$abc$71600$new_n8171 nq=$abc$71600$new_n8328
.subckt nexor2_x0 i0=$abc$71600$new_n8173 i1=$abc$71600$new_n8172 nq=$abc$71600$new_n8329
.subckt nand2_x0 i0=$abc$71600$new_n8328 i1=$abc$71600$new_n8327 nq=$abc$71600$new_n8330
.subckt nand2_x0 i0=$abc$71600$new_n8329 i1=$abc$71600$new_n8326 nq=$abc$71600$new_n8331
.subckt and3_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.a[16] i2=alu_m.muls.b[0] q=$abc$71600$new_n8332
.subckt nand3_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.a[16] i2=alu_m.muls.b[0] nq=$abc$71600$new_n8333
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[1] q=$abc$71600$new_n8334
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[1] nq=$abc$71600$new_n8335
.subckt and21nor_x0 i0=alu_m.muls.b[0] i1=alu_m.muls.a[16] i2=alu_m.muls.b[16] nq=$abc$71600$new_n8336
.subckt nexor2_x0 i0=$abc$71600$new_n7146 i1=$abc$71600$new_n3253 nq=$abc$71600$new_n8337
.subckt or3_x1 i0=$abc$71600$new_n8336 i1=$abc$71600$new_n8335 i2=$abc$71600$new_n8332 q=$abc$71600$new_n8338
.subckt and2_x1 i0=$abc$71600$new_n8338 i1=$abc$71600$new_n8333 q=$abc$71600$new_n8339
.subckt or21nand_x0 i0=$abc$71600$new_n8336 i1=$abc$71600$new_n8335 i2=$abc$71600$new_n8333 nq=$abc$71600$new_n8340
.subckt or21nand_x0 i0=$abc$71600$new_n7147 i1=$abc$71600$new_n7150 i2=$abc$71600$new_n8193 nq=$abc$71600$new_n8341
.subckt nexor2_x0 i0=$abc$71600$new_n8192 i1=$abc$71600$new_n7151 nq=$abc$71600$new_n8342
.subckt nand3_x0 i0=$abc$71600$new_n8341 i1=$abc$71600$new_n8340 i2=$abc$71600$new_n8194 nq=$abc$71600$new_n8343
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[5] q=$abc$71600$new_n8344
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8345
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[4] q=$abc$71600$new_n8346
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8347
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8348
.subckt and4_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n8349
.subckt nand4_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n8350
.subckt and2_x1 i0=$abc$71600$new_n8347 i1=$abc$71600$new_n8184 q=$abc$71600$new_n8351
.subckt nand2_x0 i0=$abc$71600$new_n8347 i1=$abc$71600$new_n8184 nq=$abc$71600$new_n8352
.subckt nexor2_x0 i0=$abc$71600$new_n8346 i1=$abc$71600$new_n8184 nq=$abc$71600$new_n8353
.subckt nexor2_x0 i0=$abc$71600$new_n8353 i1=$abc$71600$new_n8344 nq=$abc$71600$new_n8354
.subckt and21nor_x0 i0=$abc$71600$new_n8194 i1=$abc$71600$new_n8341 i2=$abc$71600$new_n8340 nq=$abc$71600$new_n8355
.subckt nexor2_x0 i0=$abc$71600$new_n8342 i1=$abc$71600$new_n8339 nq=$abc$71600$new_n8356
.subckt or21nand_x0 i0=$abc$71600$new_n8355 i1=$abc$71600$new_n8354 i2=$abc$71600$new_n8343 nq=$abc$71600$new_n8357
.subckt or21nand_x0 i0=$abc$71600$new_n7152 i1=$abc$71600$new_n8196 i2=$abc$71600$new_n8191 nq=$abc$71600$new_n8358
.subckt and3_x1 i0=$abc$71600$new_n8358 i1=$abc$71600$new_n8357 i2=$abc$71600$new_n8198 q=$abc$71600$new_n8359
.subckt nand3_x0 i0=$abc$71600$new_n8358 i1=$abc$71600$new_n8357 i2=$abc$71600$new_n8198 nq=$abc$71600$new_n8360
.subckt and2_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.b[7] q=$abc$71600$new_n8361
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[7] nq=$abc$71600$new_n8362
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[6] nq=$abc$71600$new_n8363
.subckt nand4_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[7] i3=alu_m.muls.b[6] nq=$abc$71600$new_n8364
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[8] q=$abc$71600$new_n8365
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[8] nq=$abc$71600$new_n8366
.subckt and2_x1 i0=$abc$71600$new_n8362 i1=$abc$71600$new_n8207 q=$abc$71600$new_n8367
.subckt nexor2_x0 i0=$abc$71600$new_n8361 i1=$abc$71600$new_n8207 nq=$abc$71600$new_n8368
.subckt or21nand_x0 i0=$abc$71600$new_n8367 i1=$abc$71600$new_n8366 i2=$abc$71600$new_n8364 nq=$abc$71600$new_n8369
.subckt nexor2_x0 i0=$abc$71600$new_n8214 i1=$abc$71600$new_n8211 nq=$abc$71600$new_n8370
.subckt nexor2_x0 i0=$abc$71600$new_n8214 i1=$abc$71600$new_n8210 nq=$abc$71600$new_n8371
.subckt and21nor_x0 i0=$abc$71600$new_n8344 i1=$abc$71600$new_n8352 i2=$abc$71600$new_n8349 nq=$abc$71600$new_n8372
.subckt or21nand_x0 i0=$abc$71600$new_n8345 i1=$abc$71600$new_n8351 i2=$abc$71600$new_n8350 nq=$abc$71600$new_n8373
.subckt and2_x1 i0=$abc$71600$new_n8373 i1=$abc$71600$new_n8370 q=$abc$71600$new_n8374
.subckt nand2_x0 i0=$abc$71600$new_n8372 i1=$abc$71600$new_n8371 nq=$abc$71600$new_n8375
.subckt nexor2_x0 i0=$abc$71600$new_n8372 i1=$abc$71600$new_n8370 nq=$abc$71600$new_n8376
.subckt nexor2_x0 i0=$abc$71600$new_n8376 i1=$abc$71600$new_n8369 nq=$abc$71600$new_n8377
.subckt and21nor_x0 i0=$abc$71600$new_n8198 i1=$abc$71600$new_n8358 i2=$abc$71600$new_n8357 nq=$abc$71600$new_n8378
.subckt or3_x1 i0=$abc$71600$new_n8378 i1=$abc$71600$new_n8377 i2=$abc$71600$new_n8359 q=$abc$71600$new_n8379
.subckt and2_x1 i0=$abc$71600$new_n8379 i1=$abc$71600$new_n8360 q=$abc$71600$new_n8380
.subckt or21nand_x0 i0=$abc$71600$new_n8378 i1=$abc$71600$new_n8377 i2=$abc$71600$new_n8360 nq=$abc$71600$new_n8381
.subckt nexor2_x0 i0=$abc$71600$new_n8230 i1=$abc$71600$new_n8227 nq=$abc$71600$new_n8382
.subckt nexor2_x0 i0=$abc$71600$new_n8230 i1=$abc$71600$new_n8226 nq=$abc$71600$new_n8383
.subckt and21nor_x0 i0=$abc$71600$new_n8360 i1=$abc$71600$new_n8379 i2=$abc$71600$new_n8383 nq=$abc$71600$new_n8384
.subckt nand2_x0 i0=$abc$71600$new_n8382 i1=$abc$71600$new_n8381 nq=$abc$71600$new_n8385
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[7] q=$abc$71600$new_n8386
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8387
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8388
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[7] i3=alu_m.muls.a[8] q=$abc$71600$new_n8389
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[7] i3=alu_m.muls.a[8] nq=$abc$71600$new_n8390
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[6] q=$abc$71600$new_n8391
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8392
.subckt and2_x1 i0=$abc$71600$new_n8387 i1=$abc$71600$new_n8238 q=$abc$71600$new_n8393
.subckt nand2_x0 i0=$abc$71600$new_n8387 i1=$abc$71600$new_n8238 nq=$abc$71600$new_n8394
.subckt nexor2_x0 i0=$abc$71600$new_n8386 i1=$abc$71600$new_n8238 nq=$abc$71600$new_n8395
.subckt and21nor_x0 i0=$abc$71600$new_n8394 i1=$abc$71600$new_n8391 i2=$abc$71600$new_n8389 nq=$abc$71600$new_n8396
.subckt or21nand_x0 i0=$abc$71600$new_n8393 i1=$abc$71600$new_n8392 i2=$abc$71600$new_n8390 nq=$abc$71600$new_n8397
.subckt nexor2_x0 i0=$abc$71600$new_n8245 i1=$abc$71600$new_n8242 nq=$abc$71600$new_n8398
.subckt nexor2_x0 i0=$abc$71600$new_n8245 i1=$abc$71600$new_n8241 nq=$abc$71600$new_n8399
.subckt and2_x1 i0=$abc$71600$new_n8398 i1=$abc$71600$new_n8397 q=$abc$71600$new_n8400
.subckt nand2_x0 i0=$abc$71600$new_n8398 i1=$abc$71600$new_n8397 nq=$abc$71600$new_n8401
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[4] q=$abc$71600$new_n8402
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[4] nq=$abc$71600$new_n8403
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[5] q=$abc$71600$new_n8404
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[5] nq=$abc$71600$new_n8405
.subckt and2_x1 i0=$abc$71600$new_n8405 i1=$abc$71600$new_n8258 q=$abc$71600$new_n8406
.subckt nand2_x0 i0=$abc$71600$new_n8405 i1=$abc$71600$new_n8258 nq=$abc$71600$new_n8407
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[5] nq=$abc$71600$new_n8408
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[6] i3=alu_m.muls.a[5] q=$abc$71600$new_n8409
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[6] i3=alu_m.muls.a[5] nq=$abc$71600$new_n8410
.subckt nexor2_x0 i0=$abc$71600$new_n8404 i1=$abc$71600$new_n8258 nq=$abc$71600$new_n8411
.subckt nexor2_x0 i0=$abc$71600$new_n8411 i1=$abc$71600$new_n8403 nq=$abc$71600$new_n8412
.subckt nexor2_x0 i0=$abc$71600$new_n8411 i1=$abc$71600$new_n8402 nq=$abc$71600$new_n8413
.subckt and2_x1 i0=$abc$71600$new_n8399 i1=$abc$71600$new_n8396 q=$abc$71600$new_n8414
.subckt nand2_x0 i0=$abc$71600$new_n8399 i1=$abc$71600$new_n8396 nq=$abc$71600$new_n8415
.subckt nexor2_x0 i0=$abc$71600$new_n8398 i1=$abc$71600$new_n8396 nq=$abc$71600$new_n8416
.subckt and21nor_x0 i0=$abc$71600$new_n8415 i1=$abc$71600$new_n8412 i2=$abc$71600$new_n8400 nq=$abc$71600$new_n8417
.subckt or21nand_x0 i0=$abc$71600$new_n8414 i1=$abc$71600$new_n8413 i2=$abc$71600$new_n8401 nq=$abc$71600$new_n8418
.subckt nexor2_x0 i0=$abc$71600$new_n8266 i1=$abc$71600$new_n8263 nq=$abc$71600$new_n8419
.subckt nexor2_x0 i0=$abc$71600$new_n8266 i1=$abc$71600$new_n8262 nq=$abc$71600$new_n8420
.subckt and21nor_x0 i0=$abc$71600$new_n8369 i1=$abc$71600$new_n8375 i2=$abc$71600$new_n8374 nq=$abc$71600$new_n8421
.subckt nor2_x0 i0=$abc$71600$new_n8421 i1=$abc$71600$new_n8420 nq=$abc$71600$new_n8422
.subckt or2_x1 i0=$abc$71600$new_n8421 i1=$abc$71600$new_n8420 q=$abc$71600$new_n8423
.subckt nexor2_x0 i0=$abc$71600$new_n8421 i1=$abc$71600$new_n8419 nq=$abc$71600$new_n8424
.subckt nexor2_x0 i0=$abc$71600$new_n8421 i1=$abc$71600$new_n8420 nq=$abc$71600$new_n8425
.subckt nexor2_x0 i0=$abc$71600$new_n8424 i1=$abc$71600$new_n8417 nq=$abc$71600$new_n8426
.subckt nexor2_x0 i0=$abc$71600$new_n8382 i1=$abc$71600$new_n8380 nq=$abc$71600$new_n8427
.subckt nexor2_x0 i0=$abc$71600$new_n8382 i1=$abc$71600$new_n8381 nq=$abc$71600$new_n8428
.subckt and2_x1 i0=$abc$71600$new_n8427 i1=$abc$71600$new_n8426 q=$abc$71600$new_n8429
.subckt nand2_x0 i0=$abc$71600$new_n8427 i1=$abc$71600$new_n8426 nq=$abc$71600$new_n8430
.subckt and21nor_x0 i0=$abc$71600$new_n8427 i1=$abc$71600$new_n8426 i2=$abc$71600$new_n8384 nq=$abc$71600$new_n8431
.subckt nand2_x0 i0=$abc$71600$new_n8430 i1=$abc$71600$new_n8385 nq=$abc$71600$new_n8432
.subckt nexor2_x0 i0=$abc$71600$new_n8279 i1=$abc$71600$new_n8278 nq=$abc$71600$new_n8433
.subckt nexor2_x0 i0=$abc$71600$new_n8279 i1=$abc$71600$new_n8277 nq=$abc$71600$new_n8434
.subckt and21nor_x0 i0=$abc$71600$new_n8385 i1=$abc$71600$new_n8430 i2=$abc$71600$new_n8434 nq=$abc$71600$new_n8435
.subckt or21nand_x0 i0=$abc$71600$new_n8384 i1=$abc$71600$new_n8429 i2=$abc$71600$new_n8433 nq=$abc$71600$new_n8436
.subckt nexor2_x0 i0=$abc$71600$new_n8294 i1=$abc$71600$new_n8293 nq=$abc$71600$new_n8437
.subckt nexor2_x0 i0=$abc$71600$new_n8294 i1=$abc$71600$new_n8292 nq=$abc$71600$new_n8438
.subckt and21nor_x0 i0=$abc$71600$new_n8402 i1=$abc$71600$new_n8407 i2=$abc$71600$new_n8409 nq=$abc$71600$new_n8439
.subckt or21nand_x0 i0=$abc$71600$new_n8403 i1=$abc$71600$new_n8406 i2=$abc$71600$new_n8410 nq=$abc$71600$new_n8440
.subckt and2_x1 i0=$abc$71600$new_n8440 i1=$abc$71600$new_n8437 q=$abc$71600$new_n8441
.subckt nand2_x0 i0=$abc$71600$new_n8440 i1=$abc$71600$new_n8437 nq=$abc$71600$new_n8442
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3237 q=$abc$71600$new_n8443
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3237 nq=$abc$71600$new_n8444
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[3] q=$abc$71600$new_n8445
.subckt and4_x1 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[3] i3=$abc$71600$new_n3237 q=$abc$71600$new_n8446
.subckt nand4_x0 i0=alu_m.muls.b[16] i1=alu_m.muls.b[15] i2=alu_m.muls.a[3] i3=$abc$71600$new_n3237 nq=$abc$71600$new_n8447
.subckt and2_x1 i0=$abc$71600$new_n8439 i1=$abc$71600$new_n8438 q=$abc$71600$new_n8448
.subckt nand2_x0 i0=$abc$71600$new_n8439 i1=$abc$71600$new_n8438 nq=$abc$71600$new_n8449
.subckt nexor2_x0 i0=$abc$71600$new_n8439 i1=$abc$71600$new_n8437 nq=$abc$71600$new_n8450
.subckt and21nor_x0 i0=$abc$71600$new_n8449 i1=$abc$71600$new_n8446 i2=$abc$71600$new_n8441 nq=$abc$71600$new_n8451
.subckt or21nand_x0 i0=$abc$71600$new_n8448 i1=$abc$71600$new_n8447 i2=$abc$71600$new_n8442 nq=$abc$71600$new_n8452
.subckt nexor2_x0 i0=$abc$71600$new_n8299 i1=$abc$71600$new_n8296 nq=$abc$71600$new_n8453
.subckt nexor2_x0 i0=$abc$71600$new_n8299 i1=$abc$71600$new_n8295 nq=$abc$71600$new_n8454
.subckt and21nor_x0 i0=$abc$71600$new_n8418 i1=$abc$71600$new_n8424 i2=$abc$71600$new_n8422 nq=$abc$71600$new_n8455
.subckt or21nand_x0 i0=$abc$71600$new_n8417 i1=$abc$71600$new_n8425 i2=$abc$71600$new_n8423 nq=$abc$71600$new_n8456
.subckt and2_x1 i0=$abc$71600$new_n8456 i1=$abc$71600$new_n8453 q=$abc$71600$new_n8457
.subckt nand2_x0 i0=$abc$71600$new_n8456 i1=$abc$71600$new_n8453 nq=$abc$71600$new_n8458
.subckt nexor2_x0 i0=$abc$71600$new_n8455 i1=$abc$71600$new_n8453 nq=$abc$71600$new_n8459
.subckt nexor2_x0 i0=$abc$71600$new_n8455 i1=$abc$71600$new_n8454 nq=$abc$71600$new_n8460
.subckt nexor2_x0 i0=$abc$71600$new_n8459 i1=$abc$71600$new_n8451 nq=$abc$71600$new_n8461
.subckt nexor2_x0 i0=$abc$71600$new_n8459 i1=$abc$71600$new_n8452 nq=$abc$71600$new_n8462
.subckt nexor2_x0 i0=$abc$71600$new_n8433 i1=$abc$71600$new_n8431 nq=$abc$71600$new_n8463
.subckt nexor2_x0 i0=$abc$71600$new_n8433 i1=$abc$71600$new_n8432 nq=$abc$71600$new_n8464
.subckt and21nor_x0 i0=$abc$71600$new_n8463 i1=$abc$71600$new_n8461 i2=$abc$71600$new_n8435 nq=$abc$71600$new_n8465
.subckt or21nand_x0 i0=$abc$71600$new_n8464 i1=$abc$71600$new_n8462 i2=$abc$71600$new_n8436 nq=$abc$71600$new_n8466
.subckt nexor2_x0 i0=$abc$71600$new_n8312 i1=$abc$71600$new_n8311 nq=$abc$71600$new_n8467
.subckt and2_x1 i0=$abc$71600$new_n8467 i1=$abc$71600$new_n8466 q=$abc$71600$new_n8468
.subckt nand2_x0 i0=$abc$71600$new_n8467 i1=$abc$71600$new_n8466 nq=$abc$71600$new_n8469
.subckt and21nor_x0 i0=$abc$71600$new_n8452 i1=$abc$71600$new_n8459 i2=$abc$71600$new_n8457 nq=$abc$71600$new_n8470
.subckt or21nand_x0 i0=$abc$71600$new_n8451 i1=$abc$71600$new_n8460 i2=$abc$71600$new_n8458 nq=$abc$71600$new_n8471
.subckt nexor2_x0 i0=$abc$71600$new_n8467 i1=$abc$71600$new_n8465 nq=$abc$71600$new_n8472
.subckt nexor2_x0 i0=$abc$71600$new_n8467 i1=$abc$71600$new_n8466 nq=$abc$71600$new_n8473
.subckt and21nor_x0 i0=$abc$71600$new_n8472 i1=$abc$71600$new_n8471 i2=$abc$71600$new_n8468 nq=$abc$71600$new_n8474
.subckt or21nand_x0 i0=$abc$71600$new_n8473 i1=$abc$71600$new_n8470 i2=$abc$71600$new_n8469 nq=$abc$71600$new_n8475
.subckt nexor2_x0 i0=$abc$71600$new_n8324 i1=$abc$71600$new_n8323 nq=$abc$71600$new_n8476
.subckt or2_x1 i0=$abc$71600$new_n8476 i1=$abc$71600$new_n8474 q=$abc$71600$new_n8477
.subckt nexor2_x0 i0=$abc$71600$new_n8476 i1=$abc$71600$new_n8475 nq=$abc$71600$new_n8478
.subckt nexor2_x0 i0=$abc$71600$new_n8476 i1=$abc$71600$new_n8474 nq=$abc$71600$new_n8479
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[1] nq=$abc$71600$new_n8480
.subckt and2_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.b[0] q=$abc$71600$new_n8481
.subckt nand2_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.b[0] nq=$abc$71600$new_n8482
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[0] nq=$abc$71600$new_n8483
.subckt and4_x1 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n8484
.subckt nand4_x0 i0=alu_m.muls.a[15] i1=alu_m.muls.a[14] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n8485
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[2] q=$abc$71600$new_n8486
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[2] nq=$abc$71600$new_n8487
.subckt and2_x1 i0=$abc$71600$new_n8482 i1=$abc$71600$new_n8480 q=$abc$71600$new_n8488
.subckt nand2_x0 i0=$abc$71600$new_n8482 i1=$abc$71600$new_n8480 nq=$abc$71600$new_n8489
.subckt nexor2_x0 i0=$abc$71600$new_n8481 i1=$abc$71600$new_n8480 nq=$abc$71600$new_n8490
.subckt and21nor_x0 i0=$abc$71600$new_n8489 i1=$abc$71600$new_n8486 i2=$abc$71600$new_n8484 nq=$abc$71600$new_n8491
.subckt or21nand_x0 i0=$abc$71600$new_n8488 i1=$abc$71600$new_n8487 i2=$abc$71600$new_n8485 nq=$abc$71600$new_n8492
.subckt nexor2_x0 i0=$abc$71600$new_n8337 i1=$abc$71600$new_n8335 nq=$abc$71600$new_n8493
.subckt nexor2_x0 i0=$abc$71600$new_n8337 i1=$abc$71600$new_n8334 nq=$abc$71600$new_n8494
.subckt and2_x1 i0=$abc$71600$new_n8493 i1=$abc$71600$new_n8492 q=$abc$71600$new_n8495
.subckt nand2_x0 i0=$abc$71600$new_n8493 i1=$abc$71600$new_n8492 nq=$abc$71600$new_n8496
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[4] q=$abc$71600$new_n8497
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8498
.subckt and2_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.b[2] q=$abc$71600$new_n8499
.subckt nand2_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.b[2] nq=$abc$71600$new_n8500
.subckt and4_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[3] i3=alu_m.muls.b[2] q=$abc$71600$new_n8501
.subckt nand4_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[3] i3=alu_m.muls.b[2] nq=$abc$71600$new_n8502
.subckt and2_x1 i0=$abc$71600$new_n8500 i1=$abc$71600$new_n8348 q=$abc$71600$new_n8503
.subckt nand2_x0 i0=$abc$71600$new_n8500 i1=$abc$71600$new_n8348 nq=$abc$71600$new_n8504
.subckt nexor2_x0 i0=$abc$71600$new_n8499 i1=$abc$71600$new_n8348 nq=$abc$71600$new_n8505
.subckt nexor2_x0 i0=$abc$71600$new_n8505 i1=$abc$71600$new_n8498 nq=$abc$71600$new_n8506
.subckt nexor2_x0 i0=$abc$71600$new_n8505 i1=$abc$71600$new_n8497 nq=$abc$71600$new_n8507
.subckt and2_x1 i0=$abc$71600$new_n8494 i1=$abc$71600$new_n8491 q=$abc$71600$new_n8508
.subckt nand2_x0 i0=$abc$71600$new_n8494 i1=$abc$71600$new_n8491 nq=$abc$71600$new_n8509
.subckt nexor2_x0 i0=$abc$71600$new_n8493 i1=$abc$71600$new_n8491 nq=$abc$71600$new_n8510
.subckt and21nor_x0 i0=$abc$71600$new_n8509 i1=$abc$71600$new_n8506 i2=$abc$71600$new_n8495 nq=$abc$71600$new_n8511
.subckt or21nand_x0 i0=$abc$71600$new_n8508 i1=$abc$71600$new_n8507 i2=$abc$71600$new_n8496 nq=$abc$71600$new_n8512
.subckt nexor2_x0 i0=$abc$71600$new_n8356 i1=$abc$71600$new_n8354 nq=$abc$71600$new_n8513
.subckt and2_x1 i0=$abc$71600$new_n8513 i1=$abc$71600$new_n8512 q=$abc$71600$new_n8514
.subckt nand2_x0 i0=$abc$71600$new_n8513 i1=$abc$71600$new_n8512 nq=$abc$71600$new_n8515
.subckt and2_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[5] q=$abc$71600$new_n8516
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8517
.subckt and2_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.b[5] q=$abc$71600$new_n8518
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8519
.subckt and4_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[6] i3=alu_m.muls.b[5] q=$abc$71600$new_n8520
.subckt nand4_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[6] i3=alu_m.muls.b[5] nq=$abc$71600$new_n8521
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[7] q=$abc$71600$new_n8522
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[7] nq=$abc$71600$new_n8523
.subckt and2_x1 i0=$abc$71600$new_n8517 i1=$abc$71600$new_n8363 q=$abc$71600$new_n8524
.subckt nand2_x0 i0=$abc$71600$new_n8517 i1=$abc$71600$new_n8363 nq=$abc$71600$new_n8525
.subckt nexor2_x0 i0=$abc$71600$new_n8516 i1=$abc$71600$new_n8363 nq=$abc$71600$new_n8526
.subckt and21nor_x0 i0=$abc$71600$new_n8525 i1=$abc$71600$new_n8522 i2=$abc$71600$new_n8520 nq=$abc$71600$new_n8527
.subckt or21nand_x0 i0=$abc$71600$new_n8524 i1=$abc$71600$new_n8523 i2=$abc$71600$new_n8521 nq=$abc$71600$new_n8528
.subckt nexor2_x0 i0=$abc$71600$new_n8368 i1=$abc$71600$new_n8366 nq=$abc$71600$new_n8529
.subckt nexor2_x0 i0=$abc$71600$new_n8368 i1=$abc$71600$new_n8365 nq=$abc$71600$new_n8530
.subckt and21nor_x0 i0=$abc$71600$new_n8497 i1=$abc$71600$new_n8504 i2=$abc$71600$new_n8501 nq=$abc$71600$new_n8531
.subckt or21nand_x0 i0=$abc$71600$new_n8498 i1=$abc$71600$new_n8503 i2=$abc$71600$new_n8502 nq=$abc$71600$new_n8532
.subckt and2_x1 i0=$abc$71600$new_n8532 i1=$abc$71600$new_n8529 q=$abc$71600$new_n8533
.subckt nand2_x0 i0=$abc$71600$new_n8532 i1=$abc$71600$new_n8529 nq=$abc$71600$new_n8534
.subckt and2_x1 i0=$abc$71600$new_n8531 i1=$abc$71600$new_n8530 q=$abc$71600$new_n8535
.subckt nand2_x0 i0=$abc$71600$new_n8531 i1=$abc$71600$new_n8530 nq=$abc$71600$new_n8536
.subckt nexor2_x0 i0=$abc$71600$new_n8531 i1=$abc$71600$new_n8529 nq=$abc$71600$new_n8537
.subckt nexor2_x0 i0=$abc$71600$new_n8537 i1=$abc$71600$new_n8527 nq=$abc$71600$new_n8538
.subckt nexor2_x0 i0=$abc$71600$new_n8537 i1=$abc$71600$new_n8528 nq=$abc$71600$new_n8539
.subckt nexor2_x0 i0=$abc$71600$new_n8513 i1=$abc$71600$new_n8511 nq=$abc$71600$new_n8540
.subckt nexor2_x0 i0=$abc$71600$new_n8513 i1=$abc$71600$new_n8512 nq=$abc$71600$new_n8541
.subckt and21nor_x0 i0=$abc$71600$new_n8540 i1=$abc$71600$new_n8538 i2=$abc$71600$new_n8514 nq=$abc$71600$new_n8542
.subckt or21nand_x0 i0=$abc$71600$new_n8541 i1=$abc$71600$new_n8539 i2=$abc$71600$new_n8515 nq=$abc$71600$new_n8543
.subckt or21nand_x0 i0=$abc$71600$new_n8359 i1=$abc$71600$new_n8378 i2=$abc$71600$new_n8377 nq=$abc$71600$new_n8544
.subckt and2_x1 i0=$abc$71600$new_n8544 i1=$abc$71600$new_n8379 q=$abc$71600$new_n8545
.subckt nand2_x0 i0=$abc$71600$new_n8544 i1=$abc$71600$new_n8379 nq=$abc$71600$new_n8546
.subckt and2_x1 i0=$abc$71600$new_n8545 i1=$abc$71600$new_n8543 q=$abc$71600$new_n8547
.subckt nand2_x0 i0=$abc$71600$new_n8545 i1=$abc$71600$new_n8543 nq=$abc$71600$new_n8548
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[8] q=$abc$71600$new_n8549
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[8] nq=$abc$71600$new_n8550
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[7] q=$abc$71600$new_n8551
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8552
.subckt and4_x1 i0=alu_m.muls.b[9] i1=alu_m.muls.b[8] i2=alu_m.muls.a[7] i3=alu_m.muls.a[8] q=$abc$71600$new_n8553
.subckt nand4_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.b[8] i2=alu_m.muls.a[7] i3=alu_m.muls.a[8] nq=$abc$71600$new_n8554
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[6] q=$abc$71600$new_n8555
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8556
.subckt and2_x1 i0=$abc$71600$new_n8550 i1=$abc$71600$new_n8388 q=$abc$71600$new_n8557
.subckt nand2_x0 i0=$abc$71600$new_n8550 i1=$abc$71600$new_n8388 nq=$abc$71600$new_n8558
.subckt nexor2_x0 i0=$abc$71600$new_n8549 i1=$abc$71600$new_n8388 nq=$abc$71600$new_n8559
.subckt and21nor_x0 i0=$abc$71600$new_n8558 i1=$abc$71600$new_n8555 i2=$abc$71600$new_n8553 nq=$abc$71600$new_n8560
.subckt or21nand_x0 i0=$abc$71600$new_n8557 i1=$abc$71600$new_n8556 i2=$abc$71600$new_n8554 nq=$abc$71600$new_n8561
.subckt nexor2_x0 i0=$abc$71600$new_n8395 i1=$abc$71600$new_n8392 nq=$abc$71600$new_n8562
.subckt nexor2_x0 i0=$abc$71600$new_n8395 i1=$abc$71600$new_n8391 nq=$abc$71600$new_n8563
.subckt and2_x1 i0=$abc$71600$new_n8562 i1=$abc$71600$new_n8561 q=$abc$71600$new_n8564
.subckt nand2_x0 i0=$abc$71600$new_n8562 i1=$abc$71600$new_n8561 nq=$abc$71600$new_n8565
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[3] q=$abc$71600$new_n8566
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[3] nq=$abc$71600$new_n8567
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[4] q=$abc$71600$new_n8568
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[4] nq=$abc$71600$new_n8569
.subckt and2_x1 i0=$abc$71600$new_n8569 i1=$abc$71600$new_n8408 q=$abc$71600$new_n8570
.subckt nand2_x0 i0=$abc$71600$new_n8569 i1=$abc$71600$new_n8408 nq=$abc$71600$new_n8571
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[4] nq=$abc$71600$new_n8572
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] q=$abc$71600$new_n8573
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] nq=$abc$71600$new_n8574
.subckt nexor2_x0 i0=$abc$71600$new_n8568 i1=$abc$71600$new_n8408 nq=$abc$71600$new_n8575
.subckt nexor2_x0 i0=$abc$71600$new_n8575 i1=$abc$71600$new_n8567 nq=$abc$71600$new_n8576
.subckt nexor2_x0 i0=$abc$71600$new_n8575 i1=$abc$71600$new_n8566 nq=$abc$71600$new_n8577
.subckt and2_x1 i0=$abc$71600$new_n8563 i1=$abc$71600$new_n8560 q=$abc$71600$new_n8578
.subckt nand2_x0 i0=$abc$71600$new_n8563 i1=$abc$71600$new_n8560 nq=$abc$71600$new_n8579
.subckt nexor2_x0 i0=$abc$71600$new_n8562 i1=$abc$71600$new_n8560 nq=$abc$71600$new_n8580
.subckt and21nor_x0 i0=$abc$71600$new_n8579 i1=$abc$71600$new_n8576 i2=$abc$71600$new_n8564 nq=$abc$71600$new_n8581
.subckt or21nand_x0 i0=$abc$71600$new_n8578 i1=$abc$71600$new_n8577 i2=$abc$71600$new_n8565 nq=$abc$71600$new_n8582
.subckt nexor2_x0 i0=$abc$71600$new_n8416 i1=$abc$71600$new_n8413 nq=$abc$71600$new_n8583
.subckt nexor2_x0 i0=$abc$71600$new_n8416 i1=$abc$71600$new_n8412 nq=$abc$71600$new_n8584
.subckt and21nor_x0 i0=$abc$71600$new_n8528 i1=$abc$71600$new_n8536 i2=$abc$71600$new_n8533 nq=$abc$71600$new_n8585
.subckt or21nand_x0 i0=$abc$71600$new_n8527 i1=$abc$71600$new_n8535 i2=$abc$71600$new_n8534 nq=$abc$71600$new_n8586
.subckt and2_x1 i0=$abc$71600$new_n8586 i1=$abc$71600$new_n8583 q=$abc$71600$new_n8587
.subckt nand2_x0 i0=$abc$71600$new_n8586 i1=$abc$71600$new_n8583 nq=$abc$71600$new_n8588
.subckt and2_x1 i0=$abc$71600$new_n8585 i1=$abc$71600$new_n8584 q=$abc$71600$new_n8589
.subckt nand2_x0 i0=$abc$71600$new_n8585 i1=$abc$71600$new_n8584 nq=$abc$71600$new_n8590
.subckt or21nand_x0 i0=$abc$71600$new_n8589 i1=$abc$71600$new_n8587 i2=$abc$71600$new_n8581 nq=$abc$71600$new_n8591
.subckt nand3_x0 i0=$abc$71600$new_n8590 i1=$abc$71600$new_n8588 i2=$abc$71600$new_n8582 nq=$abc$71600$new_n8592
.subckt and2_x1 i0=$abc$71600$new_n8592 i1=$abc$71600$new_n8591 q=$abc$71600$new_n8593
.subckt nand2_x0 i0=$abc$71600$new_n8592 i1=$abc$71600$new_n8591 nq=$abc$71600$new_n8594
.subckt nand2_x0 i0=$abc$71600$new_n8546 i1=$abc$71600$new_n8542 nq=$abc$71600$new_n8595
.subckt nexor2_x0 i0=$abc$71600$new_n8545 i1=$abc$71600$new_n8543 nq=$abc$71600$new_n8596
.subckt nor2_x0 i0=$abc$71600$new_n8596 i1=$abc$71600$new_n8594 nq=$abc$71600$new_n8597
.subckt or2_x1 i0=$abc$71600$new_n8596 i1=$abc$71600$new_n8594 q=$abc$71600$new_n8598
.subckt and21nor_x0 i0=$abc$71600$new_n8595 i1=$abc$71600$new_n8593 i2=$abc$71600$new_n8547 nq=$abc$71600$new_n8599
.subckt or21nand_x0 i0=$abc$71600$new_n8596 i1=$abc$71600$new_n8594 i2=$abc$71600$new_n8548 nq=$abc$71600$new_n8600
.subckt nexor2_x0 i0=$abc$71600$new_n8428 i1=$abc$71600$new_n8426 nq=$abc$71600$new_n8601
.subckt nexor2_x0 i0=$abc$71600$new_n8427 i1=$abc$71600$new_n8426 nq=$abc$71600$new_n8602
.subckt and21nor_x0 i0=$abc$71600$new_n8548 i1=$abc$71600$new_n8598 i2=$abc$71600$new_n8602 nq=$abc$71600$new_n8603
.subckt nand2_x0 i0=$abc$71600$new_n8601 i1=$abc$71600$new_n8600 nq=$abc$71600$new_n8604
.subckt nexor2_x0 i0=$abc$71600$new_n8445 i1=$abc$71600$new_n8444 nq=$abc$71600$new_n8605
.subckt nexor2_x0 i0=$abc$71600$new_n8445 i1=$abc$71600$new_n8443 nq=$abc$71600$new_n8606
.subckt and21nor_x0 i0=$abc$71600$new_n8566 i1=$abc$71600$new_n8571 i2=$abc$71600$new_n8573 nq=$abc$71600$new_n8607
.subckt or21nand_x0 i0=$abc$71600$new_n8567 i1=$abc$71600$new_n8570 i2=$abc$71600$new_n8574 nq=$abc$71600$new_n8608
.subckt and2_x1 i0=$abc$71600$new_n8608 i1=$abc$71600$new_n8605 q=$abc$71600$new_n8609
.subckt nand2_x0 i0=$abc$71600$new_n8608 i1=$abc$71600$new_n8605 nq=$abc$71600$new_n8610
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3236 q=$abc$71600$new_n8611
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3236 nq=$abc$71600$new_n8612
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[2] q=$abc$71600$new_n8613
.subckt and3_x1 i0=$abc$71600$new_n8613 i1=alu_m.muls.b[16] i2=$abc$71600$new_n3236 q=$abc$71600$new_n8614
.subckt nand3_x0 i0=$abc$71600$new_n8613 i1=alu_m.muls.b[16] i2=$abc$71600$new_n3236 nq=$abc$71600$new_n8615
.subckt and2_x1 i0=$abc$71600$new_n8607 i1=$abc$71600$new_n8606 q=$abc$71600$new_n8616
.subckt nand2_x0 i0=$abc$71600$new_n8607 i1=$abc$71600$new_n8606 nq=$abc$71600$new_n8617
.subckt nexor2_x0 i0=$abc$71600$new_n8607 i1=$abc$71600$new_n8605 nq=$abc$71600$new_n8618
.subckt and21nor_x0 i0=$abc$71600$new_n8617 i1=$abc$71600$new_n8614 i2=$abc$71600$new_n8609 nq=$abc$71600$new_n8619
.subckt or21nand_x0 i0=$abc$71600$new_n8616 i1=$abc$71600$new_n8615 i2=$abc$71600$new_n8610 nq=$abc$71600$new_n8620
.subckt nexor2_x0 i0=$abc$71600$new_n8450 i1=$abc$71600$new_n8447 nq=$abc$71600$new_n8621
.subckt nexor2_x0 i0=$abc$71600$new_n8450 i1=$abc$71600$new_n8446 nq=$abc$71600$new_n8622
.subckt and21nor_x0 i0=$abc$71600$new_n8582 i1=$abc$71600$new_n8590 i2=$abc$71600$new_n8587 nq=$abc$71600$new_n8623
.subckt or21nand_x0 i0=$abc$71600$new_n8581 i1=$abc$71600$new_n8589 i2=$abc$71600$new_n8588 nq=$abc$71600$new_n8624
.subckt and2_x1 i0=$abc$71600$new_n8624 i1=$abc$71600$new_n8621 q=$abc$71600$new_n8625
.subckt nand2_x0 i0=$abc$71600$new_n8624 i1=$abc$71600$new_n8621 nq=$abc$71600$new_n8626
.subckt nexor2_x0 i0=$abc$71600$new_n8623 i1=$abc$71600$new_n8621 nq=$abc$71600$new_n8627
.subckt nexor2_x0 i0=$abc$71600$new_n8623 i1=$abc$71600$new_n8622 nq=$abc$71600$new_n8628
.subckt nexor2_x0 i0=$abc$71600$new_n8627 i1=$abc$71600$new_n8619 nq=$abc$71600$new_n8629
.subckt nexor2_x0 i0=$abc$71600$new_n8627 i1=$abc$71600$new_n8620 nq=$abc$71600$new_n8630
.subckt nexor2_x0 i0=$abc$71600$new_n8601 i1=$abc$71600$new_n8599 nq=$abc$71600$new_n8631
.subckt nexor2_x0 i0=$abc$71600$new_n8601 i1=$abc$71600$new_n8600 nq=$abc$71600$new_n8632
.subckt and21nor_x0 i0=$abc$71600$new_n8631 i1=$abc$71600$new_n8629 i2=$abc$71600$new_n8603 nq=$abc$71600$new_n8633
.subckt or21nand_x0 i0=$abc$71600$new_n8632 i1=$abc$71600$new_n8630 i2=$abc$71600$new_n8604 nq=$abc$71600$new_n8634
.subckt nexor2_x0 i0=$abc$71600$new_n8463 i1=$abc$71600$new_n8462 nq=$abc$71600$new_n8635
.subckt and2_x1 i0=$abc$71600$new_n8635 i1=$abc$71600$new_n8634 q=$abc$71600$new_n8636
.subckt nand2_x0 i0=$abc$71600$new_n8635 i1=$abc$71600$new_n8634 nq=$abc$71600$new_n8637
.subckt and21nor_x0 i0=$abc$71600$new_n8620 i1=$abc$71600$new_n8627 i2=$abc$71600$new_n8625 nq=$abc$71600$new_n8638
.subckt or21nand_x0 i0=$abc$71600$new_n8619 i1=$abc$71600$new_n8628 i2=$abc$71600$new_n8626 nq=$abc$71600$new_n8639
.subckt nexor2_x0 i0=$abc$71600$new_n8635 i1=$abc$71600$new_n8633 nq=$abc$71600$new_n8640
.subckt nexor2_x0 i0=$abc$71600$new_n8635 i1=$abc$71600$new_n8634 nq=$abc$71600$new_n8641
.subckt and21nor_x0 i0=$abc$71600$new_n8640 i1=$abc$71600$new_n8639 i2=$abc$71600$new_n8636 nq=$abc$71600$new_n8642
.subckt or21nand_x0 i0=$abc$71600$new_n8641 i1=$abc$71600$new_n8638 i2=$abc$71600$new_n8637 nq=$abc$71600$new_n8643
.subckt nexor2_x0 i0=$abc$71600$new_n8472 i1=$abc$71600$new_n8471 nq=$abc$71600$new_n8644
.subckt nor2_x0 i0=$abc$71600$new_n8644 i1=$abc$71600$new_n8642 nq=$abc$71600$new_n8645
.subckt or2_x1 i0=$abc$71600$new_n8644 i1=$abc$71600$new_n8642 q=$abc$71600$new_n8646
.subckt nexor2_x0 i0=$abc$71600$new_n8644 i1=$abc$71600$new_n8643 nq=$abc$71600$new_n8647
.subckt nexor2_x0 i0=$abc$71600$new_n8644 i1=$abc$71600$new_n8642 nq=$abc$71600$new_n8648
.subckt and2_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.b[1] q=$abc$71600$new_n8649
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[1] nq=$abc$71600$new_n8650
.subckt nand2_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.b[0] nq=$abc$71600$new_n8651
.subckt and4_x1 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n8652
.subckt nand4_x0 i0=alu_m.muls.a[14] i1=alu_m.muls.a[13] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n8653
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[2] q=$abc$71600$new_n8654
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[2] nq=$abc$71600$new_n8655
.subckt and2_x1 i0=$abc$71600$new_n8650 i1=$abc$71600$new_n8483 q=$abc$71600$new_n8656
.subckt nand2_x0 i0=$abc$71600$new_n8650 i1=$abc$71600$new_n8483 nq=$abc$71600$new_n8657
.subckt nexor2_x0 i0=$abc$71600$new_n8649 i1=$abc$71600$new_n8483 nq=$abc$71600$new_n8658
.subckt and21nor_x0 i0=$abc$71600$new_n8657 i1=$abc$71600$new_n8654 i2=$abc$71600$new_n8652 nq=$abc$71600$new_n8659
.subckt or21nand_x0 i0=$abc$71600$new_n8656 i1=$abc$71600$new_n8655 i2=$abc$71600$new_n8653 nq=$abc$71600$new_n8660
.subckt nexor2_x0 i0=$abc$71600$new_n8490 i1=$abc$71600$new_n8487 nq=$abc$71600$new_n8661
.subckt nexor2_x0 i0=$abc$71600$new_n8490 i1=$abc$71600$new_n8486 nq=$abc$71600$new_n8662
.subckt and2_x1 i0=$abc$71600$new_n8661 i1=$abc$71600$new_n8660 q=$abc$71600$new_n8663
.subckt nand2_x0 i0=$abc$71600$new_n8661 i1=$abc$71600$new_n8660 nq=$abc$71600$new_n8664
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8665
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[3] q=$abc$71600$new_n8666
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8667
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8668
.subckt and4_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n8669
.subckt nand4_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n8670
.subckt and2_x1 i0=$abc$71600$new_n8667 i1=$abc$71600$new_n8665 q=$abc$71600$new_n8671
.subckt nand2_x0 i0=$abc$71600$new_n8667 i1=$abc$71600$new_n8665 nq=$abc$71600$new_n8672
.subckt nexor2_x0 i0=$abc$71600$new_n8666 i1=$abc$71600$new_n8665 nq=$abc$71600$new_n8673
.subckt nexor2_x0 i0=$abc$71600$new_n8673 i1=$abc$71600$new_n8519 nq=$abc$71600$new_n8674
.subckt nexor2_x0 i0=$abc$71600$new_n8673 i1=$abc$71600$new_n8518 nq=$abc$71600$new_n8675
.subckt and2_x1 i0=$abc$71600$new_n8662 i1=$abc$71600$new_n8659 q=$abc$71600$new_n8676
.subckt nand2_x0 i0=$abc$71600$new_n8662 i1=$abc$71600$new_n8659 nq=$abc$71600$new_n8677
.subckt nexor2_x0 i0=$abc$71600$new_n8661 i1=$abc$71600$new_n8659 nq=$abc$71600$new_n8678
.subckt and21nor_x0 i0=$abc$71600$new_n8677 i1=$abc$71600$new_n8674 i2=$abc$71600$new_n8663 nq=$abc$71600$new_n8679
.subckt or21nand_x0 i0=$abc$71600$new_n8676 i1=$abc$71600$new_n8675 i2=$abc$71600$new_n8664 nq=$abc$71600$new_n8680
.subckt nexor2_x0 i0=$abc$71600$new_n8510 i1=$abc$71600$new_n8507 nq=$abc$71600$new_n8681
.subckt and2_x1 i0=$abc$71600$new_n8681 i1=$abc$71600$new_n8680 q=$abc$71600$new_n8682
.subckt nand2_x0 i0=$abc$71600$new_n8681 i1=$abc$71600$new_n8680 nq=$abc$71600$new_n8683
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[8] nq=$abc$71600$new_n8684
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[6] q=$abc$71600$new_n8685
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[6] nq=$abc$71600$new_n8686
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[6] nq=$abc$71600$new_n8687
.subckt and4_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[7] i2=alu_m.muls.a[8] i3=alu_m.muls.b[6] q=$abc$71600$new_n8688
.subckt nand4_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[7] i2=alu_m.muls.a[8] i3=alu_m.muls.b[6] nq=$abc$71600$new_n8689
.subckt and2_x1 i0=$abc$71600$new_n8686 i1=$abc$71600$new_n8684 q=$abc$71600$new_n8690
.subckt nand2_x0 i0=$abc$71600$new_n8686 i1=$abc$71600$new_n8684 nq=$abc$71600$new_n8691
.subckt nexor2_x0 i0=$abc$71600$new_n8685 i1=$abc$71600$new_n8684 nq=$abc$71600$new_n8692
.subckt and21nor_x0 i0=$abc$71600$new_n8551 i1=$abc$71600$new_n8691 i2=$abc$71600$new_n8688 nq=$abc$71600$new_n8693
.subckt or21nand_x0 i0=$abc$71600$new_n8552 i1=$abc$71600$new_n8690 i2=$abc$71600$new_n8689 nq=$abc$71600$new_n8694
.subckt nexor2_x0 i0=$abc$71600$new_n8526 i1=$abc$71600$new_n8523 nq=$abc$71600$new_n8695
.subckt nexor2_x0 i0=$abc$71600$new_n8526 i1=$abc$71600$new_n8522 nq=$abc$71600$new_n8696
.subckt and21nor_x0 i0=$abc$71600$new_n8518 i1=$abc$71600$new_n8672 i2=$abc$71600$new_n8669 nq=$abc$71600$new_n8697
.subckt or21nand_x0 i0=$abc$71600$new_n8519 i1=$abc$71600$new_n8671 i2=$abc$71600$new_n8670 nq=$abc$71600$new_n8698
.subckt and2_x1 i0=$abc$71600$new_n8698 i1=$abc$71600$new_n8695 q=$abc$71600$new_n8699
.subckt nand2_x0 i0=$abc$71600$new_n8698 i1=$abc$71600$new_n8695 nq=$abc$71600$new_n8700
.subckt and2_x1 i0=$abc$71600$new_n8697 i1=$abc$71600$new_n8696 q=$abc$71600$new_n8701
.subckt nand2_x0 i0=$abc$71600$new_n8697 i1=$abc$71600$new_n8696 nq=$abc$71600$new_n8702
.subckt nexor2_x0 i0=$abc$71600$new_n8697 i1=$abc$71600$new_n8695 nq=$abc$71600$new_n8703
.subckt nexor2_x0 i0=$abc$71600$new_n8703 i1=$abc$71600$new_n8693 nq=$abc$71600$new_n8704
.subckt nexor2_x0 i0=$abc$71600$new_n8703 i1=$abc$71600$new_n8694 nq=$abc$71600$new_n8705
.subckt nexor2_x0 i0=$abc$71600$new_n8681 i1=$abc$71600$new_n8679 nq=$abc$71600$new_n8706
.subckt nexor2_x0 i0=$abc$71600$new_n8681 i1=$abc$71600$new_n8680 nq=$abc$71600$new_n8707
.subckt and21nor_x0 i0=$abc$71600$new_n8706 i1=$abc$71600$new_n8704 i2=$abc$71600$new_n8682 nq=$abc$71600$new_n8708
.subckt or21nand_x0 i0=$abc$71600$new_n8707 i1=$abc$71600$new_n8705 i2=$abc$71600$new_n8683 nq=$abc$71600$new_n8709
.subckt nexor2_x0 i0=$abc$71600$new_n8540 i1=$abc$71600$new_n8539 nq=$abc$71600$new_n8710
.subckt and2_x1 i0=$abc$71600$new_n8710 i1=$abc$71600$new_n8709 q=$abc$71600$new_n8711
.subckt nand2_x0 i0=$abc$71600$new_n8710 i1=$abc$71600$new_n8709 nq=$abc$71600$new_n8712
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[5] nq=$abc$71600$new_n8713
.subckt and2_x1 i0=alu_m.muls.b[9] i1=alu_m.muls.a[6] q=$abc$71600$new_n8714
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8715
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[5] nq=$abc$71600$new_n8716
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[6] i3=alu_m.muls.a[5] q=$abc$71600$new_n8717
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[6] i3=alu_m.muls.a[5] nq=$abc$71600$new_n8718
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[4] q=$abc$71600$new_n8719
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[4] nq=$abc$71600$new_n8720
.subckt and2_x1 i0=$abc$71600$new_n8715 i1=$abc$71600$new_n8713 q=$abc$71600$new_n8721
.subckt nand2_x0 i0=$abc$71600$new_n8715 i1=$abc$71600$new_n8713 nq=$abc$71600$new_n8722
.subckt nexor2_x0 i0=$abc$71600$new_n8714 i1=$abc$71600$new_n8713 nq=$abc$71600$new_n8723
.subckt and21nor_x0 i0=$abc$71600$new_n8722 i1=$abc$71600$new_n8719 i2=$abc$71600$new_n8717 nq=$abc$71600$new_n8724
.subckt or21nand_x0 i0=$abc$71600$new_n8721 i1=$abc$71600$new_n8720 i2=$abc$71600$new_n8718 nq=$abc$71600$new_n8725
.subckt nexor2_x0 i0=$abc$71600$new_n8559 i1=$abc$71600$new_n8556 nq=$abc$71600$new_n8726
.subckt nexor2_x0 i0=$abc$71600$new_n8559 i1=$abc$71600$new_n8555 nq=$abc$71600$new_n8727
.subckt and2_x1 i0=$abc$71600$new_n8726 i1=$abc$71600$new_n8725 q=$abc$71600$new_n8728
.subckt nand2_x0 i0=$abc$71600$new_n8726 i1=$abc$71600$new_n8725 nq=$abc$71600$new_n8729
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[3] q=$abc$71600$new_n8730
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[3] nq=$abc$71600$new_n8731
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[5] q=$abc$71600$new_n8732
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[5] nq=$abc$71600$new_n8733
.subckt and2_x1 i0=$abc$71600$new_n8733 i1=$abc$71600$new_n8572 q=$abc$71600$new_n8734
.subckt nand2_x0 i0=$abc$71600$new_n8733 i1=$abc$71600$new_n8572 nq=$abc$71600$new_n8735
.subckt and4_x1 i0=alu_m.muls.b[12] i1=alu_m.muls.b[11] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] q=$abc$71600$new_n8736
.subckt nand4_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.b[11] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] nq=$abc$71600$new_n8737
.subckt nexor2_x0 i0=$abc$71600$new_n8732 i1=$abc$71600$new_n8572 nq=$abc$71600$new_n8738
.subckt nexor2_x0 i0=$abc$71600$new_n8738 i1=$abc$71600$new_n8731 nq=$abc$71600$new_n8739
.subckt nexor2_x0 i0=$abc$71600$new_n8738 i1=$abc$71600$new_n8730 nq=$abc$71600$new_n8740
.subckt and2_x1 i0=$abc$71600$new_n8727 i1=$abc$71600$new_n8724 q=$abc$71600$new_n8741
.subckt nand2_x0 i0=$abc$71600$new_n8727 i1=$abc$71600$new_n8724 nq=$abc$71600$new_n8742
.subckt nexor2_x0 i0=$abc$71600$new_n8726 i1=$abc$71600$new_n8724 nq=$abc$71600$new_n8743
.subckt and21nor_x0 i0=$abc$71600$new_n8742 i1=$abc$71600$new_n8739 i2=$abc$71600$new_n8728 nq=$abc$71600$new_n8744
.subckt or21nand_x0 i0=$abc$71600$new_n8741 i1=$abc$71600$new_n8740 i2=$abc$71600$new_n8729 nq=$abc$71600$new_n8745
.subckt nexor2_x0 i0=$abc$71600$new_n8580 i1=$abc$71600$new_n8577 nq=$abc$71600$new_n8746
.subckt and21nor_x0 i0=$abc$71600$new_n8694 i1=$abc$71600$new_n8702 i2=$abc$71600$new_n8699 nq=$abc$71600$new_n8747
.subckt or21nand_x0 i0=$abc$71600$new_n8693 i1=$abc$71600$new_n8701 i2=$abc$71600$new_n8700 nq=$abc$71600$new_n8748
.subckt and2_x1 i0=$abc$71600$new_n8748 i1=$abc$71600$new_n8746 q=$abc$71600$new_n8749
.subckt nand2_x0 i0=$abc$71600$new_n8748 i1=$abc$71600$new_n8746 nq=$abc$71600$new_n8750
.subckt nexor2_x0 i0=$abc$71600$new_n8747 i1=$abc$71600$new_n8746 nq=$abc$71600$new_n8751
.subckt and2_x1 i0=$abc$71600$new_n8751 i1=$abc$71600$new_n8745 q=$abc$71600$new_n8752
.subckt nand2_x0 i0=$abc$71600$new_n8751 i1=$abc$71600$new_n8745 nq=$abc$71600$new_n8753
.subckt nexor2_x0 i0=$abc$71600$new_n8751 i1=$abc$71600$new_n8744 nq=$abc$71600$new_n8754
.subckt nexor2_x0 i0=$abc$71600$new_n8751 i1=$abc$71600$new_n8745 nq=$abc$71600$new_n8755
.subckt nexor2_x0 i0=$abc$71600$new_n8710 i1=$abc$71600$new_n8708 nq=$abc$71600$new_n8756
.subckt nexor2_x0 i0=$abc$71600$new_n8710 i1=$abc$71600$new_n8709 nq=$abc$71600$new_n8757
.subckt and21nor_x0 i0=$abc$71600$new_n8756 i1=$abc$71600$new_n8754 i2=$abc$71600$new_n8711 nq=$abc$71600$new_n8758
.subckt or21nand_x0 i0=$abc$71600$new_n8757 i1=$abc$71600$new_n8755 i2=$abc$71600$new_n8712 nq=$abc$71600$new_n8759
.subckt and2_x1 i0=$abc$71600$new_n8596 i1=$abc$71600$new_n8594 q=$abc$71600$new_n8760
.subckt nand2_x0 i0=$abc$71600$new_n8596 i1=$abc$71600$new_n8594 nq=$abc$71600$new_n8761
.subckt and3_x1 i0=$abc$71600$new_n8761 i1=$abc$71600$new_n8759 i2=$abc$71600$new_n8598 q=$abc$71600$new_n8762
.subckt nand3_x0 i0=$abc$71600$new_n8761 i1=$abc$71600$new_n8759 i2=$abc$71600$new_n8598 nq=$abc$71600$new_n8763
.subckt nexor2_x0 i0=$abc$71600$new_n8613 i1=$abc$71600$new_n8612 nq=$abc$71600$new_n8764
.subckt nexor2_x0 i0=$abc$71600$new_n8613 i1=$abc$71600$new_n8611 nq=$abc$71600$new_n8765
.subckt and21nor_x0 i0=$abc$71600$new_n8730 i1=$abc$71600$new_n8735 i2=$abc$71600$new_n8736 nq=$abc$71600$new_n8766
.subckt or21nand_x0 i0=$abc$71600$new_n8731 i1=$abc$71600$new_n8734 i2=$abc$71600$new_n8737 nq=$abc$71600$new_n8767
.subckt and2_x1 i0=$abc$71600$new_n8767 i1=$abc$71600$new_n8764 q=$abc$71600$new_n8768
.subckt nand2_x0 i0=$abc$71600$new_n8767 i1=$abc$71600$new_n8764 nq=$abc$71600$new_n8769
.subckt nand2_x0 i0=alu_m.muls.b[15] i1=alu_m.muls.a[1] nq=$abc$71600$new_n8770
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[2] q=$abc$71600$new_n8771
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[2] nq=$abc$71600$new_n8772
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[1] q=$abc$71600$new_n8773
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[1] nq=$abc$71600$new_n8774
.subckt and4_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.b[14] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] q=$abc$71600$new_n8775
.subckt nand4_x0 i0=alu_m.muls.b[15] i1=alu_m.muls.b[14] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] nq=$abc$71600$new_n8776
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3235 q=$abc$71600$new_n8777
.subckt nand2_x0 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3235 nq=$abc$71600$new_n8778
.subckt and2_x1 i0=$abc$71600$new_n8772 i1=$abc$71600$new_n8770 q=$abc$71600$new_n8779
.subckt nand2_x0 i0=$abc$71600$new_n8772 i1=$abc$71600$new_n8770 nq=$abc$71600$new_n8780
.subckt nexor2_x0 i0=$abc$71600$new_n8771 i1=$abc$71600$new_n8770 nq=$abc$71600$new_n8781
.subckt and21nor_x0 i0=$abc$71600$new_n8780 i1=$abc$71600$new_n8777 i2=$abc$71600$new_n8775 nq=$abc$71600$new_n8782
.subckt or21nand_x0 i0=$abc$71600$new_n8779 i1=$abc$71600$new_n8778 i2=$abc$71600$new_n8776 nq=$abc$71600$new_n8783
.subckt and2_x1 i0=$abc$71600$new_n8766 i1=$abc$71600$new_n8765 q=$abc$71600$new_n8784
.subckt nand2_x0 i0=$abc$71600$new_n8766 i1=$abc$71600$new_n8765 nq=$abc$71600$new_n8785
.subckt nexor2_x0 i0=$abc$71600$new_n8766 i1=$abc$71600$new_n8764 nq=$abc$71600$new_n8786
.subckt and21nor_x0 i0=$abc$71600$new_n8785 i1=$abc$71600$new_n8783 i2=$abc$71600$new_n8768 nq=$abc$71600$new_n8787
.subckt or21nand_x0 i0=$abc$71600$new_n8784 i1=$abc$71600$new_n8782 i2=$abc$71600$new_n8769 nq=$abc$71600$new_n8788
.subckt nexor2_x0 i0=$abc$71600$new_n8618 i1=$abc$71600$new_n8615 nq=$abc$71600$new_n8789
.subckt nexor2_x0 i0=$abc$71600$new_n8618 i1=$abc$71600$new_n8614 nq=$abc$71600$new_n8790
.subckt and21nor_x0 i0=$abc$71600$new_n8750 i1=$abc$71600$new_n8753 i2=$abc$71600$new_n8790 nq=$abc$71600$new_n8791
.subckt or21nand_x0 i0=$abc$71600$new_n8749 i1=$abc$71600$new_n8752 i2=$abc$71600$new_n8789 nq=$abc$71600$new_n8792
.subckt and3_x1 i0=$abc$71600$new_n8790 i1=$abc$71600$new_n8753 i2=$abc$71600$new_n8750 q=$abc$71600$new_n8793
.subckt nand3_x0 i0=$abc$71600$new_n8790 i1=$abc$71600$new_n8753 i2=$abc$71600$new_n8750 nq=$abc$71600$new_n8794
.subckt or21nand_x0 i0=$abc$71600$new_n8793 i1=$abc$71600$new_n8791 i2=$abc$71600$new_n8787 nq=$abc$71600$new_n8795
.subckt nand3_x0 i0=$abc$71600$new_n8794 i1=$abc$71600$new_n8792 i2=$abc$71600$new_n8788 nq=$abc$71600$new_n8796
.subckt and2_x1 i0=$abc$71600$new_n8796 i1=$abc$71600$new_n8795 q=$abc$71600$new_n8797
.subckt nand2_x0 i0=$abc$71600$new_n8796 i1=$abc$71600$new_n8795 nq=$abc$71600$new_n8798
.subckt and21nor_x0 i0=$abc$71600$new_n8598 i1=$abc$71600$new_n8761 i2=$abc$71600$new_n8759 nq=$abc$71600$new_n8799
.subckt or21nand_x0 i0=$abc$71600$new_n8597 i1=$abc$71600$new_n8760 i2=$abc$71600$new_n8758 nq=$abc$71600$new_n8800
.subckt nand3_x0 i0=$abc$71600$new_n8800 i1=$abc$71600$new_n8797 i2=$abc$71600$new_n8763 nq=$abc$71600$new_n8801
.subckt and21nor_x0 i0=$abc$71600$new_n8800 i1=$abc$71600$new_n8797 i2=$abc$71600$new_n8762 nq=$abc$71600$new_n8802
.subckt or21nand_x0 i0=$abc$71600$new_n8799 i1=$abc$71600$new_n8798 i2=$abc$71600$new_n8763 nq=$abc$71600$new_n8803
.subckt nexor2_x0 i0=$abc$71600$new_n8631 i1=$abc$71600$new_n8630 nq=$abc$71600$new_n8804
.subckt and2_x1 i0=$abc$71600$new_n8804 i1=$abc$71600$new_n8803 q=$abc$71600$new_n8805
.subckt nand2_x0 i0=$abc$71600$new_n8804 i1=$abc$71600$new_n8803 nq=$abc$71600$new_n8806
.subckt and21nor_x0 i0=$abc$71600$new_n8788 i1=$abc$71600$new_n8794 i2=$abc$71600$new_n8791 nq=$abc$71600$new_n8807
.subckt or21nand_x0 i0=$abc$71600$new_n8787 i1=$abc$71600$new_n8793 i2=$abc$71600$new_n8792 nq=$abc$71600$new_n8808
.subckt nexor2_x0 i0=$abc$71600$new_n8804 i1=$abc$71600$new_n8802 nq=$abc$71600$new_n8809
.subckt nexor2_x0 i0=$abc$71600$new_n8804 i1=$abc$71600$new_n8803 nq=$abc$71600$new_n8810
.subckt and21nor_x0 i0=$abc$71600$new_n8809 i1=$abc$71600$new_n8808 i2=$abc$71600$new_n8805 nq=$abc$71600$new_n8811
.subckt or21nand_x0 i0=$abc$71600$new_n8810 i1=$abc$71600$new_n8807 i2=$abc$71600$new_n8806 nq=$abc$71600$new_n8812
.subckt nexor2_x0 i0=$abc$71600$new_n8640 i1=$abc$71600$new_n8639 nq=$abc$71600$new_n8813
.subckt nor2_x0 i0=$abc$71600$new_n8813 i1=$abc$71600$new_n8811 nq=$abc$71600$new_n8814
.subckt or2_x1 i0=$abc$71600$new_n8813 i1=$abc$71600$new_n8811 q=$abc$71600$new_n8815
.subckt nexor2_x0 i0=$abc$71600$new_n8813 i1=$abc$71600$new_n8812 nq=$abc$71600$new_n8816
.subckt nexor2_x0 i0=$abc$71600$new_n8813 i1=$abc$71600$new_n8811 nq=$abc$71600$new_n8817
.subckt and2_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.b[1] q=$abc$71600$new_n8818
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[1] nq=$abc$71600$new_n8819
.subckt nand2_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.b[0] nq=$abc$71600$new_n8820
.subckt and4_x1 i0=alu_m.muls.a[13] i1=alu_m.muls.a[12] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n8821
.subckt nand4_x0 i0=alu_m.muls.a[13] i1=alu_m.muls.a[12] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n8822
.subckt and2_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[2] q=$abc$71600$new_n8823
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[2] nq=$abc$71600$new_n8824
.subckt and2_x1 i0=$abc$71600$new_n8819 i1=$abc$71600$new_n8651 q=$abc$71600$new_n8825
.subckt nand2_x0 i0=$abc$71600$new_n8819 i1=$abc$71600$new_n8651 nq=$abc$71600$new_n8826
.subckt nexor2_x0 i0=$abc$71600$new_n8818 i1=$abc$71600$new_n8651 nq=$abc$71600$new_n8827
.subckt and21nor_x0 i0=$abc$71600$new_n8826 i1=$abc$71600$new_n8823 i2=$abc$71600$new_n8821 nq=$abc$71600$new_n8828
.subckt or21nand_x0 i0=$abc$71600$new_n8825 i1=$abc$71600$new_n8824 i2=$abc$71600$new_n8822 nq=$abc$71600$new_n8829
.subckt nexor2_x0 i0=$abc$71600$new_n8658 i1=$abc$71600$new_n8655 nq=$abc$71600$new_n8830
.subckt nexor2_x0 i0=$abc$71600$new_n8658 i1=$abc$71600$new_n8654 nq=$abc$71600$new_n8831
.subckt and2_x1 i0=$abc$71600$new_n8830 i1=$abc$71600$new_n8829 q=$abc$71600$new_n8832
.subckt nand2_x0 i0=$abc$71600$new_n8830 i1=$abc$71600$new_n8829 nq=$abc$71600$new_n8833
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[5] q=$abc$71600$new_n8834
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8835
.subckt and2_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.b[4] q=$abc$71600$new_n8836
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8837
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8838
.subckt and4_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n8839
.subckt nand4_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n8840
.subckt and2_x1 i0=$abc$71600$new_n8837 i1=$abc$71600$new_n8668 q=$abc$71600$new_n8841
.subckt nand2_x0 i0=$abc$71600$new_n8837 i1=$abc$71600$new_n8668 nq=$abc$71600$new_n8842
.subckt nexor2_x0 i0=$abc$71600$new_n8836 i1=$abc$71600$new_n8668 nq=$abc$71600$new_n8843
.subckt nexor2_x0 i0=$abc$71600$new_n8843 i1=$abc$71600$new_n8835 nq=$abc$71600$new_n8844
.subckt nexor2_x0 i0=$abc$71600$new_n8843 i1=$abc$71600$new_n8834 nq=$abc$71600$new_n8845
.subckt and2_x1 i0=$abc$71600$new_n8831 i1=$abc$71600$new_n8828 q=$abc$71600$new_n8846
.subckt nand2_x0 i0=$abc$71600$new_n8831 i1=$abc$71600$new_n8828 nq=$abc$71600$new_n8847
.subckt nexor2_x0 i0=$abc$71600$new_n8830 i1=$abc$71600$new_n8828 nq=$abc$71600$new_n8848
.subckt and21nor_x0 i0=$abc$71600$new_n8847 i1=$abc$71600$new_n8844 i2=$abc$71600$new_n8832 nq=$abc$71600$new_n8849
.subckt or21nand_x0 i0=$abc$71600$new_n8846 i1=$abc$71600$new_n8845 i2=$abc$71600$new_n8833 nq=$abc$71600$new_n8850
.subckt nexor2_x0 i0=$abc$71600$new_n8678 i1=$abc$71600$new_n8675 nq=$abc$71600$new_n8851
.subckt and2_x1 i0=$abc$71600$new_n8851 i1=$abc$71600$new_n8850 q=$abc$71600$new_n8852
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[7] q=$abc$71600$new_n8853
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[7] nq=$abc$71600$new_n8854
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[6] nq=$abc$71600$new_n8855
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[7] i2=alu_m.muls.a[8] i3=alu_m.muls.b[6] q=$abc$71600$new_n8856
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[7] i2=alu_m.muls.a[8] i3=alu_m.muls.b[6] nq=$abc$71600$new_n8857
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[6] q=$abc$71600$new_n8858
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[6] nq=$abc$71600$new_n8859
.subckt and2_x1 i0=$abc$71600$new_n8854 i1=$abc$71600$new_n8687 q=$abc$71600$new_n8860
.subckt nand2_x0 i0=$abc$71600$new_n8854 i1=$abc$71600$new_n8687 nq=$abc$71600$new_n8861
.subckt nexor2_x0 i0=$abc$71600$new_n8853 i1=$abc$71600$new_n8687 nq=$abc$71600$new_n8862
.subckt and21nor_x0 i0=$abc$71600$new_n8861 i1=$abc$71600$new_n8858 i2=$abc$71600$new_n8856 nq=$abc$71600$new_n8863
.subckt or21nand_x0 i0=$abc$71600$new_n8860 i1=$abc$71600$new_n8859 i2=$abc$71600$new_n8857 nq=$abc$71600$new_n8864
.subckt nexor2_x0 i0=$abc$71600$new_n8692 i1=$abc$71600$new_n8552 nq=$abc$71600$new_n8865
.subckt nexor2_x0 i0=$abc$71600$new_n8692 i1=$abc$71600$new_n8551 nq=$abc$71600$new_n8866
.subckt and21nor_x0 i0=$abc$71600$new_n8834 i1=$abc$71600$new_n8842 i2=$abc$71600$new_n8839 nq=$abc$71600$new_n8867
.subckt or21nand_x0 i0=$abc$71600$new_n8835 i1=$abc$71600$new_n8841 i2=$abc$71600$new_n8840 nq=$abc$71600$new_n8868
.subckt and2_x1 i0=$abc$71600$new_n8868 i1=$abc$71600$new_n8865 q=$abc$71600$new_n8869
.subckt nand2_x0 i0=$abc$71600$new_n8868 i1=$abc$71600$new_n8865 nq=$abc$71600$new_n8870
.subckt and2_x1 i0=$abc$71600$new_n8867 i1=$abc$71600$new_n8866 q=$abc$71600$new_n8871
.subckt nand2_x0 i0=$abc$71600$new_n8867 i1=$abc$71600$new_n8866 nq=$abc$71600$new_n8872
.subckt nexor2_x0 i0=$abc$71600$new_n8867 i1=$abc$71600$new_n8865 nq=$abc$71600$new_n8873
.subckt nexor2_x0 i0=$abc$71600$new_n8873 i1=$abc$71600$new_n8863 nq=$abc$71600$new_n8874
.subckt nexor2_x0 i0=$abc$71600$new_n8873 i1=$abc$71600$new_n8864 nq=$abc$71600$new_n8875
.subckt nexor2_x0 i0=$abc$71600$new_n8851 i1=$abc$71600$new_n8849 nq=$abc$71600$new_n8876
.subckt and21nor_x0 i0=$abc$71600$new_n8876 i1=$abc$71600$new_n8874 i2=$abc$71600$new_n8852 nq=$abc$71600$new_n8877
.subckt nexor2_x0 i0=$abc$71600$new_n8706 i1=$abc$71600$new_n8705 nq=$abc$71600$new_n8878
.subckt nexor2_x0 i0=$abc$71600$new_n8706 i1=$abc$71600$new_n8704 nq=$abc$71600$new_n8879
.subckt nor2_x0 i0=$abc$71600$new_n8879 i1=$abc$71600$new_n8877 nq=$abc$71600$new_n8880
.subckt or2_x1 i0=$abc$71600$new_n8879 i1=$abc$71600$new_n8877 q=$abc$71600$new_n8881
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[4] q=$abc$71600$new_n8882
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[4] nq=$abc$71600$new_n8883
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[4] nq=$abc$71600$new_n8884
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] q=$abc$71600$new_n8885
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] nq=$abc$71600$new_n8886
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[3] q=$abc$71600$new_n8887
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[3] nq=$abc$71600$new_n8888
.subckt and2_x1 i0=$abc$71600$new_n8883 i1=$abc$71600$new_n8716 q=$abc$71600$new_n8889
.subckt nand2_x0 i0=$abc$71600$new_n8883 i1=$abc$71600$new_n8716 nq=$abc$71600$new_n8890
.subckt nexor2_x0 i0=$abc$71600$new_n8882 i1=$abc$71600$new_n8716 nq=$abc$71600$new_n8891
.subckt and21nor_x0 i0=$abc$71600$new_n8890 i1=$abc$71600$new_n8887 i2=$abc$71600$new_n8885 nq=$abc$71600$new_n8892
.subckt or21nand_x0 i0=$abc$71600$new_n8889 i1=$abc$71600$new_n8888 i2=$abc$71600$new_n8886 nq=$abc$71600$new_n8893
.subckt nexor2_x0 i0=$abc$71600$new_n8723 i1=$abc$71600$new_n8720 nq=$abc$71600$new_n8894
.subckt nexor2_x0 i0=$abc$71600$new_n8723 i1=$abc$71600$new_n8719 nq=$abc$71600$new_n8895
.subckt and2_x1 i0=$abc$71600$new_n8894 i1=$abc$71600$new_n8893 q=$abc$71600$new_n8896
.subckt nand2_x0 i0=$abc$71600$new_n8894 i1=$abc$71600$new_n8893 nq=$abc$71600$new_n8897
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[2] nq=$abc$71600$new_n8898
.subckt and2_x1 i0=alu_m.muls.b[12] i1=alu_m.muls.a[3] q=$abc$71600$new_n8899
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[3] nq=$abc$71600$new_n8900
.subckt and2_x1 i0=$abc$71600$new_n8900 i1=$abc$71600$new_n8898 q=$abc$71600$new_n8901
.subckt nand2_x0 i0=$abc$71600$new_n8900 i1=$abc$71600$new_n8898 nq=$abc$71600$new_n8902
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[2] nq=$abc$71600$new_n8903
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] q=$abc$71600$new_n8904
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] nq=$abc$71600$new_n8905
.subckt nexor2_x0 i0=$abc$71600$new_n8899 i1=$abc$71600$new_n8898 nq=$abc$71600$new_n8906
.subckt nexor2_x0 i0=$abc$71600$new_n8906 i1=$abc$71600$new_n8774 nq=$abc$71600$new_n8907
.subckt nexor2_x0 i0=$abc$71600$new_n8906 i1=$abc$71600$new_n8773 nq=$abc$71600$new_n8908
.subckt and2_x1 i0=$abc$71600$new_n8895 i1=$abc$71600$new_n8892 q=$abc$71600$new_n8909
.subckt nand2_x0 i0=$abc$71600$new_n8895 i1=$abc$71600$new_n8892 nq=$abc$71600$new_n8910
.subckt nexor2_x0 i0=$abc$71600$new_n8894 i1=$abc$71600$new_n8892 nq=$abc$71600$new_n8911
.subckt and21nor_x0 i0=$abc$71600$new_n8910 i1=$abc$71600$new_n8907 i2=$abc$71600$new_n8896 nq=$abc$71600$new_n8912
.subckt or21nand_x0 i0=$abc$71600$new_n8909 i1=$abc$71600$new_n8908 i2=$abc$71600$new_n8897 nq=$abc$71600$new_n8913
.subckt nexor2_x0 i0=$abc$71600$new_n8743 i1=$abc$71600$new_n8740 nq=$abc$71600$new_n8914
.subckt and21nor_x0 i0=$abc$71600$new_n8864 i1=$abc$71600$new_n8872 i2=$abc$71600$new_n8869 nq=$abc$71600$new_n8915
.subckt or21nand_x0 i0=$abc$71600$new_n8863 i1=$abc$71600$new_n8871 i2=$abc$71600$new_n8870 nq=$abc$71600$new_n8916
.subckt and2_x1 i0=$abc$71600$new_n8916 i1=$abc$71600$new_n8914 q=$abc$71600$new_n8917
.subckt nand2_x0 i0=$abc$71600$new_n8916 i1=$abc$71600$new_n8914 nq=$abc$71600$new_n8918
.subckt nexor2_x0 i0=$abc$71600$new_n8915 i1=$abc$71600$new_n8914 nq=$abc$71600$new_n8919
.subckt and2_x1 i0=$abc$71600$new_n8919 i1=$abc$71600$new_n8913 q=$abc$71600$new_n8920
.subckt nand2_x0 i0=$abc$71600$new_n8919 i1=$abc$71600$new_n8913 nq=$abc$71600$new_n8921
.subckt nexor2_x0 i0=$abc$71600$new_n8919 i1=$abc$71600$new_n8912 nq=$abc$71600$new_n8922
.subckt nexor2_x0 i0=$abc$71600$new_n8919 i1=$abc$71600$new_n8913 nq=$abc$71600$new_n8923
.subckt and2_x1 i0=$abc$71600$new_n8879 i1=$abc$71600$new_n8877 q=$abc$71600$new_n8924
.subckt nexor2_x0 i0=$abc$71600$new_n8878 i1=$abc$71600$new_n8877 nq=$abc$71600$new_n8925
.subckt and2_x1 i0=$abc$71600$new_n8925 i1=$abc$71600$new_n8922 q=$abc$71600$new_n8926
.subckt nand2_x0 i0=$abc$71600$new_n8925 i1=$abc$71600$new_n8922 nq=$abc$71600$new_n8927
.subckt and2_x1 i0=$abc$71600$new_n8927 i1=$abc$71600$new_n8881 q=$abc$71600$new_n8928
.subckt or21nand_x0 i0=$abc$71600$new_n8924 i1=$abc$71600$new_n8923 i2=$abc$71600$new_n8881 nq=$abc$71600$new_n8929
.subckt nexor2_x0 i0=$abc$71600$new_n8756 i1=$abc$71600$new_n8755 nq=$abc$71600$new_n8930
.subckt nexor2_x0 i0=$abc$71600$new_n8756 i1=$abc$71600$new_n8754 nq=$abc$71600$new_n8931
.subckt and21nor_x0 i0=$abc$71600$new_n8881 i1=$abc$71600$new_n8927 i2=$abc$71600$new_n8931 nq=$abc$71600$new_n8932
.subckt or21nand_x0 i0=$abc$71600$new_n8880 i1=$abc$71600$new_n8926 i2=$abc$71600$new_n8930 nq=$abc$71600$new_n8933
.subckt and21nor_x0 i0=$abc$71600$new_n8773 i1=$abc$71600$new_n8902 i2=$abc$71600$new_n8904 nq=$abc$71600$new_n8934
.subckt or21nand_x0 i0=$abc$71600$new_n8774 i1=$abc$71600$new_n8901 i2=$abc$71600$new_n8905 nq=$abc$71600$new_n8935
.subckt nexor2_x0 i0=$abc$71600$new_n8781 i1=$abc$71600$new_n8778 nq=$abc$71600$new_n8936
.subckt and2_x1 i0=$abc$71600$new_n8936 i1=$abc$71600$new_n8935 q=$abc$71600$new_n8937
.subckt nand2_x0 i0=$abc$71600$new_n8936 i1=$abc$71600$new_n8935 nq=$abc$71600$new_n8938
.subckt nexor2_x0 i0=$abc$71600$new_n8786 i1=$abc$71600$new_n8782 nq=$abc$71600$new_n8939
.subckt nexor2_x0 i0=$abc$71600$new_n8786 i1=$abc$71600$new_n8783 nq=$abc$71600$new_n8940
.subckt and21nor_x0 i0=$abc$71600$new_n8918 i1=$abc$71600$new_n8921 i2=$abc$71600$new_n8940 nq=$abc$71600$new_n8941
.subckt or21nand_x0 i0=$abc$71600$new_n8917 i1=$abc$71600$new_n8920 i2=$abc$71600$new_n8939 nq=$abc$71600$new_n8942
.subckt and3_x1 i0=$abc$71600$new_n8940 i1=$abc$71600$new_n8921 i2=$abc$71600$new_n8918 q=$abc$71600$new_n8943
.subckt nand3_x0 i0=$abc$71600$new_n8940 i1=$abc$71600$new_n8921 i2=$abc$71600$new_n8918 nq=$abc$71600$new_n8944
.subckt and2_x1 i0=$abc$71600$new_n8944 i1=$abc$71600$new_n8942 q=$abc$71600$new_n8945
.subckt nexor2_x0 i0=$abc$71600$new_n8945 i1=$abc$71600$new_n8938 nq=$abc$71600$new_n8946
.subckt nexor2_x0 i0=$abc$71600$new_n8945 i1=$abc$71600$new_n8937 nq=$abc$71600$new_n8947
.subckt nexor2_x0 i0=$abc$71600$new_n8930 i1=$abc$71600$new_n8928 nq=$abc$71600$new_n8948
.subckt nexor2_x0 i0=$abc$71600$new_n8930 i1=$abc$71600$new_n8929 nq=$abc$71600$new_n8949
.subckt and21nor_x0 i0=$abc$71600$new_n8948 i1=$abc$71600$new_n8946 i2=$abc$71600$new_n8932 nq=$abc$71600$new_n8950
.subckt or21nand_x0 i0=$abc$71600$new_n8949 i1=$abc$71600$new_n8947 i2=$abc$71600$new_n8933 nq=$abc$71600$new_n8951
.subckt or21nand_x0 i0=$abc$71600$new_n8762 i1=$abc$71600$new_n8799 i2=$abc$71600$new_n8798 nq=$abc$71600$new_n8952
.subckt and2_x1 i0=$abc$71600$new_n8952 i1=$abc$71600$new_n8801 q=$abc$71600$new_n8953
.subckt and2_x1 i0=$abc$71600$new_n8953 i1=$abc$71600$new_n8951 q=$abc$71600$new_n8954
.subckt nand2_x0 i0=$abc$71600$new_n8953 i1=$abc$71600$new_n8951 nq=$abc$71600$new_n8955
.subckt and21nor_x0 i0=$abc$71600$new_n8937 i1=$abc$71600$new_n8944 i2=$abc$71600$new_n8941 nq=$abc$71600$new_n8956
.subckt or21nand_x0 i0=$abc$71600$new_n8938 i1=$abc$71600$new_n8943 i2=$abc$71600$new_n8942 nq=$abc$71600$new_n8957
.subckt nexor2_x0 i0=$abc$71600$new_n8953 i1=$abc$71600$new_n8950 nq=$abc$71600$new_n8958
.subckt nexor2_x0 i0=$abc$71600$new_n8953 i1=$abc$71600$new_n8951 nq=$abc$71600$new_n8959
.subckt and21nor_x0 i0=$abc$71600$new_n8958 i1=$abc$71600$new_n8957 i2=$abc$71600$new_n8954 nq=$abc$71600$new_n8960
.subckt or21nand_x0 i0=$abc$71600$new_n8959 i1=$abc$71600$new_n8956 i2=$abc$71600$new_n8955 nq=$abc$71600$new_n8961
.subckt nexor2_x0 i0=$abc$71600$new_n8809 i1=$abc$71600$new_n8808 nq=$abc$71600$new_n8962
.subckt nor2_x0 i0=$abc$71600$new_n8962 i1=$abc$71600$new_n8960 nq=$abc$71600$new_n8963
.subckt or2_x1 i0=$abc$71600$new_n8962 i1=$abc$71600$new_n8960 q=$abc$71600$new_n8964
.subckt nexor2_x0 i0=$abc$71600$new_n8962 i1=$abc$71600$new_n8961 nq=$abc$71600$new_n8965
.subckt nexor2_x0 i0=$abc$71600$new_n8962 i1=$abc$71600$new_n8960 nq=$abc$71600$new_n8966
.subckt and2_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.b[1] q=$abc$71600$new_n8967
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[1] nq=$abc$71600$new_n8968
.subckt nand2_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.b[0] nq=$abc$71600$new_n8969
.subckt and4_x1 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n8970
.subckt nand4_x0 i0=alu_m.muls.a[12] i1=alu_m.muls.a[11] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n8971
.subckt and2_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.b[2] q=$abc$71600$new_n8972
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[2] nq=$abc$71600$new_n8973
.subckt and2_x1 i0=$abc$71600$new_n8968 i1=$abc$71600$new_n8820 q=$abc$71600$new_n8974
.subckt nand2_x0 i0=$abc$71600$new_n8968 i1=$abc$71600$new_n8820 nq=$abc$71600$new_n8975
.subckt nexor2_x0 i0=$abc$71600$new_n8967 i1=$abc$71600$new_n8820 nq=$abc$71600$new_n8976
.subckt and21nor_x0 i0=$abc$71600$new_n8975 i1=$abc$71600$new_n8972 i2=$abc$71600$new_n8970 nq=$abc$71600$new_n8977
.subckt or21nand_x0 i0=$abc$71600$new_n8974 i1=$abc$71600$new_n8973 i2=$abc$71600$new_n8971 nq=$abc$71600$new_n8978
.subckt nexor2_x0 i0=$abc$71600$new_n8827 i1=$abc$71600$new_n8824 nq=$abc$71600$new_n8979
.subckt nexor2_x0 i0=$abc$71600$new_n8827 i1=$abc$71600$new_n8823 nq=$abc$71600$new_n8980
.subckt and2_x1 i0=$abc$71600$new_n8979 i1=$abc$71600$new_n8978 q=$abc$71600$new_n8981
.subckt nand2_x0 i0=$abc$71600$new_n8979 i1=$abc$71600$new_n8978 nq=$abc$71600$new_n8982
.subckt and2_x1 i0=alu_m.muls.a[8] i1=alu_m.muls.b[5] q=$abc$71600$new_n8983
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[5] nq=$abc$71600$new_n8984
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[4] q=$abc$71600$new_n8985
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[4] nq=$abc$71600$new_n8986
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[3] nq=$abc$71600$new_n8987
.subckt and4_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.a[9] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n8988
.subckt nand4_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.a[9] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n8989
.subckt and2_x1 i0=$abc$71600$new_n8986 i1=$abc$71600$new_n8838 q=$abc$71600$new_n8990
.subckt nand2_x0 i0=$abc$71600$new_n8986 i1=$abc$71600$new_n8838 nq=$abc$71600$new_n8991
.subckt nexor2_x0 i0=$abc$71600$new_n8985 i1=$abc$71600$new_n8838 nq=$abc$71600$new_n8992
.subckt nexor2_x0 i0=$abc$71600$new_n8992 i1=$abc$71600$new_n8984 nq=$abc$71600$new_n8993
.subckt nexor2_x0 i0=$abc$71600$new_n8992 i1=$abc$71600$new_n8983 nq=$abc$71600$new_n8994
.subckt and2_x1 i0=$abc$71600$new_n8980 i1=$abc$71600$new_n8977 q=$abc$71600$new_n8995
.subckt nand2_x0 i0=$abc$71600$new_n8980 i1=$abc$71600$new_n8977 nq=$abc$71600$new_n8996
.subckt nexor2_x0 i0=$abc$71600$new_n8979 i1=$abc$71600$new_n8977 nq=$abc$71600$new_n8997
.subckt and21nor_x0 i0=$abc$71600$new_n8996 i1=$abc$71600$new_n8993 i2=$abc$71600$new_n8981 nq=$abc$71600$new_n8998
.subckt or21nand_x0 i0=$abc$71600$new_n8995 i1=$abc$71600$new_n8994 i2=$abc$71600$new_n8982 nq=$abc$71600$new_n8999
.subckt nexor2_x0 i0=$abc$71600$new_n8848 i1=$abc$71600$new_n8845 nq=$abc$71600$new_n9000
.subckt and2_x1 i0=$abc$71600$new_n9000 i1=$abc$71600$new_n8999 q=$abc$71600$new_n9001
.subckt nand2_x0 i0=$abc$71600$new_n9000 i1=$abc$71600$new_n8999 nq=$abc$71600$new_n9002
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[6] q=$abc$71600$new_n9003
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[6] nq=$abc$71600$new_n9004
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[6] nq=$abc$71600$new_n9005
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[7] i2=alu_m.muls.b[6] i3=alu_m.muls.a[6] q=$abc$71600$new_n9006
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[7] i2=alu_m.muls.b[6] i3=alu_m.muls.a[6] nq=$abc$71600$new_n9007
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[5] q=$abc$71600$new_n9008
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[5] nq=$abc$71600$new_n9009
.subckt and2_x1 i0=$abc$71600$new_n9004 i1=$abc$71600$new_n8855 q=$abc$71600$new_n9010
.subckt nand2_x0 i0=$abc$71600$new_n9004 i1=$abc$71600$new_n8855 nq=$abc$71600$new_n9011
.subckt nexor2_x0 i0=$abc$71600$new_n9003 i1=$abc$71600$new_n8855 nq=$abc$71600$new_n9012
.subckt and21nor_x0 i0=$abc$71600$new_n9011 i1=$abc$71600$new_n9008 i2=$abc$71600$new_n9006 nq=$abc$71600$new_n9013
.subckt or21nand_x0 i0=$abc$71600$new_n9010 i1=$abc$71600$new_n9009 i2=$abc$71600$new_n9007 nq=$abc$71600$new_n9014
.subckt nexor2_x0 i0=$abc$71600$new_n8862 i1=$abc$71600$new_n8859 nq=$abc$71600$new_n9015
.subckt nexor2_x0 i0=$abc$71600$new_n8862 i1=$abc$71600$new_n8858 nq=$abc$71600$new_n9016
.subckt and21nor_x0 i0=$abc$71600$new_n8983 i1=$abc$71600$new_n8991 i2=$abc$71600$new_n8988 nq=$abc$71600$new_n9017
.subckt or21nand_x0 i0=$abc$71600$new_n8984 i1=$abc$71600$new_n8990 i2=$abc$71600$new_n8989 nq=$abc$71600$new_n9018
.subckt and2_x1 i0=$abc$71600$new_n9018 i1=$abc$71600$new_n9015 q=$abc$71600$new_n9019
.subckt nand2_x0 i0=$abc$71600$new_n9017 i1=$abc$71600$new_n9016 nq=$abc$71600$new_n9020
.subckt nexor2_x0 i0=$abc$71600$new_n9017 i1=$abc$71600$new_n9015 nq=$abc$71600$new_n9021
.subckt nexor2_x0 i0=$abc$71600$new_n9021 i1=$abc$71600$new_n9013 nq=$abc$71600$new_n9022
.subckt nexor2_x0 i0=$abc$71600$new_n9021 i1=$abc$71600$new_n9014 nq=$abc$71600$new_n9023
.subckt nexor2_x0 i0=$abc$71600$new_n9000 i1=$abc$71600$new_n8998 nq=$abc$71600$new_n9024
.subckt nexor2_x0 i0=$abc$71600$new_n9000 i1=$abc$71600$new_n8999 nq=$abc$71600$new_n9025
.subckt and21nor_x0 i0=$abc$71600$new_n9024 i1=$abc$71600$new_n9022 i2=$abc$71600$new_n9001 nq=$abc$71600$new_n9026
.subckt or21nand_x0 i0=$abc$71600$new_n9025 i1=$abc$71600$new_n9023 i2=$abc$71600$new_n9002 nq=$abc$71600$new_n9027
.subckt nexor2_x0 i0=$abc$71600$new_n8876 i1=$abc$71600$new_n8875 nq=$abc$71600$new_n9028
.subckt and2_x1 i0=$abc$71600$new_n9028 i1=$abc$71600$new_n9027 q=$abc$71600$new_n9029
.subckt nand2_x0 i0=$abc$71600$new_n9028 i1=$abc$71600$new_n9027 nq=$abc$71600$new_n9030
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[3] q=$abc$71600$new_n9031
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9032
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9033
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[4] i3=alu_m.muls.a[3] q=$abc$71600$new_n9034
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[4] i3=alu_m.muls.a[3] nq=$abc$71600$new_n9035
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[2] q=$abc$71600$new_n9036
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9037
.subckt and2_x1 i0=$abc$71600$new_n9032 i1=$abc$71600$new_n8884 q=$abc$71600$new_n9038
.subckt nand2_x0 i0=$abc$71600$new_n9032 i1=$abc$71600$new_n8884 nq=$abc$71600$new_n9039
.subckt nexor2_x0 i0=$abc$71600$new_n9031 i1=$abc$71600$new_n8884 nq=$abc$71600$new_n9040
.subckt and21nor_x0 i0=$abc$71600$new_n9039 i1=$abc$71600$new_n9036 i2=$abc$71600$new_n9034 nq=$abc$71600$new_n9041
.subckt or21nand_x0 i0=$abc$71600$new_n9038 i1=$abc$71600$new_n9037 i2=$abc$71600$new_n9035 nq=$abc$71600$new_n9042
.subckt nexor2_x0 i0=$abc$71600$new_n8891 i1=$abc$71600$new_n8888 nq=$abc$71600$new_n9043
.subckt nexor2_x0 i0=$abc$71600$new_n8891 i1=$abc$71600$new_n8887 nq=$abc$71600$new_n9044
.subckt and2_x1 i0=$abc$71600$new_n9043 i1=$abc$71600$new_n9042 q=$abc$71600$new_n9045
.subckt nand2_x0 i0=$abc$71600$new_n9043 i1=$abc$71600$new_n9042 nq=$abc$71600$new_n9046
.subckt and2_x1 i0=alu_m.muls.b[14] i1=alu_m.muls.a[0] q=$abc$71600$new_n9047
.subckt nand2_x0 i0=alu_m.muls.b[14] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9048
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[1] q=$abc$71600$new_n9049
.subckt nand2_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9050
.subckt and2_x1 i0=$abc$71600$new_n9050 i1=$abc$71600$new_n8903 q=$abc$71600$new_n9051
.subckt nand2_x0 i0=$abc$71600$new_n9050 i1=$abc$71600$new_n8903 nq=$abc$71600$new_n9052
.subckt and2_x1 i0=alu_m.muls.b[12] i1=alu_m.muls.a[1] q=$abc$71600$new_n9053
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9054
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] q=$abc$71600$new_n9055
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] nq=$abc$71600$new_n9056
.subckt nexor2_x0 i0=$abc$71600$new_n9049 i1=$abc$71600$new_n8903 nq=$abc$71600$new_n9057
.subckt nexor2_x0 i0=$abc$71600$new_n9057 i1=$abc$71600$new_n9048 nq=$abc$71600$new_n9058
.subckt nexor2_x0 i0=$abc$71600$new_n9057 i1=$abc$71600$new_n9047 nq=$abc$71600$new_n9059
.subckt and2_x1 i0=$abc$71600$new_n9044 i1=$abc$71600$new_n9041 q=$abc$71600$new_n9060
.subckt nand2_x0 i0=$abc$71600$new_n9044 i1=$abc$71600$new_n9041 nq=$abc$71600$new_n9061
.subckt nexor2_x0 i0=$abc$71600$new_n9043 i1=$abc$71600$new_n9041 nq=$abc$71600$new_n9062
.subckt and21nor_x0 i0=$abc$71600$new_n9061 i1=$abc$71600$new_n9058 i2=$abc$71600$new_n9045 nq=$abc$71600$new_n9063
.subckt or21nand_x0 i0=$abc$71600$new_n9060 i1=$abc$71600$new_n9059 i2=$abc$71600$new_n9046 nq=$abc$71600$new_n9064
.subckt nexor2_x0 i0=$abc$71600$new_n8911 i1=$abc$71600$new_n8908 nq=$abc$71600$new_n9065
.subckt nexor2_x0 i0=$abc$71600$new_n8911 i1=$abc$71600$new_n8907 nq=$abc$71600$new_n9066
.subckt and21nor_x0 i0=$abc$71600$new_n9014 i1=$abc$71600$new_n9020 i2=$abc$71600$new_n9019 nq=$abc$71600$new_n9067
.subckt nor2_x0 i0=$abc$71600$new_n9067 i1=$abc$71600$new_n9066 nq=$abc$71600$new_n9068
.subckt or2_x1 i0=$abc$71600$new_n9067 i1=$abc$71600$new_n9066 q=$abc$71600$new_n9069
.subckt nexor2_x0 i0=$abc$71600$new_n9067 i1=$abc$71600$new_n9065 nq=$abc$71600$new_n9070
.subckt and2_x1 i0=$abc$71600$new_n9070 i1=$abc$71600$new_n9064 q=$abc$71600$new_n9071
.subckt nand2_x0 i0=$abc$71600$new_n9070 i1=$abc$71600$new_n9064 nq=$abc$71600$new_n9072
.subckt nexor2_x0 i0=$abc$71600$new_n9070 i1=$abc$71600$new_n9063 nq=$abc$71600$new_n9073
.subckt nexor2_x0 i0=$abc$71600$new_n9070 i1=$abc$71600$new_n9064 nq=$abc$71600$new_n9074
.subckt nexor2_x0 i0=$abc$71600$new_n9028 i1=$abc$71600$new_n9026 nq=$abc$71600$new_n9075
.subckt nexor2_x0 i0=$abc$71600$new_n9028 i1=$abc$71600$new_n9027 nq=$abc$71600$new_n9076
.subckt and21nor_x0 i0=$abc$71600$new_n9075 i1=$abc$71600$new_n9073 i2=$abc$71600$new_n9029 nq=$abc$71600$new_n9077
.subckt or21nand_x0 i0=$abc$71600$new_n9076 i1=$abc$71600$new_n9074 i2=$abc$71600$new_n9030 nq=$abc$71600$new_n9078
.subckt nexor2_x0 i0=$abc$71600$new_n8925 i1=$abc$71600$new_n8923 nq=$abc$71600$new_n9079
.subckt and2_x1 i0=$abc$71600$new_n9079 i1=$abc$71600$new_n9078 q=$abc$71600$new_n9080
.subckt nand2_x0 i0=$abc$71600$new_n9079 i1=$abc$71600$new_n9078 nq=$abc$71600$new_n9081
.subckt and2_x1 i0=alu_m.muls.b[15] i1=alu_m.muls.a[0] q=$abc$71600$new_n9082
.subckt nand2_x0 i0=alu_m.muls.b[15] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9083
.subckt and21nor_x0 i0=$abc$71600$new_n9047 i1=$abc$71600$new_n9052 i2=$abc$71600$new_n9055 nq=$abc$71600$new_n9084
.subckt or21nand_x0 i0=$abc$71600$new_n9048 i1=$abc$71600$new_n9051 i2=$abc$71600$new_n9056 nq=$abc$71600$new_n9085
.subckt and2_x1 i0=$abc$71600$new_n9085 i1=$abc$71600$new_n9082 q=$abc$71600$new_n9086
.subckt nand2_x0 i0=$abc$71600$new_n9085 i1=$abc$71600$new_n9082 nq=$abc$71600$new_n9087
.subckt nexor2_x0 i0=$abc$71600$new_n8936 i1=$abc$71600$new_n8934 nq=$abc$71600$new_n9088
.subckt nexor2_x0 i0=$abc$71600$new_n8936 i1=$abc$71600$new_n8935 nq=$abc$71600$new_n9089
.subckt and21nor_x0 i0=$abc$71600$new_n9069 i1=$abc$71600$new_n9072 i2=$abc$71600$new_n9089 nq=$abc$71600$new_n9090
.subckt or21nand_x0 i0=$abc$71600$new_n9068 i1=$abc$71600$new_n9071 i2=$abc$71600$new_n9088 nq=$abc$71600$new_n9091
.subckt and3_x1 i0=$abc$71600$new_n9089 i1=$abc$71600$new_n9072 i2=$abc$71600$new_n9069 q=$abc$71600$new_n9092
.subckt nand3_x0 i0=$abc$71600$new_n9089 i1=$abc$71600$new_n9072 i2=$abc$71600$new_n9069 nq=$abc$71600$new_n9093
.subckt and2_x1 i0=$abc$71600$new_n9093 i1=$abc$71600$new_n9091 q=$abc$71600$new_n9094
.subckt nexor2_x0 i0=$abc$71600$new_n9094 i1=$abc$71600$new_n9087 nq=$abc$71600$new_n9095
.subckt nexor2_x0 i0=$abc$71600$new_n9094 i1=$abc$71600$new_n9086 nq=$abc$71600$new_n9096
.subckt nexor2_x0 i0=$abc$71600$new_n9079 i1=$abc$71600$new_n9077 nq=$abc$71600$new_n9097
.subckt nexor2_x0 i0=$abc$71600$new_n9079 i1=$abc$71600$new_n9078 nq=$abc$71600$new_n9098
.subckt and21nor_x0 i0=$abc$71600$new_n9097 i1=$abc$71600$new_n9095 i2=$abc$71600$new_n9080 nq=$abc$71600$new_n9099
.subckt or21nand_x0 i0=$abc$71600$new_n9098 i1=$abc$71600$new_n9096 i2=$abc$71600$new_n9081 nq=$abc$71600$new_n9100
.subckt nexor2_x0 i0=$abc$71600$new_n8948 i1=$abc$71600$new_n8947 nq=$abc$71600$new_n9101
.subckt and2_x1 i0=$abc$71600$new_n9101 i1=$abc$71600$new_n9100 q=$abc$71600$new_n9102
.subckt nand2_x0 i0=$abc$71600$new_n9101 i1=$abc$71600$new_n9100 nq=$abc$71600$new_n9103
.subckt and21nor_x0 i0=$abc$71600$new_n9086 i1=$abc$71600$new_n9093 i2=$abc$71600$new_n9090 nq=$abc$71600$new_n9104
.subckt or21nand_x0 i0=$abc$71600$new_n9087 i1=$abc$71600$new_n9092 i2=$abc$71600$new_n9091 nq=$abc$71600$new_n9105
.subckt nexor2_x0 i0=$abc$71600$new_n9101 i1=$abc$71600$new_n9099 nq=$abc$71600$new_n9106
.subckt nexor2_x0 i0=$abc$71600$new_n9101 i1=$abc$71600$new_n9100 nq=$abc$71600$new_n9107
.subckt and21nor_x0 i0=$abc$71600$new_n9106 i1=$abc$71600$new_n9105 i2=$abc$71600$new_n9102 nq=$abc$71600$new_n9108
.subckt or21nand_x0 i0=$abc$71600$new_n9107 i1=$abc$71600$new_n9104 i2=$abc$71600$new_n9103 nq=$abc$71600$new_n9109
.subckt nexor2_x0 i0=$abc$71600$new_n8958 i1=$abc$71600$new_n8957 nq=$abc$71600$new_n9110
.subckt nor2_x0 i0=$abc$71600$new_n9110 i1=$abc$71600$new_n9108 nq=$abc$71600$new_n9111
.subckt or2_x1 i0=$abc$71600$new_n9110 i1=$abc$71600$new_n9108 q=$abc$71600$new_n9112
.subckt nexor2_x0 i0=$abc$71600$new_n9110 i1=$abc$71600$new_n9109 nq=$abc$71600$new_n9113
.subckt nexor2_x0 i0=$abc$71600$new_n9110 i1=$abc$71600$new_n9108 nq=$abc$71600$new_n9114
.subckt and2_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.b[1] q=$abc$71600$new_n9115
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9116
.subckt nand2_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9117
.subckt and4_x1 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9118
.subckt nand4_x0 i0=alu_m.muls.a[11] i1=alu_m.muls.a[10] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9119
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[2] q=$abc$71600$new_n9120
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9121
.subckt and2_x1 i0=$abc$71600$new_n9116 i1=$abc$71600$new_n8969 q=$abc$71600$new_n9122
.subckt nand2_x0 i0=$abc$71600$new_n9116 i1=$abc$71600$new_n8969 nq=$abc$71600$new_n9123
.subckt nexor2_x0 i0=$abc$71600$new_n9115 i1=$abc$71600$new_n8969 nq=$abc$71600$new_n9124
.subckt and21nor_x0 i0=$abc$71600$new_n9123 i1=$abc$71600$new_n9120 i2=$abc$71600$new_n9118 nq=$abc$71600$new_n9125
.subckt or21nand_x0 i0=$abc$71600$new_n9122 i1=$abc$71600$new_n9121 i2=$abc$71600$new_n9119 nq=$abc$71600$new_n9126
.subckt nexor2_x0 i0=$abc$71600$new_n8976 i1=$abc$71600$new_n8973 nq=$abc$71600$new_n9127
.subckt nexor2_x0 i0=$abc$71600$new_n8976 i1=$abc$71600$new_n8972 nq=$abc$71600$new_n9128
.subckt and2_x1 i0=$abc$71600$new_n9127 i1=$abc$71600$new_n9126 q=$abc$71600$new_n9129
.subckt nand2_x0 i0=$abc$71600$new_n9127 i1=$abc$71600$new_n9126 nq=$abc$71600$new_n9130
.subckt and2_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.b[5] q=$abc$71600$new_n9131
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[5] nq=$abc$71600$new_n9132
.subckt and2_x1 i0=alu_m.muls.a[8] i1=alu_m.muls.b[4] q=$abc$71600$new_n9133
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[4] nq=$abc$71600$new_n9134
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[3] nq=$abc$71600$new_n9135
.subckt and4_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.a[8] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n9136
.subckt nand4_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.a[8] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n9137
.subckt and2_x1 i0=$abc$71600$new_n9134 i1=$abc$71600$new_n8987 q=$abc$71600$new_n9138
.subckt nand2_x0 i0=$abc$71600$new_n9134 i1=$abc$71600$new_n8987 nq=$abc$71600$new_n9139
.subckt nexor2_x0 i0=$abc$71600$new_n9133 i1=$abc$71600$new_n8987 nq=$abc$71600$new_n9140
.subckt nexor2_x0 i0=$abc$71600$new_n9140 i1=$abc$71600$new_n9132 nq=$abc$71600$new_n9141
.subckt nexor2_x0 i0=$abc$71600$new_n9140 i1=$abc$71600$new_n9131 nq=$abc$71600$new_n9142
.subckt and2_x1 i0=$abc$71600$new_n9128 i1=$abc$71600$new_n9125 q=$abc$71600$new_n9143
.subckt nand2_x0 i0=$abc$71600$new_n9128 i1=$abc$71600$new_n9125 nq=$abc$71600$new_n9144
.subckt nexor2_x0 i0=$abc$71600$new_n9127 i1=$abc$71600$new_n9125 nq=$abc$71600$new_n9145
.subckt and21nor_x0 i0=$abc$71600$new_n9144 i1=$abc$71600$new_n9141 i2=$abc$71600$new_n9129 nq=$abc$71600$new_n9146
.subckt or21nand_x0 i0=$abc$71600$new_n9143 i1=$abc$71600$new_n9142 i2=$abc$71600$new_n9130 nq=$abc$71600$new_n9147
.subckt nexor2_x0 i0=$abc$71600$new_n8997 i1=$abc$71600$new_n8994 nq=$abc$71600$new_n9148
.subckt and2_x1 i0=$abc$71600$new_n9148 i1=$abc$71600$new_n9147 q=$abc$71600$new_n9149
.subckt nand2_x0 i0=$abc$71600$new_n9148 i1=$abc$71600$new_n9147 nq=$abc$71600$new_n9150
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[5] q=$abc$71600$new_n9151
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[5] nq=$abc$71600$new_n9152
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[5] nq=$abc$71600$new_n9153
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[6] i3=alu_m.muls.a[5] q=$abc$71600$new_n9154
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[6] i3=alu_m.muls.a[5] nq=$abc$71600$new_n9155
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[4] q=$abc$71600$new_n9156
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[4] nq=$abc$71600$new_n9157
.subckt and2_x1 i0=$abc$71600$new_n9152 i1=$abc$71600$new_n9005 q=$abc$71600$new_n9158
.subckt nand2_x0 i0=$abc$71600$new_n9152 i1=$abc$71600$new_n9005 nq=$abc$71600$new_n9159
.subckt nexor2_x0 i0=$abc$71600$new_n9151 i1=$abc$71600$new_n9005 nq=$abc$71600$new_n9160
.subckt and21nor_x0 i0=$abc$71600$new_n9159 i1=$abc$71600$new_n9156 i2=$abc$71600$new_n9154 nq=$abc$71600$new_n9161
.subckt or21nand_x0 i0=$abc$71600$new_n9158 i1=$abc$71600$new_n9157 i2=$abc$71600$new_n9155 nq=$abc$71600$new_n9162
.subckt nexor2_x0 i0=$abc$71600$new_n9012 i1=$abc$71600$new_n9009 nq=$abc$71600$new_n9163
.subckt nexor2_x0 i0=$abc$71600$new_n9012 i1=$abc$71600$new_n9008 nq=$abc$71600$new_n9164
.subckt and21nor_x0 i0=$abc$71600$new_n9131 i1=$abc$71600$new_n9139 i2=$abc$71600$new_n9136 nq=$abc$71600$new_n9165
.subckt or21nand_x0 i0=$abc$71600$new_n9132 i1=$abc$71600$new_n9138 i2=$abc$71600$new_n9137 nq=$abc$71600$new_n9166
.subckt and2_x1 i0=$abc$71600$new_n9166 i1=$abc$71600$new_n9163 q=$abc$71600$new_n9167
.subckt nand2_x0 i0=$abc$71600$new_n9166 i1=$abc$71600$new_n9163 nq=$abc$71600$new_n9168
.subckt and2_x1 i0=$abc$71600$new_n9165 i1=$abc$71600$new_n9164 q=$abc$71600$new_n9169
.subckt nand2_x0 i0=$abc$71600$new_n9165 i1=$abc$71600$new_n9164 nq=$abc$71600$new_n9170
.subckt nexor2_x0 i0=$abc$71600$new_n9165 i1=$abc$71600$new_n9163 nq=$abc$71600$new_n9171
.subckt nexor2_x0 i0=$abc$71600$new_n9171 i1=$abc$71600$new_n9161 nq=$abc$71600$new_n9172
.subckt nexor2_x0 i0=$abc$71600$new_n9171 i1=$abc$71600$new_n9162 nq=$abc$71600$new_n9173
.subckt nexor2_x0 i0=$abc$71600$new_n9148 i1=$abc$71600$new_n9146 nq=$abc$71600$new_n9174
.subckt nexor2_x0 i0=$abc$71600$new_n9148 i1=$abc$71600$new_n9147 nq=$abc$71600$new_n9175
.subckt and21nor_x0 i0=$abc$71600$new_n9174 i1=$abc$71600$new_n9172 i2=$abc$71600$new_n9149 nq=$abc$71600$new_n9176
.subckt or21nand_x0 i0=$abc$71600$new_n9175 i1=$abc$71600$new_n9173 i2=$abc$71600$new_n9150 nq=$abc$71600$new_n9177
.subckt nexor2_x0 i0=$abc$71600$new_n9024 i1=$abc$71600$new_n9023 nq=$abc$71600$new_n9178
.subckt and2_x1 i0=$abc$71600$new_n9178 i1=$abc$71600$new_n9177 q=$abc$71600$new_n9179
.subckt nand2_x0 i0=$abc$71600$new_n9178 i1=$abc$71600$new_n9177 nq=$abc$71600$new_n9180
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[2] q=$abc$71600$new_n9181
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9182
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9183
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] q=$abc$71600$new_n9184
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] nq=$abc$71600$new_n9185
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[1] q=$abc$71600$new_n9186
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9187
.subckt and2_x1 i0=$abc$71600$new_n9182 i1=$abc$71600$new_n9033 q=$abc$71600$new_n9188
.subckt nand2_x0 i0=$abc$71600$new_n9182 i1=$abc$71600$new_n9033 nq=$abc$71600$new_n9189
.subckt nexor2_x0 i0=$abc$71600$new_n9181 i1=$abc$71600$new_n9033 nq=$abc$71600$new_n9190
.subckt and21nor_x0 i0=$abc$71600$new_n9189 i1=$abc$71600$new_n9186 i2=$abc$71600$new_n9184 nq=$abc$71600$new_n9191
.subckt or21nand_x0 i0=$abc$71600$new_n9188 i1=$abc$71600$new_n9187 i2=$abc$71600$new_n9185 nq=$abc$71600$new_n9192
.subckt nexor2_x0 i0=$abc$71600$new_n9040 i1=$abc$71600$new_n9037 nq=$abc$71600$new_n9193
.subckt nexor2_x0 i0=$abc$71600$new_n9040 i1=$abc$71600$new_n9036 nq=$abc$71600$new_n9194
.subckt and2_x1 i0=$abc$71600$new_n9193 i1=$abc$71600$new_n9192 q=$abc$71600$new_n9195
.subckt nand2_x0 i0=$abc$71600$new_n9193 i1=$abc$71600$new_n9192 nq=$abc$71600$new_n9196
.subckt and2_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.a[0] q=$abc$71600$new_n9197
.subckt and2_x1 i0=alu_m.muls.b[12] i1=alu_m.muls.a[0] q=$abc$71600$new_n9198
.subckt nand2_x0 i0=alu_m.muls.b[12] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9199
.subckt and4_x1 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] q=$abc$71600$new_n9200
.subckt nand4_x0 i0=alu_m.muls.b[13] i1=alu_m.muls.b[12] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] nq=$abc$71600$new_n9201
.subckt nexor2_x0 i0=$abc$71600$new_n9197 i1=$abc$71600$new_n9054 nq=$abc$71600$new_n9202
.subckt nexor2_x0 i0=$abc$71600$new_n9197 i1=$abc$71600$new_n9053 nq=$abc$71600$new_n9203
.subckt and2_x1 i0=$abc$71600$new_n9194 i1=$abc$71600$new_n9191 q=$abc$71600$new_n9204
.subckt nand2_x0 i0=$abc$71600$new_n9194 i1=$abc$71600$new_n9191 nq=$abc$71600$new_n9205
.subckt nexor2_x0 i0=$abc$71600$new_n9193 i1=$abc$71600$new_n9191 nq=$abc$71600$new_n9206
.subckt and21nor_x0 i0=$abc$71600$new_n9205 i1=$abc$71600$new_n9202 i2=$abc$71600$new_n9195 nq=$abc$71600$new_n9207
.subckt or21nand_x0 i0=$abc$71600$new_n9204 i1=$abc$71600$new_n9203 i2=$abc$71600$new_n9196 nq=$abc$71600$new_n9208
.subckt nexor2_x0 i0=$abc$71600$new_n9062 i1=$abc$71600$new_n9059 nq=$abc$71600$new_n9209
.subckt and21nor_x0 i0=$abc$71600$new_n9162 i1=$abc$71600$new_n9170 i2=$abc$71600$new_n9167 nq=$abc$71600$new_n9210
.subckt or21nand_x0 i0=$abc$71600$new_n9161 i1=$abc$71600$new_n9169 i2=$abc$71600$new_n9168 nq=$abc$71600$new_n9211
.subckt and2_x1 i0=$abc$71600$new_n9211 i1=$abc$71600$new_n9209 q=$abc$71600$new_n9212
.subckt nexor2_x0 i0=$abc$71600$new_n9210 i1=$abc$71600$new_n9209 nq=$abc$71600$new_n9213
.subckt nexor2_x0 i0=$abc$71600$new_n9213 i1=$abc$71600$new_n9207 nq=$abc$71600$new_n9214
.subckt nexor2_x0 i0=$abc$71600$new_n9213 i1=$abc$71600$new_n9208 nq=$abc$71600$new_n9215
.subckt nexor2_x0 i0=$abc$71600$new_n9178 i1=$abc$71600$new_n9176 nq=$abc$71600$new_n9216
.subckt nexor2_x0 i0=$abc$71600$new_n9178 i1=$abc$71600$new_n9177 nq=$abc$71600$new_n9217
.subckt and21nor_x0 i0=$abc$71600$new_n9216 i1=$abc$71600$new_n9214 i2=$abc$71600$new_n9179 nq=$abc$71600$new_n9218
.subckt or21nand_x0 i0=$abc$71600$new_n9217 i1=$abc$71600$new_n9215 i2=$abc$71600$new_n9180 nq=$abc$71600$new_n9219
.subckt nexor2_x0 i0=$abc$71600$new_n9075 i1=$abc$71600$new_n9074 nq=$abc$71600$new_n9220
.subckt and2_x1 i0=$abc$71600$new_n9220 i1=$abc$71600$new_n9219 q=$abc$71600$new_n9221
.subckt nand2_x0 i0=$abc$71600$new_n9220 i1=$abc$71600$new_n9219 nq=$abc$71600$new_n9222
.subckt nexor2_x0 i0=$abc$71600$new_n9084 i1=$abc$71600$new_n9082 nq=$abc$71600$new_n9223
.subckt nexor2_x0 i0=$abc$71600$new_n9084 i1=$abc$71600$new_n9083 nq=$abc$71600$new_n9224
.subckt and21nor_x0 i0=$abc$71600$new_n9208 i1=$abc$71600$new_n9213 i2=$abc$71600$new_n9212 nq=$abc$71600$new_n9225
.subckt nor2_x0 i0=$abc$71600$new_n9225 i1=$abc$71600$new_n9224 nq=$abc$71600$new_n9226
.subckt or2_x1 i0=$abc$71600$new_n9225 i1=$abc$71600$new_n9224 q=$abc$71600$new_n9227
.subckt nexor2_x0 i0=$abc$71600$new_n9225 i1=$abc$71600$new_n9223 nq=$abc$71600$new_n9228
.subckt nexor2_x0 i0=$abc$71600$new_n9225 i1=$abc$71600$new_n9224 nq=$abc$71600$new_n9229
.subckt nexor2_x0 i0=$abc$71600$new_n9220 i1=$abc$71600$new_n9218 nq=$abc$71600$new_n9230
.subckt nexor2_x0 i0=$abc$71600$new_n9220 i1=$abc$71600$new_n9219 nq=$abc$71600$new_n9231
.subckt and21nor_x0 i0=$abc$71600$new_n9230 i1=$abc$71600$new_n9228 i2=$abc$71600$new_n9221 nq=$abc$71600$new_n9232
.subckt or21nand_x0 i0=$abc$71600$new_n9231 i1=$abc$71600$new_n9229 i2=$abc$71600$new_n9222 nq=$abc$71600$new_n9233
.subckt nexor2_x0 i0=$abc$71600$new_n9097 i1=$abc$71600$new_n9096 nq=$abc$71600$new_n9234
.subckt and2_x1 i0=$abc$71600$new_n9234 i1=$abc$71600$new_n9233 q=$abc$71600$new_n9235
.subckt nand2_x0 i0=$abc$71600$new_n9234 i1=$abc$71600$new_n9233 nq=$abc$71600$new_n9236
.subckt nexor2_x0 i0=$abc$71600$new_n9234 i1=$abc$71600$new_n9232 nq=$abc$71600$new_n9237
.subckt nexor2_x0 i0=$abc$71600$new_n9234 i1=$abc$71600$new_n9233 nq=$abc$71600$new_n9238
.subckt and21nor_x0 i0=$abc$71600$new_n9226 i1=$abc$71600$new_n9237 i2=$abc$71600$new_n9235 nq=$abc$71600$new_n9239
.subckt or21nand_x0 i0=$abc$71600$new_n9227 i1=$abc$71600$new_n9238 i2=$abc$71600$new_n9236 nq=$abc$71600$new_n9240
.subckt nexor2_x0 i0=$abc$71600$new_n9106 i1=$abc$71600$new_n9105 nq=$abc$71600$new_n9241
.subckt nor2_x0 i0=$abc$71600$new_n9241 i1=$abc$71600$new_n9239 nq=$abc$71600$new_n9242
.subckt or2_x1 i0=$abc$71600$new_n9241 i1=$abc$71600$new_n9239 q=$abc$71600$new_n9243
.subckt nexor2_x0 i0=$abc$71600$new_n9241 i1=$abc$71600$new_n9240 nq=$abc$71600$new_n9244
.subckt nexor2_x0 i0=$abc$71600$new_n9241 i1=$abc$71600$new_n9239 nq=$abc$71600$new_n9245
.subckt and2_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.b[1] q=$abc$71600$new_n9246
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9247
.subckt nand2_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9248
.subckt and4_x1 i0=alu_m.muls.a[10] i1=alu_m.muls.a[9] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9249
.subckt nand4_x0 i0=alu_m.muls.a[10] i1=alu_m.muls.a[9] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9250
.subckt and2_x1 i0=alu_m.muls.a[8] i1=alu_m.muls.b[2] q=$abc$71600$new_n9251
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9252
.subckt and2_x1 i0=$abc$71600$new_n9247 i1=$abc$71600$new_n9117 q=$abc$71600$new_n9253
.subckt nand2_x0 i0=$abc$71600$new_n9247 i1=$abc$71600$new_n9117 nq=$abc$71600$new_n9254
.subckt nexor2_x0 i0=$abc$71600$new_n9246 i1=$abc$71600$new_n9117 nq=$abc$71600$new_n9255
.subckt and21nor_x0 i0=$abc$71600$new_n9254 i1=$abc$71600$new_n9251 i2=$abc$71600$new_n9249 nq=$abc$71600$new_n9256
.subckt or21nand_x0 i0=$abc$71600$new_n9253 i1=$abc$71600$new_n9252 i2=$abc$71600$new_n9250 nq=$abc$71600$new_n9257
.subckt nexor2_x0 i0=$abc$71600$new_n9124 i1=$abc$71600$new_n9121 nq=$abc$71600$new_n9258
.subckt nexor2_x0 i0=$abc$71600$new_n9124 i1=$abc$71600$new_n9120 nq=$abc$71600$new_n9259
.subckt and2_x1 i0=$abc$71600$new_n9258 i1=$abc$71600$new_n9257 q=$abc$71600$new_n9260
.subckt nand2_x0 i0=$abc$71600$new_n9258 i1=$abc$71600$new_n9257 nq=$abc$71600$new_n9261
.subckt and2_x1 i0=alu_m.muls.a[6] i1=alu_m.muls.b[5] q=$abc$71600$new_n9262
.subckt nand2_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.b[5] nq=$abc$71600$new_n9263
.subckt and2_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.b[4] q=$abc$71600$new_n9264
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[4] nq=$abc$71600$new_n9265
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[3] nq=$abc$71600$new_n9266
.subckt and4_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.a[8] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n9267
.subckt nand4_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.a[8] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n9268
.subckt and2_x1 i0=$abc$71600$new_n9265 i1=$abc$71600$new_n9135 q=$abc$71600$new_n9269
.subckt nand2_x0 i0=$abc$71600$new_n9265 i1=$abc$71600$new_n9135 nq=$abc$71600$new_n9270
.subckt nexor2_x0 i0=$abc$71600$new_n9264 i1=$abc$71600$new_n9135 nq=$abc$71600$new_n9271
.subckt nexor2_x0 i0=$abc$71600$new_n9271 i1=$abc$71600$new_n9263 nq=$abc$71600$new_n9272
.subckt nexor2_x0 i0=$abc$71600$new_n9271 i1=$abc$71600$new_n9262 nq=$abc$71600$new_n9273
.subckt and2_x1 i0=$abc$71600$new_n9259 i1=$abc$71600$new_n9256 q=$abc$71600$new_n9274
.subckt nand2_x0 i0=$abc$71600$new_n9259 i1=$abc$71600$new_n9256 nq=$abc$71600$new_n9275
.subckt nexor2_x0 i0=$abc$71600$new_n9258 i1=$abc$71600$new_n9256 nq=$abc$71600$new_n9276
.subckt and21nor_x0 i0=$abc$71600$new_n9275 i1=$abc$71600$new_n9272 i2=$abc$71600$new_n9260 nq=$abc$71600$new_n9277
.subckt or21nand_x0 i0=$abc$71600$new_n9274 i1=$abc$71600$new_n9273 i2=$abc$71600$new_n9261 nq=$abc$71600$new_n9278
.subckt nexor2_x0 i0=$abc$71600$new_n9145 i1=$abc$71600$new_n9142 nq=$abc$71600$new_n9279
.subckt and2_x1 i0=$abc$71600$new_n9279 i1=$abc$71600$new_n9278 q=$abc$71600$new_n9280
.subckt nand2_x0 i0=$abc$71600$new_n9279 i1=$abc$71600$new_n9278 nq=$abc$71600$new_n9281
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[4] q=$abc$71600$new_n9282
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[4] nq=$abc$71600$new_n9283
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[4] nq=$abc$71600$new_n9284
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] q=$abc$71600$new_n9285
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[5] i3=alu_m.muls.a[4] nq=$abc$71600$new_n9286
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[3] q=$abc$71600$new_n9287
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9288
.subckt and2_x1 i0=$abc$71600$new_n9283 i1=$abc$71600$new_n9153 q=$abc$71600$new_n9289
.subckt nand2_x0 i0=$abc$71600$new_n9283 i1=$abc$71600$new_n9153 nq=$abc$71600$new_n9290
.subckt nexor2_x0 i0=$abc$71600$new_n9282 i1=$abc$71600$new_n9153 nq=$abc$71600$new_n9291
.subckt and21nor_x0 i0=$abc$71600$new_n9290 i1=$abc$71600$new_n9287 i2=$abc$71600$new_n9285 nq=$abc$71600$new_n9292
.subckt or21nand_x0 i0=$abc$71600$new_n9289 i1=$abc$71600$new_n9288 i2=$abc$71600$new_n9286 nq=$abc$71600$new_n9293
.subckt nexor2_x0 i0=$abc$71600$new_n9160 i1=$abc$71600$new_n9157 nq=$abc$71600$new_n9294
.subckt nexor2_x0 i0=$abc$71600$new_n9160 i1=$abc$71600$new_n9156 nq=$abc$71600$new_n9295
.subckt and21nor_x0 i0=$abc$71600$new_n9262 i1=$abc$71600$new_n9270 i2=$abc$71600$new_n9267 nq=$abc$71600$new_n9296
.subckt or21nand_x0 i0=$abc$71600$new_n9263 i1=$abc$71600$new_n9269 i2=$abc$71600$new_n9268 nq=$abc$71600$new_n9297
.subckt and2_x1 i0=$abc$71600$new_n9297 i1=$abc$71600$new_n9294 q=$abc$71600$new_n9298
.subckt nand2_x0 i0=$abc$71600$new_n9297 i1=$abc$71600$new_n9294 nq=$abc$71600$new_n9299
.subckt and2_x1 i0=$abc$71600$new_n9296 i1=$abc$71600$new_n9295 q=$abc$71600$new_n9300
.subckt nand2_x0 i0=$abc$71600$new_n9296 i1=$abc$71600$new_n9295 nq=$abc$71600$new_n9301
.subckt nexor2_x0 i0=$abc$71600$new_n9296 i1=$abc$71600$new_n9294 nq=$abc$71600$new_n9302
.subckt nexor2_x0 i0=$abc$71600$new_n9302 i1=$abc$71600$new_n9292 nq=$abc$71600$new_n9303
.subckt nexor2_x0 i0=$abc$71600$new_n9302 i1=$abc$71600$new_n9293 nq=$abc$71600$new_n9304
.subckt nexor2_x0 i0=$abc$71600$new_n9279 i1=$abc$71600$new_n9277 nq=$abc$71600$new_n9305
.subckt nexor2_x0 i0=$abc$71600$new_n9279 i1=$abc$71600$new_n9278 nq=$abc$71600$new_n9306
.subckt and21nor_x0 i0=$abc$71600$new_n9305 i1=$abc$71600$new_n9303 i2=$abc$71600$new_n9280 nq=$abc$71600$new_n9307
.subckt or21nand_x0 i0=$abc$71600$new_n9306 i1=$abc$71600$new_n9304 i2=$abc$71600$new_n9281 nq=$abc$71600$new_n9308
.subckt nexor2_x0 i0=$abc$71600$new_n9174 i1=$abc$71600$new_n9173 nq=$abc$71600$new_n9309
.subckt and2_x1 i0=$abc$71600$new_n9309 i1=$abc$71600$new_n9308 q=$abc$71600$new_n9310
.subckt nand2_x0 i0=$abc$71600$new_n9309 i1=$abc$71600$new_n9308 nq=$abc$71600$new_n9311
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[1] q=$abc$71600$new_n9312
.subckt nand2_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9313
.subckt and2_x1 i0=alu_m.muls.b[9] i1=alu_m.muls.a[1] q=$abc$71600$new_n9314
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9315
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] q=$abc$71600$new_n9316
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] nq=$abc$71600$new_n9317
.subckt and2_x1 i0=alu_m.muls.b[11] i1=alu_m.muls.a[0] q=$abc$71600$new_n9318
.subckt nand2_x0 i0=alu_m.muls.b[11] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9319
.subckt and2_x1 i0=$abc$71600$new_n9313 i1=$abc$71600$new_n9183 q=$abc$71600$new_n9320
.subckt nand2_x0 i0=$abc$71600$new_n9313 i1=$abc$71600$new_n9183 nq=$abc$71600$new_n9321
.subckt nexor2_x0 i0=$abc$71600$new_n9312 i1=$abc$71600$new_n9183 nq=$abc$71600$new_n9322
.subckt and21nor_x0 i0=$abc$71600$new_n9321 i1=$abc$71600$new_n9318 i2=$abc$71600$new_n9316 nq=$abc$71600$new_n9323
.subckt or21nand_x0 i0=$abc$71600$new_n9320 i1=$abc$71600$new_n9319 i2=$abc$71600$new_n9317 nq=$abc$71600$new_n9324
.subckt nexor2_x0 i0=$abc$71600$new_n9190 i1=$abc$71600$new_n9187 nq=$abc$71600$new_n9325
.subckt nexor2_x0 i0=$abc$71600$new_n9190 i1=$abc$71600$new_n9186 nq=$abc$71600$new_n9326
.subckt and2_x1 i0=$abc$71600$new_n9325 i1=$abc$71600$new_n9324 q=$abc$71600$new_n9327
.subckt nand2_x0 i0=$abc$71600$new_n9325 i1=$abc$71600$new_n9324 nq=$abc$71600$new_n9328
.subckt and2_x1 i0=$abc$71600$new_n9326 i1=$abc$71600$new_n9323 q=$abc$71600$new_n9329
.subckt nand2_x0 i0=$abc$71600$new_n9326 i1=$abc$71600$new_n9323 nq=$abc$71600$new_n9330
.subckt nexor2_x0 i0=$abc$71600$new_n9325 i1=$abc$71600$new_n9323 nq=$abc$71600$new_n9331
.subckt and21nor_x0 i0=$abc$71600$new_n9198 i1=$abc$71600$new_n9330 i2=$abc$71600$new_n9327 nq=$abc$71600$new_n9332
.subckt or21nand_x0 i0=$abc$71600$new_n9199 i1=$abc$71600$new_n9329 i2=$abc$71600$new_n9328 nq=$abc$71600$new_n9333
.subckt nexor2_x0 i0=$abc$71600$new_n9206 i1=$abc$71600$new_n9203 nq=$abc$71600$new_n9334
.subckt and21nor_x0 i0=$abc$71600$new_n9293 i1=$abc$71600$new_n9301 i2=$abc$71600$new_n9298 nq=$abc$71600$new_n9335
.subckt or21nand_x0 i0=$abc$71600$new_n9292 i1=$abc$71600$new_n9300 i2=$abc$71600$new_n9299 nq=$abc$71600$new_n9336
.subckt and2_x1 i0=$abc$71600$new_n9336 i1=$abc$71600$new_n9334 q=$abc$71600$new_n9337
.subckt nexor2_x0 i0=$abc$71600$new_n9335 i1=$abc$71600$new_n9334 nq=$abc$71600$new_n9338
.subckt nexor2_x0 i0=$abc$71600$new_n9338 i1=$abc$71600$new_n9332 nq=$abc$71600$new_n9339
.subckt nexor2_x0 i0=$abc$71600$new_n9338 i1=$abc$71600$new_n9333 nq=$abc$71600$new_n9340
.subckt nexor2_x0 i0=$abc$71600$new_n9309 i1=$abc$71600$new_n9307 nq=$abc$71600$new_n9341
.subckt nexor2_x0 i0=$abc$71600$new_n9309 i1=$abc$71600$new_n9308 nq=$abc$71600$new_n9342
.subckt and21nor_x0 i0=$abc$71600$new_n9341 i1=$abc$71600$new_n9339 i2=$abc$71600$new_n9310 nq=$abc$71600$new_n9343
.subckt or21nand_x0 i0=$abc$71600$new_n9342 i1=$abc$71600$new_n9340 i2=$abc$71600$new_n9311 nq=$abc$71600$new_n9344
.subckt nexor2_x0 i0=$abc$71600$new_n9216 i1=$abc$71600$new_n9215 nq=$abc$71600$new_n9345
.subckt nexor2_x0 i0=$abc$71600$new_n9216 i1=$abc$71600$new_n9214 nq=$abc$71600$new_n9346
.subckt and2_x1 i0=$abc$71600$new_n9345 i1=$abc$71600$new_n9344 q=$abc$71600$new_n9347
.subckt nand2_x0 i0=$abc$71600$new_n9345 i1=$abc$71600$new_n9344 nq=$abc$71600$new_n9348
.subckt and21nor_x0 i0=$abc$71600$new_n9333 i1=$abc$71600$new_n9338 i2=$abc$71600$new_n9337 nq=$abc$71600$new_n9349
.subckt nor2_x0 i0=$abc$71600$new_n9349 i1=$abc$71600$new_n9201 nq=$abc$71600$new_n9350
.subckt or2_x1 i0=$abc$71600$new_n9349 i1=$abc$71600$new_n9201 q=$abc$71600$new_n9351
.subckt nexor2_x0 i0=$abc$71600$new_n9349 i1=$abc$71600$new_n9200 nq=$abc$71600$new_n9352
.subckt nexor2_x0 i0=$abc$71600$new_n9349 i1=$abc$71600$new_n9201 nq=$abc$71600$new_n9353
.subckt and2_x1 i0=$abc$71600$new_n9346 i1=$abc$71600$new_n9343 q=$abc$71600$new_n9354
.subckt nexor2_x0 i0=$abc$71600$new_n9345 i1=$abc$71600$new_n9343 nq=$abc$71600$new_n9355
.subckt and21nor_x0 i0=$abc$71600$new_n9355 i1=$abc$71600$new_n9352 i2=$abc$71600$new_n9347 nq=$abc$71600$new_n9356
.subckt or21nand_x0 i0=$abc$71600$new_n9354 i1=$abc$71600$new_n9353 i2=$abc$71600$new_n9348 nq=$abc$71600$new_n9357
.subckt nexor2_x0 i0=$abc$71600$new_n9230 i1=$abc$71600$new_n9229 nq=$abc$71600$new_n9358
.subckt and2_x1 i0=$abc$71600$new_n9358 i1=$abc$71600$new_n9357 q=$abc$71600$new_n9359
.subckt nand2_x0 i0=$abc$71600$new_n9358 i1=$abc$71600$new_n9357 nq=$abc$71600$new_n9360
.subckt nexor2_x0 i0=$abc$71600$new_n9358 i1=$abc$71600$new_n9356 nq=$abc$71600$new_n9361
.subckt nexor2_x0 i0=$abc$71600$new_n9358 i1=$abc$71600$new_n9357 nq=$abc$71600$new_n9362
.subckt and21nor_x0 i0=$abc$71600$new_n9350 i1=$abc$71600$new_n9361 i2=$abc$71600$new_n9359 nq=$abc$71600$new_n9363
.subckt or21nand_x0 i0=$abc$71600$new_n9351 i1=$abc$71600$new_n9362 i2=$abc$71600$new_n9360 nq=$abc$71600$new_n9364
.subckt nexor2_x0 i0=$abc$71600$new_n9237 i1=$abc$71600$new_n9226 nq=$abc$71600$new_n9365
.subckt nor2_x0 i0=$abc$71600$new_n9365 i1=$abc$71600$new_n9363 nq=$abc$71600$new_n9366
.subckt or2_x1 i0=$abc$71600$new_n9365 i1=$abc$71600$new_n9363 q=$abc$71600$new_n9367
.subckt and2_x1 i0=alu_m.muls.a[8] i1=alu_m.muls.b[1] q=$abc$71600$new_n9368
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9369
.subckt nand2_x0 i0=alu_m.muls.a[8] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9370
.subckt and4_x1 i0=alu_m.muls.a[9] i1=alu_m.muls.a[8] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9371
.subckt nand4_x0 i0=alu_m.muls.a[9] i1=alu_m.muls.a[8] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9372
.subckt and2_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.b[2] q=$abc$71600$new_n9373
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9374
.subckt and2_x1 i0=$abc$71600$new_n9369 i1=$abc$71600$new_n9248 q=$abc$71600$new_n9375
.subckt nand2_x0 i0=$abc$71600$new_n9369 i1=$abc$71600$new_n9248 nq=$abc$71600$new_n9376
.subckt nexor2_x0 i0=$abc$71600$new_n9368 i1=$abc$71600$new_n9248 nq=$abc$71600$new_n9377
.subckt and21nor_x0 i0=$abc$71600$new_n9376 i1=$abc$71600$new_n9373 i2=$abc$71600$new_n9371 nq=$abc$71600$new_n9378
.subckt or21nand_x0 i0=$abc$71600$new_n9375 i1=$abc$71600$new_n9374 i2=$abc$71600$new_n9372 nq=$abc$71600$new_n9379
.subckt nexor2_x0 i0=$abc$71600$new_n9255 i1=$abc$71600$new_n9252 nq=$abc$71600$new_n9380
.subckt nexor2_x0 i0=$abc$71600$new_n9255 i1=$abc$71600$new_n9251 nq=$abc$71600$new_n9381
.subckt and2_x1 i0=$abc$71600$new_n9380 i1=$abc$71600$new_n9379 q=$abc$71600$new_n9382
.subckt nand2_x0 i0=$abc$71600$new_n9380 i1=$abc$71600$new_n9379 nq=$abc$71600$new_n9383
.subckt and2_x1 i0=alu_m.muls.b[5] i1=alu_m.muls.a[5] q=$abc$71600$new_n9384
.subckt nand2_x0 i0=alu_m.muls.b[5] i1=alu_m.muls.a[5] nq=$abc$71600$new_n9385
.subckt and2_x1 i0=alu_m.muls.a[6] i1=alu_m.muls.b[4] q=$abc$71600$new_n9386
.subckt nand2_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.b[4] nq=$abc$71600$new_n9387
.subckt nand2_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.b[3] nq=$abc$71600$new_n9388
.subckt and4_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.a[6] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n9389
.subckt nand4_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.a[6] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n9390
.subckt and2_x1 i0=$abc$71600$new_n9387 i1=$abc$71600$new_n9266 q=$abc$71600$new_n9391
.subckt nand2_x0 i0=$abc$71600$new_n9387 i1=$abc$71600$new_n9266 nq=$abc$71600$new_n9392
.subckt nexor2_x0 i0=$abc$71600$new_n9386 i1=$abc$71600$new_n9266 nq=$abc$71600$new_n9393
.subckt nexor2_x0 i0=$abc$71600$new_n9393 i1=$abc$71600$new_n9385 nq=$abc$71600$new_n9394
.subckt nexor2_x0 i0=$abc$71600$new_n9393 i1=$abc$71600$new_n9384 nq=$abc$71600$new_n9395
.subckt and2_x1 i0=$abc$71600$new_n9381 i1=$abc$71600$new_n9378 q=$abc$71600$new_n9396
.subckt nand2_x0 i0=$abc$71600$new_n9381 i1=$abc$71600$new_n9378 nq=$abc$71600$new_n9397
.subckt nexor2_x0 i0=$abc$71600$new_n9380 i1=$abc$71600$new_n9378 nq=$abc$71600$new_n9398
.subckt and21nor_x0 i0=$abc$71600$new_n9397 i1=$abc$71600$new_n9394 i2=$abc$71600$new_n9382 nq=$abc$71600$new_n9399
.subckt or21nand_x0 i0=$abc$71600$new_n9396 i1=$abc$71600$new_n9395 i2=$abc$71600$new_n9383 nq=$abc$71600$new_n9400
.subckt nexor2_x0 i0=$abc$71600$new_n9276 i1=$abc$71600$new_n9273 nq=$abc$71600$new_n9401
.subckt and2_x1 i0=$abc$71600$new_n9401 i1=$abc$71600$new_n9400 q=$abc$71600$new_n9402
.subckt nand2_x0 i0=$abc$71600$new_n9401 i1=$abc$71600$new_n9400 nq=$abc$71600$new_n9403
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[3] q=$abc$71600$new_n9404
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9405
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9406
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[4] i3=alu_m.muls.a[3] q=$abc$71600$new_n9407
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[4] i3=alu_m.muls.a[3] nq=$abc$71600$new_n9408
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[2] q=$abc$71600$new_n9409
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9410
.subckt and2_x1 i0=$abc$71600$new_n9405 i1=$abc$71600$new_n9284 q=$abc$71600$new_n9411
.subckt nand2_x0 i0=$abc$71600$new_n9405 i1=$abc$71600$new_n9284 nq=$abc$71600$new_n9412
.subckt nexor2_x0 i0=$abc$71600$new_n9404 i1=$abc$71600$new_n9284 nq=$abc$71600$new_n9413
.subckt and21nor_x0 i0=$abc$71600$new_n9412 i1=$abc$71600$new_n9409 i2=$abc$71600$new_n9407 nq=$abc$71600$new_n9414
.subckt or21nand_x0 i0=$abc$71600$new_n9411 i1=$abc$71600$new_n9410 i2=$abc$71600$new_n9408 nq=$abc$71600$new_n9415
.subckt nexor2_x0 i0=$abc$71600$new_n9291 i1=$abc$71600$new_n9288 nq=$abc$71600$new_n9416
.subckt nexor2_x0 i0=$abc$71600$new_n9291 i1=$abc$71600$new_n9287 nq=$abc$71600$new_n9417
.subckt and21nor_x0 i0=$abc$71600$new_n9384 i1=$abc$71600$new_n9392 i2=$abc$71600$new_n9389 nq=$abc$71600$new_n9418
.subckt or21nand_x0 i0=$abc$71600$new_n9385 i1=$abc$71600$new_n9391 i2=$abc$71600$new_n9390 nq=$abc$71600$new_n9419
.subckt and2_x1 i0=$abc$71600$new_n9419 i1=$abc$71600$new_n9416 q=$abc$71600$new_n9420
.subckt nand2_x0 i0=$abc$71600$new_n9418 i1=$abc$71600$new_n9417 nq=$abc$71600$new_n9421
.subckt nexor2_x0 i0=$abc$71600$new_n9418 i1=$abc$71600$new_n9416 nq=$abc$71600$new_n9422
.subckt nexor2_x0 i0=$abc$71600$new_n9422 i1=$abc$71600$new_n9414 nq=$abc$71600$new_n9423
.subckt nexor2_x0 i0=$abc$71600$new_n9422 i1=$abc$71600$new_n9415 nq=$abc$71600$new_n9424
.subckt nexor2_x0 i0=$abc$71600$new_n9401 i1=$abc$71600$new_n9399 nq=$abc$71600$new_n9425
.subckt nexor2_x0 i0=$abc$71600$new_n9401 i1=$abc$71600$new_n9400 nq=$abc$71600$new_n9426
.subckt and21nor_x0 i0=$abc$71600$new_n9425 i1=$abc$71600$new_n9423 i2=$abc$71600$new_n9402 nq=$abc$71600$new_n9427
.subckt or21nand_x0 i0=$abc$71600$new_n9426 i1=$abc$71600$new_n9424 i2=$abc$71600$new_n9403 nq=$abc$71600$new_n9428
.subckt nexor2_x0 i0=$abc$71600$new_n9305 i1=$abc$71600$new_n9304 nq=$abc$71600$new_n9429
.subckt and2_x1 i0=$abc$71600$new_n9429 i1=$abc$71600$new_n9428 q=$abc$71600$new_n9430
.subckt nand2_x0 i0=$abc$71600$new_n9429 i1=$abc$71600$new_n9428 nq=$abc$71600$new_n9431
.subckt and2_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.a[0] q=$abc$71600$new_n9432
.subckt and2_x1 i0=alu_m.muls.b[9] i1=alu_m.muls.a[0] q=$abc$71600$new_n9433
.subckt nand2_x0 i0=alu_m.muls.b[9] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9434
.subckt and4_x1 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] q=$abc$71600$new_n9435
.subckt nand4_x0 i0=alu_m.muls.b[10] i1=alu_m.muls.b[9] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] nq=$abc$71600$new_n9436
.subckt nexor2_x0 i0=$abc$71600$new_n9322 i1=$abc$71600$new_n9319 nq=$abc$71600$new_n9437
.subckt and2_x1 i0=$abc$71600$new_n9437 i1=$abc$71600$new_n9435 q=$abc$71600$new_n9438
.subckt nand2_x0 i0=$abc$71600$new_n9437 i1=$abc$71600$new_n9435 nq=$abc$71600$new_n9439
.subckt nexor2_x0 i0=$abc$71600$new_n9331 i1=$abc$71600$new_n9199 nq=$abc$71600$new_n9440
.subckt nexor2_x0 i0=$abc$71600$new_n9331 i1=$abc$71600$new_n9198 nq=$abc$71600$new_n9441
.subckt and21nor_x0 i0=$abc$71600$new_n9415 i1=$abc$71600$new_n9421 i2=$abc$71600$new_n9420 nq=$abc$71600$new_n9442
.subckt nor2_x0 i0=$abc$71600$new_n9442 i1=$abc$71600$new_n9441 nq=$abc$71600$new_n9443
.subckt or2_x1 i0=$abc$71600$new_n9442 i1=$abc$71600$new_n9441 q=$abc$71600$new_n9444
.subckt and2_x1 i0=$abc$71600$new_n9442 i1=$abc$71600$new_n9441 q=$abc$71600$new_n9445
.subckt nand2_x0 i0=$abc$71600$new_n9442 i1=$abc$71600$new_n9441 nq=$abc$71600$new_n9446
.subckt nexor2_x0 i0=$abc$71600$new_n9442 i1=$abc$71600$new_n9440 nq=$abc$71600$new_n9447
.subckt nexor2_x0 i0=$abc$71600$new_n9447 i1=$abc$71600$new_n9439 nq=$abc$71600$new_n9448
.subckt nexor2_x0 i0=$abc$71600$new_n9447 i1=$abc$71600$new_n9438 nq=$abc$71600$new_n9449
.subckt nexor2_x0 i0=$abc$71600$new_n9429 i1=$abc$71600$new_n9427 nq=$abc$71600$new_n9450
.subckt nexor2_x0 i0=$abc$71600$new_n9429 i1=$abc$71600$new_n9428 nq=$abc$71600$new_n9451
.subckt and21nor_x0 i0=$abc$71600$new_n9450 i1=$abc$71600$new_n9448 i2=$abc$71600$new_n9430 nq=$abc$71600$new_n9452
.subckt or21nand_x0 i0=$abc$71600$new_n9451 i1=$abc$71600$new_n9449 i2=$abc$71600$new_n9431 nq=$abc$71600$new_n9453
.subckt nexor2_x0 i0=$abc$71600$new_n9341 i1=$abc$71600$new_n9340 nq=$abc$71600$new_n9454
.subckt and2_x1 i0=$abc$71600$new_n9454 i1=$abc$71600$new_n9453 q=$abc$71600$new_n9455
.subckt nand2_x0 i0=$abc$71600$new_n9454 i1=$abc$71600$new_n9453 nq=$abc$71600$new_n9456
.subckt and21nor_x0 i0=$abc$71600$new_n9438 i1=$abc$71600$new_n9446 i2=$abc$71600$new_n9443 nq=$abc$71600$new_n9457
.subckt or21nand_x0 i0=$abc$71600$new_n9439 i1=$abc$71600$new_n9445 i2=$abc$71600$new_n9444 nq=$abc$71600$new_n9458
.subckt nexor2_x0 i0=$abc$71600$new_n9454 i1=$abc$71600$new_n9452 nq=$abc$71600$new_n9459
.subckt nexor2_x0 i0=$abc$71600$new_n9454 i1=$abc$71600$new_n9453 nq=$abc$71600$new_n9460
.subckt and21nor_x0 i0=$abc$71600$new_n9459 i1=$abc$71600$new_n9458 i2=$abc$71600$new_n9455 nq=$abc$71600$new_n9461
.subckt or21nand_x0 i0=$abc$71600$new_n9460 i1=$abc$71600$new_n9457 i2=$abc$71600$new_n9456 nq=$abc$71600$new_n9462
.subckt nexor2_x0 i0=$abc$71600$new_n9355 i1=$abc$71600$new_n9353 nq=$abc$71600$new_n9463
.subckt and2_x1 i0=$abc$71600$new_n9463 i1=$abc$71600$new_n9462 q=$abc$71600$new_n9464
.subckt nand2_x0 i0=$abc$71600$new_n9463 i1=$abc$71600$new_n9462 nq=$abc$71600$new_n9465
.subckt nexor2_x0 i0=$abc$71600$new_n9361 i1=$abc$71600$new_n9350 nq=$abc$71600$new_n9466
.subckt nor2_x0 i0=$abc$71600$new_n9466 i1=$abc$71600$new_n9465 nq=$abc$71600$new_n9467
.subckt or2_x1 i0=$abc$71600$new_n9466 i1=$abc$71600$new_n9465 q=$abc$71600$new_n9468
.subckt nexor2_x0 i0=$abc$71600$new_n9466 i1=$abc$71600$new_n9464 nq=$abc$71600$new_n9469
.subckt nexor2_x0 i0=$abc$71600$new_n9466 i1=$abc$71600$new_n9465 nq=$abc$71600$new_n9470
.subckt and2_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.b[1] q=$abc$71600$new_n9471
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9472
.subckt and2_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.b[0] q=$abc$71600$new_n9473
.subckt nand2_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9474
.subckt and4_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.a[8] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9475
.subckt nand4_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.a[8] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9476
.subckt and2_x1 i0=alu_m.muls.a[6] i1=alu_m.muls.b[2] q=$abc$71600$new_n9477
.subckt nand2_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9478
.subckt and2_x1 i0=$abc$71600$new_n9472 i1=$abc$71600$new_n9370 q=$abc$71600$new_n9479
.subckt nand2_x0 i0=$abc$71600$new_n9472 i1=$abc$71600$new_n9370 nq=$abc$71600$new_n9480
.subckt nexor2_x0 i0=$abc$71600$new_n9471 i1=$abc$71600$new_n9370 nq=$abc$71600$new_n9481
.subckt and21nor_x0 i0=$abc$71600$new_n9480 i1=$abc$71600$new_n9477 i2=$abc$71600$new_n9475 nq=$abc$71600$new_n9482
.subckt or21nand_x0 i0=$abc$71600$new_n9479 i1=$abc$71600$new_n9478 i2=$abc$71600$new_n9476 nq=$abc$71600$new_n9483
.subckt nexor2_x0 i0=$abc$71600$new_n9377 i1=$abc$71600$new_n9374 nq=$abc$71600$new_n9484
.subckt nexor2_x0 i0=$abc$71600$new_n9377 i1=$abc$71600$new_n9373 nq=$abc$71600$new_n9485
.subckt and2_x1 i0=$abc$71600$new_n9484 i1=$abc$71600$new_n9483 q=$abc$71600$new_n9486
.subckt nand2_x0 i0=$abc$71600$new_n9484 i1=$abc$71600$new_n9483 nq=$abc$71600$new_n9487
.subckt and2_x1 i0=alu_m.muls.b[5] i1=alu_m.muls.a[4] q=$abc$71600$new_n9488
.subckt nand2_x0 i0=alu_m.muls.b[5] i1=alu_m.muls.a[4] nq=$abc$71600$new_n9489
.subckt and2_x1 i0=alu_m.muls.a[5] i1=alu_m.muls.b[4] q=$abc$71600$new_n9490
.subckt nand2_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.b[4] nq=$abc$71600$new_n9491
.subckt nand2_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.b[3] nq=$abc$71600$new_n9492
.subckt and4_x1 i0=alu_m.muls.a[6] i1=alu_m.muls.a[5] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n9493
.subckt nand4_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.a[5] i2=alu_m.muls.b[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n9494
.subckt and2_x1 i0=$abc$71600$new_n9491 i1=$abc$71600$new_n9388 q=$abc$71600$new_n9495
.subckt nand2_x0 i0=$abc$71600$new_n9491 i1=$abc$71600$new_n9388 nq=$abc$71600$new_n9496
.subckt nexor2_x0 i0=$abc$71600$new_n9490 i1=$abc$71600$new_n9388 nq=$abc$71600$new_n9497
.subckt nexor2_x0 i0=$abc$71600$new_n9497 i1=$abc$71600$new_n9489 nq=$abc$71600$new_n9498
.subckt nexor2_x0 i0=$abc$71600$new_n9497 i1=$abc$71600$new_n9488 nq=$abc$71600$new_n9499
.subckt and2_x1 i0=$abc$71600$new_n9485 i1=$abc$71600$new_n9482 q=$abc$71600$new_n9500
.subckt nand2_x0 i0=$abc$71600$new_n9485 i1=$abc$71600$new_n9482 nq=$abc$71600$new_n9501
.subckt nexor2_x0 i0=$abc$71600$new_n9484 i1=$abc$71600$new_n9482 nq=$abc$71600$new_n9502
.subckt and21nor_x0 i0=$abc$71600$new_n9501 i1=$abc$71600$new_n9498 i2=$abc$71600$new_n9486 nq=$abc$71600$new_n9503
.subckt or21nand_x0 i0=$abc$71600$new_n9500 i1=$abc$71600$new_n9499 i2=$abc$71600$new_n9487 nq=$abc$71600$new_n9504
.subckt nexor2_x0 i0=$abc$71600$new_n9398 i1=$abc$71600$new_n9395 nq=$abc$71600$new_n9505
.subckt and2_x1 i0=$abc$71600$new_n9505 i1=$abc$71600$new_n9504 q=$abc$71600$new_n9506
.subckt nand2_x0 i0=$abc$71600$new_n9505 i1=$abc$71600$new_n9504 nq=$abc$71600$new_n9507
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[2] q=$abc$71600$new_n9508
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9509
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9510
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] q=$abc$71600$new_n9511
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] nq=$abc$71600$new_n9512
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[1] q=$abc$71600$new_n9513
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9514
.subckt and2_x1 i0=$abc$71600$new_n9509 i1=$abc$71600$new_n9406 q=$abc$71600$new_n9515
.subckt nand2_x0 i0=$abc$71600$new_n9509 i1=$abc$71600$new_n9406 nq=$abc$71600$new_n9516
.subckt nexor2_x0 i0=$abc$71600$new_n9508 i1=$abc$71600$new_n9406 nq=$abc$71600$new_n9517
.subckt and21nor_x0 i0=$abc$71600$new_n9516 i1=$abc$71600$new_n9513 i2=$abc$71600$new_n9511 nq=$abc$71600$new_n9518
.subckt or21nand_x0 i0=$abc$71600$new_n9515 i1=$abc$71600$new_n9514 i2=$abc$71600$new_n9512 nq=$abc$71600$new_n9519
.subckt nexor2_x0 i0=$abc$71600$new_n9413 i1=$abc$71600$new_n9410 nq=$abc$71600$new_n9520
.subckt nexor2_x0 i0=$abc$71600$new_n9413 i1=$abc$71600$new_n9409 nq=$abc$71600$new_n9521
.subckt and21nor_x0 i0=$abc$71600$new_n9488 i1=$abc$71600$new_n9496 i2=$abc$71600$new_n9493 nq=$abc$71600$new_n9522
.subckt or21nand_x0 i0=$abc$71600$new_n9489 i1=$abc$71600$new_n9495 i2=$abc$71600$new_n9494 nq=$abc$71600$new_n9523
.subckt and2_x1 i0=$abc$71600$new_n9523 i1=$abc$71600$new_n9520 q=$abc$71600$new_n9524
.subckt nand2_x0 i0=$abc$71600$new_n9523 i1=$abc$71600$new_n9520 nq=$abc$71600$new_n9525
.subckt and2_x1 i0=$abc$71600$new_n9522 i1=$abc$71600$new_n9521 q=$abc$71600$new_n9526
.subckt nand2_x0 i0=$abc$71600$new_n9522 i1=$abc$71600$new_n9521 nq=$abc$71600$new_n9527
.subckt nexor2_x0 i0=$abc$71600$new_n9522 i1=$abc$71600$new_n9520 nq=$abc$71600$new_n9528
.subckt nexor2_x0 i0=$abc$71600$new_n9528 i1=$abc$71600$new_n9518 nq=$abc$71600$new_n9529
.subckt nexor2_x0 i0=$abc$71600$new_n9528 i1=$abc$71600$new_n9519 nq=$abc$71600$new_n9530
.subckt nexor2_x0 i0=$abc$71600$new_n9505 i1=$abc$71600$new_n9503 nq=$abc$71600$new_n9531
.subckt nexor2_x0 i0=$abc$71600$new_n9505 i1=$abc$71600$new_n9504 nq=$abc$71600$new_n9532
.subckt and21nor_x0 i0=$abc$71600$new_n9531 i1=$abc$71600$new_n9529 i2=$abc$71600$new_n9506 nq=$abc$71600$new_n9533
.subckt or21nand_x0 i0=$abc$71600$new_n9532 i1=$abc$71600$new_n9530 i2=$abc$71600$new_n9507 nq=$abc$71600$new_n9534
.subckt nexor2_x0 i0=$abc$71600$new_n9425 i1=$abc$71600$new_n9424 nq=$abc$71600$new_n9535
.subckt and2_x1 i0=$abc$71600$new_n9535 i1=$abc$71600$new_n9534 q=$abc$71600$new_n9536
.subckt nexor2_x0 i0=$abc$71600$new_n9437 i1=$abc$71600$new_n9436 nq=$abc$71600$new_n9537
.subckt nexor2_x0 i0=$abc$71600$new_n9437 i1=$abc$71600$new_n9435 nq=$abc$71600$new_n9538
.subckt and21nor_x0 i0=$abc$71600$new_n9519 i1=$abc$71600$new_n9527 i2=$abc$71600$new_n9524 nq=$abc$71600$new_n9539
.subckt or21nand_x0 i0=$abc$71600$new_n9518 i1=$abc$71600$new_n9526 i2=$abc$71600$new_n9525 nq=$abc$71600$new_n9540
.subckt and2_x1 i0=$abc$71600$new_n9540 i1=$abc$71600$new_n9537 q=$abc$71600$new_n9541
.subckt nand2_x0 i0=$abc$71600$new_n9540 i1=$abc$71600$new_n9537 nq=$abc$71600$new_n9542
.subckt nexor2_x0 i0=$abc$71600$new_n9539 i1=$abc$71600$new_n9537 nq=$abc$71600$new_n9543
.subckt nexor2_x0 i0=$abc$71600$new_n9539 i1=$abc$71600$new_n9538 nq=$abc$71600$new_n9544
.subckt nexor2_x0 i0=$abc$71600$new_n9535 i1=$abc$71600$new_n9533 nq=$abc$71600$new_n9545
.subckt and21nor_x0 i0=$abc$71600$new_n9545 i1=$abc$71600$new_n9543 i2=$abc$71600$new_n9536 nq=$abc$71600$new_n9546
.subckt nexor2_x0 i0=$abc$71600$new_n9450 i1=$abc$71600$new_n9449 nq=$abc$71600$new_n9547
.subckt nexor2_x0 i0=$abc$71600$new_n9450 i1=$abc$71600$new_n9448 nq=$abc$71600$new_n9548
.subckt nor2_x0 i0=$abc$71600$new_n9548 i1=$abc$71600$new_n9546 nq=$abc$71600$new_n9549
.subckt or2_x1 i0=$abc$71600$new_n9548 i1=$abc$71600$new_n9546 q=$abc$71600$new_n9550
.subckt and2_x1 i0=$abc$71600$new_n9548 i1=$abc$71600$new_n9546 q=$abc$71600$new_n9551
.subckt nexor2_x0 i0=$abc$71600$new_n9547 i1=$abc$71600$new_n9546 nq=$abc$71600$new_n9552
.subckt and2_x1 i0=$abc$71600$new_n9552 i1=$abc$71600$new_n9541 q=$abc$71600$new_n9553
.subckt nand2_x0 i0=$abc$71600$new_n9552 i1=$abc$71600$new_n9541 nq=$abc$71600$new_n9554
.subckt and2_x1 i0=$abc$71600$new_n9554 i1=$abc$71600$new_n9550 q=$abc$71600$new_n9555
.subckt or21nand_x0 i0=$abc$71600$new_n9542 i1=$abc$71600$new_n9551 i2=$abc$71600$new_n9550 nq=$abc$71600$new_n9556
.subckt nexor2_x0 i0=$abc$71600$new_n9459 i1=$abc$71600$new_n9457 nq=$abc$71600$new_n9557
.subckt nexor2_x0 i0=$abc$71600$new_n9459 i1=$abc$71600$new_n9458 nq=$abc$71600$new_n9558
.subckt and21nor_x0 i0=$abc$71600$new_n9550 i1=$abc$71600$new_n9554 i2=$abc$71600$new_n9558 nq=$abc$71600$new_n9559
.subckt or21nand_x0 i0=$abc$71600$new_n9549 i1=$abc$71600$new_n9553 i2=$abc$71600$new_n9557 nq=$abc$71600$new_n9560
.subckt nexor2_x0 i0=$abc$71600$new_n9463 i1=$abc$71600$new_n9461 nq=$abc$71600$new_n9561
.subckt and3_x1 i0=$abc$71600$new_n9561 i1=$abc$71600$new_n9557 i2=$abc$71600$new_n9556 q=$abc$71600$new_n9562
.subckt nand3_x0 i0=$abc$71600$new_n9561 i1=$abc$71600$new_n9557 i2=$abc$71600$new_n9556 nq=$abc$71600$new_n9563
.subckt nexor2_x0 i0=$abc$71600$new_n9561 i1=$abc$71600$new_n9560 nq=$abc$71600$new_n9564
.subckt nexor2_x0 i0=$abc$71600$new_n9561 i1=$abc$71600$new_n9559 nq=$abc$71600$new_n9565
.subckt and2_x1 i0=alu_m.muls.a[6] i1=alu_m.muls.b[1] q=$abc$71600$new_n9566
.subckt nand2_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9567
.subckt nand2_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9568
.subckt and4_x1 i0=alu_m.muls.a[7] i1=alu_m.muls.a[6] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9569
.subckt nand4_x0 i0=alu_m.muls.a[7] i1=alu_m.muls.a[6] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9570
.subckt and2_x1 i0=$abc$71600$new_n9567 i1=$abc$71600$new_n9474 q=$abc$71600$new_n9571
.subckt nand2_x0 i0=$abc$71600$new_n9567 i1=$abc$71600$new_n9474 nq=$abc$71600$new_n9572
.subckt nexor2_x0 i0=$abc$71600$new_n9566 i1=$abc$71600$new_n9474 nq=$abc$71600$new_n9573
.subckt nexor2_x0 i0=$abc$71600$new_n9566 i1=$abc$71600$new_n9473 nq=$abc$71600$new_n9574
.subckt and2_x1 i0=alu_m.muls.a[5] i1=alu_m.muls.b[2] q=$abc$71600$new_n9575
.subckt nand2_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9576
.subckt and21nor_x0 i0=$abc$71600$new_n9575 i1=$abc$71600$new_n9572 i2=$abc$71600$new_n9569 nq=$abc$71600$new_n9577
.subckt or21nand_x0 i0=$abc$71600$new_n9576 i1=$abc$71600$new_n9571 i2=$abc$71600$new_n9570 nq=$abc$71600$new_n9578
.subckt nexor2_x0 i0=$abc$71600$new_n9481 i1=$abc$71600$new_n9478 nq=$abc$71600$new_n9579
.subckt nexor2_x0 i0=$abc$71600$new_n9481 i1=$abc$71600$new_n9477 nq=$abc$71600$new_n9580
.subckt and2_x1 i0=$abc$71600$new_n9579 i1=$abc$71600$new_n9578 q=$abc$71600$new_n9581
.subckt nand2_x0 i0=$abc$71600$new_n9579 i1=$abc$71600$new_n9578 nq=$abc$71600$new_n9582
.subckt and2_x1 i0=alu_m.muls.b[5] i1=alu_m.muls.a[3] q=$abc$71600$new_n9583
.subckt nand2_x0 i0=alu_m.muls.b[5] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9584
.subckt and2_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.a[4] q=$abc$71600$new_n9585
.subckt nand2_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.a[4] nq=$abc$71600$new_n9586
.subckt nand2_x0 i0=alu_m.muls.a[4] i1=alu_m.muls.b[3] nq=$abc$71600$new_n9587
.subckt and4_x1 i0=alu_m.muls.a[5] i1=alu_m.muls.b[4] i2=alu_m.muls.a[4] i3=alu_m.muls.b[3] q=$abc$71600$new_n9588
.subckt nand4_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.b[4] i2=alu_m.muls.a[4] i3=alu_m.muls.b[3] nq=$abc$71600$new_n9589
.subckt and2_x1 i0=$abc$71600$new_n9586 i1=$abc$71600$new_n9492 q=$abc$71600$new_n9590
.subckt nand2_x0 i0=$abc$71600$new_n9586 i1=$abc$71600$new_n9492 nq=$abc$71600$new_n9591
.subckt nexor2_x0 i0=$abc$71600$new_n9585 i1=$abc$71600$new_n9492 nq=$abc$71600$new_n9592
.subckt nexor2_x0 i0=$abc$71600$new_n9592 i1=$abc$71600$new_n9584 nq=$abc$71600$new_n9593
.subckt nexor2_x0 i0=$abc$71600$new_n9592 i1=$abc$71600$new_n9583 nq=$abc$71600$new_n9594
.subckt and2_x1 i0=$abc$71600$new_n9580 i1=$abc$71600$new_n9577 q=$abc$71600$new_n9595
.subckt nand2_x0 i0=$abc$71600$new_n9580 i1=$abc$71600$new_n9577 nq=$abc$71600$new_n9596
.subckt nexor2_x0 i0=$abc$71600$new_n9579 i1=$abc$71600$new_n9577 nq=$abc$71600$new_n9597
.subckt and21nor_x0 i0=$abc$71600$new_n9596 i1=$abc$71600$new_n9593 i2=$abc$71600$new_n9581 nq=$abc$71600$new_n9598
.subckt or21nand_x0 i0=$abc$71600$new_n9595 i1=$abc$71600$new_n9594 i2=$abc$71600$new_n9582 nq=$abc$71600$new_n9599
.subckt nexor2_x0 i0=$abc$71600$new_n9502 i1=$abc$71600$new_n9499 nq=$abc$71600$new_n9600
.subckt and2_x1 i0=$abc$71600$new_n9600 i1=$abc$71600$new_n9599 q=$abc$71600$new_n9601
.subckt nand2_x0 i0=$abc$71600$new_n9600 i1=$abc$71600$new_n9599 nq=$abc$71600$new_n9602
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[1] q=$abc$71600$new_n9603
.subckt nand2_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9604
.subckt and2_x1 i0=alu_m.muls.b[6] i1=alu_m.muls.a[1] q=$abc$71600$new_n9605
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9606
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] q=$abc$71600$new_n9607
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] nq=$abc$71600$new_n9608
.subckt and2_x1 i0=alu_m.muls.b[8] i1=alu_m.muls.a[0] q=$abc$71600$new_n9609
.subckt nand2_x0 i0=alu_m.muls.b[8] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9610
.subckt and2_x1 i0=$abc$71600$new_n9604 i1=$abc$71600$new_n9510 q=$abc$71600$new_n9611
.subckt nand2_x0 i0=$abc$71600$new_n9604 i1=$abc$71600$new_n9510 nq=$abc$71600$new_n9612
.subckt nexor2_x0 i0=$abc$71600$new_n9603 i1=$abc$71600$new_n9510 nq=$abc$71600$new_n9613
.subckt and21nor_x0 i0=$abc$71600$new_n9612 i1=$abc$71600$new_n9609 i2=$abc$71600$new_n9607 nq=$abc$71600$new_n9614
.subckt or21nand_x0 i0=$abc$71600$new_n9611 i1=$abc$71600$new_n9610 i2=$abc$71600$new_n9608 nq=$abc$71600$new_n9615
.subckt nexor2_x0 i0=$abc$71600$new_n9517 i1=$abc$71600$new_n9514 nq=$abc$71600$new_n9616
.subckt nexor2_x0 i0=$abc$71600$new_n9517 i1=$abc$71600$new_n9513 nq=$abc$71600$new_n9617
.subckt and21nor_x0 i0=$abc$71600$new_n9583 i1=$abc$71600$new_n9591 i2=$abc$71600$new_n9588 nq=$abc$71600$new_n9618
.subckt or21nand_x0 i0=$abc$71600$new_n9584 i1=$abc$71600$new_n9590 i2=$abc$71600$new_n9589 nq=$abc$71600$new_n9619
.subckt and2_x1 i0=$abc$71600$new_n9619 i1=$abc$71600$new_n9616 q=$abc$71600$new_n9620
.subckt nand2_x0 i0=$abc$71600$new_n9619 i1=$abc$71600$new_n9616 nq=$abc$71600$new_n9621
.subckt and2_x1 i0=$abc$71600$new_n9618 i1=$abc$71600$new_n9617 q=$abc$71600$new_n9622
.subckt nand2_x0 i0=$abc$71600$new_n9618 i1=$abc$71600$new_n9617 nq=$abc$71600$new_n9623
.subckt nexor2_x0 i0=$abc$71600$new_n9618 i1=$abc$71600$new_n9616 nq=$abc$71600$new_n9624
.subckt nexor2_x0 i0=$abc$71600$new_n9624 i1=$abc$71600$new_n9614 nq=$abc$71600$new_n9625
.subckt nexor2_x0 i0=$abc$71600$new_n9624 i1=$abc$71600$new_n9615 nq=$abc$71600$new_n9626
.subckt nexor2_x0 i0=$abc$71600$new_n9600 i1=$abc$71600$new_n9598 nq=$abc$71600$new_n9627
.subckt nexor2_x0 i0=$abc$71600$new_n9600 i1=$abc$71600$new_n9599 nq=$abc$71600$new_n9628
.subckt and21nor_x0 i0=$abc$71600$new_n9627 i1=$abc$71600$new_n9625 i2=$abc$71600$new_n9601 nq=$abc$71600$new_n9629
.subckt or21nand_x0 i0=$abc$71600$new_n9628 i1=$abc$71600$new_n9626 i2=$abc$71600$new_n9602 nq=$abc$71600$new_n9630
.subckt nexor2_x0 i0=$abc$71600$new_n9531 i1=$abc$71600$new_n9530 nq=$abc$71600$new_n9631
.subckt and2_x1 i0=$abc$71600$new_n9631 i1=$abc$71600$new_n9630 q=$abc$71600$new_n9632
.subckt nand2_x0 i0=$abc$71600$new_n9631 i1=$abc$71600$new_n9630 nq=$abc$71600$new_n9633
.subckt nexor2_x0 i0=$abc$71600$new_n9432 i1=$abc$71600$new_n9315 nq=$abc$71600$new_n9634
.subckt nexor2_x0 i0=$abc$71600$new_n9432 i1=$abc$71600$new_n9314 nq=$abc$71600$new_n9635
.subckt and21nor_x0 i0=$abc$71600$new_n9615 i1=$abc$71600$new_n9623 i2=$abc$71600$new_n9620 nq=$abc$71600$new_n9636
.subckt or21nand_x0 i0=$abc$71600$new_n9614 i1=$abc$71600$new_n9622 i2=$abc$71600$new_n9621 nq=$abc$71600$new_n9637
.subckt and2_x1 i0=$abc$71600$new_n9637 i1=$abc$71600$new_n9634 q=$abc$71600$new_n9638
.subckt nand2_x0 i0=$abc$71600$new_n9637 i1=$abc$71600$new_n9634 nq=$abc$71600$new_n9639
.subckt nexor2_x0 i0=$abc$71600$new_n9636 i1=$abc$71600$new_n9634 nq=$abc$71600$new_n9640
.subckt nexor2_x0 i0=$abc$71600$new_n9636 i1=$abc$71600$new_n9635 nq=$abc$71600$new_n9641
.subckt nexor2_x0 i0=$abc$71600$new_n9631 i1=$abc$71600$new_n9629 nq=$abc$71600$new_n9642
.subckt nexor2_x0 i0=$abc$71600$new_n9631 i1=$abc$71600$new_n9630 nq=$abc$71600$new_n9643
.subckt and21nor_x0 i0=$abc$71600$new_n9642 i1=$abc$71600$new_n9640 i2=$abc$71600$new_n9632 nq=$abc$71600$new_n9644
.subckt or21nand_x0 i0=$abc$71600$new_n9643 i1=$abc$71600$new_n9641 i2=$abc$71600$new_n9633 nq=$abc$71600$new_n9645
.subckt nexor2_x0 i0=$abc$71600$new_n9545 i1=$abc$71600$new_n9544 nq=$abc$71600$new_n9646
.subckt and2_x1 i0=$abc$71600$new_n9646 i1=$abc$71600$new_n9645 q=$abc$71600$new_n9647
.subckt nand2_x0 i0=$abc$71600$new_n9646 i1=$abc$71600$new_n9645 nq=$abc$71600$new_n9648
.subckt nexor2_x0 i0=$abc$71600$new_n9646 i1=$abc$71600$new_n9644 nq=$abc$71600$new_n9649
.subckt nexor2_x0 i0=$abc$71600$new_n9646 i1=$abc$71600$new_n9645 nq=$abc$71600$new_n9650
.subckt and21nor_x0 i0=$abc$71600$new_n9638 i1=$abc$71600$new_n9649 i2=$abc$71600$new_n9647 nq=$abc$71600$new_n9651
.subckt or21nand_x0 i0=$abc$71600$new_n9639 i1=$abc$71600$new_n9650 i2=$abc$71600$new_n9648 nq=$abc$71600$new_n9652
.subckt nexor2_x0 i0=$abc$71600$new_n9552 i1=$abc$71600$new_n9542 nq=$abc$71600$new_n9653
.subckt and2_x1 i0=$abc$71600$new_n9653 i1=$abc$71600$new_n9652 q=$abc$71600$new_n9654
.subckt nand2_x0 i0=$abc$71600$new_n9653 i1=$abc$71600$new_n9652 nq=$abc$71600$new_n9655
.subckt nexor2_x0 i0=$abc$71600$new_n9557 i1=$abc$71600$new_n9555 nq=$abc$71600$new_n9656
.subckt and2_x1 i0=$abc$71600$new_n9656 i1=$abc$71600$new_n9654 q=$abc$71600$new_n9657
.subckt nand2_x0 i0=$abc$71600$new_n9656 i1=$abc$71600$new_n9654 nq=$abc$71600$new_n9658
.subckt nexor2_x0 i0=$abc$71600$new_n9656 i1=$abc$71600$new_n9655 nq=$abc$71600$new_n9659
.subckt nexor2_x0 i0=$abc$71600$new_n9656 i1=$abc$71600$new_n9654 nq=$abc$71600$new_n9660
.subckt and2_x1 i0=alu_m.muls.a[5] i1=alu_m.muls.b[1] q=$abc$71600$new_n9661
.subckt nand2_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9662
.subckt nand2_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9663
.subckt and4_x1 i0=alu_m.muls.a[6] i1=alu_m.muls.a[5] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9664
.subckt nand4_x0 i0=alu_m.muls.a[6] i1=alu_m.muls.a[5] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9665
.subckt and2_x1 i0=alu_m.muls.a[4] i1=alu_m.muls.b[2] q=$abc$71600$new_n9666
.subckt nand2_x0 i0=alu_m.muls.a[4] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9667
.subckt and2_x1 i0=$abc$71600$new_n9662 i1=$abc$71600$new_n9568 q=$abc$71600$new_n9668
.subckt nand2_x0 i0=$abc$71600$new_n9662 i1=$abc$71600$new_n9568 nq=$abc$71600$new_n9669
.subckt nexor2_x0 i0=$abc$71600$new_n9661 i1=$abc$71600$new_n9568 nq=$abc$71600$new_n9670
.subckt and21nor_x0 i0=$abc$71600$new_n9669 i1=$abc$71600$new_n9666 i2=$abc$71600$new_n9664 nq=$abc$71600$new_n9671
.subckt or21nand_x0 i0=$abc$71600$new_n9668 i1=$abc$71600$new_n9667 i2=$abc$71600$new_n9665 nq=$abc$71600$new_n9672
.subckt nexor2_x0 i0=$abc$71600$new_n9575 i1=$abc$71600$new_n9574 nq=$abc$71600$new_n9673
.subckt nexor2_x0 i0=$abc$71600$new_n9575 i1=$abc$71600$new_n9573 nq=$abc$71600$new_n9674
.subckt and2_x1 i0=$abc$71600$new_n9673 i1=$abc$71600$new_n9672 q=$abc$71600$new_n9675
.subckt nand2_x0 i0=$abc$71600$new_n9673 i1=$abc$71600$new_n9672 nq=$abc$71600$new_n9676
.subckt and2_x1 i0=$abc$71600$new_n9674 i1=$abc$71600$new_n9671 q=$abc$71600$new_n9677
.subckt nand2_x0 i0=$abc$71600$new_n9674 i1=$abc$71600$new_n9671 nq=$abc$71600$new_n9678
.subckt nexor2_x0 i0=$abc$71600$new_n9673 i1=$abc$71600$new_n9672 nq=$abc$71600$new_n9679
.subckt and2_x1 i0=alu_m.muls.b[5] i1=alu_m.muls.a[2] q=$abc$71600$new_n9680
.subckt nand2_x0 i0=alu_m.muls.b[5] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9681
.subckt and2_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.a[3] q=$abc$71600$new_n9682
.subckt nand2_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9683
.subckt nand2_x0 i0=alu_m.muls.b[3] i1=alu_m.muls.a[3] nq=$abc$71600$new_n9684
.subckt and4_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.a[4] i2=alu_m.muls.b[3] i3=alu_m.muls.a[3] q=$abc$71600$new_n9685
.subckt nand4_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.a[4] i2=alu_m.muls.b[3] i3=alu_m.muls.a[3] nq=$abc$71600$new_n9686
.subckt and2_x1 i0=$abc$71600$new_n9683 i1=$abc$71600$new_n9587 q=$abc$71600$new_n9687
.subckt nand2_x0 i0=$abc$71600$new_n9683 i1=$abc$71600$new_n9587 nq=$abc$71600$new_n9688
.subckt nexor2_x0 i0=$abc$71600$new_n9682 i1=$abc$71600$new_n9587 nq=$abc$71600$new_n9689
.subckt nexor2_x0 i0=$abc$71600$new_n9689 i1=$abc$71600$new_n9681 nq=$abc$71600$new_n9690
.subckt nexor2_x0 i0=$abc$71600$new_n9689 i1=$abc$71600$new_n9680 nq=$abc$71600$new_n9691
.subckt and21nor_x0 i0=$abc$71600$new_n9690 i1=$abc$71600$new_n9678 i2=$abc$71600$new_n9675 nq=$abc$71600$new_n9692
.subckt or21nand_x0 i0=$abc$71600$new_n9691 i1=$abc$71600$new_n9677 i2=$abc$71600$new_n9676 nq=$abc$71600$new_n9693
.subckt nexor2_x0 i0=$abc$71600$new_n9597 i1=$abc$71600$new_n9594 nq=$abc$71600$new_n9694
.subckt and2_x1 i0=$abc$71600$new_n9694 i1=$abc$71600$new_n9693 q=$abc$71600$new_n9695
.subckt nand2_x0 i0=$abc$71600$new_n9694 i1=$abc$71600$new_n9693 nq=$abc$71600$new_n9696
.subckt and2_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.a[0] q=$abc$71600$new_n9697
.subckt and2_x1 i0=alu_m.muls.b[6] i1=alu_m.muls.a[0] q=$abc$71600$new_n9698
.subckt nand2_x0 i0=alu_m.muls.b[6] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9699
.subckt and4_x1 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] q=$abc$71600$new_n9700
.subckt nand4_x0 i0=alu_m.muls.b[7] i1=alu_m.muls.b[6] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] nq=$abc$71600$new_n9701
.subckt nexor2_x0 i0=$abc$71600$new_n9613 i1=$abc$71600$new_n9610 nq=$abc$71600$new_n9702
.subckt nexor2_x0 i0=$abc$71600$new_n9613 i1=$abc$71600$new_n9609 nq=$abc$71600$new_n9703
.subckt and21nor_x0 i0=$abc$71600$new_n9680 i1=$abc$71600$new_n9688 i2=$abc$71600$new_n9685 nq=$abc$71600$new_n9704
.subckt or21nand_x0 i0=$abc$71600$new_n9681 i1=$abc$71600$new_n9687 i2=$abc$71600$new_n9686 nq=$abc$71600$new_n9705
.subckt and2_x1 i0=$abc$71600$new_n9705 i1=$abc$71600$new_n9702 q=$abc$71600$new_n9706
.subckt nand2_x0 i0=$abc$71600$new_n9705 i1=$abc$71600$new_n9702 nq=$abc$71600$new_n9707
.subckt and2_x1 i0=$abc$71600$new_n9704 i1=$abc$71600$new_n9703 q=$abc$71600$new_n9708
.subckt nand2_x0 i0=$abc$71600$new_n9704 i1=$abc$71600$new_n9703 nq=$abc$71600$new_n9709
.subckt nexor2_x0 i0=$abc$71600$new_n9704 i1=$abc$71600$new_n9702 nq=$abc$71600$new_n9710
.subckt nexor2_x0 i0=$abc$71600$new_n9710 i1=$abc$71600$new_n9701 nq=$abc$71600$new_n9711
.subckt nexor2_x0 i0=$abc$71600$new_n9710 i1=$abc$71600$new_n9700 nq=$abc$71600$new_n9712
.subckt nexor2_x0 i0=$abc$71600$new_n9694 i1=$abc$71600$new_n9692 nq=$abc$71600$new_n9713
.subckt nexor2_x0 i0=$abc$71600$new_n9694 i1=$abc$71600$new_n9693 nq=$abc$71600$new_n9714
.subckt and21nor_x0 i0=$abc$71600$new_n9713 i1=$abc$71600$new_n9711 i2=$abc$71600$new_n9695 nq=$abc$71600$new_n9715
.subckt or21nand_x0 i0=$abc$71600$new_n9714 i1=$abc$71600$new_n9712 i2=$abc$71600$new_n9696 nq=$abc$71600$new_n9716
.subckt nexor2_x0 i0=$abc$71600$new_n9627 i1=$abc$71600$new_n9626 nq=$abc$71600$new_n9717
.subckt and2_x1 i0=$abc$71600$new_n9717 i1=$abc$71600$new_n9716 q=$abc$71600$new_n9718
.subckt nand2_x0 i0=$abc$71600$new_n9717 i1=$abc$71600$new_n9716 nq=$abc$71600$new_n9719
.subckt and21nor_x0 i0=$abc$71600$new_n9700 i1=$abc$71600$new_n9709 i2=$abc$71600$new_n9706 nq=$abc$71600$new_n9720
.subckt or21nand_x0 i0=$abc$71600$new_n9701 i1=$abc$71600$new_n9708 i2=$abc$71600$new_n9707 nq=$abc$71600$new_n9721
.subckt and2_x1 i0=$abc$71600$new_n9721 i1=$abc$71600$new_n9433 q=$abc$71600$new_n9722
.subckt nand2_x0 i0=$abc$71600$new_n9721 i1=$abc$71600$new_n9433 nq=$abc$71600$new_n9723
.subckt nexor2_x0 i0=$abc$71600$new_n9720 i1=$abc$71600$new_n9433 nq=$abc$71600$new_n9724
.subckt nexor2_x0 i0=$abc$71600$new_n9720 i1=$abc$71600$new_n9434 nq=$abc$71600$new_n9725
.subckt nexor2_x0 i0=$abc$71600$new_n9717 i1=$abc$71600$new_n9715 nq=$abc$71600$new_n9726
.subckt nexor2_x0 i0=$abc$71600$new_n9717 i1=$abc$71600$new_n9716 nq=$abc$71600$new_n9727
.subckt and21nor_x0 i0=$abc$71600$new_n9726 i1=$abc$71600$new_n9724 i2=$abc$71600$new_n9718 nq=$abc$71600$new_n9728
.subckt or21nand_x0 i0=$abc$71600$new_n9727 i1=$abc$71600$new_n9725 i2=$abc$71600$new_n9719 nq=$abc$71600$new_n9729
.subckt nexor2_x0 i0=$abc$71600$new_n9642 i1=$abc$71600$new_n9641 nq=$abc$71600$new_n9730
.subckt and2_x1 i0=$abc$71600$new_n9730 i1=$abc$71600$new_n9729 q=$abc$71600$new_n9731
.subckt nand2_x0 i0=$abc$71600$new_n9730 i1=$abc$71600$new_n9729 nq=$abc$71600$new_n9732
.subckt nexor2_x0 i0=$abc$71600$new_n9730 i1=$abc$71600$new_n9728 nq=$abc$71600$new_n9733
.subckt nexor2_x0 i0=$abc$71600$new_n9730 i1=$abc$71600$new_n9729 nq=$abc$71600$new_n9734
.subckt and21nor_x0 i0=$abc$71600$new_n9722 i1=$abc$71600$new_n9733 i2=$abc$71600$new_n9731 nq=$abc$71600$new_n9735
.subckt or21nand_x0 i0=$abc$71600$new_n9723 i1=$abc$71600$new_n9734 i2=$abc$71600$new_n9732 nq=$abc$71600$new_n9736
.subckt nexor2_x0 i0=$abc$71600$new_n9649 i1=$abc$71600$new_n9639 nq=$abc$71600$new_n9737
.subckt and2_x1 i0=$abc$71600$new_n9737 i1=$abc$71600$new_n9736 q=$abc$71600$new_n9738
.subckt nand2_x0 i0=$abc$71600$new_n9737 i1=$abc$71600$new_n9736 nq=$abc$71600$new_n9739
.subckt nexor2_x0 i0=$abc$71600$new_n9653 i1=$abc$71600$new_n9651 nq=$abc$71600$new_n9740
.subckt and2_x1 i0=$abc$71600$new_n9740 i1=$abc$71600$new_n9738 q=$abc$71600$new_n9741
.subckt nand2_x0 i0=$abc$71600$new_n9740 i1=$abc$71600$new_n9738 nq=$abc$71600$new_n9742
.subckt nexor2_x0 i0=$abc$71600$new_n9740 i1=$abc$71600$new_n9739 nq=$abc$71600$new_n9743
.subckt nexor2_x0 i0=$abc$71600$new_n9740 i1=$abc$71600$new_n9738 nq=$abc$71600$new_n9744
.subckt nexor2_x0 i0=$abc$71600$new_n9733 i1=$abc$71600$new_n9723 nq=$abc$71600$new_n9745
.subckt nexor2_x0 i0=$abc$71600$new_n9733 i1=$abc$71600$new_n9722 nq=$abc$71600$new_n9746
.subckt nexor2_x0 i0=$abc$71600$new_n9726 i1=$abc$71600$new_n9725 nq=$abc$71600$new_n9747
.subckt nexor2_x0 i0=$abc$71600$new_n9726 i1=$abc$71600$new_n9724 nq=$abc$71600$new_n9748
.subckt and2_x1 i0=alu_m.muls.a[4] i1=alu_m.muls.b[1] q=$abc$71600$new_n9749
.subckt nand2_x0 i0=alu_m.muls.a[4] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9750
.subckt nand2_x0 i0=alu_m.muls.a[4] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9751
.subckt and4_x1 i0=alu_m.muls.a[5] i1=alu_m.muls.a[4] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9752
.subckt nand4_x0 i0=alu_m.muls.a[5] i1=alu_m.muls.a[4] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9753
.subckt and2_x1 i0=alu_m.muls.a[3] i1=alu_m.muls.b[2] q=$abc$71600$new_n9754
.subckt nand2_x0 i0=alu_m.muls.a[3] i1=alu_m.muls.b[2] nq=$abc$71600$new_n9755
.subckt and2_x1 i0=$abc$71600$new_n9750 i1=$abc$71600$new_n9663 q=$abc$71600$new_n9756
.subckt nand2_x0 i0=$abc$71600$new_n9750 i1=$abc$71600$new_n9663 nq=$abc$71600$new_n9757
.subckt nexor2_x0 i0=$abc$71600$new_n9749 i1=$abc$71600$new_n9663 nq=$abc$71600$new_n9758
.subckt and21nor_x0 i0=$abc$71600$new_n9757 i1=$abc$71600$new_n9754 i2=$abc$71600$new_n9752 nq=$abc$71600$new_n9759
.subckt or21nand_x0 i0=$abc$71600$new_n9756 i1=$abc$71600$new_n9755 i2=$abc$71600$new_n9753 nq=$abc$71600$new_n9760
.subckt nexor2_x0 i0=$abc$71600$new_n9670 i1=$abc$71600$new_n9667 nq=$abc$71600$new_n9761
.subckt nexor2_x0 i0=$abc$71600$new_n9670 i1=$abc$71600$new_n9666 nq=$abc$71600$new_n9762
.subckt and2_x1 i0=$abc$71600$new_n9761 i1=$abc$71600$new_n9760 q=$abc$71600$new_n9763
.subckt nand2_x0 i0=$abc$71600$new_n9761 i1=$abc$71600$new_n9760 nq=$abc$71600$new_n9764
.subckt and2_x1 i0=alu_m.muls.b[5] i1=alu_m.muls.a[1] q=$abc$71600$new_n9765
.subckt nand2_x0 i0=alu_m.muls.b[5] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9766
.subckt and2_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.a[2] q=$abc$71600$new_n9767
.subckt nand2_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9768
.subckt nand2_x0 i0=alu_m.muls.b[3] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9769
.subckt and4_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.b[3] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] q=$abc$71600$new_n9770
.subckt nand4_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.b[3] i2=alu_m.muls.a[3] i3=alu_m.muls.a[2] nq=$abc$71600$new_n9771
.subckt and2_x1 i0=$abc$71600$new_n9768 i1=$abc$71600$new_n9684 q=$abc$71600$new_n9772
.subckt nand2_x0 i0=$abc$71600$new_n9768 i1=$abc$71600$new_n9684 nq=$abc$71600$new_n9773
.subckt nexor2_x0 i0=$abc$71600$new_n9767 i1=$abc$71600$new_n9684 nq=$abc$71600$new_n9774
.subckt nexor2_x0 i0=$abc$71600$new_n9774 i1=$abc$71600$new_n9766 nq=$abc$71600$new_n9775
.subckt nexor2_x0 i0=$abc$71600$new_n9774 i1=$abc$71600$new_n9765 nq=$abc$71600$new_n9776
.subckt and2_x1 i0=$abc$71600$new_n9762 i1=$abc$71600$new_n9759 q=$abc$71600$new_n9777
.subckt nand2_x0 i0=$abc$71600$new_n9762 i1=$abc$71600$new_n9759 nq=$abc$71600$new_n9778
.subckt nexor2_x0 i0=$abc$71600$new_n9761 i1=$abc$71600$new_n9759 nq=$abc$71600$new_n9779
.subckt and21nor_x0 i0=$abc$71600$new_n9778 i1=$abc$71600$new_n9775 i2=$abc$71600$new_n9763 nq=$abc$71600$new_n9780
.subckt or21nand_x0 i0=$abc$71600$new_n9777 i1=$abc$71600$new_n9776 i2=$abc$71600$new_n9764 nq=$abc$71600$new_n9781
.subckt nexor2_x0 i0=$abc$71600$new_n9690 i1=$abc$71600$new_n9679 nq=$abc$71600$new_n9782
.subckt and2_x1 i0=$abc$71600$new_n9782 i1=$abc$71600$new_n9781 q=$abc$71600$new_n9783
.subckt nand2_x0 i0=$abc$71600$new_n9782 i1=$abc$71600$new_n9781 nq=$abc$71600$new_n9784
.subckt nexor2_x0 i0=$abc$71600$new_n9782 i1=$abc$71600$new_n9780 nq=$abc$71600$new_n9785
.subckt nexor2_x0 i0=$abc$71600$new_n9782 i1=$abc$71600$new_n9781 nq=$abc$71600$new_n9786
.subckt nexor2_x0 i0=$abc$71600$new_n9697 i1=$abc$71600$new_n9606 nq=$abc$71600$new_n9787
.subckt nexor2_x0 i0=$abc$71600$new_n9697 i1=$abc$71600$new_n9605 nq=$abc$71600$new_n9788
.subckt and21nor_x0 i0=$abc$71600$new_n9765 i1=$abc$71600$new_n9773 i2=$abc$71600$new_n9770 nq=$abc$71600$new_n9789
.subckt or21nand_x0 i0=$abc$71600$new_n9766 i1=$abc$71600$new_n9772 i2=$abc$71600$new_n9771 nq=$abc$71600$new_n9790
.subckt and2_x1 i0=$abc$71600$new_n9790 i1=$abc$71600$new_n9787 q=$abc$71600$new_n9791
.subckt nand2_x0 i0=$abc$71600$new_n9790 i1=$abc$71600$new_n9787 nq=$abc$71600$new_n9792
.subckt nexor2_x0 i0=$abc$71600$new_n9789 i1=$abc$71600$new_n9787 nq=$abc$71600$new_n9793
.subckt nexor2_x0 i0=$abc$71600$new_n9789 i1=$abc$71600$new_n9788 nq=$abc$71600$new_n9794
.subckt and21nor_x0 i0=$abc$71600$new_n9793 i1=$abc$71600$new_n9785 i2=$abc$71600$new_n9783 nq=$abc$71600$new_n9795
.subckt or21nand_x0 i0=$abc$71600$new_n9794 i1=$abc$71600$new_n9786 i2=$abc$71600$new_n9784 nq=$abc$71600$new_n9796
.subckt nexor2_x0 i0=$abc$71600$new_n9713 i1=$abc$71600$new_n9712 nq=$abc$71600$new_n9797
.subckt and2_x1 i0=$abc$71600$new_n9797 i1=$abc$71600$new_n9796 q=$abc$71600$new_n9798
.subckt nand2_x0 i0=$abc$71600$new_n9797 i1=$abc$71600$new_n9796 nq=$abc$71600$new_n9799
.subckt nexor2_x0 i0=$abc$71600$new_n9797 i1=$abc$71600$new_n9795 nq=$abc$71600$new_n9800
.subckt nexor2_x0 i0=$abc$71600$new_n9797 i1=$abc$71600$new_n9796 nq=$abc$71600$new_n9801
.subckt and21nor_x0 i0=$abc$71600$new_n9791 i1=$abc$71600$new_n9800 i2=$abc$71600$new_n9798 nq=$abc$71600$new_n9802
.subckt or21nand_x0 i0=$abc$71600$new_n9792 i1=$abc$71600$new_n9801 i2=$abc$71600$new_n9799 nq=$abc$71600$new_n9803
.subckt and2_x1 i0=$abc$71600$new_n9803 i1=$abc$71600$new_n9747 q=$abc$71600$new_n9804
.subckt nand2_x0 i0=$abc$71600$new_n9803 i1=$abc$71600$new_n9747 nq=$abc$71600$new_n9805
.subckt and2_x1 i0=$abc$71600$new_n9804 i1=$abc$71600$new_n9745 q=$abc$71600$new_n9806
.subckt nand2_x0 i0=$abc$71600$new_n9804 i1=$abc$71600$new_n9745 nq=$abc$71600$new_n9807
.subckt nexor2_x0 i0=$abc$71600$new_n9737 i1=$abc$71600$new_n9735 nq=$abc$71600$new_n9808
.subckt and2_x1 i0=$abc$71600$new_n9808 i1=$abc$71600$new_n9806 q=$abc$71600$new_n9809
.subckt nand2_x0 i0=$abc$71600$new_n9808 i1=$abc$71600$new_n9806 nq=$abc$71600$new_n9810
.subckt nexor2_x0 i0=$abc$71600$new_n9808 i1=$abc$71600$new_n9807 nq=$abc$71600$new_n9811
.subckt nexor2_x0 i0=$abc$71600$new_n9808 i1=$abc$71600$new_n9806 nq=$abc$71600$new_n9812
.subckt nand2_x0 i0=$abc$71600$new_n9802 i1=$abc$71600$new_n9748 nq=$abc$71600$new_n9813
.subckt nexor2_x0 i0=$abc$71600$new_n9802 i1=$abc$71600$new_n9748 nq=$abc$71600$new_n9814
.subckt nexor2_x0 i0=$abc$71600$new_n9800 i1=$abc$71600$new_n9792 nq=$abc$71600$new_n9815
.subckt nexor2_x0 i0=$abc$71600$new_n9800 i1=$abc$71600$new_n9791 nq=$abc$71600$new_n9816
.subckt and2_x1 i0=alu_m.muls.a[3] i1=alu_m.muls.b[1] q=$abc$71600$new_n9817
.subckt nand2_x0 i0=alu_m.muls.a[3] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9818
.subckt nand2_x0 i0=alu_m.muls.a[3] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9819
.subckt and4_x1 i0=alu_m.muls.a[4] i1=alu_m.muls.a[3] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9820
.subckt nand4_x0 i0=alu_m.muls.a[4] i1=alu_m.muls.a[3] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9821
.subckt and2_x1 i0=alu_m.muls.b[2] i1=alu_m.muls.a[2] q=$abc$71600$new_n9822
.subckt nand2_x0 i0=alu_m.muls.b[2] i1=alu_m.muls.a[2] nq=$abc$71600$new_n9823
.subckt and2_x1 i0=$abc$71600$new_n9818 i1=$abc$71600$new_n9751 q=$abc$71600$new_n9824
.subckt nand2_x0 i0=$abc$71600$new_n9818 i1=$abc$71600$new_n9751 nq=$abc$71600$new_n9825
.subckt nexor2_x0 i0=$abc$71600$new_n9817 i1=$abc$71600$new_n9751 nq=$abc$71600$new_n9826
.subckt and21nor_x0 i0=$abc$71600$new_n9825 i1=$abc$71600$new_n9822 i2=$abc$71600$new_n9820 nq=$abc$71600$new_n9827
.subckt or21nand_x0 i0=$abc$71600$new_n9824 i1=$abc$71600$new_n9823 i2=$abc$71600$new_n9821 nq=$abc$71600$new_n9828
.subckt nexor2_x0 i0=$abc$71600$new_n9758 i1=$abc$71600$new_n9755 nq=$abc$71600$new_n9829
.subckt nexor2_x0 i0=$abc$71600$new_n9758 i1=$abc$71600$new_n9754 nq=$abc$71600$new_n9830
.subckt and2_x1 i0=$abc$71600$new_n9829 i1=$abc$71600$new_n9828 q=$abc$71600$new_n9831
.subckt nand2_x0 i0=$abc$71600$new_n9829 i1=$abc$71600$new_n9828 nq=$abc$71600$new_n9832
.subckt and2_x1 i0=alu_m.muls.b[5] i1=alu_m.muls.a[0] q=$abc$71600$new_n9833
.subckt nand2_x0 i0=alu_m.muls.b[5] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9834
.subckt and2_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.a[1] q=$abc$71600$new_n9835
.subckt nand2_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9836
.subckt and2_x1 i0=alu_m.muls.b[3] i1=alu_m.muls.a[1] q=$abc$71600$new_n9837
.subckt nand2_x0 i0=alu_m.muls.b[3] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9838
.subckt and4_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.b[3] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] q=$abc$71600$new_n9839
.subckt nand4_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.b[3] i2=alu_m.muls.a[2] i3=alu_m.muls.a[1] nq=$abc$71600$new_n9840
.subckt and2_x1 i0=$abc$71600$new_n9836 i1=$abc$71600$new_n9769 q=$abc$71600$new_n9841
.subckt nand2_x0 i0=$abc$71600$new_n9836 i1=$abc$71600$new_n9769 nq=$abc$71600$new_n9842
.subckt nexor2_x0 i0=$abc$71600$new_n9835 i1=$abc$71600$new_n9769 nq=$abc$71600$new_n9843
.subckt nexor2_x0 i0=$abc$71600$new_n9843 i1=$abc$71600$new_n9834 nq=$abc$71600$new_n9844
.subckt nexor2_x0 i0=$abc$71600$new_n9843 i1=$abc$71600$new_n9833 nq=$abc$71600$new_n9845
.subckt and2_x1 i0=$abc$71600$new_n9830 i1=$abc$71600$new_n9827 q=$abc$71600$new_n9846
.subckt nand2_x0 i0=$abc$71600$new_n9830 i1=$abc$71600$new_n9827 nq=$abc$71600$new_n9847
.subckt nexor2_x0 i0=$abc$71600$new_n9829 i1=$abc$71600$new_n9827 nq=$abc$71600$new_n9848
.subckt and21nor_x0 i0=$abc$71600$new_n9847 i1=$abc$71600$new_n9844 i2=$abc$71600$new_n9831 nq=$abc$71600$new_n9849
.subckt or21nand_x0 i0=$abc$71600$new_n9846 i1=$abc$71600$new_n9845 i2=$abc$71600$new_n9832 nq=$abc$71600$new_n9850
.subckt nexor2_x0 i0=$abc$71600$new_n9779 i1=$abc$71600$new_n9776 nq=$abc$71600$new_n9851
.subckt and2_x1 i0=$abc$71600$new_n9851 i1=$abc$71600$new_n9850 q=$abc$71600$new_n9852
.subckt nand2_x0 i0=$abc$71600$new_n9851 i1=$abc$71600$new_n9850 nq=$abc$71600$new_n9853
.subckt and21nor_x0 i0=$abc$71600$new_n9833 i1=$abc$71600$new_n9842 i2=$abc$71600$new_n9839 nq=$abc$71600$new_n9854
.subckt or21nand_x0 i0=$abc$71600$new_n9834 i1=$abc$71600$new_n9841 i2=$abc$71600$new_n9840 nq=$abc$71600$new_n9855
.subckt and2_x1 i0=$abc$71600$new_n9855 i1=$abc$71600$new_n9698 q=$abc$71600$new_n9856
.subckt nand2_x0 i0=$abc$71600$new_n9855 i1=$abc$71600$new_n9698 nq=$abc$71600$new_n9857
.subckt nexor2_x0 i0=$abc$71600$new_n9854 i1=$abc$71600$new_n9698 nq=$abc$71600$new_n9858
.subckt nexor2_x0 i0=$abc$71600$new_n9854 i1=$abc$71600$new_n9699 nq=$abc$71600$new_n9859
.subckt nexor2_x0 i0=$abc$71600$new_n9851 i1=$abc$71600$new_n9849 nq=$abc$71600$new_n9860
.subckt nexor2_x0 i0=$abc$71600$new_n9851 i1=$abc$71600$new_n9850 nq=$abc$71600$new_n9861
.subckt and21nor_x0 i0=$abc$71600$new_n9860 i1=$abc$71600$new_n9858 i2=$abc$71600$new_n9852 nq=$abc$71600$new_n9862
.subckt or21nand_x0 i0=$abc$71600$new_n9861 i1=$abc$71600$new_n9859 i2=$abc$71600$new_n9853 nq=$abc$71600$new_n9863
.subckt nexor2_x0 i0=$abc$71600$new_n9793 i1=$abc$71600$new_n9786 nq=$abc$71600$new_n9864
.subckt and2_x1 i0=$abc$71600$new_n9864 i1=$abc$71600$new_n9863 q=$abc$71600$new_n9865
.subckt nand2_x0 i0=$abc$71600$new_n9864 i1=$abc$71600$new_n9863 nq=$abc$71600$new_n9866
.subckt nexor2_x0 i0=$abc$71600$new_n9864 i1=$abc$71600$new_n9862 nq=$abc$71600$new_n9867
.subckt nexor2_x0 i0=$abc$71600$new_n9864 i1=$abc$71600$new_n9863 nq=$abc$71600$new_n9868
.subckt and21nor_x0 i0=$abc$71600$new_n9856 i1=$abc$71600$new_n9867 i2=$abc$71600$new_n9865 nq=$abc$71600$new_n9869
.subckt or21nand_x0 i0=$abc$71600$new_n9857 i1=$abc$71600$new_n9868 i2=$abc$71600$new_n9866 nq=$abc$71600$new_n9870
.subckt and2_x1 i0=$abc$71600$new_n9870 i1=$abc$71600$new_n9815 q=$abc$71600$new_n9871
.subckt nand2_x0 i0=$abc$71600$new_n9870 i1=$abc$71600$new_n9815 nq=$abc$71600$new_n9872
.subckt nor2_x0 i0=$abc$71600$new_n9872 i1=$abc$71600$new_n9814 nq=$abc$71600$new_n9873
.subckt or2_x1 i0=$abc$71600$new_n9872 i1=$abc$71600$new_n9814 q=$abc$71600$new_n9874
.subckt nexor2_x0 i0=$abc$71600$new_n9804 i1=$abc$71600$new_n9746 nq=$abc$71600$new_n9875
.subckt and4_x1 i0=$abc$71600$new_n9871 i1=$abc$71600$new_n9813 i2=$abc$71600$new_n9805 i3=$abc$71600$new_n9745 q=$abc$71600$new_n9876
.subckt nand4_x0 i0=$abc$71600$new_n9871 i1=$abc$71600$new_n9813 i2=$abc$71600$new_n9805 i3=$abc$71600$new_n9745 nq=$abc$71600$new_n9877
.subckt nexor2_x0 i0=$abc$71600$new_n9875 i1=$abc$71600$new_n9874 nq=$abc$71600$new_n9878
.subckt nexor2_x0 i0=$abc$71600$new_n9875 i1=$abc$71600$new_n9873 nq=$abc$71600$new_n9879
.subckt and2_x1 i0=alu_m.muls.a[2] i1=alu_m.muls.b[1] q=$abc$71600$new_n9880
.subckt nand2_x0 i0=alu_m.muls.a[2] i1=alu_m.muls.b[1] nq=$abc$71600$new_n9881
.subckt nand2_x0 i0=alu_m.muls.a[2] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9882
.subckt and4_x1 i0=alu_m.muls.a[3] i1=alu_m.muls.a[2] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9883
.subckt nand4_x0 i0=alu_m.muls.a[3] i1=alu_m.muls.a[2] i2=alu_m.muls.b[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9884
.subckt and2_x1 i0=alu_m.muls.b[2] i1=alu_m.muls.a[1] q=$abc$71600$new_n9885
.subckt nand2_x0 i0=alu_m.muls.b[2] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9886
.subckt and2_x1 i0=$abc$71600$new_n9881 i1=$abc$71600$new_n9819 q=$abc$71600$new_n9887
.subckt nand2_x0 i0=$abc$71600$new_n9881 i1=$abc$71600$new_n9819 nq=$abc$71600$new_n9888
.subckt nexor2_x0 i0=$abc$71600$new_n9880 i1=$abc$71600$new_n9819 nq=$abc$71600$new_n9889
.subckt and21nor_x0 i0=$abc$71600$new_n9888 i1=$abc$71600$new_n9885 i2=$abc$71600$new_n9883 nq=$abc$71600$new_n9890
.subckt or21nand_x0 i0=$abc$71600$new_n9887 i1=$abc$71600$new_n9886 i2=$abc$71600$new_n9884 nq=$abc$71600$new_n9891
.subckt nexor2_x0 i0=$abc$71600$new_n9826 i1=$abc$71600$new_n9823 nq=$abc$71600$new_n9892
.subckt nexor2_x0 i0=$abc$71600$new_n9826 i1=$abc$71600$new_n9822 nq=$abc$71600$new_n9893
.subckt and2_x1 i0=$abc$71600$new_n9892 i1=$abc$71600$new_n9891 q=$abc$71600$new_n9894
.subckt nand2_x0 i0=$abc$71600$new_n9892 i1=$abc$71600$new_n9891 nq=$abc$71600$new_n9895
.subckt and2_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.a[0] q=$abc$71600$new_n9896
.subckt and2_x1 i0=alu_m.muls.b[3] i1=alu_m.muls.a[0] q=$abc$71600$new_n9897
.subckt nand2_x0 i0=alu_m.muls.b[3] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9898
.subckt and4_x1 i0=alu_m.muls.b[4] i1=alu_m.muls.b[3] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] q=$abc$71600$new_n9899
.subckt nand4_x0 i0=alu_m.muls.b[4] i1=alu_m.muls.b[3] i2=alu_m.muls.a[1] i3=alu_m.muls.a[0] nq=$abc$71600$new_n9900
.subckt nexor2_x0 i0=$abc$71600$new_n9896 i1=$abc$71600$new_n9838 nq=$abc$71600$new_n9901
.subckt nexor2_x0 i0=$abc$71600$new_n9896 i1=$abc$71600$new_n9837 nq=$abc$71600$new_n9902
.subckt and2_x1 i0=$abc$71600$new_n9893 i1=$abc$71600$new_n9890 q=$abc$71600$new_n9903
.subckt nand2_x0 i0=$abc$71600$new_n9893 i1=$abc$71600$new_n9890 nq=$abc$71600$new_n9904
.subckt nexor2_x0 i0=$abc$71600$new_n9892 i1=$abc$71600$new_n9890 nq=$abc$71600$new_n9905
.subckt and21nor_x0 i0=$abc$71600$new_n9904 i1=$abc$71600$new_n9901 i2=$abc$71600$new_n9894 nq=$abc$71600$new_n9906
.subckt or21nand_x0 i0=$abc$71600$new_n9903 i1=$abc$71600$new_n9902 i2=$abc$71600$new_n9895 nq=$abc$71600$new_n9907
.subckt nexor2_x0 i0=$abc$71600$new_n9848 i1=$abc$71600$new_n9845 nq=$abc$71600$new_n9908
.subckt and2_x1 i0=$abc$71600$new_n9908 i1=$abc$71600$new_n9907 q=$abc$71600$new_n9909
.subckt nand2_x0 i0=$abc$71600$new_n9908 i1=$abc$71600$new_n9907 nq=$abc$71600$new_n9910
.subckt nexor2_x0 i0=$abc$71600$new_n9908 i1=$abc$71600$new_n9906 nq=$abc$71600$new_n9911
.subckt nexor2_x0 i0=$abc$71600$new_n9908 i1=$abc$71600$new_n9907 nq=$abc$71600$new_n9912
.subckt and21nor_x0 i0=$abc$71600$new_n9899 i1=$abc$71600$new_n9911 i2=$abc$71600$new_n9909 nq=$abc$71600$new_n9913
.subckt or21nand_x0 i0=$abc$71600$new_n9900 i1=$abc$71600$new_n9912 i2=$abc$71600$new_n9910 nq=$abc$71600$new_n9914
.subckt nexor2_x0 i0=$abc$71600$new_n9860 i1=$abc$71600$new_n9859 nq=$abc$71600$new_n9915
.subckt nexor2_x0 i0=$abc$71600$new_n9860 i1=$abc$71600$new_n9858 nq=$abc$71600$new_n9916
.subckt and2_x1 i0=$abc$71600$new_n9915 i1=$abc$71600$new_n9914 q=$abc$71600$new_n9917
.subckt nand2_x0 i0=$abc$71600$new_n9915 i1=$abc$71600$new_n9914 nq=$abc$71600$new_n9918
.subckt nexor2_x0 i0=$abc$71600$new_n9867 i1=$abc$71600$new_n9857 nq=$abc$71600$new_n9919
.subckt nexor2_x0 i0=$abc$71600$new_n9867 i1=$abc$71600$new_n9856 nq=$abc$71600$new_n9920
.subckt and2_x1 i0=$abc$71600$new_n9919 i1=$abc$71600$new_n9917 q=$abc$71600$new_n9921
.subckt nand2_x0 i0=$abc$71600$new_n9919 i1=$abc$71600$new_n9917 nq=$abc$71600$new_n9922
.subckt and2_x1 i0=$abc$71600$new_n9869 i1=$abc$71600$new_n9816 q=$abc$71600$new_n9923
.subckt nexor2_x0 i0=$abc$71600$new_n9869 i1=$abc$71600$new_n9815 nq=$abc$71600$new_n9924
.subckt and2_x1 i0=$abc$71600$new_n9924 i1=$abc$71600$new_n9921 q=$abc$71600$new_n9925
.subckt nand2_x0 i0=$abc$71600$new_n9924 i1=$abc$71600$new_n9921 nq=$abc$71600$new_n9926
.subckt nexor2_x0 i0=$abc$71600$new_n9871 i1=$abc$71600$new_n9814 nq=$abc$71600$new_n9927
.subckt nor4_x0 i0=$abc$71600$new_n9923 i1=$abc$71600$new_n9922 i2=$abc$71600$new_n9871 i3=$abc$71600$new_n9814 nq=$abc$71600$new_n9928
.subckt or4_x1 i0=$abc$71600$new_n9923 i1=$abc$71600$new_n9922 i2=$abc$71600$new_n9871 i3=$abc$71600$new_n9814 q=$abc$71600$new_n9929
.subckt nexor2_x0 i0=$abc$71600$new_n9927 i1=$abc$71600$new_n9926 nq=$abc$71600$new_n9930
.subckt nexor2_x0 i0=$abc$71600$new_n9927 i1=$abc$71600$new_n9925 nq=$abc$71600$new_n9931
.subckt and2_x1 i0=alu_m.muls.b[1] i1=alu_m.muls.a[1] q=$abc$71600$new_n9932
.subckt nand2_x0 i0=alu_m.muls.b[1] i1=alu_m.muls.a[1] nq=$abc$71600$new_n9933
.subckt nand2_x0 i0=alu_m.muls.a[1] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9934
.subckt and4_x1 i0=alu_m.muls.a[2] i1=alu_m.muls.b[1] i2=alu_m.muls.a[1] i3=alu_m.muls.b[0] q=$abc$71600$new_n9935
.subckt nand4_x0 i0=alu_m.muls.a[2] i1=alu_m.muls.b[1] i2=alu_m.muls.a[1] i3=alu_m.muls.b[0] nq=$abc$71600$new_n9936
.subckt and2_x1 i0=alu_m.muls.b[2] i1=alu_m.muls.a[0] q=$abc$71600$new_n9937
.subckt nand2_x0 i0=alu_m.muls.b[2] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9938
.subckt and2_x1 i0=$abc$71600$new_n9933 i1=$abc$71600$new_n9882 q=$abc$71600$new_n9939
.subckt nand2_x0 i0=$abc$71600$new_n9933 i1=$abc$71600$new_n9882 nq=$abc$71600$new_n9940
.subckt nexor2_x0 i0=$abc$71600$new_n9932 i1=$abc$71600$new_n9882 nq=$abc$71600$new_n9941
.subckt and21nor_x0 i0=$abc$71600$new_n9940 i1=$abc$71600$new_n9937 i2=$abc$71600$new_n9935 nq=$abc$71600$new_n9942
.subckt or21nand_x0 i0=$abc$71600$new_n9939 i1=$abc$71600$new_n9938 i2=$abc$71600$new_n9936 nq=$abc$71600$new_n9943
.subckt nexor2_x0 i0=$abc$71600$new_n9889 i1=$abc$71600$new_n9886 nq=$abc$71600$new_n9944
.subckt nexor2_x0 i0=$abc$71600$new_n9889 i1=$abc$71600$new_n9885 nq=$abc$71600$new_n9945
.subckt and2_x1 i0=$abc$71600$new_n9944 i1=$abc$71600$new_n9943 q=$abc$71600$new_n9946
.subckt nand2_x0 i0=$abc$71600$new_n9945 i1=$abc$71600$new_n9942 nq=$abc$71600$new_n9947
.subckt nexor2_x0 i0=$abc$71600$new_n9944 i1=$abc$71600$new_n9942 nq=$abc$71600$new_n9948
.subckt and21nor_x0 i0=$abc$71600$new_n9897 i1=$abc$71600$new_n9947 i2=$abc$71600$new_n9946 nq=$abc$71600$new_n9949
.subckt nexor2_x0 i0=$abc$71600$new_n9905 i1=$abc$71600$new_n9902 nq=$abc$71600$new_n9950
.subckt nexor2_x0 i0=$abc$71600$new_n9905 i1=$abc$71600$new_n9901 nq=$abc$71600$new_n9951
.subckt nor2_x0 i0=$abc$71600$new_n9951 i1=$abc$71600$new_n9949 nq=$abc$71600$new_n9952
.subckt or2_x1 i0=$abc$71600$new_n9951 i1=$abc$71600$new_n9949 q=$abc$71600$new_n9953
.subckt nexor2_x0 i0=$abc$71600$new_n9911 i1=$abc$71600$new_n9900 nq=$abc$71600$new_n9954
.subckt nexor2_x0 i0=$abc$71600$new_n9911 i1=$abc$71600$new_n9899 nq=$abc$71600$new_n9955
.subckt and2_x1 i0=$abc$71600$new_n9954 i1=$abc$71600$new_n9952 q=$abc$71600$new_n9956
.subckt nand2_x0 i0=$abc$71600$new_n9954 i1=$abc$71600$new_n9952 nq=$abc$71600$new_n9957
.subckt nand2_x0 i0=$abc$71600$new_n9916 i1=$abc$71600$new_n9913 nq=$abc$71600$new_n9958
.subckt nexor2_x0 i0=$abc$71600$new_n9915 i1=$abc$71600$new_n9913 nq=$abc$71600$new_n9959
.subckt nexor2_x0 i0=$abc$71600$new_n9915 i1=$abc$71600$new_n9914 nq=$abc$71600$new_n9960
.subckt and2_x1 i0=$abc$71600$new_n9959 i1=$abc$71600$new_n9956 q=$abc$71600$new_n9961
.subckt nand2_x0 i0=$abc$71600$new_n9959 i1=$abc$71600$new_n9956 nq=$abc$71600$new_n9962
.subckt nand2_x0 i0=$abc$71600$new_n9920 i1=$abc$71600$new_n9918 nq=$abc$71600$new_n9963
.subckt nexor2_x0 i0=$abc$71600$new_n9919 i1=$abc$71600$new_n9918 nq=$abc$71600$new_n9964
.subckt nexor2_x0 i0=$abc$71600$new_n9919 i1=$abc$71600$new_n9917 nq=$abc$71600$new_n9965
.subckt nand4_x0 i0=$abc$71600$new_n9958 i1=$abc$71600$new_n9956 i2=$abc$71600$new_n9919 i3=$abc$71600$new_n9918 nq=$abc$71600$new_n9966
.subckt nexor2_x0 i0=$abc$71600$new_n9924 i1=$abc$71600$new_n9922 nq=$abc$71600$new_n9967
.subckt and4_x1 i0=$abc$71600$new_n9963 i1=$abc$71600$new_n9961 i2=$abc$71600$new_n9924 i3=$abc$71600$new_n9922 q=$abc$71600$new_n9968
.subckt nand4_x0 i0=$abc$71600$new_n9963 i1=$abc$71600$new_n9961 i2=$abc$71600$new_n9924 i3=$abc$71600$new_n9922 nq=$abc$71600$new_n9969
.subckt and2_x1 i0=alu_m.muls.b[1] i1=alu_m.muls.a[0] q=$abc$71600$new_n9970
.subckt nand2_x0 i0=alu_m.muls.b[1] i1=alu_m.muls.a[0] nq=$abc$71600$new_n9971
.subckt nand2_x0 i0=alu_m.muls.a[0] i1=alu_m.muls.b[0] nq=$abc$71600$new_n9972
.subckt and4_x1 i0=alu_m.muls.b[1] i1=alu_m.muls.a[1] i2=alu_m.muls.a[0] i3=alu_m.muls.b[0] q=$abc$71600$new_n9973
.subckt nexor2_x0 i0=$abc$71600$new_n9941 i1=$abc$71600$new_n9938 nq=$abc$71600$new_n9974
.subckt nexor2_x0 i0=$abc$71600$new_n9941 i1=$abc$71600$new_n9937 nq=$abc$71600$new_n9975
.subckt and2_x1 i0=$abc$71600$new_n9974 i1=$abc$71600$new_n9973 q=$abc$71600$new_n9976
.subckt nand2_x0 i0=$abc$71600$new_n9974 i1=$abc$71600$new_n9973 nq=$abc$71600$new_n9977
.subckt nexor2_x0 i0=$abc$71600$new_n9948 i1=$abc$71600$new_n9898 nq=$abc$71600$new_n9978
.subckt nexor2_x0 i0=$abc$71600$new_n9948 i1=$abc$71600$new_n9897 nq=$abc$71600$new_n9979
.subckt and2_x1 i0=$abc$71600$new_n9978 i1=$abc$71600$new_n9976 q=$abc$71600$new_n9980
.subckt nand2_x0 i0=$abc$71600$new_n9978 i1=$abc$71600$new_n9976 nq=$abc$71600$new_n9981
.subckt nand2_x0 i0=$abc$71600$new_n9951 i1=$abc$71600$new_n9949 nq=$abc$71600$new_n9982
.subckt nexor2_x0 i0=$abc$71600$new_n9950 i1=$abc$71600$new_n9949 nq=$abc$71600$new_n9983
.subckt and2_x1 i0=$abc$71600$new_n9983 i1=$abc$71600$new_n9980 q=$abc$71600$new_n9984
.subckt nand2_x0 i0=$abc$71600$new_n9983 i1=$abc$71600$new_n9980 nq=$abc$71600$new_n9985
.subckt nand2_x0 i0=$abc$71600$new_n9955 i1=$abc$71600$new_n9953 nq=$abc$71600$new_n9986
.subckt nexor2_x0 i0=$abc$71600$new_n9954 i1=$abc$71600$new_n9953 nq=$abc$71600$new_n9987
.subckt and4_x1 i0=$abc$71600$new_n9982 i1=$abc$71600$new_n9980 i2=$abc$71600$new_n9954 i3=$abc$71600$new_n9953 q=$abc$71600$new_n9988
.subckt nand4_x0 i0=$abc$71600$new_n9982 i1=$abc$71600$new_n9980 i2=$abc$71600$new_n9954 i3=$abc$71600$new_n9953 nq=$abc$71600$new_n9989
.subckt nand2_x0 i0=$abc$71600$new_n9960 i1=$abc$71600$new_n9957 nq=$abc$71600$new_n9990
.subckt nexor2_x0 i0=$abc$71600$new_n9959 i1=$abc$71600$new_n9957 nq=$abc$71600$new_n9991
.subckt and4_x1 i0=$abc$71600$new_n9986 i1=$abc$71600$new_n9984 i2=$abc$71600$new_n9959 i3=$abc$71600$new_n9957 q=$abc$71600$new_n9992
.subckt nand4_x0 i0=$abc$71600$new_n9986 i1=$abc$71600$new_n9984 i2=$abc$71600$new_n9959 i3=$abc$71600$new_n9957 nq=$abc$71600$new_n9993
.subckt nand2_x0 i0=$abc$71600$new_n9965 i1=$abc$71600$new_n9962 nq=$abc$71600$new_n9994
.subckt nexor2_x0 i0=$abc$71600$new_n9964 i1=$abc$71600$new_n9961 nq=$abc$71600$new_n9995
.subckt and4_x1 i0=$abc$71600$new_n9990 i1=$abc$71600$new_n9988 i2=$abc$71600$new_n9964 i3=$abc$71600$new_n9962 q=$abc$71600$new_n9996
.subckt nand4_x0 i0=$abc$71600$new_n9990 i1=$abc$71600$new_n9988 i2=$abc$71600$new_n9964 i3=$abc$71600$new_n9962 nq=$abc$71600$new_n9997
.subckt nexor2_x0 i0=$abc$71600$new_n9967 i1=$abc$71600$new_n9966 nq=$abc$71600$new_n9998
.subckt and4_x1 i0=$abc$71600$new_n9994 i1=$abc$71600$new_n9992 i2=$abc$71600$new_n9967 i3=$abc$71600$new_n9966 q=$abc$71600$new_n9999
.subckt nand4_x0 i0=$abc$71600$new_n9994 i1=$abc$71600$new_n9992 i2=$abc$71600$new_n9967 i3=$abc$71600$new_n9966 nq=$abc$71600$new_n10000
.subckt and21nor_x0 i0=$abc$71600$new_n10000 i1=$abc$71600$new_n9969 i2=$abc$71600$new_n9931 nq=$abc$71600$new_n10001
.subckt or21nand_x0 i0=$abc$71600$new_n9999 i1=$abc$71600$new_n9968 i2=$abc$71600$new_n9930 nq=$abc$71600$new_n10002
.subckt and21nor_x0 i0=$abc$71600$new_n10002 i1=$abc$71600$new_n9929 i2=$abc$71600$new_n9879 nq=$abc$71600$new_n10003
.subckt or21nand_x0 i0=$abc$71600$new_n10001 i1=$abc$71600$new_n9928 i2=$abc$71600$new_n9878 nq=$abc$71600$new_n10004
.subckt and21nor_x0 i0=$abc$71600$new_n10004 i1=$abc$71600$new_n9877 i2=$abc$71600$new_n9812 nq=$abc$71600$new_n10005
.subckt or21nand_x0 i0=$abc$71600$new_n10003 i1=$abc$71600$new_n9876 i2=$abc$71600$new_n9811 nq=$abc$71600$new_n10006
.subckt and21nor_x0 i0=$abc$71600$new_n10006 i1=$abc$71600$new_n9810 i2=$abc$71600$new_n9744 nq=$abc$71600$new_n10007
.subckt or21nand_x0 i0=$abc$71600$new_n10005 i1=$abc$71600$new_n9809 i2=$abc$71600$new_n9743 nq=$abc$71600$new_n10008
.subckt and21nor_x0 i0=$abc$71600$new_n10008 i1=$abc$71600$new_n9742 i2=$abc$71600$new_n9660 nq=$abc$71600$new_n10009
.subckt or21nand_x0 i0=$abc$71600$new_n10007 i1=$abc$71600$new_n9741 i2=$abc$71600$new_n9659 nq=$abc$71600$new_n10010
.subckt and21nor_x0 i0=$abc$71600$new_n10010 i1=$abc$71600$new_n9658 i2=$abc$71600$new_n9565 nq=$abc$71600$new_n10011
.subckt or21nand_x0 i0=$abc$71600$new_n10009 i1=$abc$71600$new_n9657 i2=$abc$71600$new_n9564 nq=$abc$71600$new_n10012
.subckt and21nor_x0 i0=$abc$71600$new_n10012 i1=$abc$71600$new_n9563 i2=$abc$71600$new_n9470 nq=$abc$71600$new_n10013
.subckt or21nand_x0 i0=$abc$71600$new_n10011 i1=$abc$71600$new_n9562 i2=$abc$71600$new_n9469 nq=$abc$71600$new_n10014
.subckt nexor2_x0 i0=$abc$71600$new_n9365 i1=$abc$71600$new_n9364 nq=$abc$71600$new_n10015
.subckt nexor2_x0 i0=$abc$71600$new_n9365 i1=$abc$71600$new_n9363 nq=$abc$71600$new_n10016
.subckt and21nor_x0 i0=$abc$71600$new_n9468 i1=$abc$71600$new_n10014 i2=$abc$71600$new_n10016 nq=$abc$71600$new_n10017
.subckt or21nand_x0 i0=$abc$71600$new_n9467 i1=$abc$71600$new_n10013 i2=$abc$71600$new_n10015 nq=$abc$71600$new_n10018
.subckt and21nor_x0 i0=$abc$71600$new_n10018 i1=$abc$71600$new_n9367 i2=$abc$71600$new_n9245 nq=$abc$71600$new_n10019
.subckt or21nand_x0 i0=$abc$71600$new_n10017 i1=$abc$71600$new_n9366 i2=$abc$71600$new_n9244 nq=$abc$71600$new_n10020
.subckt and21nor_x0 i0=$abc$71600$new_n10020 i1=$abc$71600$new_n9243 i2=$abc$71600$new_n9114 nq=$abc$71600$new_n10021
.subckt or21nand_x0 i0=$abc$71600$new_n10019 i1=$abc$71600$new_n9242 i2=$abc$71600$new_n9113 nq=$abc$71600$new_n10022
.subckt and21nor_x0 i0=$abc$71600$new_n10022 i1=$abc$71600$new_n9112 i2=$abc$71600$new_n8966 nq=$abc$71600$new_n10023
.subckt or21nand_x0 i0=$abc$71600$new_n10021 i1=$abc$71600$new_n9111 i2=$abc$71600$new_n8965 nq=$abc$71600$new_n10024
.subckt and21nor_x0 i0=$abc$71600$new_n10024 i1=$abc$71600$new_n8964 i2=$abc$71600$new_n8817 nq=$abc$71600$new_n10025
.subckt or21nand_x0 i0=$abc$71600$new_n10023 i1=$abc$71600$new_n8963 i2=$abc$71600$new_n8816 nq=$abc$71600$new_n10026
.subckt and21nor_x0 i0=$abc$71600$new_n10026 i1=$abc$71600$new_n8815 i2=$abc$71600$new_n8648 nq=$abc$71600$new_n10027
.subckt or21nand_x0 i0=$abc$71600$new_n10025 i1=$abc$71600$new_n8814 i2=$abc$71600$new_n8647 nq=$abc$71600$new_n10028
.subckt and21nor_x0 i0=$abc$71600$new_n10028 i1=$abc$71600$new_n8646 i2=$abc$71600$new_n8479 nq=$abc$71600$new_n10029
.subckt or21nand_x0 i0=$abc$71600$new_n10027 i1=$abc$71600$new_n8645 i2=$abc$71600$new_n8478 nq=$abc$71600$new_n10030
.subckt and2_x1 i0=$abc$71600$new_n10030 i1=$abc$71600$new_n8477 q=$abc$71600$new_n10031
.subckt nand2_x0 i0=$abc$71600$new_n10030 i1=$abc$71600$new_n8477 nq=$abc$71600$new_n10032
.subckt nand3_x0 i0=$abc$71600$new_n10030 i1=$abc$71600$new_n8477 i2=$abc$71600$new_n8330 nq=$abc$71600$new_n10033
.subckt and3_x1 i0=$abc$71600$new_n10033 i1=$abc$71600$new_n8331 i2=$abc$71600$new_n8179 q=$abc$71600$new_n10034
.subckt or2_x1 i0=$abc$71600$new_n10034 i1=$abc$71600$new_n8178 q=$abc$71600$new_n10035
.subckt nexor2_x0 i0=$abc$71600$new_n8034 i1=$abc$71600$new_n8033 nq=$abc$71600$new_n10036
.subckt nexor2_x0 i0=$abc$71600$new_n8034 i1=$abc$71600$new_n8032 nq=$abc$71600$new_n10037
.subckt or21nand_x0 i0=$abc$71600$new_n8178 i1=$abc$71600$new_n10034 i2=$abc$71600$new_n10036 nq=$abc$71600$new_n10038
.subckt and21nor_x0 i0=$abc$71600$new_n10038 i1=$abc$71600$new_n8035 i2=$abc$71600$new_n7897 nq=$abc$71600$new_n10039
.subckt nor2_x0 i0=$abc$71600$new_n10039 i1=$abc$71600$new_n7896 nq=$abc$71600$new_n10040
.subckt or21nand_x0 i0=$abc$71600$new_n10039 i1=$abc$71600$new_n7896 i2=$abc$71600$new_n7778 nq=$abc$71600$new_n10041
.subckt and21nor_x0 i0=$abc$71600$new_n10041 i1=$abc$71600$new_n7777 i2=$abc$71600$new_n7662 nq=$abc$71600$new_n10042
.subckt nor2_x0 i0=$abc$71600$new_n10042 i1=$abc$71600$new_n7661 nq=$abc$71600$new_n10043
.subckt or2_x1 i0=$abc$71600$new_n10042 i1=$abc$71600$new_n7661 q=$abc$71600$new_n10044
.subckt nexor2_x0 i0=$abc$71600$new_n7553 i1=$abc$71600$new_n7551 nq=$abc$71600$new_n10045
.subckt or21nand_x0 i0=$abc$71600$new_n7661 i1=$abc$71600$new_n10042 i2=$abc$71600$new_n10045 nq=$abc$71600$new_n10046
.subckt and2_x1 i0=$abc$71600$new_n10046 i1=$abc$71600$new_n7554 q=$abc$71600$new_n10047
.subckt nand2_x0 i0=$abc$71600$new_n10046 i1=$abc$71600$new_n7554 nq=$abc$71600$new_n10048
.subckt nexor2_x0 i0=$abc$71600$new_n7460 i1=$abc$71600$new_n7416 nq=$abc$71600$new_n10049
.subckt nexor2_x0 i0=$abc$71600$new_n7460 i1=$abc$71600$new_n7415 nq=$abc$71600$new_n10050
.subckt or21nand_x0 i0=$abc$71600$new_n10050 i1=$abc$71600$new_n10047 i2=$abc$71600$new_n7461 nq=$abc$71600$new_n10051
.subckt and21nor_x0 i0=$abc$71600$new_n7417 i1=$abc$71600$new_n7459 i2=$abc$71600$new_n7458 nq=$abc$71600$new_n10052
.subckt and21nor_x0 i0=$abc$71600$new_n7439 i1=$abc$71600$new_n7455 i2=$abc$71600$new_n7454 nq=$abc$71600$new_n10053
.subckt and21nor_x0 i0=$abc$71600$new_n7446 i1=$abc$71600$new_n7293 i2=$abc$71600$new_n7260 nq=$abc$71600$new_n10054
.subckt nexor2_x0 i0=$abc$71600$new_n10054 i1=$abc$71600$new_n7450 nq=$abc$71600$new_n10055
.subckt nexor2_x0 i0=$abc$71600$new_n10055 i1=$abc$71600$new_n7195 nq=$abc$71600$new_n10056
.subckt and21nor_x0 i0=$abc$71600$new_n7445 i1=$abc$71600$new_n7390 i2=$abc$71600$new_n7283 nq=$abc$71600$new_n10057
.subckt and2_x1 i0=alu_m.muls.b[16] i1=$abc$71600$new_n3252 q=$abc$71600$new_n10058
.subckt and2_x1 i0=alu_m.muls.a[16] i1=alu_m.muls.b[15] q=$abc$71600$new_n10059
.subckt nexor2_x0 i0=$abc$71600$new_n10059 i1=$abc$71600$new_n10058 nq=$abc$71600$new_n10060
.subckt nexor2_x0 i0=$abc$71600$new_n10060 i1=$abc$71600$new_n7425 nq=$abc$71600$new_n10061
.subckt nexor2_x0 i0=$abc$71600$new_n10061 i1=$abc$71600$new_n10057 nq=$abc$71600$new_n10062
.subckt and21nor_x0 i0=$abc$71600$new_n7451 i1=$abc$71600$new_n7195 i2=$abc$71600$new_n7187 nq=$abc$71600$new_n10063
.subckt and21nor_x0 i0=$abc$71600$new_n7364 i1=$abc$71600$new_n7431 i2=$abc$71600$new_n7430 nq=$abc$71600$new_n10064
.subckt nexor2_x0 i0=$abc$71600$new_n10063 i1=$abc$71600$new_n10056 nq=$abc$71600$new_n10065
.subckt nexor2_x0 i0=$abc$71600$new_n10064 i1=$abc$71600$new_n10062 nq=$abc$71600$new_n10066
.subckt nexor2_x0 i0=$abc$71600$new_n10066 i1=$abc$71600$new_n10065 nq=$abc$71600$new_n10067
.subckt or21nand_x0 i0=$abc$71600$new_n7420 i1=$abc$71600$new_n7437 i2=$abc$71600$new_n7436 nq=$abc$71600$new_n10068
.subckt and21nor_x0 i0=$abc$71600$new_n7444 i1=$abc$71600$new_n7449 i2=$abc$71600$new_n7448 nq=$abc$71600$new_n10069
.subckt nexor2_x0 i0=$abc$71600$new_n10069 i1=$abc$71600$new_n10068 nq=$abc$71600$new_n10070
.subckt nexor2_x0 i0=$abc$71600$new_n10070 i1=$abc$71600$new_n10067 nq=$abc$71600$new_n10071
.subckt nexor2_x0 i0=$abc$71600$new_n10071 i1=$abc$71600$new_n10053 nq=$abc$71600$new_n10072
.subckt nexor2_x0 i0=$abc$71600$new_n10072 i1=$abc$71600$new_n10052 nq=$abc$71600$new_n10073
.subckt nexor2_x0 i0=$abc$71600$new_n10073 i1=$abc$71600$new_n10051 nq=$abc$71600$new_n10074
.subckt nexor2_x0 i0=$abc$71600$new_n10049 i1=$abc$71600$new_n10048 nq=$abc$71600$new_n10075
.subckt nexor2_x0 i0=$abc$71600$new_n10045 i1=$abc$71600$new_n10043 nq=$abc$71600$new_n10076
.subckt nexor2_x0 i0=$abc$71600$new_n10045 i1=$abc$71600$new_n10044 nq=$abc$71600$new_n10077
.subckt and3_x1 i0=$abc$71600$new_n10041 i1=$abc$71600$new_n7777 i2=$abc$71600$new_n7662 q=$abc$71600$new_n10078
.subckt or2_x1 i0=$abc$71600$new_n10078 i1=$abc$71600$new_n10042 q=$abc$71600$new_n10079
.subckt nexor2_x0 i0=$abc$71600$new_n10040 i1=$abc$71600$new_n7779 nq=$abc$71600$new_n10080
.subckt nexor2_x0 i0=$abc$71600$new_n10037 i1=$abc$71600$new_n10035 nq=$abc$71600$new_n10081
.subckt nexor2_x0 i0=$abc$71600$new_n10036 i1=$abc$71600$new_n10035 nq=$abc$71600$new_n10082
.subckt and21nor_x0 i0=$abc$71600$new_n10033 i1=$abc$71600$new_n8331 i2=$abc$71600$new_n8179 nq=$abc$71600$new_n10083
.subckt nor2_x0 i0=$abc$71600$new_n10083 i1=$abc$71600$new_n10034 nq=$abc$71600$new_n10084
.subckt nexor2_x0 i0=$abc$71600$new_n8328 i1=$abc$71600$new_n8326 nq=$abc$71600$new_n10085
.subckt nexor2_x0 i0=$abc$71600$new_n10085 i1=$abc$71600$new_n10032 nq=$abc$71600$new_n10086
.subckt nexor2_x0 i0=$abc$71600$new_n10085 i1=$abc$71600$new_n10031 nq=$abc$71600$new_n10087
.subckt and3_x1 i0=$abc$71600$new_n10028 i1=$abc$71600$new_n8646 i2=$abc$71600$new_n8479 q=$abc$71600$new_n10088
.subckt or2_x1 i0=$abc$71600$new_n10088 i1=$abc$71600$new_n10029 q=$abc$71600$new_n10089
.subckt and3_x1 i0=$abc$71600$new_n10026 i1=$abc$71600$new_n8815 i2=$abc$71600$new_n8648 q=$abc$71600$new_n10090
.subckt or2_x1 i0=$abc$71600$new_n10090 i1=$abc$71600$new_n10027 q=$abc$71600$new_n10091
.subckt and3_x1 i0=$abc$71600$new_n10024 i1=$abc$71600$new_n8964 i2=$abc$71600$new_n8817 q=$abc$71600$new_n10092
.subckt or2_x1 i0=$abc$71600$new_n10092 i1=$abc$71600$new_n10025 q=$abc$71600$new_n10093
.subckt and3_x1 i0=$abc$71600$new_n10022 i1=$abc$71600$new_n9112 i2=$abc$71600$new_n8966 q=$abc$71600$new_n10094
.subckt or2_x1 i0=$abc$71600$new_n10094 i1=$abc$71600$new_n10023 q=$abc$71600$new_n10095
.subckt and3_x1 i0=$abc$71600$new_n10020 i1=$abc$71600$new_n9243 i2=$abc$71600$new_n9114 q=$abc$71600$new_n10096
.subckt or2_x1 i0=$abc$71600$new_n10096 i1=$abc$71600$new_n10021 q=$abc$71600$new_n10097
.subckt and3_x1 i0=$abc$71600$new_n10018 i1=$abc$71600$new_n9367 i2=$abc$71600$new_n9245 q=$abc$71600$new_n10098
.subckt or2_x1 i0=$abc$71600$new_n10098 i1=$abc$71600$new_n10019 q=$abc$71600$new_n10099
.subckt and3_x1 i0=$abc$71600$new_n10016 i1=$abc$71600$new_n10014 i2=$abc$71600$new_n9468 q=$abc$71600$new_n10100
.subckt or2_x1 i0=$abc$71600$new_n10100 i1=$abc$71600$new_n10017 q=$abc$71600$new_n10101
.subckt and3_x1 i0=$abc$71600$new_n10012 i1=$abc$71600$new_n9563 i2=$abc$71600$new_n9470 q=$abc$71600$new_n10102
.subckt or2_x1 i0=$abc$71600$new_n10102 i1=$abc$71600$new_n10013 q=$abc$71600$new_n10103
.subckt and3_x1 i0=$abc$71600$new_n10008 i1=$abc$71600$new_n9742 i2=$abc$71600$new_n9660 q=$abc$71600$new_n10104
.subckt and3_x1 i0=$abc$71600$new_n10006 i1=$abc$71600$new_n9810 i2=$abc$71600$new_n9744 q=$abc$71600$new_n10105
.subckt and3_x1 i0=$abc$71600$new_n10000 i1=$abc$71600$new_n9969 i2=$abc$71600$new_n9931 q=$abc$71600$new_n10106
.subckt or2_x1 i0=$abc$71600$new_n10106 i1=$abc$71600$new_n10001 q=$abc$71600$new_n10107
.subckt nexor2_x0 i0=$abc$71600$new_n9995 i1=$abc$71600$new_n9993 nq=$abc$71600$new_n10108
.subckt nexor2_x0 i0=$abc$71600$new_n9991 i1=$abc$71600$new_n9989 nq=$abc$71600$new_n10109
.subckt nexor2_x0 i0=$abc$71600$new_n9991 i1=$abc$71600$new_n9988 nq=$abc$71600$new_n10110
.subckt nexor2_x0 i0=$abc$71600$new_n9987 i1=$abc$71600$new_n9985 nq=$abc$71600$new_n10111
.subckt nexor2_x0 i0=$abc$71600$new_n9987 i1=$abc$71600$new_n9984 nq=$abc$71600$new_n10112
.subckt nexor2_x0 i0=$abc$71600$new_n9983 i1=$abc$71600$new_n9981 nq=$abc$71600$new_n10113
.subckt nexor2_x0 i0=$abc$71600$new_n9983 i1=$abc$71600$new_n9980 nq=$abc$71600$new_n10114
.subckt nexor2_x0 i0=$abc$71600$new_n9978 i1=$abc$71600$new_n9977 nq=$abc$71600$new_n10115
.subckt and2_x1 i0=$abc$71600$new_n9971 i1=$abc$71600$new_n9934 q=$abc$71600$new_n10116
.subckt nexor2_x0 i0=$abc$71600$new_n9974 i1=$abc$71600$new_n9973 nq=$abc$71600$new_n10117
.subckt and4_x1 i0=$abc$71600$new_n10116 i1=$abc$71600$new_n9979 i2=$abc$71600$new_n9975 i3=$abc$71600$new_n9972 q=$abc$71600$new_n10118
.subckt and2_x1 i0=$abc$71600$new_n10118 i1=$abc$71600$new_n10114 q=$abc$71600$new_n10119
.subckt and2_x1 i0=$abc$71600$new_n10119 i1=$abc$71600$new_n10112 q=$abc$71600$new_n10120
.subckt and2_x1 i0=$abc$71600$new_n10120 i1=$abc$71600$new_n10110 q=$abc$71600$new_n10121
.subckt and2_x1 i0=$abc$71600$new_n10121 i1=$abc$71600$new_n10108 q=$abc$71600$new_n10122
.subckt nexor2_x0 i0=$abc$71600$new_n9998 i1=$abc$71600$new_n9997 nq=$abc$71600$new_n10123
.subckt nexor2_x0 i0=$abc$71600$new_n9998 i1=$abc$71600$new_n9996 nq=$abc$71600$new_n10124
.subckt and2_x1 i0=$abc$71600$new_n10124 i1=$abc$71600$new_n10122 q=$abc$71600$new_n10125
.subckt and2_x1 i0=$abc$71600$new_n10125 i1=$abc$71600$new_n10107 q=$abc$71600$new_n10126
.subckt and3_x1 i0=$abc$71600$new_n10002 i1=$abc$71600$new_n9929 i2=$abc$71600$new_n9879 q=$abc$71600$new_n10127
.subckt or2_x1 i0=$abc$71600$new_n10127 i1=$abc$71600$new_n10003 q=$abc$71600$new_n10128
.subckt and2_x1 i0=$abc$71600$new_n10128 i1=$abc$71600$new_n10126 q=$abc$71600$new_n10129
.subckt and3_x1 i0=$abc$71600$new_n10004 i1=$abc$71600$new_n9877 i2=$abc$71600$new_n9812 q=$abc$71600$new_n10130
.subckt or2_x1 i0=$abc$71600$new_n10130 i1=$abc$71600$new_n10005 q=$abc$71600$new_n10131
.subckt or21nand_x0 i0=$abc$71600$new_n10007 i1=$abc$71600$new_n10105 i2=$abc$71600$new_n10129 nq=$abc$71600$new_n10132
.subckt or21nand_x0 i0=$abc$71600$new_n10009 i1=$abc$71600$new_n10104 i2=$abc$71600$new_n10131 nq=$abc$71600$new_n10133
.subckt nor2_x0 i0=$abc$71600$new_n10133 i1=$abc$71600$new_n10132 nq=$abc$71600$new_n10134
.subckt and3_x1 i0=$abc$71600$new_n10010 i1=$abc$71600$new_n9658 i2=$abc$71600$new_n9565 q=$abc$71600$new_n10135
.subckt or2_x1 i0=$abc$71600$new_n10135 i1=$abc$71600$new_n10011 q=$abc$71600$new_n10136
.subckt and2_x1 i0=$abc$71600$new_n10136 i1=$abc$71600$new_n10134 q=$abc$71600$new_n10137
.subckt and2_x1 i0=$abc$71600$new_n10137 i1=$abc$71600$new_n10103 q=$abc$71600$new_n10138
.subckt and2_x1 i0=$abc$71600$new_n10138 i1=$abc$71600$new_n10101 q=$abc$71600$new_n10139
.subckt and2_x1 i0=$abc$71600$new_n10139 i1=$abc$71600$new_n10099 q=$abc$71600$new_n10140
.subckt and2_x1 i0=$abc$71600$new_n10140 i1=$abc$71600$new_n10097 q=$abc$71600$new_n10141
.subckt and2_x1 i0=$abc$71600$new_n10141 i1=$abc$71600$new_n10095 q=$abc$71600$new_n10142
.subckt and2_x1 i0=$abc$71600$new_n10142 i1=$abc$71600$new_n10093 q=$abc$71600$new_n10143
.subckt and2_x1 i0=$abc$71600$new_n10143 i1=$abc$71600$new_n10091 q=$abc$71600$new_n10144
.subckt and2_x1 i0=$abc$71600$new_n10144 i1=$abc$71600$new_n10089 q=$abc$71600$new_n10145
.subckt nand2_x0 i0=$abc$71600$new_n10145 i1=$abc$71600$new_n10086 nq=$abc$71600$new_n10146
.subckt nor2_x0 i0=$abc$71600$new_n10146 i1=$abc$71600$new_n10084 nq=$abc$71600$new_n10147
.subckt and3_x1 i0=$abc$71600$new_n10038 i1=$abc$71600$new_n8035 i2=$abc$71600$new_n7897 q=$abc$71600$new_n10148
.subckt or2_x1 i0=$abc$71600$new_n10148 i1=$abc$71600$new_n10039 q=$abc$71600$new_n10149
.subckt and3_x1 i0=$abc$71600$new_n10149 i1=$abc$71600$new_n10147 i2=$abc$71600$new_n10082 q=$abc$71600$new_n10150
.subckt and2_x1 i0=$abc$71600$new_n10150 i1=$abc$71600$new_n10080 q=$abc$71600$new_n10151
.subckt and2_x1 i0=$abc$71600$new_n10151 i1=$abc$71600$new_n10079 q=$abc$71600$new_n10152
.subckt and2_x1 i0=$abc$71600$new_n10152 i1=$abc$71600$new_n10077 q=$abc$71600$new_n10153
.subckt nand2_x0 i0=$abc$71600$new_n10153 i1=$abc$71600$new_n10075 nq=$abc$71600$new_n10154
.subckt or21nand_x0 i0=$abc$71600$new_n10154 i1=$abc$71600$new_n10074 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10155
.subckt or2_x1 i0=alu_m.quotient[0] i1=alu_m.quotient[1] q=$abc$71600$new_n10156
.subckt nor3_x0 i0=alu_m.quotient[0] i1=alu_m.quotient[1] i2=alu_m.quotient[2] nq=$abc$71600$new_n10157
.subckt or3_x1 i0=alu_m.quotient[0] i1=alu_m.quotient[1] i2=alu_m.quotient[2] q=$abc$71600$new_n10158
.subckt nor4_x0 i0=alu_m.quotient[0] i1=alu_m.quotient[1] i2=alu_m.quotient[2] i3=alu_m.quotient[3] nq=$abc$71600$new_n10159
.subckt or4_x1 i0=alu_m.quotient[0] i1=alu_m.quotient[1] i2=alu_m.quotient[2] i3=alu_m.quotient[3] q=$abc$71600$new_n10160
.subckt and2_x1 i0=$abc$71600$new_n10159 i1=$abc$71600$new_n3097 q=$abc$71600$new_n10161
.subckt nand2_x0 i0=$abc$71600$new_n10159 i1=$abc$71600$new_n3097 nq=$abc$71600$new_n10162
.subckt and3_x1 i0=$abc$71600$new_n10159 i1=$abc$71600$new_n3097 i2=$abc$71600$new_n3096 q=$abc$71600$new_n10163
.subckt nand3_x0 i0=$abc$71600$new_n10159 i1=$abc$71600$new_n3097 i2=$abc$71600$new_n3096 nq=$abc$71600$new_n10164
.subckt and4_x1 i0=$abc$71600$new_n10159 i1=$abc$71600$new_n3097 i2=$abc$71600$new_n3096 i3=$abc$71600$new_n3095 q=$abc$71600$new_n10165
.subckt nand4_x0 i0=$abc$71600$new_n10159 i1=$abc$71600$new_n3097 i2=$abc$71600$new_n3096 i3=$abc$71600$new_n3095 nq=$abc$71600$new_n10166
.subckt and3_x1 i0=$abc$71600$new_n10165 i1=$abc$71600$new_n3094 i2=$abc$71600$new_n3093 q=$abc$71600$new_n10167
.subckt nand3_x0 i0=$abc$71600$new_n10165 i1=$abc$71600$new_n3094 i2=$abc$71600$new_n3093 nq=$abc$71600$new_n10168
.subckt and4_x1 i0=$abc$71600$new_n10165 i1=$abc$71600$new_n3094 i2=$abc$71600$new_n3093 i3=$abc$71600$new_n3092 q=$abc$71600$new_n10169
.subckt nand4_x0 i0=$abc$71600$new_n10165 i1=$abc$71600$new_n3094 i2=$abc$71600$new_n3093 i3=$abc$71600$new_n3092 nq=$abc$71600$new_n10170
.subckt and3_x1 i0=$abc$71600$new_n10169 i1=$abc$71600$new_n3091 i2=$abc$71600$new_n3090 q=$abc$71600$new_n10171
.subckt nand3_x0 i0=$abc$71600$new_n10169 i1=$abc$71600$new_n3091 i2=$abc$71600$new_n3090 nq=$abc$71600$new_n10172
.subckt and4_x1 i0=$abc$71600$new_n10169 i1=$abc$71600$new_n3091 i2=$abc$71600$new_n3090 i3=$abc$71600$new_n3089 q=$abc$71600$new_n10173
.subckt nand4_x0 i0=$abc$71600$new_n10169 i1=$abc$71600$new_n3091 i2=$abc$71600$new_n3090 i3=$abc$71600$new_n3089 nq=$abc$71600$new_n10174
.subckt and3_x1 i0=$abc$71600$new_n10173 i1=$abc$71600$new_n3088 i2=$abc$71600$new_n3087 q=$abc$71600$new_n10175
.subckt nand3_x0 i0=$abc$71600$new_n10173 i1=$abc$71600$new_n3088 i2=$abc$71600$new_n3087 nq=$abc$71600$new_n10176
.subckt nand4_x0 i0=$abc$71600$new_n10173 i1=$abc$71600$new_n3088 i2=$abc$71600$new_n3087 i3=$abc$71600$new_n3086 nq=$abc$71600$new_n10177
.subckt nand2_x0 i0=$abc$71600$new_n10177 i1=$abc$71600$new_n4177 nq=$abc$71600$new_n10178
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$auto$ff.cc:721:flip_bits$71566 q=$abc$71600$new_n10179
.subckt and4_x1 i0=$abc$71600$new_n10179 i1=$abc$71600$new_n10173 i2=$abc$71600$new_n3088 i3=$abc$71600$new_n3087 q=$abc$71600$new_n10180
.subckt nand2_x0 i0=registers_m.ir[8] i1=alu_m.quotient[15] nq=$abc$71600$new_n10181
.subckt or21nand_x0 i0=$abc$71600$new_n10181 i1=$abc$71600$new_n10180 i2=$abc$71600$new_n3175 nq=$abc$71600$new_n10182
.subckt nand2_x0 i0=$abc$71600$new_n5726 i1=$abc$71600$new_n4177 nq=$abc$71600$new_n10183
.subckt and21nor_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n5726 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10184
.subckt or21nand_x0 i0=$abc$71600$new_n4178 i1=$abc$71600$new_n5727 i2=$abc$71600$new_n4183 nq=$abc$71600$new_n10185
.subckt and21nor_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10182 i2=$abc$71600$new_n10185 nq=$abc$71600$new_n10186
.subckt and2_x1 i0=$abc$71600$new_n10186 i1=$abc$71600$new_n10178 q=$abc$71600$new_n10187
.subckt and21nor_x0 i0=$abc$71600$new_n10187 i1=$abc$71600$new_n10155 i2=$abc$71600$new_n7145 nq=$abc$71600$new_n10188
.subckt and21nor_x0 i0=$abc$71600$new_n10188 i1=$abc$71600$new_n7074 i2=$abc$71600$new_n5758 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68679
.subckt and2_x1 i0=$abc$71600$new_n5707 i1=$abc$71600$new_n4277 q=$abc$71600$new_n10190
.subckt and21nor_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4257 i2=$abc$71600$new_n5065 nq=$abc$71600$new_n10191
.subckt and4_x1 i0=$abc$71600$new_n5746 i1=$abc$71600$new_n5742 i2=$abc$71600$new_n5066 i3=$abc$71600$new_n4444 q=$abc$71600$new_n10192
.subckt and3_x1 i0=$abc$71600$new_n5752 i1=$abc$71600$new_n4262 i2=$abc$71600$new_n4251 q=$abc$71600$new_n10193
.subckt and21nor_x0 i0=$abc$71600$new_n10193 i1=$abc$71600$new_n10192 i2=$abc$71600$new_n5732 nq=$abc$71600$new_n10194
.subckt and2_x1 i0=$abc$71600$new_n10194 i1=$abc$71600$new_n10190 q=$abc$71600$new_n10195
.subckt nand4_x0 i0=$abc$71600$new_n10194 i1=$abc$71600$new_n10190 i2=$abc$71600$new_n5740 i3=$abc$71600$new_n5728 nq=$abc$71600$new_n10196
.subckt and2_x1 i0=$abc$71600$new_n10196 i1=$abc$71600$new_n3233 q=$abc$71600$new_n10197
.subckt and2_x1 i0=$abc$71600$new_n4444 i1=$abc$71600$new_n4440 q=$abc$71600$new_n10198
.subckt and3_x1 i0=$abc$71600$new_n10198 i1=$abc$71600$new_n10193 i2=$abc$71600$new_n10191 q=$abc$71600$new_n10199
.subckt nand2_x0 i0=$abc$71600$new_n5638 i1=registers_m.decoder_alu_reg[5] nq=$abc$71600$new_n10200
.subckt or21nand_x0 i0=$abc$71600$new_n4272 i1=$abc$71600$new_n5664 i2=$abc$71600$new_n10200 nq=$abc$71600$new_n10201
.subckt nand2_x0 i0=$abc$71600$new_n10201 i1=$abc$71600$new_n10199 nq=$abc$71600$new_n10202
.subckt and21nor_x0 i0=$abc$71600$new_n5672 i1=$abc$71600$new_n5682 i2=$abc$71600$new_n5737 nq=$abc$71600$new_n10203
.subckt nand3_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.operand1[0] nq=$abc$71600$new_n10204
.subckt or21nand_x0 i0=registers_m.decoder_alu_reg[15] i1=registers_m.decoder_alu_reg[11] i2=alu_m.sr[4] nq=$abc$71600$new_n10205
.subckt or4_x1 i0=$abc$71600$new_n10205 i1=$abc$71600$new_n4253 i2=$abc$71600$new_n4243 i3=memory_registers_m.micro_data[79] q=$abc$71600$new_n10206
.subckt and2_x1 i0=$abc$71600$new_n10206 i1=$abc$71600$new_n10204 q=$abc$71600$new_n10207
.subckt and4_x1 i0=$abc$71600$new_n10207 i1=$abc$71600$new_n10195 i2=$abc$71600$new_n5740 i3=$abc$71600$new_n5728 q=$abc$71600$new_n10208
.subckt or21nand_x0 i0=$abc$71600$new_n4444 i1=$abc$71600$new_n5637 i2=$abc$71600$new_n10208 nq=$abc$71600$new_n10209
.subckt and21nor_x0 i0=$abc$71600$new_n5678 i1=$abc$71600$new_n10203 i2=$abc$71600$new_n10209 nq=$abc$71600$new_n10210
.subckt and3_x1 i0=$abc$71600$new_n10210 i1=$abc$71600$new_n5662 i2=$abc$71600$new_n5660 q=$abc$71600$new_n10211
.subckt and21nor_x0 i0=$abc$71600$new_n10211 i1=$abc$71600$new_n10202 i2=$abc$71600$new_n10197 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68681
.subckt nand4_x0 i0=$abc$71600$new_n10194 i1=$abc$71600$new_n10190 i2=$abc$71600$new_n5738 i3=$abc$71600$new_n5728 nq=$abc$71600$new_n10213
.subckt nand2_x0 i0=$abc$71600$new_n10213 i1=$abc$71600$new_n3231 nq=$abc$71600$new_n10214
.subckt mux2_x1 cmd=$abc$71600$new_n5634 i0=$abc$71600$new_n5641 i1=$abc$71600$new_n5639 q=$abc$71600$new_n10215
.subckt mux2_x1 cmd=$abc$71600$new_n5634 i0=$abc$71600$new_n5642 i1=$abc$71600$new_n5640 q=$abc$71600$new_n10216
.subckt nand3_x0 i0=$abc$71600$new_n5426 i1=$abc$71600$new_n4175 i2=alu_m.result[30] nq=$abc$71600$new_n10217
.subckt and2_x1 i0=$abc$71600$new_n10217 i1=$abc$71600$new_n5404 q=$abc$71600$new_n10218
.subckt or21nand_x0 i0=$abc$71600$new_n4283 i1=$abc$71600$new_n10216 i2=$abc$71600$new_n10218 nq=$abc$71600$new_n10219
.subckt nand3_x0 i0=$abc$71600$new_n4172 i1=alu_m.result[30] i2=registers_m.ir[14] nq=$abc$71600$new_n10220
.subckt and3_x1 i0=$abc$71600$new_n10220 i1=$abc$71600$new_n5550 i2=$abc$71600$new_n4275 q=$abc$71600$new_n10221
.subckt nand2_x0 i0=$abc$71600$new_n10221 i1=$abc$71600$new_n10219 nq=$abc$71600$new_n10222
.subckt and2_x1 i0=$abc$71600$new_n10215 i1=$abc$71600$new_n4271 q=$abc$71600$new_n10223
.subckt mux2_x1 cmd=$abc$71600$new_n5633 i0=$abc$71600$new_n4300 i1=$abc$71600$new_n5635 q=$abc$71600$new_n10224
.subckt or21nand_x0 i0=$abc$71600$new_n3188 i1=registers_m.decoder_alu_reg[3] i2=$abc$71600$new_n3189 nq=$abc$71600$new_n10225
.subckt and2_x1 i0=$abc$71600$new_n10225 i1=$abc$71600$new_n10224 q=$abc$71600$new_n10226
.subckt or21nand_x0 i0=$abc$71600$new_n10226 i1=$abc$71600$new_n10223 i2=$abc$71600$new_n10199 nq=$abc$71600$new_n10227
.subckt nexor2_x0 i0=$abc$71600$new_n5633 i1=$abc$71600$new_n4288 nq=$abc$71600$new_n10228
.subckt and4_x1 i0=$abc$71600$new_n4248 i1=$abc$71600$new_n4179 i2=registers_m.decoder_alu_reg[8] i3=memory_registers_m.micro_data[79] q=$abc$71600$new_n10229
.subckt or21nand_x0 i0=alu_m.sr[1] i1=$abc$71600$new_n10228 i2=$abc$71600$new_n10229 nq=$abc$71600$new_n10230
.subckt and2_x1 i0=$abc$71600$new_n4283 i1=$abc$71600$new_n4176 q=$abc$71600$new_n10231
.subckt nand4_x0 i0=$abc$71600$new_n10231 i1=$abc$71600$new_n10220 i2=$abc$71600$new_n5550 i3=$abc$71600$new_n4275 nq=$abc$71600$new_n10232
.subckt nand2_x0 i0=$abc$71600$new_n10232 i1=$abc$71600$new_n4444 nq=$abc$71600$new_n10233
.subckt nand2_x0 i0=$abc$71600$new_n10233 i1=$abc$71600$new_n10224 nq=$abc$71600$new_n10234
.subckt nand3_x0 i0=$abc$71600$new_n5736 i1=$abc$71600$new_n5634 i2=$abc$71600$new_n4288 nq=$abc$71600$new_n10235
.subckt nand3_x0 i0=$abc$71600$new_n10184 i1=$abc$71600$new_n10182 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10236
.subckt nand3_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.operand1[1] nq=$abc$71600$new_n10237
.subckt and4_x1 i0=$abc$71600$new_n10237 i1=$abc$71600$new_n10195 i2=$abc$71600$new_n5738 i3=$abc$71600$new_n5728 q=$abc$71600$new_n10238
.subckt and2_x1 i0=$abc$71600$new_n10238 i1=$abc$71600$new_n10236 q=$abc$71600$new_n10239
.subckt and2_x1 i0=$abc$71600$new_n10239 i1=$abc$71600$new_n10235 q=$abc$71600$new_n10240
.subckt and3_x1 i0=$abc$71600$new_n10240 i1=$abc$71600$new_n10234 i2=$abc$71600$new_n10230 q=$abc$71600$new_n10241
.subckt nand3_x0 i0=$abc$71600$new_n10241 i1=$abc$71600$new_n10227 i2=$abc$71600$new_n10222 nq=$abc$71600$new_n10242
.subckt and2_x1 i0=$abc$71600$new_n10242 i1=$abc$71600$new_n10214 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68683
.subckt nand3_x0 i0=$abc$71600$new_n5726 i1=$abc$71600$new_n4183 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10244
.subckt and2_x1 i0=$abc$71600$new_n10244 i1=$abc$71600$new_n10190 q=$abc$71600$new_n10245
.subckt and21nor_x0 i0=$abc$71600$new_n4185 i1=$abc$71600$new_n10182 i2=$abc$71600$new_n4187 nq=$abc$71600$new_n10246
.subckt and3_x1 i0=$abc$71600$new_n3167 i1=memory_registers_m.micro_data[77] i2=$abc$71600$new_n3165 q=$abc$71600$new_n10247
.subckt nand4_x0 i0=$abc$71600$new_n4179 i1=$abc$71600$new_n3167 i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 nq=$abc$71600$new_n10248
.subckt nand3_x0 i0=$abc$71600$new_n10247 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n3182 nq=$abc$71600$new_n10249
.subckt xor2_x0 i0=memory_registers_m.micro_data[77] i1=memory_registers_m.micro_data[78] q=$abc$71600$new_n10250
.subckt nand4_x0 i0=$abc$71600$new_n10250 i1=$abc$71600$new_n3167 i2=memory_registers_m.micro_data[76] i3=$abc$71600$new_n3163 nq=$abc$71600$new_n10251
.subckt and4_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3167 i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 q=$abc$71600$new_n10252
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3167 i2=memory_registers_m.micro_data[77] i3=$abc$71600$new_n3165 nq=$abc$71600$new_n10253
.subckt and3_x1 i0=$abc$71600$new_n3167 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] q=$abc$71600$new_n10254
.subckt and4_x1 i0=$abc$71600$new_n3167 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=$abc$71600$new_n3164 q=$abc$71600$new_n10255
.subckt nand4_x0 i0=$abc$71600$new_n3167 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n10256
.subckt and2_x1 i0=$abc$71600$new_n10256 i1=$abc$71600$new_n10253 q=$abc$71600$new_n10257
.subckt nand2_x0 i0=$abc$71600$new_n10257 i1=$abc$71600$new_n5746 nq=$abc$71600$new_n10258
.subckt and3_x1 i0=$abc$71600$new_n10257 i1=$abc$71600$new_n10251 i2=$abc$71600$new_n5746 q=$abc$71600$new_n10259
.subckt and3_x1 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] q=$abc$71600$new_n10260
.subckt nand3_x0 i0=$abc$71600$new_n4242 i1=$abc$71600$new_n4179 i2=memory_registers_m.micro_data[79] nq=$abc$71600$new_n10261
.subckt and21nor_x0 i0=memory_registers_m.micro_data[77] i1=$abc$71600$new_n4180 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n10262
.subckt and2_x1 i0=$abc$71600$new_n10262 i1=$abc$71600$new_n4256 q=$abc$71600$new_n10263
.subckt and3_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] q=$abc$71600$new_n10264
.subckt nand3_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] nq=$abc$71600$new_n10265
.subckt and3_x1 i0=$abc$71600$new_n10265 i1=$abc$71600$new_n5741 i2=$abc$71600$new_n4249 q=$abc$71600$new_n10266
.subckt and4_x1 i0=memory_registers_m.micro_data[79] i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=$abc$71600$new_n3164 q=$abc$71600$new_n10267
.subckt nand4_x0 i0=memory_registers_m.micro_data[79] i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=$abc$71600$new_n3164 nq=$abc$71600$new_n10268
.subckt nand3_x0 i0=$abc$71600$new_n10268 i1=$abc$71600$new_n10262 i2=$abc$71600$new_n5751 nq=$abc$71600$new_n10269
.subckt and3_x1 i0=$abc$71600$new_n5741 i1=$abc$71600$new_n4256 i2=$abc$71600$new_n4249 q=$abc$71600$new_n10270
.subckt nand3_x0 i0=$abc$71600$new_n5741 i1=$abc$71600$new_n4256 i2=$abc$71600$new_n4249 nq=$abc$71600$new_n10271
.subckt nor3_x0 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 nq=$abc$71600$new_n10272
.subckt nand3_x0 i0=$abc$71600$new_n10272 i1=$abc$71600$new_n10259 i2=$abc$71600$new_n10249 nq=$abc$71600$new_n10273
.subckt nor2_x0 i0=registers_m.ir[6] i1=memory_registers_m.micro_data[79] nq=$abc$71600$new_n10274
.subckt nand2_x0 i0=$abc$71600$new_n10274 i1=$abc$71600$new_n5745 nq=$abc$71600$new_n10275
.subckt and2_x1 i0=$abc$71600$new_n10275 i1=$abc$71600$new_n5740 q=$abc$71600$new_n10276
.subckt and2_x1 i0=$abc$71600$new_n10276 i1=$abc$71600$new_n10273 q=$abc$71600$new_n10277
.subckt and3_x1 i0=$abc$71600$new_n10277 i1=$abc$71600$new_n10246 i2=$abc$71600$new_n10245 q=$abc$71600$new_n10278
.subckt nand3_x0 i0=$abc$71600$new_n10277 i1=$abc$71600$new_n10246 i2=$abc$71600$new_n10245 nq=$abc$71600$new_n10279
.subckt nand2_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4173 nq=$abc$71600$new_n10280
.subckt and4_x1 i0=$abc$71600$new_n10280 i1=$abc$71600$new_n5741 i2=$abc$71600$new_n4256 i3=$abc$71600$new_n4249 q=$abc$71600$new_n10281
.subckt nand4_x0 i0=$abc$71600$new_n10280 i1=$abc$71600$new_n5741 i2=$abc$71600$new_n4256 i3=$abc$71600$new_n4249 nq=$abc$71600$new_n10282
.subckt nor3_x0 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10258 nq=$abc$71600$new_n10283
.subckt or3_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10258 q=$abc$71600$new_n10284
.subckt nand3_x0 i0=$abc$71600$new_n10284 i1=$abc$71600$new_n10261 i2=$abc$71600$new_n5746 nq=$abc$71600$new_n10285
.subckt nand2_x0 i0=$abc$71600$new_n10285 i1=registers_m.operand1[0] nq=$abc$71600$new_n10286
.subckt nand3_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10287
.subckt or21nand_x0 i0=$abc$71600$new_n3170 i1=$abc$71600$new_n4176 i2=$abc$71600$new_n9972 nq=$abc$71600$new_n10288
.subckt nand3_x0 i0=$abc$71600$new_n4175 i1=registers_m.ir[15] i2=$abc$71600$new_n3101 nq=$abc$71600$new_n10289
.subckt nand3_x0 i0=$abc$71600$new_n10289 i1=$abc$71600$new_n10288 i2=$abc$71600$new_n4183 nq=$abc$71600$new_n10290
.subckt nand3_x0 i0=$abc$71600$new_n4275 i1=$abc$71600$new_n4172 i2=alu_m.result[8] nq=$abc$71600$new_n10291
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3029 nq=$abc$71600$new_n10292
.subckt and2_x1 i0=$abc$71600$new_n10292 i1=$abc$71600$new_n10291 q=$abc$71600$new_n10293
.subckt and2_x1 i0=$abc$71600$new_n10254 i1=$abc$71600$new_n4310 q=$abc$71600$new_n10294
.subckt and2_x1 i0=$abc$71600$new_n10252 i1=$abc$71600$new_n3182 q=$abc$71600$new_n10295
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[8] nq=$abc$71600$new_n10296
.subckt and3_x1 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n3182 i2=$abc$71600$new_n3163 q=$abc$71600$new_n10297
.subckt nand3_x0 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n3182 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10298
.subckt nand4_x0 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n3182 i2=$abc$71600$new_n3163 i3=registers_m.operand1[0] nq=$abc$71600$new_n10299
.subckt nand2_x0 i0=$abc$71600$new_n10267 i1=$abc$71600$new_n4363 nq=$abc$71600$new_n10300
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3037 q=$abc$71600$new_n10301
.subckt nand3_x0 i0=$abc$71600$new_n10301 i1=$abc$71600$new_n10255 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10302
.subckt and3_x1 i0=$abc$71600$new_n10302 i1=$abc$71600$new_n10300 i2=$abc$71600$new_n10299 q=$abc$71600$new_n10303
.subckt and4_x1 i0=$abc$71600$new_n10303 i1=$abc$71600$new_n10296 i2=$abc$71600$new_n10293 i3=$abc$71600$new_n10290 q=$abc$71600$new_n10304
.subckt nand2_x0 i0=$abc$71600$new_n10304 i1=$abc$71600$new_n10286 nq=$abc$71600$new_n10305
.subckt and2_x1 i0=$abc$71600$new_n3182 i1=registers_m.ir[7] q=$abc$71600$new_n10306
.subckt nand2_x0 i0=$abc$71600$new_n3182 i1=registers_m.ir[7] nq=$abc$71600$new_n10307
.subckt and21nor_x0 i0=$abc$71600$new_n5432 i1=$abc$71600$new_n7132 i2=$abc$71600$new_n10306 nq=$abc$71600$new_n10308
.subckt or21nand_x0 i0=$abc$71600$new_n5433 i1=$abc$71600$new_n7133 i2=$abc$71600$new_n10307 nq=$abc$71600$new_n10309
.subckt or21nand_x0 i0=$abc$71600$new_n5713 i1=registers_m.operand2[4] i2=$auto$ff.cc:721:flip_bits$71380 nq=$abc$71600$new_n10310
.subckt and2_x1 i0=$abc$71600$new_n10310 i1=$abc$71600$new_n7076 q=$abc$71600$new_n10311
.subckt or21nand_x0 i0=$abc$71600$new_n5715 i1=$abc$71600$new_n10308 i2=$abc$71600$new_n10311 nq=$abc$71600$new_n10312
.subckt and21nor_x0 i0=$abc$71600$new_n7091 i1=$abc$71600$new_n7090 i2=$abc$71600$new_n5433 nq=$abc$71600$new_n10313
.subckt or2_x1 i0=$abc$71600$new_n10313 i1=$abc$71600$new_n10306 q=$abc$71600$new_n10314
.subckt or21nand_x0 i0=$abc$71600$new_n10313 i1=$abc$71600$new_n10306 i2=$abc$71600$new_n5710 nq=$abc$71600$new_n10315
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71380 i1=$abc$71600$new_n5711 i2=$abc$71600$new_n7076 nq=$abc$71600$new_n10316
.subckt nand2_x0 i0=$abc$71600$new_n10316 i1=$abc$71600$new_n10315 nq=$abc$71600$new_n10317
.subckt nand2_x0 i0=$abc$71600$new_n10317 i1=$abc$71600$new_n10312 nq=$abc$71600$new_n10318
.subckt and21nor_x0 i0=$abc$71600$new_n5750 i1=$abc$71600$new_n10318 i2=$abc$71600$new_n10305 nq=$abc$71600$new_n10319
.subckt or21nand_x0 i0=$abc$71600$new_n6345 i1=$abc$71600$new_n10281 i2=$abc$71600$new_n10319 nq=$abc$71600$new_n10320
.subckt mux2_x1 cmd=$abc$71600$new_n10278 i0=alu_m.result[0] i1=$abc$71600$new_n10320 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68685
.subckt nand2_x0 i0=$abc$71600$new_n10282 i1=$abc$71600$new_n6390 nq=$abc$71600$new_n10322
.subckt and3_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 q=$abc$71600$new_n10323
.subckt nand3_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n10324
.subckt and4_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 q=$abc$71600$new_n10325
.subckt nand4_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10326
.subckt nand2_x0 i0=$abc$71600$new_n10325 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10327
.subckt or21nand_x0 i0=$abc$71600$new_n10326 i1=registers_m.operand2[4] i2=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n10328
.subckt and2_x1 i0=$abc$71600$new_n10328 i1=$abc$71600$new_n7076 q=$abc$71600$new_n10329
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10327 i2=$abc$71600$new_n10329 nq=$abc$71600$new_n10330
.subckt or21nand_x0 i0=$abc$71600$new_n10306 i1=$abc$71600$new_n10313 i2=$abc$71600$new_n10323 nq=$abc$71600$new_n10331
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71386 i1=$abc$71600$new_n10324 i2=$abc$71600$new_n7076 nq=$abc$71600$new_n10332
.subckt nand2_x0 i0=$abc$71600$new_n10332 i1=$abc$71600$new_n10331 nq=$abc$71600$new_n10333
.subckt nand2_x0 i0=$abc$71600$new_n10333 i1=$abc$71600$new_n10330 nq=$abc$71600$new_n10334
.subckt nand2_x0 i0=$abc$71600$new_n10334 i1=$abc$71600$new_n5750 nq=$abc$71600$new_n10335
.subckt nand2_x0 i0=$abc$71600$new_n10285 i1=registers_m.operand1[1] nq=$abc$71600$new_n10336
.subckt and2_x1 i0=$abc$71600$new_n10179 i1=registers_m.ir[8] q=$abc$71600$new_n10337
.subckt nand2_x0 i0=$abc$71600$new_n10179 i1=registers_m.ir[8] nq=$abc$71600$new_n10338
.subckt and3_x1 i0=$abc$71600$new_n10179 i1=registers_m.ir[8] i2=alu_m.quotient[0] q=$abc$71600$new_n10339
.subckt nexor2_x0 i0=$abc$71600$new_n10339 i1=$abc$71600$new_n3100 nq=$abc$71600$new_n10340
.subckt nexor2_x0 i0=$abc$71600$new_n9970 i1=$abc$71600$new_n9934 nq=$abc$71600$new_n10341
.subckt mux2_x1 cmd=$abc$71600$new_n4177 i0=$abc$71600$new_n10341 i1=$abc$71600$new_n10340 q=$abc$71600$new_n10342
.subckt nand2_x0 i0=$abc$71600$new_n10342 i1=$abc$71600$new_n4183 nq=$abc$71600$new_n10343
.subckt and3_x1 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3028 q=$abc$71600$new_n10344
.subckt and2_x1 i0=$abc$71600$new_n10267 i1=memory_registers_m.micro_data[75] q=$abc$71600$new_n10345
.subckt nand2_x0 i0=$abc$71600$new_n10267 i1=memory_registers_m.micro_data[75] nq=$abc$71600$new_n10346
.subckt nor4_x0 i0=$abc$71600$new_n10268 i1=$abc$71600$new_n6347 i2=$abc$71600$new_n4952 i3=$abc$71600$new_n3163 nq=$abc$71600$new_n10347
.subckt and4_x1 i0=$abc$71600$new_n4179 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3166 i3=memory_registers_m.micro_data[78] q=$abc$71600$new_n10348
.subckt nand4_x0 i0=$abc$71600$new_n4179 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3166 i3=memory_registers_m.micro_data[78] nq=$abc$71600$new_n10349
.subckt and3_x1 i0=$abc$71600$new_n10267 i1=$abc$71600$new_n6365 i2=$abc$71600$new_n3163 q=$abc$71600$new_n10350
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[9] nq=$abc$71600$new_n10351
.subckt and2_x1 i0=$abc$71600$new_n10351 i1=$abc$71600$new_n6379 q=$abc$71600$new_n10352
.subckt mux2_x1 cmd=$abc$71600$new_n3182 i0=$abc$71600$new_n3036 i1=registers_m.operand1[1] q=$abc$71600$new_n10353
.subckt and3_x1 i0=$abc$71600$new_n10353 i1=$abc$71600$new_n10255 i2=$abc$71600$new_n3163 q=$abc$71600$new_n10354
.subckt nor4_x0 i0=$abc$71600$new_n10354 i1=$abc$71600$new_n10350 i2=$abc$71600$new_n10347 i3=$abc$71600$new_n10344 nq=$abc$71600$new_n10355
.subckt and3_x1 i0=$abc$71600$new_n10355 i1=$abc$71600$new_n10352 i2=$abc$71600$new_n10343 q=$abc$71600$new_n10356
.subckt and4_x1 i0=$abc$71600$new_n10356 i1=$abc$71600$new_n10336 i2=$abc$71600$new_n10335 i3=$abc$71600$new_n10278 q=$abc$71600$new_n10357
.subckt nor2_x0 i0=$abc$71600$new_n10278 i1=alu_m.result[1] nq=$abc$71600$new_n10358
.subckt and21nor_x0 i0=$abc$71600$new_n10322 i1=$abc$71600$new_n10357 i2=$abc$71600$new_n10358 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68687
.subckt or2_x1 i0=$abc$71600$new_n10278 i1=alu_m.result[2] q=$abc$71600$new_n10360
.subckt nor3_x0 i0=$abc$71600$new_n10281 i1=$abc$71600$new_n6213 i2=$abc$71600$new_n6169 nq=$abc$71600$new_n10361
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71356 q=$abc$71600$new_n10362
.subckt nand3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n10363
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 q=$abc$71600$new_n10364
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10365
.subckt nand2_x0 i0=$abc$71600$new_n10364 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10366
.subckt or21nand_x0 i0=$abc$71600$new_n10365 i1=registers_m.operand2[4] i2=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n10367
.subckt and2_x1 i0=$abc$71600$new_n10367 i1=$abc$71600$new_n7076 q=$abc$71600$new_n10368
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10366 i2=$abc$71600$new_n10368 nq=$abc$71600$new_n10369
.subckt or21nand_x0 i0=$abc$71600$new_n10306 i1=$abc$71600$new_n10313 i2=$abc$71600$new_n10362 nq=$abc$71600$new_n10370
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71392 i1=$abc$71600$new_n10363 i2=$abc$71600$new_n7076 nq=$abc$71600$new_n10371
.subckt nand2_x0 i0=$abc$71600$new_n10371 i1=$abc$71600$new_n10370 nq=$abc$71600$new_n10372
.subckt nand2_x0 i0=$abc$71600$new_n10372 i1=$abc$71600$new_n10369 nq=$abc$71600$new_n10373
.subckt nand2_x0 i0=$abc$71600$new_n10298 i1=$abc$71600$new_n5746 nq=$abc$71600$new_n10374
.subckt or21nand_x0 i0=$abc$71600$new_n10374 i1=$abc$71600$new_n10283 i2=registers_m.operand1[2] nq=$abc$71600$new_n10375
.subckt nand2_x0 i0=$abc$71600$new_n10117 i1=$abc$71600$new_n4178 nq=$abc$71600$new_n10376
.subckt and3_x1 i0=$abc$71600$new_n10179 i1=$abc$71600$new_n10156 i2=registers_m.ir[8] q=$abc$71600$new_n10377
.subckt nand3_x0 i0=$abc$71600$new_n10179 i1=$abc$71600$new_n10156 i2=registers_m.ir[8] nq=$abc$71600$new_n10378
.subckt nand2_x0 i0=$abc$71600$new_n10378 i1=alu_m.quotient[2] nq=$abc$71600$new_n10379
.subckt and21nor_x0 i0=$abc$71600$new_n3099 i1=$abc$71600$new_n10377 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10380
.subckt and21nor_x0 i0=$abc$71600$new_n10380 i1=$abc$71600$new_n10379 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10381
.subckt nand2_x0 i0=$abc$71600$new_n10381 i1=$abc$71600$new_n10376 nq=$abc$71600$new_n10382
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5188 i2=$abc$71600$new_n4955 nq=$abc$71600$new_n10383
.subckt nand2_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5281 nq=$abc$71600$new_n10384
.subckt and2_x1 i0=$abc$71600$new_n10384 i1=$abc$71600$new_n10383 q=$abc$71600$new_n10385
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[10] nq=$abc$71600$new_n10386
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3035 q=$abc$71600$new_n10387
.subckt nand3_x0 i0=$abc$71600$new_n10387 i1=$abc$71600$new_n10255 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10388
.subckt and2_x1 i0=$abc$71600$new_n10388 i1=$abc$71600$new_n6204 q=$abc$71600$new_n10389
.subckt and2_x1 i0=registers_m.ir[2] i1=registers_m.ir[0] q=$abc$71600$new_n10390
.subckt and4_x1 i0=registers_m.ir[2] i1=$abc$71600$new_n3210 i2=registers_m.ir[0] i3=registers_m.ir[1] q=$abc$71600$new_n10391
.subckt and4_x1 i0=$abc$71600$new_n10390 i1=$abc$71600$new_n3210 i2=registers_m.ir[1] i3=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n10392
.subckt nexor2_x0 i0=$abc$71600$new_n10391 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n10393
.subckt nand2_x0 i0=$abc$71600$new_n10393 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10394
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3027 nq=$abc$71600$new_n10395
.subckt and3_x1 i0=$abc$71600$new_n10395 i1=$abc$71600$new_n10394 i2=$abc$71600$new_n10389 q=$abc$71600$new_n10396
.subckt and3_x1 i0=$abc$71600$new_n10396 i1=$abc$71600$new_n10386 i2=$abc$71600$new_n10385 q=$abc$71600$new_n10397
.subckt nand3_x0 i0=$abc$71600$new_n10397 i1=$abc$71600$new_n10382 i2=$abc$71600$new_n10375 nq=$abc$71600$new_n10398
.subckt and21nor_x0 i0=$abc$71600$new_n5750 i1=$abc$71600$new_n10373 i2=$abc$71600$new_n10398 nq=$abc$71600$new_n10399
.subckt nand2_x0 i0=$abc$71600$new_n10399 i1=$abc$71600$new_n10278 nq=$abc$71600$new_n10400
.subckt or2_x1 i0=$abc$71600$new_n10400 i1=$abc$71600$new_n10361 q=$abc$71600$new_n10401
.subckt and2_x1 i0=$abc$71600$new_n10401 i1=$abc$71600$new_n10360 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68689
.subckt nor2_x0 i0=$abc$71600$new_n10278 i1=alu_m.result[3] nq=$abc$71600$new_n10403
.subckt nand2_x0 i0=$abc$71600$new_n10282 i1=$abc$71600$new_n6260 nq=$abc$71600$new_n10404
.subckt nand4_x0 i0=$abc$71600$new_n7080 i1=$auto$ff.cc:721:flip_bits$71356 i2=$auto$ff.cc:721:flip_bits$71362 i3=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10405
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71398 i1=$abc$71600$new_n10405 i2=$abc$71600$new_n7077 nq=$abc$71600$new_n10406
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10405 i2=$abc$71600$new_n10406 nq=$abc$71600$new_n10407
.subckt or21nand_x0 i0=$abc$71600$new_n10313 i1=$abc$71600$new_n10306 i2=$abc$71600$new_n7087 nq=$abc$71600$new_n10408
.subckt or21nand_x0 i0=$abc$71600$new_n7081 i1=registers_m.operand2[2] i2=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n10409
.subckt and2_x1 i0=$abc$71600$new_n10409 i1=$abc$71600$new_n7077 q=$abc$71600$new_n10410
.subckt nand2_x0 i0=$abc$71600$new_n10410 i1=$abc$71600$new_n10408 nq=$abc$71600$new_n10411
.subckt nand2_x0 i0=$abc$71600$new_n10411 i1=$abc$71600$new_n10407 nq=$abc$71600$new_n10412
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10157 i2=alu_m.quotient[3] nq=$abc$71600$new_n10413
.subckt nand4_x0 i0=$abc$71600$new_n10179 i1=$abc$71600$new_n10158 i2=registers_m.ir[8] i3=$abc$71600$new_n3098 nq=$abc$71600$new_n10414
.subckt nand3_x0 i0=$abc$71600$new_n10414 i1=$abc$71600$new_n10413 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10415
.subckt and2_x1 i0=$abc$71600$new_n10415 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10416
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10115 i2=$abc$71600$new_n10416 nq=$abc$71600$new_n10417
.subckt or21nand_x0 i0=$abc$71600$new_n10374 i1=$abc$71600$new_n10283 i2=registers_m.operand1[3] nq=$abc$71600$new_n10418
.subckt or21nand_x0 i0=$abc$71600$new_n5183 i1=$abc$71600$new_n5185 i2=$abc$71600$new_n10345 nq=$abc$71600$new_n10419
.subckt nand2_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5279 nq=$abc$71600$new_n10420
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3026 nq=$abc$71600$new_n10421
.subckt nand3_x0 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n6219 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10422
.subckt and3_x1 i0=$abc$71600$new_n10422 i1=$abc$71600$new_n10421 i2=$abc$71600$new_n6249 q=$abc$71600$new_n10423
.subckt and2_x1 i0=$abc$71600$new_n10392 i1=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n10424
.subckt nexor2_x0 i0=$abc$71600$new_n10392 i1=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n10425
.subckt nand2_x0 i0=$abc$71600$new_n10425 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10426
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[11] nq=$abc$71600$new_n10427
.subckt and2_x1 i0=$abc$71600$new_n10427 i1=$abc$71600$new_n10426 q=$abc$71600$new_n10428
.subckt and4_x1 i0=$abc$71600$new_n10428 i1=$abc$71600$new_n10423 i2=$abc$71600$new_n10420 i3=$abc$71600$new_n10419 q=$abc$71600$new_n10429
.subckt and2_x1 i0=$abc$71600$new_n10429 i1=$abc$71600$new_n10418 q=$abc$71600$new_n10430
.subckt nand3_x0 i0=$abc$71600$new_n10430 i1=$abc$71600$new_n10417 i2=$abc$71600$new_n10278 nq=$abc$71600$new_n10431
.subckt and21nor_x0 i0=$abc$71600$new_n5750 i1=$abc$71600$new_n10412 i2=$abc$71600$new_n10431 nq=$abc$71600$new_n10432
.subckt and21nor_x0 i0=$abc$71600$new_n10432 i1=$abc$71600$new_n10404 i2=$abc$71600$new_n10403 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68691
.subckt or2_x1 i0=$abc$71600$new_n5790 i1=$abc$71600$new_n4276 q=$abc$71600$new_n10434
.subckt nand2_x0 i0=$abc$71600$new_n10434 i1=$abc$71600$new_n10281 nq=$abc$71600$new_n10435
.subckt and3_x1 i0=$abc$71600$new_n10435 i1=$abc$71600$new_n6431 i2=$abc$71600$new_n6391 q=$abc$71600$new_n10436
.subckt and2_x1 i0=$abc$71600$new_n5708 i1=registers_m.operand2[2] q=$abc$71600$new_n10437
.subckt nand4_x0 i0=$abc$71600$new_n5708 i1=registers_m.operand2[2] i2=$auto$ff.cc:721:flip_bits$71362 i3=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10438
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71404 i1=$abc$71600$new_n10438 i2=$abc$71600$new_n7077 nq=$abc$71600$new_n10439
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10438 i2=$abc$71600$new_n10439 nq=$abc$71600$new_n10440
.subckt or21nand_x0 i0=$abc$71600$new_n10306 i1=$abc$71600$new_n10313 i2=$abc$71600$new_n10437 nq=$abc$71600$new_n10441
.subckt or21nand_x0 i0=$abc$71600$new_n5709 i1=$auto$ff.cc:721:flip_bits$71356 i2=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n10442
.subckt and2_x1 i0=$abc$71600$new_n10442 i1=$abc$71600$new_n7077 q=$abc$71600$new_n10443
.subckt nand2_x0 i0=$abc$71600$new_n10443 i1=$abc$71600$new_n10441 nq=$abc$71600$new_n10444
.subckt nand2_x0 i0=$abc$71600$new_n10444 i1=$abc$71600$new_n10440 nq=$abc$71600$new_n10445
.subckt nand2_x0 i0=$abc$71600$new_n10445 i1=$abc$71600$new_n5750 nq=$abc$71600$new_n10446
.subckt nand4_x0 i0=$abc$71600$new_n10179 i1=$abc$71600$new_n10160 i2=registers_m.ir[8] i3=$abc$71600$new_n3097 nq=$abc$71600$new_n10447
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10159 i2=alu_m.quotient[4] nq=$abc$71600$new_n10448
.subckt and2_x1 i0=$abc$71600$new_n10448 i1=$abc$71600$new_n4177 q=$abc$71600$new_n10449
.subckt and21nor_x0 i0=$abc$71600$new_n10449 i1=$abc$71600$new_n10447 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10450
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10113 i2=$abc$71600$new_n10450 nq=$abc$71600$new_n10451
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5182 i2=$abc$71600$new_n4959 nq=$abc$71600$new_n10452
.subckt nand2_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5277 nq=$abc$71600$new_n10453
.subckt or21nand_x0 i0=$abc$71600$new_n10374 i1=$abc$71600$new_n10283 i2=registers_m.operand1[4] nq=$abc$71600$new_n10454
.subckt and3_x1 i0=$abc$71600$new_n10392 i1=$auto$ff.cc:721:flip_bits$71398 i2=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n10455
.subckt nexor2_x0 i0=$abc$71600$new_n10424 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n10456
.subckt nand2_x0 i0=$abc$71600$new_n10456 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10457
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[12] nq=$abc$71600$new_n10458
.subckt or3_x1 i0=$abc$71600$new_n5790 i1=$abc$71600$new_n4276 i2=$abc$71600$new_n4173 q=$abc$71600$new_n10459
.subckt nand3_x0 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n6395 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10460
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3025 nq=$abc$71600$new_n10461
.subckt and2_x1 i0=$abc$71600$new_n10461 i1=$abc$71600$new_n10460 q=$abc$71600$new_n10462
.subckt and3_x1 i0=$abc$71600$new_n10462 i1=$abc$71600$new_n10459 i2=$abc$71600$new_n10458 q=$abc$71600$new_n10463
.subckt and2_x1 i0=$abc$71600$new_n10463 i1=$abc$71600$new_n10457 q=$abc$71600$new_n10464
.subckt and3_x1 i0=$abc$71600$new_n10464 i1=$abc$71600$new_n10454 i2=$abc$71600$new_n10453 q=$abc$71600$new_n10465
.subckt and2_x1 i0=$abc$71600$new_n10465 i1=$abc$71600$new_n10452 q=$abc$71600$new_n10466
.subckt and2_x1 i0=$abc$71600$new_n10466 i1=$abc$71600$new_n10451 q=$abc$71600$new_n10467
.subckt nand2_x0 i0=$abc$71600$new_n10467 i1=$abc$71600$new_n10446 nq=$abc$71600$new_n10468
.subckt or21nand_x0 i0=$abc$71600$new_n10468 i1=$abc$71600$new_n10436 i2=$abc$71600$new_n10278 nq=$abc$71600$new_n10469
.subckt or2_x1 i0=$abc$71600$new_n10278 i1=$abc$71600$new_n3225 q=$abc$71600$new_n10470
.subckt nand2_x0 i0=$abc$71600$new_n10470 i1=$abc$71600$new_n10469 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68693
.subckt nor2_x0 i0=$abc$71600$new_n10278 i1=alu_m.result[5] nq=$abc$71600$new_n10472
.subckt or3_x1 i0=$abc$71600$new_n10281 i1=$abc$71600$new_n6305 i2=$abc$71600$new_n6304 q=$abc$71600$new_n10473
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10161 i2=alu_m.quotient[5] nq=$abc$71600$new_n10474
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10162 i2=$abc$71600$new_n3096 nq=$abc$71600$new_n10475
.subckt nand3_x0 i0=$abc$71600$new_n10475 i1=$abc$71600$new_n10474 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10476
.subckt and2_x1 i0=$abc$71600$new_n10476 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10477
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10111 i2=$abc$71600$new_n10477 nq=$abc$71600$new_n10478
.subckt and3_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand2[2] q=$abc$71600$new_n10479
.subckt nand3_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand2[2] nq=$abc$71600$new_n10480
.subckt and4_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand2[2] i3=$auto$ff.cc:721:flip_bits$71362 q=$abc$71600$new_n10481
.subckt nand4_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand2[2] i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10482
.subckt nand2_x0 i0=$abc$71600$new_n10481 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10483
.subckt or21nand_x0 i0=$abc$71600$new_n10482 i1=registers_m.operand2[4] i2=registers_m.operand1[5] nq=$abc$71600$new_n10484
.subckt and2_x1 i0=$abc$71600$new_n10484 i1=$abc$71600$new_n7076 q=$abc$71600$new_n10485
.subckt or21nand_x0 i0=$abc$71600$new_n10309 i1=$abc$71600$new_n10483 i2=$abc$71600$new_n10485 nq=$abc$71600$new_n10486
.subckt nand2_x0 i0=$abc$71600$new_n10480 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n10487
.subckt or21nand_x0 i0=$abc$71600$new_n10306 i1=$abc$71600$new_n10313 i2=$abc$71600$new_n10479 nq=$abc$71600$new_n10488
.subckt and21nor_x0 i0=$abc$71600$new_n10488 i1=$abc$71600$new_n10487 i2=$abc$71600$new_n7076 nq=$abc$71600$new_n10489
.subckt nor2_x0 i0=$abc$71600$new_n10489 i1=$abc$71600$new_n5751 nq=$abc$71600$new_n10490
.subckt nand2_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5195 nq=$abc$71600$new_n10491
.subckt nand2_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5276 nq=$abc$71600$new_n10492
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3024 nq=$abc$71600$new_n10493
.subckt and2_x1 i0=registers_m.ir[6] i1=$abc$71600$new_n3032 q=$abc$71600$new_n10494
.subckt nand3_x0 i0=$abc$71600$new_n10494 i1=$abc$71600$new_n10255 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10495
.subckt and2_x1 i0=$abc$71600$new_n10495 i1=$abc$71600$new_n10493 q=$abc$71600$new_n10496
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[13] nq=$abc$71600$new_n10497
.subckt and2_x1 i0=$abc$71600$new_n10497 i1=$abc$71600$new_n10496 q=$abc$71600$new_n10498
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71392 i1=$auto$ff.cc:721:flip_bits$71398 i2=$auto$ff.cc:721:flip_bits$71404 i3=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n10499
.subckt nand4_x0 i0=$abc$71600$new_n10499 i1=$abc$71600$new_n10390 i2=$abc$71600$new_n3210 i3=registers_m.ir[1] nq=$abc$71600$new_n10500
.subckt nexor2_x0 i0=$abc$71600$new_n10455 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n10501
.subckt nand2_x0 i0=$abc$71600$new_n10501 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10502
.subckt or21nand_x0 i0=$abc$71600$new_n10374 i1=$abc$71600$new_n10283 i2=registers_m.operand1[5] nq=$abc$71600$new_n10503
.subckt and3_x1 i0=$abc$71600$new_n10503 i1=$abc$71600$new_n10498 i2=$abc$71600$new_n10492 q=$abc$71600$new_n10504
.subckt nand3_x0 i0=$abc$71600$new_n10504 i1=$abc$71600$new_n10502 i2=$abc$71600$new_n10491 nq=$abc$71600$new_n10505
.subckt and21nor_x0 i0=$abc$71600$new_n5407 i1=$abc$71600$new_n5609 i2=$abc$71600$new_n6262 nq=$abc$71600$new_n10506
.subckt and21nor_x0 i0=$abc$71600$new_n10486 i1=$abc$71600$new_n10490 i2=$abc$71600$new_n10505 nq=$abc$71600$new_n10507
.subckt and4_x1 i0=$abc$71600$new_n10507 i1=$abc$71600$new_n10506 i2=$abc$71600$new_n10478 i3=$abc$71600$new_n10278 q=$abc$71600$new_n10508
.subckt and21nor_x0 i0=$abc$71600$new_n10508 i1=$abc$71600$new_n10473 i2=$abc$71600$new_n10472 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68695
.subckt nor2_x0 i0=$abc$71600$new_n10278 i1=alu_m.result[6] nq=$abc$71600$new_n10510
.subckt nor2_x0 i0=$abc$71600$new_n6117 i1=$abc$71600$new_n4276 nq=$abc$71600$new_n10511
.subckt or21nand_x0 i0=$abc$71600$new_n5404 i1=$abc$71600$new_n6155 i2=$abc$71600$new_n10511 nq=$abc$71600$new_n10512
.subckt nand2_x0 i0=$abc$71600$new_n10512 i1=$abc$71600$new_n10270 nq=$abc$71600$new_n10513
.subckt nand3_x0 i0=$abc$71600$new_n10513 i1=$abc$71600$new_n6167 i2=$abc$71600$new_n6113 nq=$abc$71600$new_n10514
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10163 i2=alu_m.quotient[6] nq=$abc$71600$new_n10515
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10164 i2=$abc$71600$new_n3095 nq=$abc$71600$new_n10516
.subckt nand3_x0 i0=$abc$71600$new_n10516 i1=$abc$71600$new_n10515 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10517
.subckt and2_x1 i0=$abc$71600$new_n10517 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10518
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10109 i2=$abc$71600$new_n10518 nq=$abc$71600$new_n10519
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5178 i2=$abc$71600$new_n4968 nq=$abc$71600$new_n10520
.subckt nand2_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5274 nq=$abc$71600$new_n10521
.subckt or21nand_x0 i0=$abc$71600$new_n10374 i1=$abc$71600$new_n10283 i2=registers_m.operand1[6] nq=$abc$71600$new_n10522
.subckt nor2_x0 i0=$abc$71600$new_n10500 i1=registers_m.operand1[6] nq=$abc$71600$new_n10523
.subckt nexor2_x0 i0=$abc$71600$new_n10500 i1=registers_m.operand1[6] nq=$abc$71600$new_n10524
.subckt nand2_x0 i0=$abc$71600$new_n10524 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10525
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[14] nq=$abc$71600$new_n10526
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3023 nq=$abc$71600$new_n10527
.subckt nand3_x0 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n6123 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10528
.subckt and4_x1 i0=$abc$71600$new_n10528 i1=$abc$71600$new_n10527 i2=$abc$71600$new_n10526 i3=$abc$71600$new_n10525 q=$abc$71600$new_n10529
.subckt and4_x1 i0=$abc$71600$new_n10529 i1=$abc$71600$new_n10522 i2=$abc$71600$new_n10521 i3=$abc$71600$new_n10520 q=$abc$71600$new_n10530
.subckt and3_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand2[2] q=$abc$71600$new_n10531
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand2[2] i3=$auto$ff.cc:721:flip_bits$71362 q=$abc$71600$new_n10532
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand2[2] i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10533
.subckt nand2_x0 i0=$abc$71600$new_n10532 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10534
.subckt or21nand_x0 i0=$abc$71600$new_n10533 i1=registers_m.operand2[4] i2=registers_m.operand1[6] nq=$abc$71600$new_n10535
.subckt and2_x1 i0=$abc$71600$new_n10535 i1=$abc$71600$new_n7076 q=$abc$71600$new_n10536
.subckt or21nand_x0 i0=$abc$71600$new_n10309 i1=$abc$71600$new_n10534 i2=$abc$71600$new_n10536 nq=$abc$71600$new_n10537
.subckt mux2_x1 cmd=$abc$71600$new_n10531 i0=$auto$ff.cc:721:flip_bits$71416 i1=$abc$71600$new_n10314 q=$abc$71600$new_n10538
.subckt nand2_x0 i0=$abc$71600$new_n10538 i1=$abc$71600$new_n7077 nq=$abc$71600$new_n10539
.subckt nand3_x0 i0=$abc$71600$new_n10539 i1=$abc$71600$new_n10537 i2=$abc$71600$new_n5750 nq=$abc$71600$new_n10540
.subckt and4_x1 i0=$abc$71600$new_n10540 i1=$abc$71600$new_n10530 i2=$abc$71600$new_n10519 i3=$abc$71600$new_n10278 q=$abc$71600$new_n10541
.subckt and21nor_x0 i0=$abc$71600$new_n10541 i1=$abc$71600$new_n10514 i2=$abc$71600$new_n10510 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68697
.subckt nor2_x0 i0=$abc$71600$new_n10278 i1=alu_m.result[7] nq=$abc$71600$new_n10543
.subckt nand3_x0 i0=$abc$71600$new_n5550 i1=$abc$71600$new_n5427 i2=$abc$71600$new_n4275 nq=$abc$71600$new_n10544
.subckt nand2_x0 i0=$abc$71600$new_n10544 i1=$abc$71600$new_n10270 nq=$abc$71600$new_n10545
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10165 i2=alu_m.quotient[7] nq=$abc$71600$new_n10546
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10166 i2=$abc$71600$new_n3094 nq=$abc$71600$new_n10547
.subckt nand3_x0 i0=$abc$71600$new_n10547 i1=$abc$71600$new_n10546 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10548
.subckt nand2_x0 i0=$abc$71600$new_n10548 i1=$abc$71600$new_n4183 nq=$abc$71600$new_n10549
.subckt and21nor_x0 i0=$abc$71600$new_n4178 i1=$abc$71600$new_n10108 i2=$abc$71600$new_n10549 nq=$abc$71600$new_n10550
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5175 i2=$abc$71600$new_n5174 nq=$abc$71600$new_n10551
.subckt nand2_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5289 nq=$abc$71600$new_n10552
.subckt nand4_x0 i0=$abc$71600$new_n5550 i1=$abc$71600$new_n5427 i2=$abc$71600$new_n4275 i3=$abc$71600$new_n4172 nq=$abc$71600$new_n10553
.subckt nor3_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 nq=$abc$71600$new_n10554
.subckt nand3_x0 i0=$abc$71600$new_n10554 i1=$auto$ff.cc:721:flip_bits$71362 i2=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10555
.subckt and21nor_x0 i0=registers_m.operand1[7] i1=$abc$71600$new_n10555 i2=$abc$71600$new_n7077 nq=$abc$71600$new_n10556
.subckt or21nand_x0 i0=$abc$71600$new_n10309 i1=$abc$71600$new_n10555 i2=$abc$71600$new_n10556 nq=$abc$71600$new_n10557
.subckt mux2_x1 cmd=$abc$71600$new_n10554 i0=$auto$ff.cc:721:flip_bits$71422 i1=$abc$71600$new_n10314 q=$abc$71600$new_n10558
.subckt and21nor_x0 i0=$abc$71600$new_n10558 i1=$abc$71600$new_n7077 i2=$abc$71600$new_n5751 nq=$abc$71600$new_n10559
.subckt nor3_x0 i0=$abc$71600$new_n10500 i1=registers_m.operand1[6] i2=registers_m.operand1[7] nq=$abc$71600$new_n10560
.subckt nexor2_x0 i0=$abc$71600$new_n10523 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n10561
.subckt nand2_x0 i0=$abc$71600$new_n10561 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10562
.subckt or21nand_x0 i0=$abc$71600$new_n10297 i1=$abc$71600$new_n10283 i2=registers_m.operand1[7] nq=$abc$71600$new_n10563
.subckt or21nand_x0 i0=$abc$71600$new_n10295 i1=$abc$71600$new_n10294 i2=registers_m.operand1[15] nq=$abc$71600$new_n10564
.subckt nand3_x0 i0=$abc$71600$new_n10252 i1=registers_m.ir[6] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n10565
.subckt nand3_x0 i0=$abc$71600$new_n10255 i1=$abc$71600$new_n5439 i2=$abc$71600$new_n3163 nq=$abc$71600$new_n10566
.subckt and2_x1 i0=$abc$71600$new_n10566 i1=$abc$71600$new_n5746 q=$abc$71600$new_n10567
.subckt and3_x1 i0=$abc$71600$new_n10567 i1=$abc$71600$new_n10565 i2=$abc$71600$new_n10564 q=$abc$71600$new_n10568
.subckt nand3_x0 i0=$abc$71600$new_n10568 i1=$abc$71600$new_n10563 i2=$abc$71600$new_n10562 nq=$abc$71600$new_n10569
.subckt and21nor_x0 i0=$abc$71600$new_n10557 i1=$abc$71600$new_n10559 i2=$abc$71600$new_n10569 nq=$abc$71600$new_n10570
.subckt nand4_x0 i0=$abc$71600$new_n10570 i1=$abc$71600$new_n10553 i2=$abc$71600$new_n10552 i3=$abc$71600$new_n10551 nq=$abc$71600$new_n10571
.subckt nor2_x0 i0=$abc$71600$new_n10550 i1=$abc$71600$new_n10279 nq=$abc$71600$new_n10572
.subckt and21nor_x0 i0=$abc$71600$new_n5565 i1=$abc$71600$new_n10545 i2=$abc$71600$new_n10571 nq=$abc$71600$new_n10573
.subckt and21nor_x0 i0=$abc$71600$new_n10573 i1=$abc$71600$new_n10572 i2=$abc$71600$new_n10543 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68699
.subckt and4_x1 i0=$abc$71600$new_n4252 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3166 i3=memory_registers_m.micro_data[78] q=$abc$71600$new_n10575
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=memory_registers_m.micro_data[79] i2=$abc$71600$new_n3166 i3=memory_registers_m.micro_data[78] nq=$abc$71600$new_n10576
.subckt nand2_x0 i0=$abc$71600$new_n10250 i1=$abc$71600$new_n4254 nq=$abc$71600$new_n10577
.subckt and4_x1 i0=$abc$71600$new_n10577 i1=$abc$71600$new_n10268 i2=$abc$71600$new_n10262 i3=$abc$71600$new_n5751 q=$abc$71600$new_n10578
.subckt and4_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3167 i2=$abc$71600$new_n3166 i3=memory_registers_m.micro_data[78] q=$abc$71600$new_n10579
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3167 i2=$abc$71600$new_n3166 i3=memory_registers_m.micro_data[78] nq=$abc$71600$new_n10580
.subckt and4_x1 i0=$abc$71600$new_n10580 i1=$abc$71600$new_n10248 i2=$abc$71600$new_n5741 i3=$abc$71600$new_n4249 q=$abc$71600$new_n10581
.subckt nand2_x0 i0=$abc$71600$new_n10249 i1=$abc$71600$new_n5740 nq=$abc$71600$new_n10582
.subckt and21nor_x0 i0=$abc$71600$new_n10578 i1=$abc$71600$new_n10581 i2=$abc$71600$new_n10582 nq=$abc$71600$new_n10583
.subckt and3_x1 i0=$abc$71600$new_n10583 i1=$abc$71600$new_n10246 i2=$abc$71600$new_n10245 q=$abc$71600$new_n10584
.subckt nand3_x0 i0=$abc$71600$new_n10583 i1=$abc$71600$new_n10246 i2=$abc$71600$new_n10245 nq=$abc$71600$new_n10585
.subckt and2_x1 i0=$abc$71600$new_n10585 i1=$abc$71600$new_n3198 q=$abc$71600$new_n10586
.subckt or21nand_x0 i0=$abc$71600$new_n6983 i1=$abc$71600$new_n6985 i2=$abc$71600$new_n10513 nq=$abc$71600$new_n10587
.subckt or3_x1 i0=$abc$71600$new_n10287 i1=$abc$71600$new_n10100 i2=$abc$71600$new_n10017 q=$abc$71600$new_n10588
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5317 i2=$abc$71600$new_n4589 q=$abc$71600$new_n10589
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71452 i1=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n10590
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71440 i1=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n10591
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71428 i1=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n10592
.subckt and4_x1 i0=$abc$71600$new_n10592 i1=$abc$71600$new_n10591 i2=$abc$71600$new_n10590 i3=$abc$71600$new_n10560 q=$abc$71600$new_n10593
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71440 i1=$auto$ff.cc:721:flip_bits$71446 i2=$auto$ff.cc:721:flip_bits$71452 i3=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n10594
.subckt and4_x1 i0=$abc$71600$new_n10594 i1=$abc$71600$new_n10560 i2=$auto$ff.cc:721:flip_bits$71428 i3=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n10595
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71464 i1=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n10596
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71464 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n10597
.subckt nor3_x0 i0=$abc$71600$new_n10500 i1=$abc$71600$new_n4826 i2=registers_m.operand1[8] nq=$abc$71600$new_n10598
.subckt nor4_x0 i0=$abc$71600$new_n10500 i1=$abc$71600$new_n4826 i2=registers_m.operand1[8] i3=registers_m.operand1[9] nq=$abc$71600$new_n10599
.subckt and3_x1 i0=$abc$71600$new_n10598 i1=$abc$71600$new_n10591 i2=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n10600
.subckt and4_x1 i0=$abc$71600$new_n10598 i1=$abc$71600$new_n10591 i2=$abc$71600$new_n10590 i3=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n10601
.subckt and2_x1 i0=$abc$71600$new_n10601 i1=$auto$ff.cc:721:flip_bits$71464 q=$abc$71600$new_n10602
.subckt and3_x1 i0=$abc$71600$new_n10601 i1=$auto$ff.cc:721:flip_bits$71464 i2=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n10603
.subckt and3_x1 i0=$abc$71600$new_n10596 i1=$abc$71600$new_n10595 i2=$auto$ff.cc:721:flip_bits$71476 q=$abc$71600$new_n10604
.subckt nexor2_x0 i0=$abc$71600$new_n10603 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n10605
.subckt and2_x1 i0=$abc$71600$new_n10605 i1=$abc$71600$new_n10260 q=$abc$71600$new_n10606
.subckt nor4_x0 i0=registers_m.ir[5] i1=registers_m.ir[4] i2=registers_m.ir[3] i3=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10607
.subckt or4_x1 i0=registers_m.ir[5] i1=registers_m.ir[4] i2=registers_m.ir[3] i3=$auto$ff.cc:721:flip_bits$71368 q=$abc$71600$new_n10608
.subckt nand2_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n5712 nq=$abc$71600$new_n10609
.subckt or21nand_x0 i0=$abc$71600$new_n10608 i1=$abc$71600$new_n5713 i2=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n10610
.subckt and3_x1 i0=$abc$71600$new_n10610 i1=$abc$71600$new_n4310 i2=$abc$71600$new_n4181 q=$abc$71600$new_n10611
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10609 i2=$abc$71600$new_n10611 nq=$abc$71600$new_n10612
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71380 q=$abc$71600$new_n10613
.subckt nand3_x0 i0=$abc$71600$new_n10579 i1=$abc$71600$new_n5589 i2=$abc$71600$new_n4284 nq=$abc$71600$new_n10614
.subckt nand4_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=$abc$71600$new_n4177 i3=alu_m.dividend[0] nq=$abc$71600$new_n10615
.subckt nand2_x0 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3037 nq=$abc$71600$new_n10616
.subckt nand2_x0 i0=$abc$71600$new_n10616 i1=$abc$71600$new_n10614 nq=$abc$71600$new_n10617
.subckt and21nor_x0 i0=registers_m.operand1[0] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10617 nq=$abc$71600$new_n10618
.subckt nand2_x0 i0=$abc$71600$new_n10618 i1=$abc$71600$new_n10612 nq=$abc$71600$new_n10619
.subckt nor2_x0 i0=$abc$71600$new_n10619 i1=$abc$71600$new_n10589 nq=$abc$71600$new_n10620
.subckt and21nor_x0 i0=$abc$71600$new_n5128 i1=$abc$71600$new_n10345 i2=$abc$71600$new_n10606 nq=$abc$71600$new_n10621
.subckt and4_x1 i0=$abc$71600$new_n10621 i1=$abc$71600$new_n10620 i2=$abc$71600$new_n10615 i3=$abc$71600$new_n10584 q=$abc$71600$new_n10622
.subckt and2_x1 i0=$abc$71600$new_n10622 i1=$abc$71600$new_n10588 q=$abc$71600$new_n10623
.subckt and21nor_x0 i0=$abc$71600$new_n10623 i1=$abc$71600$new_n10587 i2=$abc$71600$new_n10586 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68701
.subckt and2_x1 i0=$abc$71600$new_n10585 i1=$abc$71600$new_n3197 q=$abc$71600$new_n10625
.subckt nand3_x0 i0=$abc$71600$new_n10545 i1=$abc$71600$new_n7062 i2=$abc$71600$new_n7020 nq=$abc$71600$new_n10626
.subckt or21nand_x0 i0=$abc$71600$new_n10098 i1=$abc$71600$new_n10019 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10627
.subckt and2_x1 i0=registers_m.ir[8] i1=$abc$71600$new_n3022 q=$abc$71600$new_n10628
.subckt nand2_x0 i0=registers_m.ir[8] i1=$abc$71600$new_n3022 nq=$abc$71600$new_n10629
.subckt nand3_x0 i0=alu_m.dividend[0] i1=registers_m.ir[8] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n10630
.subckt nand4_x0 i0=alu_m.dividend[0] i1=$abc$71600$new_n3160 i2=registers_m.ir[8] i3=$abc$71600$new_n3022 nq=$abc$71600$new_n10631
.subckt nand2_x0 i0=$abc$71600$new_n10630 i1=alu_m.dividend[1] nq=$abc$71600$new_n10632
.subckt and2_x1 i0=$abc$71600$new_n10631 i1=$abc$71600$new_n4177 q=$abc$71600$new_n10633
.subckt and21nor_x0 i0=$abc$71600$new_n10633 i1=$abc$71600$new_n10632 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10634
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5323 i2=$abc$71600$new_n5321 q=$abc$71600$new_n10635
.subckt or2_x1 i0=$abc$71600$new_n10346 i1=$abc$71600$new_n5127 q=$abc$71600$new_n10636
.subckt or21nand_x0 i0=$abc$71600$new_n10261 i1=$abc$71600$new_n10604 i2=$abc$71600$new_n10576 nq=$abc$71600$new_n10637
.subckt nand2_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n10325 nq=$abc$71600$new_n10638
.subckt or21nand_x0 i0=$abc$71600$new_n10608 i1=$abc$71600$new_n10326 i2=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n10639
.subckt and2_x1 i0=$abc$71600$new_n10639 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10640
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10638 i2=$abc$71600$new_n10640 nq=$abc$71600$new_n10641
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71476 i1=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n10642
.subckt and4_x1 i0=$abc$71600$new_n10642 i1=$abc$71600$new_n10593 i2=$auto$ff.cc:721:flip_bits$71464 i3=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n10643
.subckt nand2_x0 i0=$abc$71600$new_n10643 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10644
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71386 q=$abc$71600$new_n10645
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n10646
.subckt and3_x1 i0=$abc$71600$new_n10646 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n10647
.subckt nand4_x0 i0=$abc$71600$new_n10596 i1=$abc$71600$new_n10595 i2=$auto$ff.cc:721:flip_bits$71476 i3=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n10648
.subckt and2_x1 i0=$abc$71600$new_n10645 i1=$abc$71600$new_n10644 q=$abc$71600$new_n10649
.subckt and21nor_x0 i0=$abc$71600$new_n3036 i1=$abc$71600$new_n10637 i2=$abc$71600$new_n10647 nq=$abc$71600$new_n10650
.subckt and3_x1 i0=$abc$71600$new_n10650 i1=$abc$71600$new_n10649 i2=$abc$71600$new_n10641 q=$abc$71600$new_n10651
.subckt nand3_x0 i0=$abc$71600$new_n10651 i1=$abc$71600$new_n10636 i2=$abc$71600$new_n10584 nq=$abc$71600$new_n10652
.subckt or2_x1 i0=$abc$71600$new_n10652 i1=$abc$71600$new_n10635 q=$abc$71600$new_n10653
.subckt and21nor_x0 i0=$abc$71600$new_n10627 i1=$abc$71600$new_n10634 i2=$abc$71600$new_n10653 nq=$abc$71600$new_n10654
.subckt and21nor_x0 i0=$abc$71600$new_n10654 i1=$abc$71600$new_n10626 i2=$abc$71600$new_n10625 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68703
.subckt nand2_x0 i0=$abc$71600$new_n10585 i1=$abc$71600$new_n3196 nq=$abc$71600$new_n10656
.subckt and21nor_x0 i0=$abc$71600$new_n4175 i1=$abc$71600$new_n6806 i2=$abc$71600$new_n4276 nq=$abc$71600$new_n10657
.subckt and21nor_x0 i0=$abc$71600$new_n5649 i1=$abc$71600$new_n10657 i2=$abc$71600$new_n10271 nq=$abc$71600$new_n10658
.subckt or21nand_x0 i0=$abc$71600$new_n10096 i1=$abc$71600$new_n10021 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10659
.subckt nor2_x0 i0=alu_m.dividend[0] i1=alu_m.dividend[1] nq=$abc$71600$new_n10660
.subckt or2_x1 i0=alu_m.dividend[0] i1=alu_m.dividend[1] q=$abc$71600$new_n10661
.subckt nand4_x0 i0=$abc$71600$new_n10661 i1=$abc$71600$new_n3159 i2=registers_m.ir[8] i3=$abc$71600$new_n3022 nq=$abc$71600$new_n10662
.subckt or21nand_x0 i0=$abc$71600$new_n10660 i1=$abc$71600$new_n10629 i2=alu_m.dividend[2] nq=$abc$71600$new_n10663
.subckt nand3_x0 i0=$abc$71600$new_n10663 i1=$abc$71600$new_n10662 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10664
.subckt and2_x1 i0=$abc$71600$new_n10664 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10665
.subckt and2_x1 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5123 q=$abc$71600$new_n10666
.subckt nand4_x0 i0=$abc$71600$new_n10642 i1=$abc$71600$new_n10601 i2=$auto$ff.cc:721:flip_bits$71464 i3=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n10667
.subckt and21nor_x0 i0=$abc$71600$new_n10260 i1=$abc$71600$new_n10648 i2=$abc$71600$new_n10575 nq=$abc$71600$new_n10668
.subckt mux2_x1 cmd=$auto$ff.cc:721:flip_bits$71488 i0=$abc$71600$new_n10668 i1=$abc$71600$new_n10644 q=$abc$71600$new_n10669
.subckt nand3_x0 i0=$abc$71600$new_n10657 i1=$abc$71600$new_n5649 i2=$abc$71600$new_n4172 nq=$abc$71600$new_n10670
.subckt nand2_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n10364 nq=$abc$71600$new_n10671
.subckt or21nand_x0 i0=$abc$71600$new_n10608 i1=$abc$71600$new_n10365 i2=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n10672
.subckt and2_x1 i0=$abc$71600$new_n10672 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10673
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10671 i2=$abc$71600$new_n10673 nq=$abc$71600$new_n10674
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71392 q=$abc$71600$new_n10675
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n10676
.subckt and3_x1 i0=$abc$71600$new_n10676 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n10677
.subckt and21nor_x0 i0=registers_m.operand1[2] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10677 nq=$abc$71600$new_n10678
.subckt and4_x1 i0=$abc$71600$new_n10678 i1=$abc$71600$new_n10674 i2=$abc$71600$new_n10670 i3=$abc$71600$new_n10669 q=$abc$71600$new_n10679
.subckt nand2_x0 i0=$abc$71600$new_n10679 i1=$abc$71600$new_n10584 nq=$abc$71600$new_n10680
.subckt nor2_x0 i0=$abc$71600$new_n10680 i1=$abc$71600$new_n10666 nq=$abc$71600$new_n10681
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5256 i2=$abc$71600$new_n4596 nq=$abc$71600$new_n10682
.subckt nand2_x0 i0=$abc$71600$new_n10682 i1=$abc$71600$new_n10681 nq=$abc$71600$new_n10683
.subckt and21nor_x0 i0=$abc$71600$new_n10659 i1=$abc$71600$new_n10665 i2=$abc$71600$new_n10683 nq=$abc$71600$new_n10684
.subckt or21nand_x0 i0=$abc$71600$new_n6827 i1=$abc$71600$new_n10658 i2=$abc$71600$new_n10684 nq=$abc$71600$new_n10685
.subckt and2_x1 i0=$abc$71600$new_n10685 i1=$abc$71600$new_n10656 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68705
.subckt and2_x1 i0=$abc$71600$new_n10585 i1=$abc$71600$new_n3195 q=$abc$71600$new_n10687
.subckt or2_x1 i0=$abc$71600$new_n10281 i1=$abc$71600$new_n6903 q=$abc$71600$new_n10688
.subckt or21nand_x0 i0=$abc$71600$new_n10094 i1=$abc$71600$new_n10023 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10689
.subckt nor3_x0 i0=alu_m.dividend[0] i1=alu_m.dividend[1] i2=alu_m.dividend[2] nq=$abc$71600$new_n10690
.subckt or3_x1 i0=alu_m.dividend[0] i1=alu_m.dividend[1] i2=alu_m.dividend[2] q=$abc$71600$new_n10691
.subckt nand4_x0 i0=$abc$71600$new_n10691 i1=$abc$71600$new_n3158 i2=registers_m.ir[8] i3=$abc$71600$new_n3022 nq=$abc$71600$new_n10692
.subckt or21nand_x0 i0=$abc$71600$new_n10690 i1=$abc$71600$new_n10629 i2=alu_m.dividend[3] nq=$abc$71600$new_n10693
.subckt nand3_x0 i0=$abc$71600$new_n10693 i1=$abc$71600$new_n10692 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10694
.subckt and2_x1 i0=$abc$71600$new_n10694 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10695
.subckt and21nor_x0 i0=$abc$71600$new_n5329 i1=$abc$71600$new_n5330 i2=$abc$71600$new_n10349 nq=$abc$71600$new_n10696
.subckt nand2_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5122 nq=$abc$71600$new_n10697
.subckt or21nand_x0 i0=$abc$71600$new_n3035 i1=$abc$71600$new_n10667 i2=$abc$71600$new_n10260 nq=$abc$71600$new_n10698
.subckt nand2_x0 i0=$abc$71600$new_n10698 i1=$abc$71600$new_n10576 nq=$abc$71600$new_n10699
.subckt nand2_x0 i0=$abc$71600$new_n10699 i1=$abc$71600$new_n3034 nq=$abc$71600$new_n10700
.subckt nand4_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n7080 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10701
.subckt and2_x1 i0=$abc$71600$new_n10701 i1=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n10702
.subckt nor2_x0 i0=$abc$71600$new_n10702 i1=$abc$71600$new_n5751 nq=$abc$71600$new_n10703
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10701 i2=$abc$71600$new_n10703 nq=$abc$71600$new_n10704
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71476 i1=$auto$ff.cc:721:flip_bits$71482 i2=$auto$ff.cc:721:flip_bits$71488 i3=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n10705
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71476 i1=$auto$ff.cc:721:flip_bits$71482 i2=$auto$ff.cc:721:flip_bits$71488 i3=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n10706
.subckt and4_x1 i0=$abc$71600$new_n10705 i1=$abc$71600$new_n10593 i2=$auto$ff.cc:721:flip_bits$71464 i3=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n10707
.subckt nand4_x0 i0=$abc$71600$new_n10705 i1=$abc$71600$new_n10593 i2=$auto$ff.cc:721:flip_bits$71464 i3=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n10708
.subckt nand2_x0 i0=$abc$71600$new_n10707 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10709
.subckt and2_x1 i0=$abc$71600$new_n5652 i1=$abc$71600$new_n5407 q=$abc$71600$new_n10710
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n10711
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n10712
.subckt and3_x1 i0=$abc$71600$new_n10712 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n10713
.subckt and21nor_x0 i0=registers_m.operand1[3] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10713 nq=$abc$71600$new_n10714
.subckt nand2_x0 i0=$abc$71600$new_n10714 i1=$abc$71600$new_n6891 nq=$abc$71600$new_n10715
.subckt nor2_x0 i0=$abc$71600$new_n10715 i1=$abc$71600$new_n10710 nq=$abc$71600$new_n10716
.subckt and4_x1 i0=$abc$71600$new_n10716 i1=$abc$71600$new_n10709 i2=$abc$71600$new_n10704 i3=$abc$71600$new_n10700 q=$abc$71600$new_n10717
.subckt nand3_x0 i0=$abc$71600$new_n10717 i1=$abc$71600$new_n10697 i2=$abc$71600$new_n10584 nq=$abc$71600$new_n10718
.subckt or2_x1 i0=$abc$71600$new_n10718 i1=$abc$71600$new_n10696 q=$abc$71600$new_n10719
.subckt and21nor_x0 i0=$abc$71600$new_n10689 i1=$abc$71600$new_n10695 i2=$abc$71600$new_n10719 nq=$abc$71600$new_n10720
.subckt and21nor_x0 i0=$abc$71600$new_n10720 i1=$abc$71600$new_n10688 i2=$abc$71600$new_n10687 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68707
.subckt nand2_x0 i0=$abc$71600$new_n4281 i1=$abc$71600$new_n4275 nq=$abc$71600$new_n10722
.subckt and2_x1 i0=$abc$71600$new_n10722 i1=$abc$71600$new_n5707 q=$abc$71600$new_n10723
.subckt and2_x1 i0=$abc$71600$new_n10723 i1=$abc$71600$new_n10244 q=$abc$71600$new_n10724
.subckt and3_x1 i0=$abc$71600$new_n10724 i1=$abc$71600$new_n10583 i2=$abc$71600$new_n10246 q=$abc$71600$new_n10725
.subckt nand3_x0 i0=$abc$71600$new_n10724 i1=$abc$71600$new_n10583 i2=$abc$71600$new_n10246 nq=$abc$71600$new_n10726
.subckt and2_x1 i0=$abc$71600$new_n10726 i1=$abc$71600$new_n3226 q=$abc$71600$new_n10727
.subckt or21nand_x0 i0=$abc$71600$new_n10092 i1=$abc$71600$new_n10025 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10728
.subckt nor4_x0 i0=alu_m.dividend[0] i1=alu_m.dividend[1] i2=alu_m.dividend[2] i3=alu_m.dividend[3] nq=$abc$71600$new_n10729
.subckt or4_x1 i0=alu_m.dividend[0] i1=alu_m.dividend[1] i2=alu_m.dividend[2] i3=alu_m.dividend[3] q=$abc$71600$new_n10730
.subckt nand4_x0 i0=$abc$71600$new_n10730 i1=$abc$71600$new_n3157 i2=registers_m.ir[8] i3=$abc$71600$new_n3022 nq=$abc$71600$new_n10731
.subckt or21nand_x0 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n10629 i2=alu_m.dividend[4] nq=$abc$71600$new_n10732
.subckt nand3_x0 i0=$abc$71600$new_n10732 i1=$abc$71600$new_n10731 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10733
.subckt and2_x1 i0=$abc$71600$new_n10733 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10734
.subckt nand2_x0 i0=$abc$71600$new_n10734 i1=$abc$71600$new_n10728 nq=$abc$71600$new_n10735
.subckt or2_x1 i0=$abc$71600$new_n10281 i1=$abc$71600$new_n7019 q=$abc$71600$new_n10736
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5254 i2=$abc$71600$new_n4603 q=$abc$71600$new_n10737
.subckt nexor2_x0 i0=$abc$71600$new_n10707 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n10738
.subckt nand2_x0 i0=$abc$71600$new_n10738 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10739
.subckt nand4_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n5708 i2=registers_m.operand2[2] i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10740
.subckt and2_x1 i0=$abc$71600$new_n10740 i1=$auto$ff.cc:721:flip_bits$71500 q=$abc$71600$new_n10741
.subckt nor2_x0 i0=$abc$71600$new_n10741 i1=$abc$71600$new_n5751 nq=$abc$71600$new_n10742
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10740 i2=$abc$71600$new_n10742 nq=$abc$71600$new_n10743
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n10744
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3033 q=$abc$71600$new_n10745
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n10746
.subckt and3_x1 i0=$abc$71600$new_n10746 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n10747
.subckt or2_x1 i0=$abc$71600$new_n10747 i1=$abc$71600$new_n10745 q=$abc$71600$new_n10748
.subckt and21nor_x0 i0=registers_m.operand1[4] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10748 nq=$abc$71600$new_n10749
.subckt and4_x1 i0=$abc$71600$new_n10749 i1=$abc$71600$new_n10743 i2=$abc$71600$new_n10739 i3=$abc$71600$new_n10725 q=$abc$71600$new_n10750
.subckt or21nand_x0 i0=$abc$71600$new_n5118 i1=$abc$71600$new_n10346 i2=$abc$71600$new_n10750 nq=$abc$71600$new_n10751
.subckt nor2_x0 i0=$abc$71600$new_n10751 i1=$abc$71600$new_n10737 nq=$abc$71600$new_n10752
.subckt and2_x1 i0=$abc$71600$new_n10752 i1=$abc$71600$new_n10736 q=$abc$71600$new_n10753
.subckt and21nor_x0 i0=$abc$71600$new_n10753 i1=$abc$71600$new_n10735 i2=$abc$71600$new_n10727 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68709
.subckt and2_x1 i0=$abc$71600$new_n10726 i1=$abc$71600$new_n3227 q=$abc$71600$new_n10755
.subckt or21nand_x0 i0=$abc$71600$new_n10090 i1=$abc$71600$new_n10027 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10756
.subckt and2_x1 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n3157 q=$abc$71600$new_n10757
.subckt nand2_x0 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n3157 nq=$abc$71600$new_n10758
.subckt nand3_x0 i0=$abc$71600$new_n10758 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3156 nq=$abc$71600$new_n10759
.subckt or21nand_x0 i0=$abc$71600$new_n10757 i1=$abc$71600$new_n10629 i2=alu_m.dividend[5] nq=$abc$71600$new_n10760
.subckt nand3_x0 i0=$abc$71600$new_n10760 i1=$abc$71600$new_n10759 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10761
.subckt and2_x1 i0=$abc$71600$new_n10761 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10762
.subckt nand2_x0 i0=$abc$71600$new_n10762 i1=$abc$71600$new_n10756 nq=$abc$71600$new_n10763
.subckt or21nand_x0 i0=$abc$71600$new_n6904 i1=$abc$71600$new_n6941 i2=$abc$71600$new_n10282 nq=$abc$71600$new_n10764
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5335 i2=$abc$71600$new_n5334 q=$abc$71600$new_n10765
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5114 i2=$abc$71600$new_n5016 nq=$abc$71600$new_n10766
.subckt or21nand_x0 i0=$abc$71600$new_n10708 i1=$abc$71600$new_n3033 i2=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n10767
.subckt nand3_x0 i0=$abc$71600$new_n10707 i1=$auto$ff.cc:721:flip_bits$71500 i2=$abc$71600$new_n3032 nq=$abc$71600$new_n10768
.subckt nand3_x0 i0=$abc$71600$new_n10768 i1=$abc$71600$new_n10767 i2=$abc$71600$new_n10260 nq=$abc$71600$new_n10769
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71410 q=$abc$71600$new_n10770
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3032 q=$abc$71600$new_n10771
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n10772
.subckt and3_x1 i0=$abc$71600$new_n10772 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n10773
.subckt or2_x1 i0=$abc$71600$new_n10773 i1=$abc$71600$new_n10771 q=$abc$71600$new_n10774
.subckt and21nor_x0 i0=registers_m.operand1[5] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10774 nq=$abc$71600$new_n10775
.subckt nand2_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n10481 nq=$abc$71600$new_n10776
.subckt or21nand_x0 i0=$abc$71600$new_n10608 i1=$abc$71600$new_n10482 i2=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n10777
.subckt and2_x1 i0=$abc$71600$new_n10777 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10778
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10776 i2=$abc$71600$new_n10778 nq=$abc$71600$new_n10779
.subckt and4_x1 i0=$abc$71600$new_n10779 i1=$abc$71600$new_n10775 i2=$abc$71600$new_n10769 i3=$abc$71600$new_n10725 q=$abc$71600$new_n10780
.subckt nand2_x0 i0=$abc$71600$new_n10780 i1=$abc$71600$new_n10766 nq=$abc$71600$new_n10781
.subckt nor2_x0 i0=$abc$71600$new_n10781 i1=$abc$71600$new_n10765 nq=$abc$71600$new_n10782
.subckt and2_x1 i0=$abc$71600$new_n10782 i1=$abc$71600$new_n10764 q=$abc$71600$new_n10783
.subckt and21nor_x0 i0=$abc$71600$new_n10783 i1=$abc$71600$new_n10763 i2=$abc$71600$new_n10755 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68711
.subckt and2_x1 i0=$abc$71600$new_n10726 i1=$abc$71600$new_n3228 q=$abc$71600$new_n10785
.subckt or21nand_x0 i0=$abc$71600$new_n10088 i1=$abc$71600$new_n10029 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10786
.subckt and3_x1 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n3157 i2=$abc$71600$new_n3156 q=$abc$71600$new_n10787
.subckt nand3_x0 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n3157 i2=$abc$71600$new_n3156 nq=$abc$71600$new_n10788
.subckt nand3_x0 i0=$abc$71600$new_n10788 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3155 nq=$abc$71600$new_n10789
.subckt or21nand_x0 i0=$abc$71600$new_n10787 i1=$abc$71600$new_n10629 i2=alu_m.dividend[6] nq=$abc$71600$new_n10790
.subckt nand3_x0 i0=$abc$71600$new_n10790 i1=$abc$71600$new_n10789 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10791
.subckt and2_x1 i0=$abc$71600$new_n10791 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10792
.subckt nand2_x0 i0=$abc$71600$new_n10792 i1=$abc$71600$new_n10786 nq=$abc$71600$new_n10793
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5252 i2=$abc$71600$new_n4608 nq=$abc$71600$new_n10794
.subckt nand2_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n10532 nq=$abc$71600$new_n10795
.subckt or21nand_x0 i0=$abc$71600$new_n10608 i1=$abc$71600$new_n10533 i2=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n10796
.subckt and2_x1 i0=$abc$71600$new_n10796 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10797
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10795 i2=$abc$71600$new_n10797 nq=$abc$71600$new_n10798
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71416 q=$abc$71600$new_n10799
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n10800
.subckt nand3_x0 i0=$abc$71600$new_n10800 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 nq=$abc$71600$new_n10801
.subckt nand2_x0 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3031 nq=$abc$71600$new_n10802
.subckt nand2_x0 i0=$abc$71600$new_n10802 i1=$abc$71600$new_n10801 nq=$abc$71600$new_n10803
.subckt and21nor_x0 i0=registers_m.operand1[6] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10803 nq=$abc$71600$new_n10804
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71464 i1=$auto$ff.cc:721:flip_bits$71470 i2=$auto$ff.cc:721:flip_bits$71500 i3=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n10805
.subckt and2_x1 i0=$abc$71600$new_n10805 i1=$abc$71600$new_n10705 q=$abc$71600$new_n10806
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71464 i1=$auto$ff.cc:721:flip_bits$71470 i2=$auto$ff.cc:721:flip_bits$71488 i3=$auto$ff.cc:721:flip_bits$71494 q=$abc$71600$new_n10807
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71476 i1=$auto$ff.cc:721:flip_bits$71482 i2=$auto$ff.cc:721:flip_bits$71500 i3=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n10808
.subckt and2_x1 i0=$abc$71600$new_n10808 i1=$abc$71600$new_n10807 q=$abc$71600$new_n10809
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71464 i1=$auto$ff.cc:721:flip_bits$71470 i2=$auto$ff.cc:721:flip_bits$71476 i3=$auto$ff.cc:721:flip_bits$71482 q=$abc$71600$new_n10810
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71488 i1=$auto$ff.cc:721:flip_bits$71494 i2=$auto$ff.cc:721:flip_bits$71500 i3=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n10811
.subckt and2_x1 i0=$abc$71600$new_n10811 i1=$abc$71600$new_n10810 q=$abc$71600$new_n10812
.subckt and2_x1 i0=$abc$71600$new_n10812 i1=$abc$71600$new_n10601 q=$abc$71600$new_n10813
.subckt and3_x1 i0=$abc$71600$new_n10809 i1=$abc$71600$new_n10595 i2=$auto$ff.cc:721:flip_bits$71512 q=$abc$71600$new_n10814
.subckt nexor2_x0 i0=$abc$71600$new_n10813 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n10815
.subckt nand2_x0 i0=$abc$71600$new_n10815 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10816
.subckt and2_x1 i0=$abc$71600$new_n10816 i1=$abc$71600$new_n10804 q=$abc$71600$new_n10817
.subckt nand3_x0 i0=$abc$71600$new_n10817 i1=$abc$71600$new_n10798 i2=$abc$71600$new_n10725 nq=$abc$71600$new_n10818
.subckt and21nor_x0 i0=$abc$71600$new_n5110 i1=$abc$71600$new_n10345 i2=$abc$71600$new_n10818 nq=$abc$71600$new_n10819
.subckt nand2_x0 i0=$abc$71600$new_n10819 i1=$abc$71600$new_n10794 nq=$abc$71600$new_n10820
.subckt and21nor_x0 i0=$abc$71600$new_n6864 i1=$abc$71600$new_n10282 i2=$abc$71600$new_n10820 nq=$abc$71600$new_n10821
.subckt and21nor_x0 i0=$abc$71600$new_n10821 i1=$abc$71600$new_n10793 i2=$abc$71600$new_n10785 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68713
.subckt and2_x1 i0=$abc$71600$new_n10726 i1=$abc$71600$new_n3229 q=$abc$71600$new_n10823
.subckt nand3_x0 i0=$abc$71600$new_n10282 i1=$abc$71600$new_n6778 i2=$abc$71600$new_n6777 nq=$abc$71600$new_n10824
.subckt and4_x1 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n3157 i2=$abc$71600$new_n3156 i3=$abc$71600$new_n3155 q=$abc$71600$new_n10825
.subckt nand4_x0 i0=$abc$71600$new_n10729 i1=$abc$71600$new_n3157 i2=$abc$71600$new_n3156 i3=$abc$71600$new_n3155 nq=$abc$71600$new_n10826
.subckt nand3_x0 i0=$abc$71600$new_n10826 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3154 nq=$abc$71600$new_n10827
.subckt or21nand_x0 i0=$abc$71600$new_n10825 i1=$abc$71600$new_n10629 i2=alu_m.dividend[7] nq=$abc$71600$new_n10828
.subckt nand3_x0 i0=$abc$71600$new_n10828 i1=$abc$71600$new_n10827 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10829
.subckt and2_x1 i0=$abc$71600$new_n10829 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10830
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10087 i2=$abc$71600$new_n10830 nq=$abc$71600$new_n10831
.subckt or3_x1 i0=$abc$71600$new_n10346 i1=$abc$71600$new_n5107 i2=$abc$71600$new_n5023 q=$abc$71600$new_n10832
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71512 i1=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n10833
.subckt and4_x1 i0=$abc$71600$new_n10809 i1=$abc$71600$new_n10595 i2=$auto$ff.cc:721:flip_bits$71512 i3=$auto$ff.cc:721:flip_bits$71518 q=$abc$71600$new_n10834
.subckt nexor2_x0 i0=$abc$71600$new_n10814 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n10835
.subckt nand3_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n10554 i2=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10836
.subckt nand2_x0 i0=$abc$71600$new_n10836 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n10837
.subckt and2_x1 i0=$abc$71600$new_n10837 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10838
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10836 i2=$abc$71600$new_n10838 nq=$abc$71600$new_n10839
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3030 q=$abc$71600$new_n10840
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n10841
.subckt and3_x1 i0=$abc$71600$new_n10841 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n10842
.subckt or2_x1 i0=$abc$71600$new_n10842 i1=$abc$71600$new_n10840 q=$abc$71600$new_n10843
.subckt or4_x1 i0=$abc$71600$new_n10271 i1=$abc$71600$new_n10269 i2=$abc$71600$new_n10264 i3=$auto$ff.cc:721:flip_bits$71422 q=$abc$71600$new_n10844
.subckt and21nor_x0 i0=$abc$71600$new_n10260 i1=$abc$71600$new_n10835 i2=$abc$71600$new_n10843 nq=$abc$71600$new_n10845
.subckt and4_x1 i0=$abc$71600$new_n10845 i1=$abc$71600$new_n10844 i2=$abc$71600$new_n10839 i3=$abc$71600$new_n10725 q=$abc$71600$new_n10846
.subckt nand2_x0 i0=$abc$71600$new_n10846 i1=$abc$71600$new_n10832 nq=$abc$71600$new_n10847
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5342 i2=$abc$71600$new_n5341 q=$abc$71600$new_n10848
.subckt nor2_x0 i0=$abc$71600$new_n10848 i1=$abc$71600$new_n10847 nq=$abc$71600$new_n10849
.subckt and2_x1 i0=$abc$71600$new_n10849 i1=$abc$71600$new_n10831 q=$abc$71600$new_n10850
.subckt and21nor_x0 i0=$abc$71600$new_n10850 i1=$abc$71600$new_n10824 i2=$abc$71600$new_n10823 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68715
.subckt nand2_x0 i0=$abc$71600$new_n5690 i1=$abc$71600$new_n4252 nq=$abc$71600$new_n10852
.subckt nand3_x0 i0=$abc$71600$new_n5690 i1=$abc$71600$new_n4252 i2=$abc$71600$new_n3182 nq=$abc$71600$new_n10853
.subckt and2_x1 i0=$abc$71600$new_n10268 i1=$abc$71600$new_n5749 q=$abc$71600$new_n10854
.subckt and3_x1 i0=$abc$71600$new_n10854 i1=$abc$71600$new_n10266 i2=$abc$71600$new_n10263 q=$abc$71600$new_n10855
.subckt nand2_x0 i0=$abc$71600$new_n10274 i1=$abc$71600$new_n5748 nq=$abc$71600$new_n10856
.subckt nand2_x0 i0=$abc$71600$new_n10856 i1=$abc$71600$new_n5740 nq=$abc$71600$new_n10857
.subckt and21nor_x0 i0=$abc$71600$new_n10853 i1=$abc$71600$new_n10855 i2=$abc$71600$new_n10857 nq=$abc$71600$new_n10858
.subckt and3_x1 i0=$abc$71600$new_n10858 i1=$abc$71600$new_n10246 i2=$abc$71600$new_n10245 q=$abc$71600$new_n10859
.subckt nand3_x0 i0=$abc$71600$new_n10858 i1=$abc$71600$new_n10246 i2=$abc$71600$new_n10245 nq=$abc$71600$new_n10860
.subckt and2_x1 i0=$abc$71600$new_n10860 i1=$abc$71600$new_n3194 q=$abc$71600$new_n10861
.subckt or21nand_x0 i0=$abc$71600$new_n5807 i1=$abc$71600$new_n5808 i2=$abc$71600$new_n10435 nq=$abc$71600$new_n10862
.subckt or21nand_x0 i0=$abc$71600$new_n10135 i1=$abc$71600$new_n10011 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10863
.subckt and21nor_x0 i0=$abc$71600$new_n3088 i1=$abc$71600$new_n10173 i2=$abc$71600$new_n10338 nq=$abc$71600$new_n10864
.subckt or21nand_x0 i0=alu_m.quotient[13] i1=$abc$71600$new_n10174 i2=$abc$71600$new_n10337 nq=$abc$71600$new_n10865
.subckt nand2_x0 i0=$abc$71600$new_n10865 i1=alu_m.quotient[14] nq=$abc$71600$new_n10866
.subckt and21nor_x0 i0=$abc$71600$new_n3087 i1=$abc$71600$new_n10864 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10867
.subckt and21nor_x0 i0=$abc$71600$new_n10867 i1=$abc$71600$new_n10866 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10868
.subckt and2_x1 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5151 q=$abc$71600$new_n10869
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5259 i2=$abc$71600$new_n4582 q=$abc$71600$new_n10870
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand2[2] i3=registers_m.operand2[3] q=$abc$71600$new_n10871
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=registers_m.operand2[2] i3=registers_m.operand2[3] nq=$abc$71600$new_n10872
.subckt and2_x1 i0=$abc$71600$new_n7076 i1=$auto$ff.cc:721:flip_bits$71368 q=$abc$71600$new_n10873
.subckt nand2_x0 i0=$abc$71600$new_n7076 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10874
.subckt nand2_x0 i0=$abc$71600$new_n10873 i1=$abc$71600$new_n10871 nq=$abc$71600$new_n10875
.subckt or21nand_x0 i0=$abc$71600$new_n10874 i1=$abc$71600$new_n10872 i2=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n10876
.subckt and2_x1 i0=$abc$71600$new_n10876 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10877
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10875 i2=$abc$71600$new_n10877 nq=$abc$71600$new_n10878
.subckt or21nand_x0 i0=$abc$71600$new_n10261 i1=$abc$71600$new_n10595 i2=$abc$71600$new_n10265 nq=$abc$71600$new_n10879
.subckt nand2_x0 i0=$abc$71600$new_n10879 i1=registers_m.operand1[14] nq=$abc$71600$new_n10880
.subckt and2_x1 i0=$abc$71600$new_n10880 i1=$abc$71600$new_n10799 q=$abc$71600$new_n10881
.subckt nand3_x0 i0=$abc$71600$new_n10601 i1=$abc$71600$new_n10260 i2=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n10882
.subckt nand3_x0 i0=$abc$71600$new_n10882 i1=$abc$71600$new_n10881 i2=$abc$71600$new_n10878 nq=$abc$71600$new_n10883
.subckt or4_x1 i0=$abc$71600$new_n10883 i1=$abc$71600$new_n10870 i2=$abc$71600$new_n10869 i3=$abc$71600$new_n10860 q=$abc$71600$new_n10884
.subckt and21nor_x0 i0=$abc$71600$new_n10863 i1=$abc$71600$new_n10868 i2=$abc$71600$new_n10884 nq=$abc$71600$new_n10885
.subckt and21nor_x0 i0=$abc$71600$new_n10885 i1=$abc$71600$new_n10862 i2=$abc$71600$new_n10861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68717
.subckt and2_x1 i0=$abc$71600$new_n10860 i1=$abc$71600$new_n3191 q=$abc$71600$new_n10887
.subckt or21nand_x0 i0=$abc$71600$new_n5626 i1=$abc$71600$new_n5628 i2=$abc$71600$new_n10282 nq=$abc$71600$new_n10888
.subckt or21nand_x0 i0=$abc$71600$new_n10102 i1=$abc$71600$new_n10013 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10889
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10175 i2=alu_m.quotient[15] nq=$abc$71600$new_n10890
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10176 i2=$abc$71600$new_n3086 nq=$abc$71600$new_n10891
.subckt nand3_x0 i0=$abc$71600$new_n10891 i1=$abc$71600$new_n10890 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10892
.subckt and2_x1 i0=$abc$71600$new_n10892 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10893
.subckt and2_x1 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5149 q=$abc$71600$new_n10894
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5314 i2=$abc$71600$new_n5313 q=$abc$71600$new_n10895
.subckt and4_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=registers_m.operand1[15] q=$abc$71600$new_n10896
.subckt and21nor_x0 i0=registers_m.operand1[7] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n10896 nq=$abc$71600$new_n10897
.subckt nor4_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n10898
.subckt or4_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=$auto$ff.cc:721:flip_bits$71362 q=$abc$71600$new_n10899
.subckt nand3_x0 i0=$abc$71600$new_n10898 i1=$abc$71600$new_n7076 i2=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10900
.subckt nand2_x0 i0=$abc$71600$new_n10900 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n10901
.subckt and2_x1 i0=$abc$71600$new_n10901 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10902
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10900 i2=$abc$71600$new_n10902 nq=$abc$71600$new_n10903
.subckt nexor2_x0 i0=$abc$71600$new_n10602 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n10904
.subckt nand2_x0 i0=$abc$71600$new_n10904 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10905
.subckt and2_x1 i0=$abc$71600$new_n10905 i1=$abc$71600$new_n10897 q=$abc$71600$new_n10906
.subckt and2_x1 i0=$abc$71600$new_n10906 i1=$abc$71600$new_n10506 q=$abc$71600$new_n10907
.subckt nand3_x0 i0=$abc$71600$new_n10907 i1=$abc$71600$new_n10903 i2=$abc$71600$new_n10859 nq=$abc$71600$new_n10908
.subckt or3_x1 i0=$abc$71600$new_n10908 i1=$abc$71600$new_n10895 i2=$abc$71600$new_n10894 q=$abc$71600$new_n10909
.subckt and21nor_x0 i0=$abc$71600$new_n10889 i1=$abc$71600$new_n10893 i2=$abc$71600$new_n10909 nq=$abc$71600$new_n10910
.subckt and21nor_x0 i0=$abc$71600$new_n10910 i1=$abc$71600$new_n10888 i2=$abc$71600$new_n10887 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68719
.subckt and3_x1 i0=$abc$71600$new_n10858 i1=$abc$71600$new_n10724 i2=$abc$71600$new_n10246 q=$abc$71600$new_n10912
.subckt nand3_x0 i0=$abc$71600$new_n10858 i1=$abc$71600$new_n10724 i2=$abc$71600$new_n10246 nq=$abc$71600$new_n10913
.subckt nand2_x0 i0=$abc$71600$new_n10913 i1=$abc$71600$new_n3201 nq=$abc$71600$new_n10914
.subckt and3_x1 i0=$abc$71600$new_n10282 i1=$abc$71600$new_n6016 i2=$abc$71600$new_n6015 q=$abc$71600$new_n10915
.subckt and21nor_x0 i0=$abc$71600$new_n3094 i1=$abc$71600$new_n10165 i2=$abc$71600$new_n10338 nq=$abc$71600$new_n10916
.subckt or21nand_x0 i0=alu_m.quotient[7] i1=$abc$71600$new_n10166 i2=$abc$71600$new_n10337 nq=$abc$71600$new_n10917
.subckt nand2_x0 i0=$abc$71600$new_n10917 i1=alu_m.quotient[8] nq=$abc$71600$new_n10918
.subckt and21nor_x0 i0=$abc$71600$new_n3093 i1=$abc$71600$new_n10916 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10919
.subckt and21nor_x0 i0=$abc$71600$new_n10919 i1=$abc$71600$new_n10918 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10920
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10123 i2=$abc$71600$new_n10920 nq=$abc$71600$new_n10921
.subckt nand2_x0 i0=$abc$71600$new_n5710 i1=registers_m.operand2[3] nq=$abc$71600$new_n10922
.subckt nand4_x0 i0=$abc$71600$new_n7076 i1=$abc$71600$new_n5710 i2=registers_m.operand2[3] i3=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n10923
.subckt or21nand_x0 i0=$abc$71600$new_n10922 i1=$abc$71600$new_n10874 i2=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n10924
.subckt and2_x1 i0=$abc$71600$new_n10924 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10925
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10923 i2=$abc$71600$new_n10925 nq=$abc$71600$new_n10926
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5292 i2=$abc$71600$new_n4562 nq=$abc$71600$new_n10927
.subckt nexor2_x0 i0=$abc$71600$new_n10560 i1=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n10928
.subckt nand2_x0 i0=$abc$71600$new_n10928 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10929
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=registers_m.operand1[8] nq=$abc$71600$new_n10930
.subckt nand3_x0 i0=$abc$71600$new_n10929 i1=$abc$71600$new_n10927 i2=$abc$71600$new_n10613 nq=$abc$71600$new_n10931
.subckt and21nor_x0 i0=$abc$71600$new_n5170 i1=$abc$71600$new_n10345 i2=$abc$71600$new_n10931 nq=$abc$71600$new_n10932
.subckt and4_x1 i0=$abc$71600$new_n10932 i1=$abc$71600$new_n10930 i2=$abc$71600$new_n10926 i3=$abc$71600$new_n10912 q=$abc$71600$new_n10933
.subckt nand2_x0 i0=$abc$71600$new_n10933 i1=$abc$71600$new_n10921 nq=$abc$71600$new_n10934
.subckt or2_x1 i0=$abc$71600$new_n10934 i1=$abc$71600$new_n10915 q=$abc$71600$new_n10935
.subckt and2_x1 i0=$abc$71600$new_n10935 i1=$abc$71600$new_n10914 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68721
.subckt and2_x1 i0=$abc$71600$new_n10913 i1=$abc$71600$new_n3202 q=$abc$71600$new_n10937
.subckt nand3_x0 i0=$abc$71600$new_n10282 i1=$abc$71600$new_n6105 i2=$abc$71600$new_n6104 nq=$abc$71600$new_n10938
.subckt or21nand_x0 i0=$abc$71600$new_n10106 i1=$abc$71600$new_n10001 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10939
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10167 i2=alu_m.quotient[9] nq=$abc$71600$new_n10940
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10168 i2=$abc$71600$new_n3092 nq=$abc$71600$new_n10941
.subckt nand3_x0 i0=$abc$71600$new_n10941 i1=$abc$71600$new_n10940 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10942
.subckt and2_x1 i0=$abc$71600$new_n10942 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10943
.subckt nand2_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5168 nq=$abc$71600$new_n10944
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5267 i2=$abc$71600$new_n4565 nq=$abc$71600$new_n10945
.subckt nexor2_x0 i0=$abc$71600$new_n10598 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n10946
.subckt nand2_x0 i0=$abc$71600$new_n10946 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n10947
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=registers_m.operand1[9] nq=$abc$71600$new_n10948
.subckt and3_x1 i0=$abc$71600$new_n10948 i1=$abc$71600$new_n10947 i2=$abc$71600$new_n10645 q=$abc$71600$new_n10949
.subckt and4_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=registers_m.operand2[3] q=$abc$71600$new_n10950
.subckt nand4_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=$auto$ff.cc:721:flip_bits$71356 i3=registers_m.operand2[3] nq=$abc$71600$new_n10951
.subckt nand2_x0 i0=$abc$71600$new_n10950 i1=$abc$71600$new_n10873 nq=$abc$71600$new_n10952
.subckt or21nand_x0 i0=$abc$71600$new_n10951 i1=$abc$71600$new_n10874 i2=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n10953
.subckt and2_x1 i0=$abc$71600$new_n10953 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10954
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10952 i2=$abc$71600$new_n10954 nq=$abc$71600$new_n10955
.subckt and3_x1 i0=$abc$71600$new_n10955 i1=$abc$71600$new_n10949 i2=$abc$71600$new_n10945 q=$abc$71600$new_n10956
.subckt nand3_x0 i0=$abc$71600$new_n10956 i1=$abc$71600$new_n10944 i2=$abc$71600$new_n10912 nq=$abc$71600$new_n10957
.subckt and21nor_x0 i0=$abc$71600$new_n10939 i1=$abc$71600$new_n10943 i2=$abc$71600$new_n10957 nq=$abc$71600$new_n10958
.subckt and21nor_x0 i0=$abc$71600$new_n10958 i1=$abc$71600$new_n10938 i2=$abc$71600$new_n10937 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68723
.subckt and2_x1 i0=$abc$71600$new_n10913 i1=$abc$71600$new_n3199 q=$abc$71600$new_n10960
.subckt or21nand_x0 i0=$abc$71600$new_n10127 i1=$abc$71600$new_n10003 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10961
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10169 i2=alu_m.quotient[10] nq=$abc$71600$new_n10962
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10170 i2=$abc$71600$new_n3091 nq=$abc$71600$new_n10963
.subckt nand3_x0 i0=$abc$71600$new_n10963 i1=$abc$71600$new_n10962 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n10964
.subckt and2_x1 i0=$abc$71600$new_n10964 i1=$abc$71600$new_n4183 q=$abc$71600$new_n10965
.subckt nand2_x0 i0=$abc$71600$new_n10965 i1=$abc$71600$new_n10961 nq=$abc$71600$new_n10966
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5164 i2=$abc$71600$new_n5133 nq=$abc$71600$new_n10967
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5264 i2=$abc$71600$new_n4568 q=$abc$71600$new_n10968
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71356 i3=registers_m.operand2[3] q=$abc$71600$new_n10969
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=registers_m.operand2[1] i2=$auto$ff.cc:721:flip_bits$71356 i3=registers_m.operand2[3] nq=$abc$71600$new_n10970
.subckt nand2_x0 i0=$abc$71600$new_n10969 i1=$abc$71600$new_n10873 nq=$abc$71600$new_n10971
.subckt or21nand_x0 i0=$abc$71600$new_n10970 i1=$abc$71600$new_n10874 i2=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n10972
.subckt and2_x1 i0=$abc$71600$new_n10972 i1=$abc$71600$new_n5750 q=$abc$71600$new_n10973
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10971 i2=$abc$71600$new_n10973 nq=$abc$71600$new_n10974
.subckt nand4_x0 i0=$abc$71600$new_n10560 i1=$auto$ff.cc:721:flip_bits$71428 i2=$auto$ff.cc:721:flip_bits$71434 i3=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n10975
.subckt nexor2_x0 i0=$abc$71600$new_n10599 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n10976
.subckt and4_x1 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=registers_m.operand1[10] q=$abc$71600$new_n10977
.subckt and21nor_x0 i0=$abc$71600$new_n10260 i1=$abc$71600$new_n10976 i2=$abc$71600$new_n10977 nq=$abc$71600$new_n10978
.subckt nand2_x0 i0=$abc$71600$new_n10978 i1=$abc$71600$new_n10675 nq=$abc$71600$new_n10979
.subckt nor2_x0 i0=$abc$71600$new_n10979 i1=$abc$71600$new_n10968 nq=$abc$71600$new_n10980
.subckt and2_x1 i0=$abc$71600$new_n10980 i1=$abc$71600$new_n10974 q=$abc$71600$new_n10981
.subckt and3_x1 i0=$abc$71600$new_n10981 i1=$abc$71600$new_n10967 i2=$abc$71600$new_n10912 q=$abc$71600$new_n10982
.subckt nand2_x0 i0=$abc$71600$new_n10982 i1=$abc$71600$new_n10966 nq=$abc$71600$new_n10983
.subckt and21nor_x0 i0=$abc$71600$new_n6059 i1=$abc$71600$new_n10282 i2=$abc$71600$new_n10983 nq=$abc$71600$new_n10984
.subckt nor2_x0 i0=$abc$71600$new_n10984 i1=$abc$71600$new_n10960 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68725
.subckt and2_x1 i0=$abc$71600$new_n10913 i1=$abc$71600$new_n3200 q=$abc$71600$new_n10986
.subckt or21nand_x0 i0=$abc$71600$new_n5925 i1=$abc$71600$new_n5926 i2=$abc$71600$new_n10282 nq=$abc$71600$new_n10987
.subckt or21nand_x0 i0=$abc$71600$new_n10130 i1=$abc$71600$new_n10005 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10988
.subckt and21nor_x0 i0=$abc$71600$new_n3091 i1=$abc$71600$new_n10169 i2=$abc$71600$new_n10338 nq=$abc$71600$new_n10989
.subckt or21nand_x0 i0=alu_m.quotient[10] i1=$abc$71600$new_n10170 i2=$abc$71600$new_n10337 nq=$abc$71600$new_n10990
.subckt nand2_x0 i0=$abc$71600$new_n10990 i1=alu_m.quotient[11] nq=$abc$71600$new_n10991
.subckt and21nor_x0 i0=$abc$71600$new_n3090 i1=$abc$71600$new_n10989 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n10992
.subckt and21nor_x0 i0=$abc$71600$new_n10992 i1=$abc$71600$new_n10991 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n10993
.subckt and3_x1 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5161 i2=$abc$71600$new_n5136 q=$abc$71600$new_n10994
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5301 i2=$abc$71600$new_n5299 q=$abc$71600$new_n10995
.subckt and3_x1 i0=$abc$71600$new_n7080 i1=$auto$ff.cc:721:flip_bits$71356 i2=registers_m.operand2[3] q=$abc$71600$new_n10996
.subckt nand3_x0 i0=$abc$71600$new_n7080 i1=$auto$ff.cc:721:flip_bits$71356 i2=registers_m.operand2[3] nq=$abc$71600$new_n10997
.subckt nand2_x0 i0=$abc$71600$new_n10996 i1=$abc$71600$new_n10873 nq=$abc$71600$new_n10998
.subckt or21nand_x0 i0=$abc$71600$new_n10997 i1=$abc$71600$new_n10874 i2=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n10999
.subckt and2_x1 i0=$abc$71600$new_n10999 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11000
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n10998 i2=$abc$71600$new_n11000 nq=$abc$71600$new_n11001
.subckt and21nor_x0 i0=$abc$71600$new_n10260 i1=$abc$71600$new_n10975 i2=$abc$71600$new_n10264 nq=$abc$71600$new_n11002
.subckt or2_x1 i0=$abc$71600$new_n11002 i1=$auto$ff.cc:721:flip_bits$71446 q=$abc$71600$new_n11003
.subckt nand4_x0 i0=$abc$71600$new_n10598 i1=$abc$71600$new_n10591 i2=$abc$71600$new_n10260 i3=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n11004
.subckt and3_x1 i0=$abc$71600$new_n11004 i1=$abc$71600$new_n11003 i2=$abc$71600$new_n10711 q=$abc$71600$new_n11005
.subckt nand2_x0 i0=$abc$71600$new_n11005 i1=$abc$71600$new_n11001 nq=$abc$71600$new_n11006
.subckt or4_x1 i0=$abc$71600$new_n11006 i1=$abc$71600$new_n10995 i2=$abc$71600$new_n10994 i3=$abc$71600$new_n10913 q=$abc$71600$new_n11007
.subckt and21nor_x0 i0=$abc$71600$new_n10988 i1=$abc$71600$new_n10993 i2=$abc$71600$new_n11007 nq=$abc$71600$new_n11008
.subckt and21nor_x0 i0=$abc$71600$new_n11008 i1=$abc$71600$new_n10987 i2=$abc$71600$new_n10986 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68727
.subckt and2_x1 i0=$abc$71600$new_n10913 i1=$abc$71600$new_n3193 q=$abc$71600$new_n11010
.subckt nand3_x0 i0=$abc$71600$new_n10282 i1=$abc$71600$new_n5974 i2=$abc$71600$new_n5972 nq=$abc$71600$new_n11011
.subckt or21nand_x0 i0=$abc$71600$new_n10105 i1=$abc$71600$new_n10007 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11012
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10171 i2=alu_m.quotient[12] nq=$abc$71600$new_n11013
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10172 i2=$abc$71600$new_n3089 nq=$abc$71600$new_n11014
.subckt nand3_x0 i0=$abc$71600$new_n11014 i1=$abc$71600$new_n11013 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n11015
.subckt and2_x1 i0=$abc$71600$new_n11015 i1=$abc$71600$new_n4183 q=$abc$71600$new_n11016
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5157 i2=$abc$71600$new_n5140 nq=$abc$71600$new_n11017
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5261 i2=$abc$71600$new_n4574 nq=$abc$71600$new_n11018
.subckt and3_x1 i0=$abc$71600$new_n5708 i1=registers_m.operand2[2] i2=registers_m.operand2[3] q=$abc$71600$new_n11019
.subckt nand3_x0 i0=$abc$71600$new_n5708 i1=registers_m.operand2[2] i2=registers_m.operand2[3] nq=$abc$71600$new_n11020
.subckt nand2_x0 i0=$abc$71600$new_n11019 i1=$abc$71600$new_n10873 nq=$abc$71600$new_n11021
.subckt or21nand_x0 i0=$abc$71600$new_n11020 i1=$abc$71600$new_n10874 i2=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n11022
.subckt and2_x1 i0=$abc$71600$new_n11022 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11023
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11021 i2=$abc$71600$new_n11023 nq=$abc$71600$new_n11024
.subckt nand4_x0 i0=$abc$71600$new_n10598 i1=$abc$71600$new_n10591 i2=$auto$ff.cc:721:flip_bits$71434 i3=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n11025
.subckt nexor2_x0 i0=$abc$71600$new_n10600 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n11026
.subckt nand2_x0 i0=$abc$71600$new_n11026 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11027
.subckt nand4_x0 i0=$abc$71600$new_n4252 i1=$abc$71600$new_n3166 i2=memory_registers_m.micro_data[78] i3=registers_m.operand1[12] nq=$abc$71600$new_n11028
.subckt and3_x1 i0=$abc$71600$new_n11028 i1=$abc$71600$new_n11027 i2=$abc$71600$new_n10744 q=$abc$71600$new_n11029
.subckt and2_x1 i0=$abc$71600$new_n11029 i1=$abc$71600$new_n11024 q=$abc$71600$new_n11030
.subckt nand4_x0 i0=$abc$71600$new_n11030 i1=$abc$71600$new_n11018 i2=$abc$71600$new_n11017 i3=$abc$71600$new_n10912 nq=$abc$71600$new_n11031
.subckt and21nor_x0 i0=$abc$71600$new_n11012 i1=$abc$71600$new_n11016 i2=$abc$71600$new_n11031 nq=$abc$71600$new_n11032
.subckt and21nor_x0 i0=$abc$71600$new_n11032 i1=$abc$71600$new_n11011 i2=$abc$71600$new_n11010 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68729
.subckt nand2_x0 i0=$abc$71600$new_n10913 i1=$abc$71600$new_n3192 nq=$abc$71600$new_n11034
.subckt or21nand_x0 i0=$abc$71600$new_n10104 i1=$abc$71600$new_n10009 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11035
.subckt or21nand_x0 i0=$abc$71600$new_n10338 i1=$abc$71600$new_n10173 i2=alu_m.quotient[13] nq=$abc$71600$new_n11036
.subckt nand3_x0 i0=$abc$71600$new_n10337 i1=$abc$71600$new_n10174 i2=$abc$71600$new_n3088 nq=$abc$71600$new_n11037
.subckt nand3_x0 i0=$abc$71600$new_n11037 i1=$abc$71600$new_n11036 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n11038
.subckt and2_x1 i0=$abc$71600$new_n11038 i1=$abc$71600$new_n4183 q=$abc$71600$new_n11039
.subckt and3_x1 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5155 i2=$abc$71600$new_n5145 q=$abc$71600$new_n11040
.subckt and3_x1 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5308 i2=$abc$71600$new_n5307 q=$abc$71600$new_n11041
.subckt and4_x1 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand2[2] i3=registers_m.operand2[3] q=$abc$71600$new_n11042
.subckt nand4_x0 i0=registers_m.operand2[0] i1=$auto$ff.cc:721:flip_bits$71350 i2=registers_m.operand2[2] i3=registers_m.operand2[3] nq=$abc$71600$new_n11043
.subckt and2_x1 i0=$abc$71600$new_n11042 i1=$abc$71600$new_n10873 q=$abc$71600$new_n11044
.subckt or21nand_x0 i0=$abc$71600$new_n11043 i1=$abc$71600$new_n10874 i2=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n11045
.subckt nand2_x0 i0=$abc$71600$new_n11045 i1=$abc$71600$new_n5750 nq=$abc$71600$new_n11046
.subckt and21nor_x0 i0=$abc$71600$new_n10309 i1=$abc$71600$new_n11044 i2=$abc$71600$new_n11046 nq=$abc$71600$new_n11047
.subckt and21nor_x0 i0=$abc$71600$new_n10260 i1=$abc$71600$new_n11025 i2=$abc$71600$new_n10264 nq=$abc$71600$new_n11048
.subckt or2_x1 i0=$abc$71600$new_n11048 i1=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n11049
.subckt nand2_x0 i0=$abc$71600$new_n10595 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11050
.subckt and3_x1 i0=$abc$71600$new_n11050 i1=$abc$71600$new_n11049 i2=$abc$71600$new_n10770 q=$abc$71600$new_n11051
.subckt nand2_x0 i0=$abc$71600$new_n11051 i1=$abc$71600$new_n10912 nq=$abc$71600$new_n11052
.subckt or4_x1 i0=$abc$71600$new_n11052 i1=$abc$71600$new_n11047 i2=$abc$71600$new_n11041 i3=$abc$71600$new_n11040 q=$abc$71600$new_n11053
.subckt and21nor_x0 i0=$abc$71600$new_n11035 i1=$abc$71600$new_n11039 i2=$abc$71600$new_n11053 nq=$abc$71600$new_n11054
.subckt or21nand_x0 i0=$abc$71600$new_n5868 i1=$abc$71600$new_n10281 i2=$abc$71600$new_n11054 nq=$abc$71600$new_n11055
.subckt and2_x1 i0=$abc$71600$new_n11055 i1=$abc$71600$new_n11034 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68731
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=registers_m.operand2[0] i1=alu_m.divider[17] q=$abc$71600$new_n11057
.subckt mux2_x1 cmd=$abc$71600$new_n4193 i0=alu_m.divider[16] i1=$abc$71600$new_n11057 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68733
.subckt xor2_x0 i0=$auto$ff.cc:721:flip_bits$71344 i1=$auto$ff.cc:721:flip_bits$71350 q=$abc$71600$new_n11059
.subckt mux2_x1 cmd=alu_m.muls.datab[16] i0=registers_m.operand2[1] i1=$abc$71600$new_n11059 q=$abc$71600$new_n11060
.subckt mux2_x1 cmd=$abc$71600$new_n4187 i0=alu_m.divider[18] i1=$abc$71600$new_n11060 q=$abc$71600$new_n11061
.subckt mux2_x1 cmd=$abc$71600$new_n4193 i0=alu_m.divider[17] i1=$abc$71600$new_n11061 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68735
.subckt nexor2_x0 i0=$abc$71600$new_n5708 i1=registers_m.operand2[2] nq=$abc$71600$new_n11063
.subckt mux2_x1 cmd=alu_m.muls.datab[16] i0=registers_m.operand2[2] i1=$abc$71600$new_n11063 q=$abc$71600$new_n11064
.subckt mux2_x1 cmd=$abc$71600$new_n4187 i0=alu_m.divider[19] i1=$abc$71600$new_n11064 q=$abc$71600$new_n11065
.subckt mux2_x1 cmd=$abc$71600$new_n4193 i0=alu_m.divider[18] i1=$abc$71600$new_n11065 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68737
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[19] nq=$abc$71600$new_n11067
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[20] nq=$abc$71600$new_n11068
.subckt nexor2_x0 i0=$abc$71600$new_n5710 i1=registers_m.operand2[3] nq=$abc$71600$new_n11069
.subckt mux2_x1 cmd=alu_m.muls.datab[16] i0=registers_m.operand2[3] i1=$abc$71600$new_n11069 q=$abc$71600$new_n11070
.subckt nand4_x0 i0=$abc$71600$new_n11070 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n nq=$abc$71600$new_n11071
.subckt and2_x1 i0=$abc$71600$new_n11071 i1=$abc$71600$new_n11068 q=$abc$71600$new_n11072
.subckt nand2_x0 i0=$abc$71600$new_n11072 i1=$abc$71600$new_n11067 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68739
.subckt nexor2_x0 i0=$abc$71600$new_n5712 i1=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n11074
.subckt nand2_x0 i0=$abc$71600$new_n11074 i1=alu_m.muls.datab[16] nq=$abc$71600$new_n11075
.subckt or21nand_x0 i0=$abc$71600$new_n3122 i1=$auto$ff.cc:721:flip_bits$70866 i2=$auto$ff.cc:721:flip_bits$71368 nq=$abc$71600$new_n11076
.subckt and4_x1 i0=$abc$71600$new_n11076 i1=$abc$71600$new_n11075 i2=$abc$71600$new_n4185 i3=$abc$71600$new_n4170 q=$abc$71600$new_n11077
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[21] nq=$abc$71600$new_n11078
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[20] nq=$abc$71600$new_n11079
.subckt or21nand_x0 i0=$abc$71600$new_n4189 i1=$abc$71600$new_n4191 i2=$abc$71600$new_n11077 nq=$abc$71600$new_n11080
.subckt nand3_x0 i0=$abc$71600$new_n11080 i1=$abc$71600$new_n11079 i2=$abc$71600$new_n11078 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68741
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[22] nq=$abc$71600$new_n11082
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[21] nq=$abc$71600$new_n11083
.subckt nexor2_x0 i0=$abc$71600$new_n5714 i1=registers_m.operand2[5] nq=$abc$71600$new_n11084
.subckt nexor2_x0 i0=$abc$71600$new_n5714 i1=$auto$ff.cc:721:flip_bits$71374 nq=$abc$71600$new_n11085
.subckt nand2_x0 i0=$abc$71600$new_n11085 i1=alu_m.muls.datab[16] nq=$abc$71600$new_n11086
.subckt or21nand_x0 i0=$abc$71600$new_n3122 i1=$auto$ff.cc:721:flip_bits$70866 i2=$auto$ff.cc:721:flip_bits$71374 nq=$abc$71600$new_n11087
.subckt and4_x1 i0=$abc$71600$new_n11087 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11088
.subckt nand2_x0 i0=$abc$71600$new_n11088 i1=$abc$71600$new_n11086 nq=$abc$71600$new_n11089
.subckt nand3_x0 i0=$abc$71600$new_n11089 i1=$abc$71600$new_n11083 i2=$abc$71600$new_n11082 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68743
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[23] nq=$abc$71600$new_n11091
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[22] nq=$abc$71600$new_n11092
.subckt nexor2_x0 i0=$abc$71600$new_n5716 i1=registers_m.operand2[6] nq=$abc$71600$new_n11093
.subckt nexor2_x0 i0=$abc$71600$new_n5716 i1=$auto$ff.cc:721:flip_bits$70812 nq=$abc$71600$new_n11094
.subckt nand2_x0 i0=$abc$71600$new_n11094 i1=alu_m.muls.datab[16] nq=$abc$71600$new_n11095
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70812 nq=$abc$71600$new_n11096
.subckt and4_x1 i0=$abc$71600$new_n11096 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11097
.subckt nand2_x0 i0=$abc$71600$new_n11097 i1=$abc$71600$new_n11095 nq=$abc$71600$new_n11098
.subckt nand3_x0 i0=$abc$71600$new_n11098 i1=$abc$71600$new_n11092 i2=$abc$71600$new_n11091 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68745
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[24] nq=$abc$71600$new_n11100
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[23] nq=$abc$71600$new_n11101
.subckt nexor2_x0 i0=$abc$71600$new_n5717 i1=registers_m.operand2[7] nq=$abc$71600$new_n11102
.subckt nexor2_x0 i0=$abc$71600$new_n5717 i1=$auto$ff.cc:721:flip_bits$70818 nq=$abc$71600$new_n11103
.subckt nand2_x0 i0=$abc$71600$new_n11103 i1=alu_m.muls.datab[16] nq=$abc$71600$new_n11104
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70818 nq=$abc$71600$new_n11105
.subckt and4_x1 i0=$abc$71600$new_n11105 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11106
.subckt nand2_x0 i0=$abc$71600$new_n11106 i1=$abc$71600$new_n11104 nq=$abc$71600$new_n11107
.subckt nand3_x0 i0=$abc$71600$new_n11107 i1=$abc$71600$new_n11101 i2=$abc$71600$new_n11100 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68747
.subckt nexor2_x0 i0=$abc$71600$new_n5718 i1=registers_m.operand2[8] nq=$abc$71600$new_n11109
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70824 nq=$abc$71600$new_n11110
.subckt and4_x1 i0=$abc$71600$new_n11110 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11111
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11109 i2=$abc$71600$new_n11111 nq=$abc$71600$new_n11112
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[25] nq=$abc$71600$new_n11113
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[24] nq=$abc$71600$new_n11114
.subckt nand3_x0 i0=$abc$71600$new_n11114 i1=$abc$71600$new_n11113 i2=$abc$71600$new_n11112 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68749
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[26] nq=$abc$71600$new_n11116
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[25] nq=$abc$71600$new_n11117
.subckt nexor2_x0 i0=$abc$71600$new_n5719 i1=registers_m.operand2[9] nq=$abc$71600$new_n11118
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70830 nq=$abc$71600$new_n11119
.subckt and4_x1 i0=$abc$71600$new_n11119 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11120
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11118 i2=$abc$71600$new_n11120 nq=$abc$71600$new_n11121
.subckt nand3_x0 i0=$abc$71600$new_n11121 i1=$abc$71600$new_n11117 i2=$abc$71600$new_n11116 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68751
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[27] nq=$abc$71600$new_n11123
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[26] nq=$abc$71600$new_n11124
.subckt nexor2_x0 i0=$abc$71600$new_n5720 i1=registers_m.operand2[10] nq=$abc$71600$new_n11125
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70836 nq=$abc$71600$new_n11126
.subckt and4_x1 i0=$abc$71600$new_n11126 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11127
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11125 i2=$abc$71600$new_n11127 nq=$abc$71600$new_n11128
.subckt nand3_x0 i0=$abc$71600$new_n11128 i1=$abc$71600$new_n11124 i2=$abc$71600$new_n11123 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68753
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[28] nq=$abc$71600$new_n11130
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[27] nq=$abc$71600$new_n11131
.subckt and2_x1 i0=$abc$71600$new_n11131 i1=$abc$71600$new_n11130 q=$abc$71600$new_n11132
.subckt nexor2_x0 i0=$abc$71600$new_n5721 i1=registers_m.operand2[11] nq=$abc$71600$new_n11133
.subckt nexor2_x0 i0=$abc$71600$new_n5721 i1=$auto$ff.cc:721:flip_bits$70842 nq=$abc$71600$new_n11134
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70842 nq=$abc$71600$new_n11135
.subckt and4_x1 i0=$abc$71600$new_n11135 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11136
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11133 i2=$abc$71600$new_n11136 nq=$abc$71600$new_n11137
.subckt nand2_x0 i0=$abc$71600$new_n11137 i1=$abc$71600$new_n11132 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68755
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[28] nq=$abc$71600$new_n11139
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[29] nq=$abc$71600$new_n11140
.subckt and2_x1 i0=$abc$71600$new_n11140 i1=$abc$71600$new_n11139 q=$abc$71600$new_n11141
.subckt nexor2_x0 i0=$abc$71600$new_n5722 i1=registers_m.operand2[12] nq=$abc$71600$new_n11142
.subckt nexor2_x0 i0=$abc$71600$new_n5722 i1=$auto$ff.cc:721:flip_bits$70848 nq=$abc$71600$new_n11143
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70848 nq=$abc$71600$new_n11144
.subckt and4_x1 i0=$abc$71600$new_n11144 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11145
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11142 i2=$abc$71600$new_n11145 nq=$abc$71600$new_n11146
.subckt nand2_x0 i0=$abc$71600$new_n11146 i1=$abc$71600$new_n11141 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68757
.subckt nexor2_x0 i0=$abc$71600$new_n5723 i1=registers_m.operand2[13] nq=$abc$71600$new_n11148
.subckt nexor2_x0 i0=$abc$71600$new_n5723 i1=$auto$ff.cc:721:flip_bits$70854 nq=$abc$71600$new_n11149
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70854 nq=$abc$71600$new_n11150
.subckt and4_x1 i0=$abc$71600$new_n11150 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11151
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11148 i2=$abc$71600$new_n11151 nq=$abc$71600$new_n11152
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[30] nq=$abc$71600$new_n11153
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[29] nq=$abc$71600$new_n11154
.subckt and2_x1 i0=$abc$71600$new_n11154 i1=$abc$71600$new_n11153 q=$abc$71600$new_n11155
.subckt nand2_x0 i0=$abc$71600$new_n11155 i1=$abc$71600$new_n11152 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68759
.subckt nexor2_x0 i0=$abc$71600$new_n5724 i1=registers_m.operand2[14] nq=$abc$71600$new_n11157
.subckt nexor2_x0 i0=$abc$71600$new_n5724 i1=$auto$ff.cc:721:flip_bits$70860 nq=$abc$71600$new_n11158
.subckt or21nand_x0 i0=$auto$ff.cc:721:flip_bits$70866 i1=$abc$71600$new_n3122 i2=$auto$ff.cc:721:flip_bits$70860 nq=$abc$71600$new_n11159
.subckt and4_x1 i0=$abc$71600$new_n11159 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 i3=reset_n q=$abc$71600$new_n11160
.subckt or21nand_x0 i0=$abc$71600$new_n4163 i1=$abc$71600$new_n11157 i2=$abc$71600$new_n11160 nq=$abc$71600$new_n11161
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.divider[31] nq=$abc$71600$new_n11162
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[30] nq=$abc$71600$new_n11163
.subckt and2_x1 i0=$abc$71600$new_n11163 i1=$abc$71600$new_n11162 q=$abc$71600$new_n11164
.subckt nand2_x0 i0=$abc$71600$new_n11164 i1=$abc$71600$new_n11161 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68761
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.divider[31] nq=$abc$71600$new_n11166
.subckt and4_x1 i0=$abc$71600$new_n4185 i1=$abc$71600$new_n4170 i2=reset_n i3=registers_m.operand2[15] q=$abc$71600$new_n11167
.subckt or21nand_x0 i0=$abc$71600$new_n3122 i1=$abc$71600$new_n5725 i2=$abc$71600$new_n11167 nq=$abc$71600$new_n11168
.subckt nand2_x0 i0=$abc$71600$new_n11168 i1=$abc$71600$new_n11166 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68765
.subckt and4_x1 i0=$abc$71600$new_n10852 i1=$abc$71600$new_n10580 i2=$abc$71600$new_n5741 i3=$abc$71600$new_n4249 q=$abc$71600$new_n11170
.subckt nand2_x0 i0=$abc$71600$new_n10853 i1=$abc$71600$new_n5740 nq=$abc$71600$new_n11171
.subckt and21nor_x0 i0=$abc$71600$new_n10578 i1=$abc$71600$new_n11170 i2=$abc$71600$new_n11171 nq=$abc$71600$new_n11172
.subckt and3_x1 i0=$abc$71600$new_n11172 i1=$abc$71600$new_n10724 i2=$abc$71600$new_n10246 q=$abc$71600$new_n11173
.subckt nand3_x0 i0=$abc$71600$new_n11172 i1=$abc$71600$new_n10724 i2=$abc$71600$new_n10246 nq=$abc$71600$new_n11174
.subckt nand2_x0 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3212 nq=$abc$71600$new_n11175
.subckt and3_x1 i0=$abc$71600$new_n4256 i1=$abc$71600$new_n4249 i2=$abc$71600$new_n4245 q=$abc$71600$new_n11176
.subckt nand3_x0 i0=$abc$71600$new_n4256 i1=$abc$71600$new_n4249 i2=$abc$71600$new_n4245 nq=$abc$71600$new_n11177
.subckt or2_x1 i0=$abc$71600$new_n11176 i1=$abc$71600$new_n6737 q=$abc$71600$new_n11178
.subckt or21nand_x0 i0=$abc$71600$new_n10083 i1=$abc$71600$new_n10034 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11179
.subckt and21nor_x0 i0=$abc$71600$new_n3154 i1=$abc$71600$new_n10825 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11180
.subckt or21nand_x0 i0=alu_m.dividend[7] i1=$abc$71600$new_n10826 i2=$abc$71600$new_n10628 nq=$abc$71600$new_n11181
.subckt nand2_x0 i0=$abc$71600$new_n11180 i1=$abc$71600$new_n3153 nq=$abc$71600$new_n11182
.subckt and21nor_x0 i0=alu_m.dividend[8] i1=$abc$71600$new_n11181 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11183
.subckt and21nor_x0 i0=$abc$71600$new_n11183 i1=$abc$71600$new_n11182 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n11184
.subckt nand2_x0 i0=$abc$71600$new_n11184 i1=$abc$71600$new_n11179 nq=$abc$71600$new_n11185
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5345 i2=$abc$71600$new_n4613 nq=$abc$71600$new_n11186
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5104 i2=$abc$71600$new_n5025 nq=$abc$71600$new_n11187
.subckt and4_x1 i0=$abc$71600$new_n10833 i1=$abc$71600$new_n10812 i2=$abc$71600$new_n10601 i3=$auto$ff.cc:721:flip_bits$71524 q=$abc$71600$new_n11188
.subckt nexor2_x0 i0=$abc$71600$new_n10834 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n11189
.subckt nand2_x0 i0=$abc$71600$new_n11189 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11190
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n11191
.subckt nand3_x0 i0=$abc$71600$new_n11191 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 nq=$abc$71600$new_n11192
.subckt nand2_x0 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3029 nq=$abc$71600$new_n11193
.subckt nand2_x0 i0=$abc$71600$new_n11193 i1=$abc$71600$new_n11192 nq=$abc$71600$new_n11194
.subckt and21nor_x0 i0=registers_m.operand1[0] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11194 nq=$abc$71600$new_n11195
.subckt nand3_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n5710 i2=registers_m.operand2[3] nq=$abc$71600$new_n11196
.subckt nand2_x0 i0=$abc$71600$new_n11196 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n11197
.subckt and2_x1 i0=$abc$71600$new_n11197 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11198
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11196 i2=$abc$71600$new_n11198 nq=$abc$71600$new_n11199
.subckt and4_x1 i0=$abc$71600$new_n11199 i1=$abc$71600$new_n11195 i2=$abc$71600$new_n11190 i3=$abc$71600$new_n11173 q=$abc$71600$new_n11200
.subckt and2_x1 i0=$abc$71600$new_n11200 i1=$abc$71600$new_n11187 q=$abc$71600$new_n11201
.subckt and2_x1 i0=$abc$71600$new_n11201 i1=$abc$71600$new_n11186 q=$abc$71600$new_n11202
.subckt nand3_x0 i0=$abc$71600$new_n11202 i1=$abc$71600$new_n11185 i2=$abc$71600$new_n11178 nq=$abc$71600$new_n11203
.subckt and2_x1 i0=$abc$71600$new_n11203 i1=$abc$71600$new_n11175 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68767
.subckt nand2_x0 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3215 nq=$abc$71600$new_n11205
.subckt and21nor_x0 i0=$abc$71600$new_n6658 i1=$abc$71600$new_n6696 i2=$abc$71600$new_n11176 nq=$abc$71600$new_n11206
.subckt and3_x1 i0=$abc$71600$new_n10825 i1=$abc$71600$new_n3154 i2=$abc$71600$new_n3153 q=$abc$71600$new_n11207
.subckt nand3_x0 i0=$abc$71600$new_n10825 i1=$abc$71600$new_n3154 i2=$abc$71600$new_n3153 nq=$abc$71600$new_n11208
.subckt nand3_x0 i0=$abc$71600$new_n11208 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3152 nq=$abc$71600$new_n11209
.subckt or21nand_x0 i0=$abc$71600$new_n11207 i1=$abc$71600$new_n10629 i2=alu_m.dividend[9] nq=$abc$71600$new_n11210
.subckt nand3_x0 i0=$abc$71600$new_n11210 i1=$abc$71600$new_n11209 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n11211
.subckt and2_x1 i0=$abc$71600$new_n11211 i1=$abc$71600$new_n4183 q=$abc$71600$new_n11212
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10081 i2=$abc$71600$new_n11212 nq=$abc$71600$new_n11213
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n5350 i2=$abc$71600$new_n5349 nq=$abc$71600$new_n11214
.subckt nexor2_x0 i0=$abc$71600$new_n11188 i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n11215
.subckt nand2_x0 i0=$abc$71600$new_n11215 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11216
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3028 q=$abc$71600$new_n11217
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n11218
.subckt and3_x1 i0=$abc$71600$new_n11218 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n11219
.subckt or2_x1 i0=$abc$71600$new_n11219 i1=$abc$71600$new_n11217 q=$abc$71600$new_n11220
.subckt and21nor_x0 i0=registers_m.operand1[1] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11220 nq=$abc$71600$new_n11221
.subckt nand2_x0 i0=$abc$71600$new_n10950 i1=$abc$71600$new_n10607 nq=$abc$71600$new_n11222
.subckt or21nand_x0 i0=$abc$71600$new_n10951 i1=$abc$71600$new_n10608 i2=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n11223
.subckt and2_x1 i0=$abc$71600$new_n11223 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11224
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11222 i2=$abc$71600$new_n11224 nq=$abc$71600$new_n11225
.subckt nand4_x0 i0=$abc$71600$new_n11225 i1=$abc$71600$new_n11221 i2=$abc$71600$new_n11216 i3=$abc$71600$new_n11173 nq=$abc$71600$new_n11226
.subckt and21nor_x0 i0=$abc$71600$new_n5103 i1=$abc$71600$new_n10345 i2=$abc$71600$new_n11226 nq=$abc$71600$new_n11227
.subckt and2_x1 i0=$abc$71600$new_n11227 i1=$abc$71600$new_n11214 q=$abc$71600$new_n11228
.subckt nand2_x0 i0=$abc$71600$new_n11228 i1=$abc$71600$new_n11213 nq=$abc$71600$new_n11229
.subckt or2_x1 i0=$abc$71600$new_n11229 i1=$abc$71600$new_n11206 q=$abc$71600$new_n11230
.subckt and2_x1 i0=$abc$71600$new_n11230 i1=$abc$71600$new_n11205 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68769
.subckt and2_x1 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3216 q=$abc$71600$new_n11232
.subckt or21nand_x0 i0=$abc$71600$new_n6618 i1=$abc$71600$new_n6657 i2=$abc$71600$new_n11177 nq=$abc$71600$new_n11233
.subckt or21nand_x0 i0=$abc$71600$new_n10148 i1=$abc$71600$new_n10039 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11234
.subckt and4_x1 i0=$abc$71600$new_n10825 i1=$abc$71600$new_n3154 i2=$abc$71600$new_n3153 i3=$abc$71600$new_n3152 q=$abc$71600$new_n11235
.subckt nand4_x0 i0=$abc$71600$new_n10825 i1=$abc$71600$new_n3154 i2=$abc$71600$new_n3153 i3=$abc$71600$new_n3152 nq=$abc$71600$new_n11236
.subckt nand3_x0 i0=$abc$71600$new_n11236 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3151 nq=$abc$71600$new_n11237
.subckt or21nand_x0 i0=$abc$71600$new_n11235 i1=$abc$71600$new_n10629 i2=alu_m.dividend[10] nq=$abc$71600$new_n11238
.subckt nand3_x0 i0=$abc$71600$new_n11238 i1=$abc$71600$new_n11237 i2=$abc$71600$new_n4177 nq=$abc$71600$new_n11239
.subckt and2_x1 i0=$abc$71600$new_n11239 i1=$abc$71600$new_n4183 q=$abc$71600$new_n11240
.subckt nand3_x0 i0=$abc$71600$new_n10345 i1=$abc$71600$new_n5098 i2=$abc$71600$new_n5031 nq=$abc$71600$new_n11241
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71512 i1=$auto$ff.cc:721:flip_bits$71518 i2=$auto$ff.cc:721:flip_bits$71524 i3=$auto$ff.cc:721:flip_bits$71530 q=$abc$71600$new_n11242
.subckt and4_x1 i0=$auto$ff.cc:721:flip_bits$71416 i1=$auto$ff.cc:721:flip_bits$71422 i2=$auto$ff.cc:721:flip_bits$71428 i3=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n11243
.subckt nand4_x0 i0=$auto$ff.cc:721:flip_bits$71416 i1=$auto$ff.cc:721:flip_bits$71422 i2=$auto$ff.cc:721:flip_bits$71428 i3=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n11244
.subckt nor2_x0 i0=$abc$71600$new_n11244 i1=$abc$71600$new_n10500 nq=$abc$71600$new_n11245
.subckt and4_x1 i0=$abc$71600$new_n11242 i1=$abc$71600$new_n10811 i2=$abc$71600$new_n10810 i3=$abc$71600$new_n10594 q=$abc$71600$new_n11246
.subckt nand4_x0 i0=$abc$71600$new_n11242 i1=$abc$71600$new_n10811 i2=$abc$71600$new_n10810 i3=$abc$71600$new_n10594 nq=$abc$71600$new_n11247
.subckt nor3_x0 i0=$abc$71600$new_n11247 i1=$abc$71600$new_n11244 i2=$abc$71600$new_n10500 nq=$abc$71600$new_n11248
.subckt and4_x1 i0=$abc$71600$new_n11242 i1=$abc$71600$new_n10809 i2=$abc$71600$new_n10595 i3=$auto$ff.cc:721:flip_bits$71536 q=$abc$71600$new_n11249
.subckt nexor2_x0 i0=$abc$71600$new_n11248 i1=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n11250
.subckt nand2_x0 i0=$abc$71600$new_n11250 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11251
.subckt nand2_x0 i0=$abc$71600$new_n10969 i1=$abc$71600$new_n10607 nq=$abc$71600$new_n11252
.subckt or21nand_x0 i0=$abc$71600$new_n10970 i1=$abc$71600$new_n10608 i2=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n11253
.subckt and2_x1 i0=$abc$71600$new_n11253 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11254
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11252 i2=$abc$71600$new_n11254 nq=$abc$71600$new_n11255
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3027 q=$abc$71600$new_n11256
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n11257
.subckt and3_x1 i0=$abc$71600$new_n11257 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n11258
.subckt or2_x1 i0=$abc$71600$new_n11258 i1=$abc$71600$new_n11256 q=$abc$71600$new_n11259
.subckt and21nor_x0 i0=registers_m.operand1[2] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11259 nq=$abc$71600$new_n11260
.subckt and4_x1 i0=$abc$71600$new_n11260 i1=$abc$71600$new_n11255 i2=$abc$71600$new_n11251 i3=$abc$71600$new_n11173 q=$abc$71600$new_n11261
.subckt and2_x1 i0=$abc$71600$new_n11261 i1=$abc$71600$new_n11241 q=$abc$71600$new_n11262
.subckt or21nand_x0 i0=$abc$71600$new_n5250 i1=$abc$71600$new_n10349 i2=$abc$71600$new_n11262 nq=$abc$71600$new_n11263
.subckt and21nor_x0 i0=$abc$71600$new_n11234 i1=$abc$71600$new_n11240 i2=$abc$71600$new_n11263 nq=$abc$71600$new_n11264
.subckt and21nor_x0 i0=$abc$71600$new_n11264 i1=$abc$71600$new_n11233 i2=$abc$71600$new_n11232 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68771
.subckt and2_x1 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3217 q=$abc$71600$new_n11266
.subckt nand2_x0 i0=$abc$71600$new_n10080 i1=$abc$71600$new_n4178 nq=$abc$71600$new_n11267
.subckt and21nor_x0 i0=$abc$71600$new_n3151 i1=$abc$71600$new_n11235 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11268
.subckt or21nand_x0 i0=alu_m.dividend[10] i1=$abc$71600$new_n11236 i2=$abc$71600$new_n10628 nq=$abc$71600$new_n11269
.subckt nand2_x0 i0=$abc$71600$new_n11268 i1=$abc$71600$new_n3150 nq=$abc$71600$new_n11270
.subckt and21nor_x0 i0=alu_m.dividend[11] i1=$abc$71600$new_n11269 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11271
.subckt and21nor_x0 i0=$abc$71600$new_n11271 i1=$abc$71600$new_n11270 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n11272
.subckt and21nor_x0 i0=$abc$71600$new_n5095 i1=$abc$71600$new_n5096 i2=$abc$71600$new_n10346 nq=$abc$71600$new_n11273
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71536 i1=$auto$ff.cc:721:flip_bits$71542 q=$abc$71600$new_n11274
.subckt nand2_x0 i0=$auto$ff.cc:721:flip_bits$71536 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n11275
.subckt nor4_x0 i0=$abc$71600$new_n11275 i1=$abc$71600$new_n11247 i2=$abc$71600$new_n11244 i3=$abc$71600$new_n10500 nq=$abc$71600$new_n11276
.subckt nexor2_x0 i0=$abc$71600$new_n11249 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n11277
.subckt nand2_x0 i0=$abc$71600$new_n11277 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11278
.subckt nand4_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n7080 i2=$auto$ff.cc:721:flip_bits$71356 i3=registers_m.operand2[3] nq=$abc$71600$new_n11279
.subckt nand2_x0 i0=$abc$71600$new_n11279 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n11280
.subckt and2_x1 i0=$abc$71600$new_n11280 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11281
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11279 i2=$abc$71600$new_n11281 nq=$abc$71600$new_n11282
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3026 q=$abc$71600$new_n11283
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71542 nq=$abc$71600$new_n11284
.subckt and3_x1 i0=$abc$71600$new_n11284 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n11285
.subckt or2_x1 i0=$abc$71600$new_n11285 i1=$abc$71600$new_n11283 q=$abc$71600$new_n11286
.subckt and21nor_x0 i0=registers_m.operand1[3] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11286 nq=$abc$71600$new_n11287
.subckt and4_x1 i0=$abc$71600$new_n11287 i1=$abc$71600$new_n11282 i2=$abc$71600$new_n11278 i3=$abc$71600$new_n11173 q=$abc$71600$new_n11288
.subckt and21nor_x0 i0=$abc$71600$new_n11267 i1=$abc$71600$new_n11272 i2=$abc$71600$new_n11273 nq=$abc$71600$new_n11289
.subckt or21nand_x0 i0=$abc$71600$new_n5356 i1=$abc$71600$new_n10349 i2=$abc$71600$new_n11288 nq=$abc$71600$new_n11290
.subckt and21nor_x0 i0=$abc$71600$new_n6617 i1=$abc$71600$new_n11177 i2=$abc$71600$new_n11290 nq=$abc$71600$new_n11291
.subckt and21nor_x0 i0=$abc$71600$new_n11291 i1=$abc$71600$new_n11289 i2=$abc$71600$new_n11266 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68773
.subckt and2_x1 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3218 q=$abc$71600$new_n11293
.subckt or21nand_x0 i0=$abc$71600$new_n6535 i1=$abc$71600$new_n6575 i2=$abc$71600$new_n11177 nq=$abc$71600$new_n11294
.subckt or21nand_x0 i0=$abc$71600$new_n10078 i1=$abc$71600$new_n10042 i2=$abc$71600$new_n4178 nq=$abc$71600$new_n11295
.subckt nand3_x0 i0=alu_m.dividend[11] i1=registers_m.ir[8] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11296
.subckt and3_x1 i0=$abc$71600$new_n11235 i1=$abc$71600$new_n3151 i2=$abc$71600$new_n3150 q=$abc$71600$new_n11297
.subckt nand3_x0 i0=$abc$71600$new_n11235 i1=$abc$71600$new_n3151 i2=$abc$71600$new_n3150 nq=$abc$71600$new_n11298
.subckt nand2_x0 i0=$abc$71600$new_n11298 i1=$abc$71600$new_n10628 nq=$abc$71600$new_n11299
.subckt nexor2_x0 i0=$abc$71600$new_n11299 i1=$abc$71600$new_n3149 nq=$abc$71600$new_n11300
.subckt and21nor_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n11300 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n11301
.subckt or3_x1 i0=$abc$71600$new_n10346 i1=$abc$71600$new_n5091 i2=$abc$71600$new_n5036 q=$abc$71600$new_n11302
.subckt nand4_x0 i0=$abc$71600$new_n11274 i1=$abc$71600$new_n11246 i2=$abc$71600$new_n11245 i3=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n11303
.subckt nexor2_x0 i0=$abc$71600$new_n11276 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n11304
.subckt nand2_x0 i0=$abc$71600$new_n11304 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11305
.subckt nand4_x0 i0=$abc$71600$new_n10607 i1=$abc$71600$new_n5708 i2=registers_m.operand2[2] i3=registers_m.operand2[3] nq=$abc$71600$new_n11306
.subckt nand2_x0 i0=$abc$71600$new_n11306 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n11307
.subckt and2_x1 i0=$abc$71600$new_n11307 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11308
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11306 i2=$abc$71600$new_n11308 nq=$abc$71600$new_n11309
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3025 q=$abc$71600$new_n11310
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n11311
.subckt and3_x1 i0=$abc$71600$new_n11311 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n11312
.subckt nor2_x0 i0=$abc$71600$new_n11312 i1=$abc$71600$new_n11310 nq=$abc$71600$new_n11313
.subckt and3_x1 i0=$abc$71600$new_n11313 i1=$abc$71600$new_n11305 i2=$abc$71600$new_n10744 q=$abc$71600$new_n11314
.subckt and3_x1 i0=$abc$71600$new_n11314 i1=$abc$71600$new_n11309 i2=$abc$71600$new_n11173 q=$abc$71600$new_n11315
.subckt and2_x1 i0=$abc$71600$new_n11315 i1=$abc$71600$new_n11302 q=$abc$71600$new_n11316
.subckt or21nand_x0 i0=$abc$71600$new_n5361 i1=$abc$71600$new_n10349 i2=$abc$71600$new_n11316 nq=$abc$71600$new_n11317
.subckt and21nor_x0 i0=$abc$71600$new_n11295 i1=$abc$71600$new_n11301 i2=$abc$71600$new_n11317 nq=$abc$71600$new_n11318
.subckt and21nor_x0 i0=$abc$71600$new_n11318 i1=$abc$71600$new_n11294 i2=$abc$71600$new_n11293 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68775
.subckt nand2_x0 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3219 nq=$abc$71600$new_n11320
.subckt or21nand_x0 i0=$abc$71600$new_n6483 i1=$abc$71600$new_n6532 i2=$abc$71600$new_n11177 nq=$abc$71600$new_n11321
.subckt nand3_x0 i0=alu_m.dividend[12] i1=registers_m.ir[8] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11322
.subckt or21nand_x0 i0=alu_m.dividend[12] i1=$abc$71600$new_n11298 i2=$abc$71600$new_n10628 nq=$abc$71600$new_n11323
.subckt and21nor_x0 i0=$abc$71600$new_n3149 i1=$abc$71600$new_n11297 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11324
.subckt nand4_x0 i0=$abc$71600$new_n11322 i1=$abc$71600$new_n11296 i2=$abc$71600$new_n11269 i3=alu_m.dividend[13] nq=$abc$71600$new_n11325
.subckt nand2_x0 i0=$abc$71600$new_n11324 i1=$abc$71600$new_n3148 nq=$abc$71600$new_n11326
.subckt and2_x1 i0=$abc$71600$new_n11325 i1=$abc$71600$new_n4177 q=$abc$71600$new_n11327
.subckt and21nor_x0 i0=$abc$71600$new_n11327 i1=$abc$71600$new_n11326 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n11328
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10076 i2=$abc$71600$new_n11328 nq=$abc$71600$new_n11329
.subckt and2_x1 i0=$abc$71600$new_n11303 i1=$abc$71600$new_n3024 q=$abc$71600$new_n11330
.subckt and2_x1 i0=$auto$ff.cc:721:flip_bits$71548 i1=$auto$ff.cc:721:flip_bits$71554 q=$abc$71600$new_n11331
.subckt and4_x1 i0=$abc$71600$new_n11331 i1=$abc$71600$new_n11274 i2=$abc$71600$new_n11246 i3=$abc$71600$new_n11245 q=$abc$71600$new_n11332
.subckt nand4_x0 i0=$abc$71600$new_n11331 i1=$abc$71600$new_n11274 i2=$abc$71600$new_n11246 i3=$abc$71600$new_n11245 nq=$abc$71600$new_n11333
.subckt or21nand_x0 i0=$abc$71600$new_n11332 i1=$abc$71600$new_n11330 i2=$abc$71600$new_n10260 nq=$abc$71600$new_n11334
.subckt nand2_x0 i0=$abc$71600$new_n11042 i1=$abc$71600$new_n10607 nq=$abc$71600$new_n11335
.subckt or21nand_x0 i0=$abc$71600$new_n11043 i1=$abc$71600$new_n10608 i2=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n11336
.subckt and2_x1 i0=$abc$71600$new_n11336 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11337
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11335 i2=$abc$71600$new_n11337 nq=$abc$71600$new_n11338
.subckt nand2_x0 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3024 nq=$abc$71600$new_n11339
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n11340
.subckt nand3_x0 i0=$abc$71600$new_n11340 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 nq=$abc$71600$new_n11341
.subckt nand2_x0 i0=$abc$71600$new_n11341 i1=$abc$71600$new_n11339 nq=$abc$71600$new_n11342
.subckt and21nor_x0 i0=registers_m.operand1[5] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11342 nq=$abc$71600$new_n11343
.subckt and4_x1 i0=$abc$71600$new_n11343 i1=$abc$71600$new_n11338 i2=$abc$71600$new_n11334 i3=$abc$71600$new_n11173 q=$abc$71600$new_n11344
.subckt or21nand_x0 i0=$abc$71600$new_n5090 i1=$abc$71600$new_n10346 i2=$abc$71600$new_n11344 nq=$abc$71600$new_n11345
.subckt and21nor_x0 i0=$abc$71600$new_n5367 i1=$abc$71600$new_n10348 i2=$abc$71600$new_n11345 nq=$abc$71600$new_n11346
.subckt nand3_x0 i0=$abc$71600$new_n11346 i1=$abc$71600$new_n11329 i2=$abc$71600$new_n11321 nq=$abc$71600$new_n11347
.subckt and2_x1 i0=$abc$71600$new_n11347 i1=$abc$71600$new_n11320 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68777
.subckt and2_x1 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3220 q=$abc$71600$new_n11349
.subckt nand2_x0 i0=$abc$71600$new_n11177 i1=$abc$71600$new_n6482 nq=$abc$71600$new_n11350
.subckt nand2_x0 i0=$abc$71600$new_n10075 i1=$abc$71600$new_n4178 nq=$abc$71600$new_n11351
.subckt nand3_x0 i0=alu_m.dividend[13] i1=registers_m.ir[8] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11352
.subckt and4_x1 i0=$abc$71600$new_n11352 i1=$abc$71600$new_n11322 i2=$abc$71600$new_n11296 i3=$abc$71600$new_n11269 q=$abc$71600$new_n11353
.subckt nexor2_x0 i0=$abc$71600$new_n11353 i1=$abc$71600$new_n3147 nq=$abc$71600$new_n11354
.subckt and21nor_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n11354 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n11355
.subckt nexor2_x0 i0=$abc$71600$new_n11332 i1=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n11356
.subckt nand2_x0 i0=$abc$71600$new_n11356 i1=$abc$71600$new_n10260 nq=$abc$71600$new_n11357
.subckt nand2_x0 i0=$abc$71600$new_n10871 i1=$abc$71600$new_n10607 nq=$abc$71600$new_n11358
.subckt or21nand_x0 i0=$abc$71600$new_n10872 i1=$abc$71600$new_n10608 i2=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n11359
.subckt and2_x1 i0=$abc$71600$new_n11359 i1=$abc$71600$new_n5750 q=$abc$71600$new_n11360
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11358 i2=$abc$71600$new_n11360 nq=$abc$71600$new_n11361
.subckt and2_x1 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3023 q=$abc$71600$new_n11362
.subckt nand2_x0 i0=$abc$71600$new_n3176 i1=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n11363
.subckt and3_x1 i0=$abc$71600$new_n11363 i1=$abc$71600$new_n10579 i2=$abc$71600$new_n4284 q=$abc$71600$new_n11364
.subckt or2_x1 i0=$abc$71600$new_n11364 i1=$abc$71600$new_n11362 q=$abc$71600$new_n11365
.subckt and21nor_x0 i0=registers_m.operand1[6] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11365 nq=$abc$71600$new_n11366
.subckt nand4_x0 i0=$abc$71600$new_n11366 i1=$abc$71600$new_n11361 i2=$abc$71600$new_n11357 i3=$abc$71600$new_n11173 nq=$abc$71600$new_n11367
.subckt and21nor_x0 i0=$abc$71600$new_n5087 i1=$abc$71600$new_n10345 i2=$abc$71600$new_n11367 nq=$abc$71600$new_n11368
.subckt or21nand_x0 i0=$abc$71600$new_n5247 i1=$abc$71600$new_n10349 i2=$abc$71600$new_n11368 nq=$abc$71600$new_n11369
.subckt and21nor_x0 i0=$abc$71600$new_n11351 i1=$abc$71600$new_n11355 i2=$abc$71600$new_n11369 nq=$abc$71600$new_n11370
.subckt and21nor_x0 i0=$abc$71600$new_n11370 i1=$abc$71600$new_n11350 i2=$abc$71600$new_n11349 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68779
.subckt and2_x1 i0=$abc$71600$new_n11174 i1=$abc$71600$new_n3180 q=$abc$71600$new_n11372
.subckt nand2_x0 i0=$abc$71600$new_n11177 i1=$abc$71600$new_n5398 nq=$abc$71600$new_n11373
.subckt nand3_x0 i0=alu_m.dividend[14] i1=registers_m.ir[8] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11374
.subckt nand3_x0 i0=$abc$71600$new_n11374 i1=$abc$71600$new_n11352 i2=$abc$71600$new_n11323 nq=$abc$71600$new_n11375
.subckt nand4_x0 i0=$abc$71600$new_n11374 i1=$abc$71600$new_n11352 i2=$abc$71600$new_n11323 i3=alu_m.dividend[15] nq=$abc$71600$new_n11376
.subckt nand2_x0 i0=$abc$71600$new_n11375 i1=$abc$71600$new_n3146 nq=$abc$71600$new_n11377
.subckt and2_x1 i0=$abc$71600$new_n11376 i1=$abc$71600$new_n4177 q=$abc$71600$new_n11378
.subckt and21nor_x0 i0=$abc$71600$new_n11378 i1=$abc$71600$new_n11377 i2=$abc$71600$new_n4184 nq=$abc$71600$new_n11379
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10074 i2=$abc$71600$new_n11379 nq=$abc$71600$new_n11380
.subckt or21nand_x0 i0=$abc$71600$new_n11333 i1=$abc$71600$new_n3023 i2=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n11381
.subckt nand3_x0 i0=$abc$71600$new_n11332 i1=$auto$ff.cc:721:flip_bits$71560 i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11382
.subckt nand3_x0 i0=$abc$71600$new_n11382 i1=$abc$71600$new_n11381 i2=$abc$71600$new_n10260 nq=$abc$71600$new_n11383
.subckt nand2_x0 i0=$abc$71600$new_n10898 i1=$abc$71600$new_n10607 nq=$abc$71600$new_n11384
.subckt or21nand_x0 i0=$abc$71600$new_n10899 i1=$abc$71600$new_n10608 i2=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n11385
.subckt and3_x1 i0=$abc$71600$new_n11385 i1=$abc$71600$new_n4310 i2=$abc$71600$new_n4181 q=$abc$71600$new_n11386
.subckt or21nand_x0 i0=$abc$71600$new_n10308 i1=$abc$71600$new_n11384 i2=$abc$71600$new_n11386 nq=$abc$71600$new_n11387
.subckt nand2_x0 i0=$abc$71600$new_n10575 i1=$abc$71600$new_n3022 nq=$abc$71600$new_n11388
.subckt nand2_x0 i0=$abc$71600$new_n10579 i1=$abc$71600$new_n4285 nq=$abc$71600$new_n11389
.subckt nand2_x0 i0=$abc$71600$new_n11389 i1=$abc$71600$new_n11388 nq=$abc$71600$new_n11390
.subckt and21nor_x0 i0=registers_m.operand1[7] i1=$abc$71600$new_n10272 i2=$abc$71600$new_n11390 nq=$abc$71600$new_n11391
.subckt nand4_x0 i0=$abc$71600$new_n11391 i1=$abc$71600$new_n11387 i2=$abc$71600$new_n11383 i3=$abc$71600$new_n11173 nq=$abc$71600$new_n11392
.subckt and21nor_x0 i0=$abc$71600$new_n5048 i1=$abc$71600$new_n10345 i2=$abc$71600$new_n11392 nq=$abc$71600$new_n11393
.subckt nand3_x0 i0=$abc$71600$new_n10348 i1=$abc$71600$new_n4641 i2=$abc$71600$new_n4639 nq=$abc$71600$new_n11394
.subckt and2_x1 i0=$abc$71600$new_n11394 i1=$abc$71600$new_n11393 q=$abc$71600$new_n11395
.subckt and2_x1 i0=$abc$71600$new_n11395 i1=$abc$71600$new_n11380 q=$abc$71600$new_n11396
.subckt and21nor_x0 i0=$abc$71600$new_n11396 i1=$abc$71600$new_n11373 i2=$abc$71600$new_n11372 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68781
.subckt and2_x1 i0=$abc$71600$new_n4254 i1=$abc$71600$new_n4248 q=$abc$71600$new_n11398
.subckt nand2_x0 i0=$abc$71600$new_n4254 i1=$abc$71600$new_n4248 nq=$abc$71600$new_n11399
.subckt and4_x1 i0=$abc$71600$new_n4405 i1=$abc$71600$new_n4373 i2=$abc$71600$new_n4353 i3=$abc$71600$new_n4327 q=$abc$71600$new_n11400
.subckt and4_x1 i0=$abc$71600$new_n4376 i1=$abc$71600$new_n4364 i2=$abc$71600$new_n4358 i3=$abc$71600$new_n4332 q=$abc$71600$new_n11401
.subckt and2_x1 i0=$abc$71600$new_n11401 i1=$abc$71600$new_n11400 q=$abc$71600$new_n11402
.subckt nand2_x0 i0=$abc$71600$new_n11402 i1=$abc$71600$new_n4939 nq=$abc$71600$new_n11403
.subckt and2_x1 i0=$abc$71600$new_n11403 i1=$abc$71600$new_n5636 q=$abc$71600$new_n11404
.subckt or21nand_x0 i0=$abc$71600$new_n4300 i1=$abc$71600$new_n5633 i2=$abc$71600$new_n11404 nq=$abc$71600$new_n11405
.subckt nand2_x0 i0=$abc$71600$new_n11405 i1=$abc$71600$new_n11398 nq=$abc$71600$new_n11406
.subckt and3_x1 i0=$abc$71600$new_n11405 i1=$abc$71600$new_n11398 i2=$auto$ff.cc:721:flip_bits$71470 q=$abc$71600$new_n11407
.subckt and21nor_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4257 i2=$abc$71600$new_n4246 nq=$abc$71600$new_n11408
.subckt mux2_x1 cmd=$abc$71600$new_n4179 i0=$abc$71600$new_n4249 i1=$abc$71600$new_n4182 q=$abc$71600$new_n11409
.subckt and2_x1 i0=$abc$71600$new_n11409 i1=$abc$71600$new_n11408 q=$abc$71600$new_n11410
.subckt and2_x1 i0=$abc$71600$new_n5824 i1=$abc$71600$new_n4262 q=$abc$71600$new_n11411
.subckt nand2_x0 i0=$abc$71600$new_n11411 i1=$abc$71600$new_n11410 nq=$abc$71600$new_n11412
.subckt nand3_x0 i0=$abc$71600$new_n11412 i1=$abc$71600$new_n5733 i2=$abc$71600$new_n5707 nq=$abc$71600$new_n11413
.subckt nor2_x0 i0=$abc$71600$new_n11413 i1=$abc$71600$new_n11407 nq=$abc$71600$new_n11414
.subckt and3_x1 i0=$abc$71600$new_n11399 i1=$abc$71600$new_n5747 i2=$abc$71600$new_n4184 q=$abc$71600$new_n11415
.subckt nand3_x0 i0=$abc$71600$new_n4257 i1=$abc$71600$new_n4181 i2=registers_m.operand1[7] nq=$abc$71600$new_n11416
.subckt nand3_x0 i0=$abc$71600$new_n4259 i1=$abc$71600$new_n4257 i2=registers_m.operand1[3] nq=$abc$71600$new_n11417
.subckt and2_x1 i0=$abc$71600$new_n11417 i1=$abc$71600$new_n11416 q=$abc$71600$new_n11418
.subckt and2_x1 i0=$abc$71600$new_n11418 i1=$abc$71600$new_n10236 q=$abc$71600$new_n11419
.subckt and3_x1 i0=$abc$71600$new_n10892 i1=$abc$71600$new_n10183 i2=$abc$71600$new_n4183 q=$abc$71600$new_n11420
.subckt or21nand_x0 i0=$abc$71600$new_n4177 i1=$abc$71600$new_n10074 i2=$abc$71600$new_n11420 nq=$abc$71600$new_n11421
.subckt nand2_x0 i0=$abc$71600$new_n11421 i1=$abc$71600$new_n11419 nq=$abc$71600$new_n11422
.subckt and21nor_x0 i0=$abc$71600$new_n5634 i1=$abc$71600$new_n11415 i2=$abc$71600$new_n11422 nq=$abc$71600$new_n11423
.subckt nand2_x0 i0=$abc$71600$new_n11423 i1=$abc$71600$new_n11406 nq=$abc$71600$new_n11424
.subckt mux2_x1 cmd=$abc$71600$new_n11414 i0=alu_m.sr[3] i1=$abc$71600$new_n11424 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68783
.subckt or21nand_x0 i0=$abc$71600$new_n4183 i1=$abc$71600$new_n11398 i2=$abc$71600$new_n5707 nq=$abc$71600$new_n11426
.subckt nand2_x0 i0=$abc$71600$new_n11426 i1=alu_m.alu_signal nq=$abc$71600$new_n11427
.subckt and21nor_x0 i0=$abc$71600$new_n4181 i1=$abc$71600$new_n4179 i2=registers_m.operand1[15] nq=$abc$71600$new_n11428
.subckt and2_x1 i0=$abc$71600$new_n11428 i1=$abc$71600$new_n11405 q=$abc$71600$new_n11429
.subckt and2_x1 i0=$abc$71600$new_n10184 i1=$abc$71600$new_n4170 q=$abc$71600$new_n11430
.subckt or3_x1 i0=$abc$71600$new_n11430 i1=$abc$71600$new_n11426 i2=$abc$71600$new_n10186 q=$abc$71600$new_n11431
.subckt or21nand_x0 i0=$abc$71600$new_n11431 i1=$abc$71600$new_n11429 i2=$abc$71600$new_n11427 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68785
.subckt and3_x1 i0=$abc$71600$new_n5690 i1=$abc$71600$new_n3164 i2=memory_registers_m.micro_data[75] q=$abc$71600$new_n11433
.subckt nand3_x0 i0=$abc$71600$new_n5690 i1=$abc$71600$new_n3164 i2=memory_registers_m.micro_data[75] nq=$abc$71600$new_n11434
.subckt mux2_x1 cmd=$abc$71600$new_n11433 i0=alu_m.interrupt_mask_copy[0] i1=bus_control_m.interrupt_mask_o[0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68787
.subckt mux2_x1 cmd=$abc$71600$new_n11433 i0=alu_m.interrupt_mask_copy[1] i1=bus_control_m.interrupt_mask_o[1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68789
.subckt mux2_x1 cmd=$abc$71600$new_n11433 i0=alu_m.interrupt_mask_copy[2] i1=bus_control_m.interrupt_mask_o[2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68791
.subckt or21nand_x0 i0=$abc$71600$new_n5691 i1=$abc$71600$new_n4258 i2=alu_m.was_interrupt nq=$abc$71600$new_n11438
.subckt nand2_x0 i0=$abc$71600$new_n11438 i1=$abc$71600$new_n11434 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68793
.subckt and3_x1 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[0] q=$abc$71600$new_n11440
.subckt nand2_x0 i0=alu_m.divider[31] i1=$abc$71600$new_n3123 nq=$abc$71600$new_n11441
.subckt nand2_x0 i0=$abc$71600$new_n3124 i1=alu_m.dividend[31] nq=$abc$71600$new_n11442
.subckt and2_x1 i0=alu_m.dividend[30] i1=$abc$71600$new_n3125 q=$abc$71600$new_n11443
.subckt nand2_x0 i0=alu_m.dividend[30] i1=$abc$71600$new_n3125 nq=$abc$71600$new_n11444
.subckt nexor2_x0 i0=alu_m.dividend[30] i1=alu_m.divider[30] nq=$abc$71600$new_n11445
.subckt nand2_x0 i0=alu_m.dividend[29] i1=$abc$71600$new_n3126 nq=$abc$71600$new_n11446
.subckt nand2_x0 i0=$abc$71600$new_n3127 i1=alu_m.divider[29] nq=$abc$71600$new_n11447
.subckt and2_x1 i0=alu_m.dividend[28] i1=$abc$71600$new_n3128 q=$abc$71600$new_n11448
.subckt nand2_x0 i0=alu_m.dividend[28] i1=$abc$71600$new_n3128 nq=$abc$71600$new_n11449
.subckt nexor2_x0 i0=alu_m.dividend[28] i1=alu_m.divider[28] nq=$abc$71600$new_n11450
.subckt and2_x1 i0=alu_m.dividend[27] i1=$abc$71600$new_n3129 q=$abc$71600$new_n11451
.subckt nand2_x0 i0=$abc$71600$new_n3130 i1=alu_m.divider[27] nq=$abc$71600$new_n11452
.subckt and2_x1 i0=alu_m.dividend[26] i1=$abc$71600$new_n3131 q=$abc$71600$new_n11453
.subckt nexor2_x0 i0=alu_m.dividend[26] i1=alu_m.divider[26] nq=$abc$71600$new_n11454
.subckt xor2_x0 i0=alu_m.dividend[26] i1=alu_m.divider[26] q=$abc$71600$new_n11455
.subckt nand2_x0 i0=$abc$71600$new_n3133 i1=alu_m.divider[25] nq=$abc$71600$new_n11456
.subckt nand2_x0 i0=alu_m.dividend[25] i1=$abc$71600$new_n3132 nq=$abc$71600$new_n11457
.subckt nand2_x0 i0=alu_m.dividend[24] i1=$abc$71600$new_n3134 nq=$abc$71600$new_n11458
.subckt nexor2_x0 i0=alu_m.dividend[24] i1=alu_m.divider[24] nq=$abc$71600$new_n11459
.subckt and2_x1 i0=$abc$71600$new_n3136 i1=alu_m.divider[23] q=$abc$71600$new_n11460
.subckt and2_x1 i0=alu_m.dividend[23] i1=$abc$71600$new_n3135 q=$abc$71600$new_n11461
.subckt nand2_x0 i0=alu_m.dividend[22] i1=$abc$71600$new_n3137 nq=$abc$71600$new_n11462
.subckt nexor2_x0 i0=alu_m.dividend[22] i1=alu_m.divider[22] nq=$abc$71600$new_n11463
.subckt nand2_x0 i0=alu_m.dividend[21] i1=$abc$71600$new_n3138 nq=$abc$71600$new_n11464
.subckt nand2_x0 i0=$abc$71600$new_n3139 i1=alu_m.divider[21] nq=$abc$71600$new_n11465
.subckt nand2_x0 i0=alu_m.dividend[20] i1=$abc$71600$new_n3140 nq=$abc$71600$new_n11466
.subckt nexor2_x0 i0=alu_m.dividend[20] i1=alu_m.divider[20] nq=$abc$71600$new_n11467
.subckt nand2_x0 i0=alu_m.dividend[19] i1=$abc$71600$new_n3141 nq=$abc$71600$new_n11468
.subckt nand2_x0 i0=$abc$71600$new_n3142 i1=alu_m.divider[19] nq=$abc$71600$new_n11469
.subckt and2_x1 i0=alu_m.dividend[18] i1=$abc$71600$new_n3143 q=$abc$71600$new_n11470
.subckt nand2_x0 i0=alu_m.dividend[18] i1=$abc$71600$new_n3143 nq=$abc$71600$new_n11471
.subckt nexor2_x0 i0=alu_m.dividend[18] i1=alu_m.divider[18] nq=$abc$71600$new_n11472
.subckt nand2_x0 i0=alu_m.dividend[17] i1=$abc$71600$new_n3144 nq=$abc$71600$new_n11473
.subckt nand2_x0 i0=$abc$71600$new_n3145 i1=alu_m.divider[17] nq=$abc$71600$new_n11474
.subckt and2_x1 i0=alu_m.dividend[16] i1=$abc$71600$new_n3106 q=$abc$71600$new_n11475
.subckt nand2_x0 i0=alu_m.dividend[16] i1=$abc$71600$new_n3106 nq=$abc$71600$new_n11476
.subckt nexor2_x0 i0=alu_m.dividend[16] i1=alu_m.divider[16] nq=$abc$71600$new_n11477
.subckt nand2_x0 i0=alu_m.dividend[15] i1=$abc$71600$new_n3107 nq=$abc$71600$new_n11478
.subckt nand2_x0 i0=$abc$71600$new_n3146 i1=alu_m.divider[15] nq=$abc$71600$new_n11479
.subckt and2_x1 i0=alu_m.dividend[14] i1=$abc$71600$new_n3108 q=$abc$71600$new_n11480
.subckt nand2_x0 i0=alu_m.dividend[14] i1=$abc$71600$new_n3108 nq=$abc$71600$new_n11481
.subckt nexor2_x0 i0=alu_m.dividend[14] i1=alu_m.divider[14] nq=$abc$71600$new_n11482
.subckt nand2_x0 i0=alu_m.dividend[13] i1=$abc$71600$new_n3109 nq=$abc$71600$new_n11483
.subckt nand2_x0 i0=$abc$71600$new_n3148 i1=alu_m.divider[13] nq=$abc$71600$new_n11484
.subckt nand2_x0 i0=alu_m.dividend[12] i1=$abc$71600$new_n3110 nq=$abc$71600$new_n11485
.subckt nexor2_x0 i0=alu_m.dividend[12] i1=alu_m.divider[12] nq=$abc$71600$new_n11486
.subckt nand2_x0 i0=alu_m.dividend[11] i1=$abc$71600$new_n3111 nq=$abc$71600$new_n11487
.subckt nand2_x0 i0=$abc$71600$new_n3150 i1=alu_m.divider[11] nq=$abc$71600$new_n11488
.subckt nand2_x0 i0=alu_m.dividend[10] i1=$abc$71600$new_n3112 nq=$abc$71600$new_n11489
.subckt nexor2_x0 i0=alu_m.dividend[10] i1=alu_m.divider[10] nq=$abc$71600$new_n11490
.subckt nand2_x0 i0=alu_m.dividend[9] i1=$abc$71600$new_n3113 nq=$abc$71600$new_n11491
.subckt nand2_x0 i0=$abc$71600$new_n3152 i1=alu_m.divider[9] nq=$abc$71600$new_n11492
.subckt nand2_x0 i0=alu_m.dividend[8] i1=$abc$71600$new_n3114 nq=$abc$71600$new_n11493
.subckt nexor2_x0 i0=alu_m.dividend[8] i1=alu_m.divider[8] nq=$abc$71600$new_n11494
.subckt nand2_x0 i0=alu_m.dividend[7] i1=$abc$71600$new_n3115 nq=$abc$71600$new_n11495
.subckt nand2_x0 i0=$abc$71600$new_n3154 i1=alu_m.divider[7] nq=$abc$71600$new_n11496
.subckt nand2_x0 i0=alu_m.dividend[6] i1=$abc$71600$new_n3116 nq=$abc$71600$new_n11497
.subckt nexor2_x0 i0=alu_m.dividend[6] i1=alu_m.divider[6] nq=$abc$71600$new_n11498
.subckt xor2_x0 i0=alu_m.dividend[6] i1=alu_m.divider[6] q=$abc$71600$new_n11499
.subckt and2_x1 i0=alu_m.dividend[5] i1=$abc$71600$new_n3117 q=$abc$71600$new_n11500
.subckt nand2_x0 i0=alu_m.dividend[5] i1=$abc$71600$new_n3117 nq=$abc$71600$new_n11501
.subckt and2_x1 i0=$abc$71600$new_n3156 i1=alu_m.divider[5] q=$abc$71600$new_n11502
.subckt nand2_x0 i0=$abc$71600$new_n3156 i1=alu_m.divider[5] nq=$abc$71600$new_n11503
.subckt nand2_x0 i0=alu_m.dividend[4] i1=$abc$71600$new_n3118 nq=$abc$71600$new_n11504
.subckt nexor2_x0 i0=alu_m.dividend[4] i1=alu_m.divider[4] nq=$abc$71600$new_n11505
.subckt nand2_x0 i0=alu_m.dividend[3] i1=$abc$71600$new_n3119 nq=$abc$71600$new_n11506
.subckt nand2_x0 i0=$abc$71600$new_n3158 i1=alu_m.divider[3] nq=$abc$71600$new_n11507
.subckt nand2_x0 i0=alu_m.dividend[2] i1=$abc$71600$new_n3120 nq=$abc$71600$new_n11508
.subckt nexor2_x0 i0=alu_m.dividend[2] i1=alu_m.divider[2] nq=$abc$71600$new_n11509
.subckt and2_x1 i0=alu_m.dividend[1] i1=$abc$71600$new_n3121 q=$abc$71600$new_n11510
.subckt nand2_x0 i0=alu_m.dividend[1] i1=$abc$71600$new_n3121 nq=$abc$71600$new_n11511
.subckt and2_x1 i0=$abc$71600$new_n3162 i1=alu_m.divider[0] q=$abc$71600$new_n11512
.subckt nexor2_x0 i0=alu_m.dividend[1] i1=alu_m.divider[1] nq=$abc$71600$new_n11513
.subckt xor2_x0 i0=alu_m.dividend[1] i1=alu_m.divider[1] q=$abc$71600$new_n11514
.subckt and21nor_x0 i0=alu_m.divider[0] i1=$abc$71600$new_n3162 i2=$abc$71600$new_n11514 nq=$abc$71600$new_n11515
.subckt or21nand_x0 i0=$abc$71600$new_n3161 i1=alu_m.dividend[0] i2=$abc$71600$new_n11513 nq=$abc$71600$new_n11516
.subckt and2_x1 i0=$abc$71600$new_n11516 i1=$abc$71600$new_n11511 q=$abc$71600$new_n11517
.subckt or21nand_x0 i0=$abc$71600$new_n11515 i1=$abc$71600$new_n11510 i2=$abc$71600$new_n11509 nq=$abc$71600$new_n11518
.subckt nand2_x0 i0=$abc$71600$new_n11518 i1=$abc$71600$new_n11508 nq=$abc$71600$new_n11519
.subckt nand3_x0 i0=$abc$71600$new_n11518 i1=$abc$71600$new_n11508 i2=$abc$71600$new_n11506 nq=$abc$71600$new_n11520
.subckt and3_x1 i0=$abc$71600$new_n11520 i1=$abc$71600$new_n11507 i2=$abc$71600$new_n11505 q=$abc$71600$new_n11521
.subckt nand3_x0 i0=$abc$71600$new_n11520 i1=$abc$71600$new_n11507 i2=$abc$71600$new_n11505 nq=$abc$71600$new_n11522
.subckt and2_x1 i0=$abc$71600$new_n11522 i1=$abc$71600$new_n11504 q=$abc$71600$new_n11523
.subckt and21nor_x0 i0=$abc$71600$new_n11522 i1=$abc$71600$new_n11504 i2=$abc$71600$new_n11502 nq=$abc$71600$new_n11524
.subckt nand3_x0 i0=$abc$71600$new_n11522 i1=$abc$71600$new_n11504 i2=$abc$71600$new_n11501 nq=$abc$71600$new_n11525
.subckt nor2_x0 i0=$abc$71600$new_n11524 i1=$abc$71600$new_n11500 nq=$abc$71600$new_n11526
.subckt nand3_x0 i0=$abc$71600$new_n11525 i1=$abc$71600$new_n11503 i2=$abc$71600$new_n11498 nq=$abc$71600$new_n11527
.subckt nand3_x0 i0=$abc$71600$new_n11527 i1=$abc$71600$new_n11497 i2=$abc$71600$new_n11495 nq=$abc$71600$new_n11528
.subckt and3_x1 i0=$abc$71600$new_n11528 i1=$abc$71600$new_n11496 i2=$abc$71600$new_n11494 q=$abc$71600$new_n11529
.subckt nand3_x0 i0=$abc$71600$new_n11528 i1=$abc$71600$new_n11496 i2=$abc$71600$new_n11494 nq=$abc$71600$new_n11530
.subckt nand2_x0 i0=$abc$71600$new_n11530 i1=$abc$71600$new_n11493 nq=$abc$71600$new_n11531
.subckt nand3_x0 i0=$abc$71600$new_n11530 i1=$abc$71600$new_n11493 i2=$abc$71600$new_n11491 nq=$abc$71600$new_n11532
.subckt and3_x1 i0=$abc$71600$new_n11532 i1=$abc$71600$new_n11492 i2=$abc$71600$new_n11490 q=$abc$71600$new_n11533
.subckt nand3_x0 i0=$abc$71600$new_n11532 i1=$abc$71600$new_n11492 i2=$abc$71600$new_n11490 nq=$abc$71600$new_n11534
.subckt and2_x1 i0=$abc$71600$new_n11534 i1=$abc$71600$new_n11489 q=$abc$71600$new_n11535
.subckt nand3_x0 i0=$abc$71600$new_n11534 i1=$abc$71600$new_n11489 i2=$abc$71600$new_n11487 nq=$abc$71600$new_n11536
.subckt and3_x1 i0=$abc$71600$new_n11536 i1=$abc$71600$new_n11488 i2=$abc$71600$new_n11486 q=$abc$71600$new_n11537
.subckt nand3_x0 i0=$abc$71600$new_n11536 i1=$abc$71600$new_n11488 i2=$abc$71600$new_n11486 nq=$abc$71600$new_n11538
.subckt and2_x1 i0=$abc$71600$new_n11538 i1=$abc$71600$new_n11485 q=$abc$71600$new_n11539
.subckt nand3_x0 i0=$abc$71600$new_n11538 i1=$abc$71600$new_n11485 i2=$abc$71600$new_n11483 nq=$abc$71600$new_n11540
.subckt and3_x1 i0=$abc$71600$new_n11540 i1=$abc$71600$new_n11484 i2=$abc$71600$new_n11482 q=$abc$71600$new_n11541
.subckt nand3_x0 i0=$abc$71600$new_n11540 i1=$abc$71600$new_n11484 i2=$abc$71600$new_n11482 nq=$abc$71600$new_n11542
.subckt nand3_x0 i0=$abc$71600$new_n11542 i1=$abc$71600$new_n11481 i2=$abc$71600$new_n11478 nq=$abc$71600$new_n11543
.subckt and3_x1 i0=$abc$71600$new_n11543 i1=$abc$71600$new_n11479 i2=$abc$71600$new_n11477 q=$abc$71600$new_n11544
.subckt nand3_x0 i0=$abc$71600$new_n11543 i1=$abc$71600$new_n11479 i2=$abc$71600$new_n11477 nq=$abc$71600$new_n11545
.subckt nand3_x0 i0=$abc$71600$new_n11545 i1=$abc$71600$new_n11476 i2=$abc$71600$new_n11473 nq=$abc$71600$new_n11546
.subckt and3_x1 i0=$abc$71600$new_n11546 i1=$abc$71600$new_n11474 i2=$abc$71600$new_n11472 q=$abc$71600$new_n11547
.subckt nand3_x0 i0=$abc$71600$new_n11546 i1=$abc$71600$new_n11474 i2=$abc$71600$new_n11472 nq=$abc$71600$new_n11548
.subckt nand3_x0 i0=$abc$71600$new_n11548 i1=$abc$71600$new_n11471 i2=$abc$71600$new_n11468 nq=$abc$71600$new_n11549
.subckt and3_x1 i0=$abc$71600$new_n11549 i1=$abc$71600$new_n11469 i2=$abc$71600$new_n11467 q=$abc$71600$new_n11550
.subckt nand3_x0 i0=$abc$71600$new_n11549 i1=$abc$71600$new_n11469 i2=$abc$71600$new_n11467 nq=$abc$71600$new_n11551
.subckt and2_x1 i0=$abc$71600$new_n11551 i1=$abc$71600$new_n11466 q=$abc$71600$new_n11552
.subckt nand3_x0 i0=$abc$71600$new_n11551 i1=$abc$71600$new_n11466 i2=$abc$71600$new_n11464 nq=$abc$71600$new_n11553
.subckt and3_x1 i0=$abc$71600$new_n11553 i1=$abc$71600$new_n11465 i2=$abc$71600$new_n11463 q=$abc$71600$new_n11554
.subckt nand3_x0 i0=$abc$71600$new_n11553 i1=$abc$71600$new_n11465 i2=$abc$71600$new_n11463 nq=$abc$71600$new_n11555
.subckt and2_x1 i0=$abc$71600$new_n11555 i1=$abc$71600$new_n11462 q=$abc$71600$new_n11556
.subckt and21nor_x0 i0=$abc$71600$new_n11555 i1=$abc$71600$new_n11462 i2=$abc$71600$new_n11460 nq=$abc$71600$new_n11557
.subckt or21nand_x0 i0=$abc$71600$new_n11557 i1=$abc$71600$new_n11461 i2=$abc$71600$new_n11459 nq=$abc$71600$new_n11558
.subckt and2_x1 i0=$abc$71600$new_n11558 i1=$abc$71600$new_n11458 q=$abc$71600$new_n11559
.subckt nand3_x0 i0=$abc$71600$new_n11558 i1=$abc$71600$new_n11458 i2=$abc$71600$new_n11457 nq=$abc$71600$new_n11560
.subckt and2_x1 i0=$abc$71600$new_n11560 i1=$abc$71600$new_n11456 q=$abc$71600$new_n11561
.subckt and3_x1 i0=$abc$71600$new_n11560 i1=$abc$71600$new_n11456 i2=$abc$71600$new_n11454 q=$abc$71600$new_n11562
.subckt or2_x1 i0=$abc$71600$new_n11562 i1=$abc$71600$new_n11453 q=$abc$71600$new_n11563
.subckt or3_x1 i0=$abc$71600$new_n11562 i1=$abc$71600$new_n11453 i2=$abc$71600$new_n11451 q=$abc$71600$new_n11564
.subckt and3_x1 i0=$abc$71600$new_n11564 i1=$abc$71600$new_n11452 i2=$abc$71600$new_n11450 q=$abc$71600$new_n11565
.subckt nand3_x0 i0=$abc$71600$new_n11564 i1=$abc$71600$new_n11452 i2=$abc$71600$new_n11450 nq=$abc$71600$new_n11566
.subckt nand3_x0 i0=$abc$71600$new_n11566 i1=$abc$71600$new_n11449 i2=$abc$71600$new_n11446 nq=$abc$71600$new_n11567
.subckt and3_x1 i0=$abc$71600$new_n11567 i1=$abc$71600$new_n11447 i2=$abc$71600$new_n11445 q=$abc$71600$new_n11568
.subckt nand3_x0 i0=$abc$71600$new_n11567 i1=$abc$71600$new_n11447 i2=$abc$71600$new_n11445 nq=$abc$71600$new_n11569
.subckt nand2_x0 i0=$abc$71600$new_n11569 i1=$abc$71600$new_n11444 nq=$abc$71600$new_n11570
.subckt or21nand_x0 i0=$abc$71600$new_n11568 i1=$abc$71600$new_n11443 i2=$abc$71600$new_n11441 nq=$abc$71600$new_n11571
.subckt and21nor_x0 i0=$abc$71600$new_n11571 i1=$abc$71600$new_n11442 i2=$abc$71600$new_n4192 nq=$abc$71600$new_n11572
.subckt or2_x1 i0=$abc$71600$new_n11572 i1=$abc$71600$new_n11440 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68797
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[1] nq=$abc$71600$new_n11574
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[0] nq=$abc$71600$new_n11575
.subckt nand2_x0 i0=$abc$71600$new_n11575 i1=$abc$71600$new_n11574 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68801
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[2] nq=$abc$71600$new_n11577
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[1] nq=$abc$71600$new_n11578
.subckt nand2_x0 i0=$abc$71600$new_n11578 i1=$abc$71600$new_n11577 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68805
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[3] nq=$abc$71600$new_n11580
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[2] nq=$abc$71600$new_n11581
.subckt nand2_x0 i0=$abc$71600$new_n11581 i1=$abc$71600$new_n11580 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68809
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[4] nq=$abc$71600$new_n11583
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[3] nq=$abc$71600$new_n11584
.subckt nand2_x0 i0=$abc$71600$new_n11584 i1=$abc$71600$new_n11583 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68813
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[5] nq=$abc$71600$new_n11586
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[4] nq=$abc$71600$new_n11587
.subckt nand2_x0 i0=$abc$71600$new_n11587 i1=$abc$71600$new_n11586 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68817
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[6] nq=$abc$71600$new_n11589
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[5] nq=$abc$71600$new_n11590
.subckt nand2_x0 i0=$abc$71600$new_n11590 i1=$abc$71600$new_n11589 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68821
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[7] nq=$abc$71600$new_n11592
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[6] nq=$abc$71600$new_n11593
.subckt nand2_x0 i0=$abc$71600$new_n11593 i1=$abc$71600$new_n11592 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68825
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[8] nq=$abc$71600$new_n11595
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[7] nq=$abc$71600$new_n11596
.subckt nand2_x0 i0=$abc$71600$new_n11596 i1=$abc$71600$new_n11595 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68829
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[9] nq=$abc$71600$new_n11598
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[8] nq=$abc$71600$new_n11599
.subckt nand2_x0 i0=$abc$71600$new_n11599 i1=$abc$71600$new_n11598 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68833
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[10] nq=$abc$71600$new_n11601
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[9] nq=$abc$71600$new_n11602
.subckt nand2_x0 i0=$abc$71600$new_n11602 i1=$abc$71600$new_n11601 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68837
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[11] nq=$abc$71600$new_n11604
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[10] nq=$abc$71600$new_n11605
.subckt nand2_x0 i0=$abc$71600$new_n11605 i1=$abc$71600$new_n11604 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68841
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[12] nq=$abc$71600$new_n11607
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[11] nq=$abc$71600$new_n11608
.subckt nand2_x0 i0=$abc$71600$new_n11608 i1=$abc$71600$new_n11607 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68845
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[13] nq=$abc$71600$new_n11610
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[12] nq=$abc$71600$new_n11611
.subckt nand2_x0 i0=$abc$71600$new_n11611 i1=$abc$71600$new_n11610 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68849
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[14] nq=$abc$71600$new_n11613
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[13] nq=$abc$71600$new_n11614
.subckt nand2_x0 i0=$abc$71600$new_n11614 i1=$abc$71600$new_n11613 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68853
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[15] nq=$abc$71600$new_n11616
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[14] nq=$abc$71600$new_n11617
.subckt nand2_x0 i0=$abc$71600$new_n11617 i1=$abc$71600$new_n11616 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68857
.subckt nand3_x0 i0=$abc$71600$new_n4192 i1=$abc$71600$new_n4190 i2=alu_m.quotient[16] nq=$abc$71600$new_n11619
.subckt nand3_x0 i0=$abc$71600$new_n4169 i1=reset_n i2=alu_m.quotient[15] nq=$abc$71600$new_n11620
.subckt nand2_x0 i0=$abc$71600$new_n11620 i1=$abc$71600$new_n11619 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68861
.subckt or21nand_x0 i0=$abc$71600$new_n4185 i1=$abc$71600$new_n4169 i2=alu_m.div_count[0] nq=$abc$71600$new_n11622
.subckt or21nand_x0 i0=$abc$71600$new_n3172 i1=$abc$71600$new_n4186 i2=$abc$71600$new_n4168 nq=$abc$71600$new_n11623
.subckt and2_x1 i0=$abc$71600$new_n11622 i1=$abc$71600$new_n4171 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68863
.subckt xor2_x0 i0=alu_m.div_count[1] i1=alu_m.div_count[0] q=$abc$71600$new_n11625
.subckt and21nor_x0 i0=$abc$71600$new_n4168 i1=$abc$71600$new_n4186 i2=$abc$71600$new_n11625 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68865
.subckt nexor2_x0 i0=$abc$71600$new_n4165 i1=$abc$71600$new_n3174 nq=$abc$71600$new_n11627
.subckt and2_x1 i0=$abc$71600$new_n11627 i1=$abc$71600$new_n11623 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68867
.subckt nexor2_x0 i0=$abc$71600$new_n4166 i1=$abc$71600$new_n3173 nq=$abc$71600$new_n11629
.subckt and2_x1 i0=$abc$71600$new_n11629 i1=$abc$71600$new_n11623 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68869
.subckt nexor2_x0 i0=$abc$71600$new_n4167 i1=alu_m.div_count[4] nq=$abc$71600$new_n11631
.subckt and21nor_x0 i0=$abc$71600$new_n4168 i1=$abc$71600$new_n4186 i2=$abc$71600$new_n11631 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68871
.subckt nand3_x0 i0=$abc$71600$new_n11571 i1=$abc$71600$new_n11442 i2=$abc$71600$new_n4190 nq=$abc$71600$new_n11633
.subckt nor2_x0 i0=$abc$71600$new_n11572 i1=$abc$71600$new_n4189 nq=$abc$71600$new_n11634
.subckt or2_x1 i0=$abc$71600$new_n11572 i1=$abc$71600$new_n4189 q=$abc$71600$new_n11635
.subckt xor2_x0 i0=alu_m.dividend[0] i1=alu_m.divider[0] q=$abc$71600$new_n11636
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=registers_m.operand1[0] i1=$abc$71600$new_n11636 q=$abc$71600$new_n11637
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[0] i1=$abc$71600$new_n11637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68873
.subckt mux2_x1 cmd=$abc$71600$new_n10628 i0=registers_m.operand1[1] i1=$abc$71600$new_n6356 q=$abc$71600$new_n11639
.subckt nexor2_x0 i0=$abc$71600$new_n11513 i1=$abc$71600$new_n11512 nq=$abc$71600$new_n11640
.subckt mux2_x1 cmd=$abc$71600$new_n4187 i0=$abc$71600$new_n11640 i1=$abc$71600$new_n11639 q=$abc$71600$new_n11641
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[1] i1=$abc$71600$new_n11641 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68875
.subckt and3_x1 i0=$abc$71600$new_n4803 i1=registers_m.ir[8] i2=$abc$71600$new_n3022 q=$abc$71600$new_n11643
.subckt nexor2_x0 i0=$abc$71600$new_n11643 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n11644
.subckt nexor2_x0 i0=$abc$71600$new_n11517 i1=$abc$71600$new_n11509 nq=$abc$71600$new_n11645
.subckt mux2_x1 cmd=$abc$71600$new_n4187 i0=$abc$71600$new_n11645 i1=$abc$71600$new_n11644 q=$abc$71600$new_n11646
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[2] i1=$abc$71600$new_n11646 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68877
.subckt nexor2_x0 i0=alu_m.dividend[3] i1=alu_m.divider[3] nq=$abc$71600$new_n11648
.subckt nexor2_x0 i0=$abc$71600$new_n11648 i1=$abc$71600$new_n11519 nq=$abc$71600$new_n11649
.subckt and3_x1 i0=$abc$71600$new_n5458 i1=registers_m.ir[8] i2=$abc$71600$new_n3022 q=$abc$71600$new_n11650
.subckt nexor2_x0 i0=$abc$71600$new_n11650 i1=$auto$ff.cc:721:flip_bits$71398 nq=$abc$71600$new_n11651
.subckt nand3_x0 i0=$abc$71600$new_n11651 i1=$abc$71600$new_n4185 i2=$abc$71600$new_n4170 nq=$abc$71600$new_n11652
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11649 i2=$abc$71600$new_n11652 nq=$abc$71600$new_n11653
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[3] i1=$abc$71600$new_n11653 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68879
.subckt and21nor_x0 i0=$abc$71600$new_n11520 i1=$abc$71600$new_n11507 i2=$abc$71600$new_n11505 nq=$abc$71600$new_n11655
.subckt or2_x1 i0=$abc$71600$new_n11655 i1=$abc$71600$new_n11521 q=$abc$71600$new_n11656
.subckt and3_x1 i0=$abc$71600$new_n5460 i1=registers_m.ir[8] i2=$abc$71600$new_n3022 q=$abc$71600$new_n11657
.subckt nexor2_x0 i0=$abc$71600$new_n11657 i1=$auto$ff.cc:721:flip_bits$71404 nq=$abc$71600$new_n11658
.subckt nand2_x0 i0=$abc$71600$new_n11658 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11659
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11656 i2=$abc$71600$new_n11659 nq=$abc$71600$new_n11660
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[4] i1=$abc$71600$new_n11660 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68881
.subckt nexor2_x0 i0=alu_m.dividend[5] i1=alu_m.divider[5] nq=$abc$71600$new_n11662
.subckt nexor2_x0 i0=$abc$71600$new_n11662 i1=$abc$71600$new_n11523 nq=$abc$71600$new_n11663
.subckt and2_x1 i0=$abc$71600$new_n10628 i1=$abc$71600$new_n7136 q=$abc$71600$new_n11664
.subckt nexor2_x0 i0=$abc$71600$new_n11664 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n11665
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11665 i1=$abc$71600$new_n11663 q=$abc$71600$new_n11666
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[5] i1=$abc$71600$new_n11666 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68883
.subckt and2_x1 i0=$abc$71600$new_n10628 i1=$abc$71600$new_n7137 q=$abc$71600$new_n11668
.subckt nexor2_x0 i0=$abc$71600$new_n11668 i1=registers_m.operand1[6] nq=$abc$71600$new_n11669
.subckt and2_x1 i0=$abc$71600$new_n11669 i1=$abc$71600$new_n4187 q=$abc$71600$new_n11670
.subckt nexor2_x0 i0=$abc$71600$new_n11526 i1=$abc$71600$new_n11499 nq=$abc$71600$new_n11671
.subckt and21nor_x0 i0=$abc$71600$new_n4188 i1=$abc$71600$new_n11671 i2=$abc$71600$new_n11670 nq=$abc$71600$new_n11672
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[6] i1=$abc$71600$new_n11672 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68885
.subckt xor2_x0 i0=alu_m.dividend[7] i1=alu_m.divider[7] q=$abc$71600$new_n11674
.subckt and21nor_x0 i0=$abc$71600$new_n11497 i1=$abc$71600$new_n11527 i2=$abc$71600$new_n11674 nq=$abc$71600$new_n11675
.subckt nand3_x0 i0=$abc$71600$new_n11674 i1=$abc$71600$new_n11527 i2=$abc$71600$new_n11497 nq=$abc$71600$new_n11676
.subckt nand2_x0 i0=$abc$71600$new_n11676 i1=$abc$71600$new_n4188 nq=$abc$71600$new_n11677
.subckt nand3_x0 i0=$abc$71600$new_n10628 i1=$abc$71600$new_n7139 i2=registers_m.operand1[7] nq=$abc$71600$new_n11678
.subckt or21nand_x0 i0=$abc$71600$new_n10629 i1=$abc$71600$new_n7138 i2=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n11679
.subckt nand4_x0 i0=$abc$71600$new_n11679 i1=$abc$71600$new_n11678 i2=$abc$71600$new_n4185 i3=$abc$71600$new_n4170 nq=$abc$71600$new_n11680
.subckt or21nand_x0 i0=$abc$71600$new_n11675 i1=$abc$71600$new_n11677 i2=$abc$71600$new_n11680 nq=$abc$71600$new_n11681
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[7] i1=$abc$71600$new_n11681 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68887
.subckt and21nor_x0 i0=$abc$71600$new_n11528 i1=$abc$71600$new_n11496 i2=$abc$71600$new_n11494 nq=$abc$71600$new_n11683
.subckt or2_x1 i0=$abc$71600$new_n11683 i1=$abc$71600$new_n11529 q=$abc$71600$new_n11684
.subckt or21nand_x0 i0=$abc$71600$new_n10629 i1=$abc$71600$new_n7140 i2=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n11685
.subckt and3_x1 i0=registers_m.ir[8] i1=registers_m.operand1[8] i2=$abc$71600$new_n3022 q=$abc$71600$new_n11686
.subckt nand2_x0 i0=$abc$71600$new_n11686 i1=$abc$71600$new_n7141 nq=$abc$71600$new_n11687
.subckt nand4_x0 i0=$abc$71600$new_n11687 i1=$abc$71600$new_n11685 i2=$abc$71600$new_n4185 i3=$abc$71600$new_n4170 nq=$abc$71600$new_n11688
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11684 i2=$abc$71600$new_n11688 nq=$abc$71600$new_n11689
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[8] i1=$abc$71600$new_n11689 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68889
.subckt nexor2_x0 i0=alu_m.dividend[9] i1=alu_m.divider[9] nq=$abc$71600$new_n11691
.subckt nexor2_x0 i0=$abc$71600$new_n11691 i1=$abc$71600$new_n11531 nq=$abc$71600$new_n11692
.subckt nand4_x0 i0=$abc$71600$new_n5459 i1=$abc$71600$new_n4825 i2=$abc$71600$new_n4792 i3=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n11693
.subckt and21nor_x0 i0=$abc$71600$new_n11693 i1=$abc$71600$new_n10628 i2=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n11694
.subckt and3_x1 i0=$abc$71600$new_n11693 i1=$abc$71600$new_n10628 i2=$auto$ff.cc:721:flip_bits$71434 q=$abc$71600$new_n11695
.subckt nor4_x0 i0=$abc$71600$new_n11695 i1=$abc$71600$new_n11694 i2=$abc$71600$new_n4186 i3=$abc$71600$new_n4171 nq=$abc$71600$new_n11696
.subckt and21nor_x0 i0=$abc$71600$new_n4188 i1=$abc$71600$new_n11692 i2=$abc$71600$new_n11696 nq=$abc$71600$new_n11697
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[9] i1=$abc$71600$new_n11697 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68891
.subckt and21nor_x0 i0=$abc$71600$new_n11532 i1=$abc$71600$new_n11492 i2=$abc$71600$new_n11490 nq=$abc$71600$new_n11699
.subckt or2_x1 i0=$abc$71600$new_n11699 i1=$abc$71600$new_n11533 q=$abc$71600$new_n11700
.subckt and4_x1 i0=$abc$71600$new_n10592 i1=$abc$71600$new_n5459 i2=$abc$71600$new_n4825 i3=$abc$71600$new_n4792 q=$abc$71600$new_n11701
.subckt nand3_x0 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n5459 i2=$abc$71600$new_n4792 nq=$abc$71600$new_n11702
.subckt and2_x1 i0=$abc$71600$new_n11702 i1=$abc$71600$new_n10628 q=$abc$71600$new_n11703
.subckt nexor2_x0 i0=$abc$71600$new_n11703 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n11704
.subckt nand2_x0 i0=$abc$71600$new_n11704 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11705
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11700 i2=$abc$71600$new_n11705 nq=$abc$71600$new_n11706
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[10] i1=$abc$71600$new_n11706 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68893
.subckt nexor2_x0 i0=alu_m.dividend[11] i1=alu_m.divider[11] nq=$abc$71600$new_n11708
.subckt nexor2_x0 i0=$abc$71600$new_n11708 i1=$abc$71600$new_n11535 nq=$abc$71600$new_n11709
.subckt and4_x1 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n5459 i2=$abc$71600$new_n4792 i3=$auto$ff.cc:721:flip_bits$71440 q=$abc$71600$new_n11710
.subckt nand4_x0 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n5459 i2=$abc$71600$new_n4792 i3=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n11711
.subckt or21nand_x0 i0=$abc$71600$new_n11710 i1=$abc$71600$new_n10629 i2=registers_m.operand1[11] nq=$abc$71600$new_n11712
.subckt nand3_x0 i0=$abc$71600$new_n11711 i1=$abc$71600$new_n10628 i2=$auto$ff.cc:721:flip_bits$71446 nq=$abc$71600$new_n11713
.subckt nand2_x0 i0=$abc$71600$new_n11713 i1=$abc$71600$new_n11712 nq=$abc$71600$new_n11714
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11714 i1=$abc$71600$new_n11709 q=$abc$71600$new_n11715
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[11] i1=$abc$71600$new_n11715 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68895
.subckt and21nor_x0 i0=$abc$71600$new_n11536 i1=$abc$71600$new_n11488 i2=$abc$71600$new_n11486 nq=$abc$71600$new_n11717
.subckt or2_x1 i0=$abc$71600$new_n11717 i1=$abc$71600$new_n11537 q=$abc$71600$new_n11718
.subckt and4_x1 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n10591 i2=$abc$71600$new_n5459 i3=$abc$71600$new_n4792 q=$abc$71600$new_n11719
.subckt nand4_x0 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n10591 i2=$abc$71600$new_n5459 i3=$abc$71600$new_n4792 nq=$abc$71600$new_n11720
.subckt and2_x1 i0=$abc$71600$new_n11720 i1=$abc$71600$new_n10628 q=$abc$71600$new_n11721
.subckt nexor2_x0 i0=$abc$71600$new_n11721 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n11722
.subckt nand2_x0 i0=$abc$71600$new_n11722 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11723
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11718 i2=$abc$71600$new_n11723 nq=$abc$71600$new_n11724
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[12] i1=$abc$71600$new_n11724 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68897
.subckt nexor2_x0 i0=alu_m.dividend[13] i1=alu_m.divider[13] nq=$abc$71600$new_n11726
.subckt nexor2_x0 i0=$abc$71600$new_n11726 i1=$abc$71600$new_n11539 nq=$abc$71600$new_n11727
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71452 i1=$abc$71600$new_n11719 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11728
.subckt nexor2_x0 i0=$abc$71600$new_n11728 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n11729
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11729 i1=$abc$71600$new_n11727 q=$abc$71600$new_n11730
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[13] i1=$abc$71600$new_n11730 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68899
.subckt and21nor_x0 i0=$abc$71600$new_n11540 i1=$abc$71600$new_n11484 i2=$abc$71600$new_n11482 nq=$abc$71600$new_n11732
.subckt or2_x1 i0=$abc$71600$new_n11732 i1=$abc$71600$new_n11541 q=$abc$71600$new_n11733
.subckt and4_x1 i0=$abc$71600$new_n11701 i1=$abc$71600$new_n10591 i2=$auto$ff.cc:721:flip_bits$71452 i3=$auto$ff.cc:721:flip_bits$71458 q=$abc$71600$new_n11734
.subckt and4_x1 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n10594 i2=$abc$71600$new_n5459 i3=$abc$71600$new_n4792 q=$abc$71600$new_n11735
.subckt nand4_x0 i0=$abc$71600$new_n11243 i1=$abc$71600$new_n10594 i2=$abc$71600$new_n5459 i3=$abc$71600$new_n4792 nq=$abc$71600$new_n11736
.subckt or21nand_x0 i0=$abc$71600$new_n11735 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n11737
.subckt nand3_x0 i0=$abc$71600$new_n11736 i1=$abc$71600$new_n10628 i2=registers_m.operand1[14] nq=$abc$71600$new_n11738
.subckt nand4_x0 i0=$abc$71600$new_n11738 i1=$abc$71600$new_n11737 i2=$abc$71600$new_n4185 i3=$abc$71600$new_n4170 nq=$abc$71600$new_n11739
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11733 i2=$abc$71600$new_n11739 nq=$abc$71600$new_n11740
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[14] i1=$abc$71600$new_n11740 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68901
.subckt nexor2_x0 i0=alu_m.dividend[15] i1=alu_m.divider[15] nq=$abc$71600$new_n11742
.subckt xor2_x0 i0=alu_m.dividend[15] i1=alu_m.divider[15] q=$abc$71600$new_n11743
.subckt or21nand_x0 i0=$abc$71600$new_n11480 i1=$abc$71600$new_n11541 i2=$abc$71600$new_n11742 nq=$abc$71600$new_n11744
.subckt nand3_x0 i0=$abc$71600$new_n11743 i1=$abc$71600$new_n11542 i2=$abc$71600$new_n11481 nq=$abc$71600$new_n11745
.subckt nand3_x0 i0=$abc$71600$new_n11745 i1=$abc$71600$new_n11744 i2=$abc$71600$new_n4188 nq=$abc$71600$new_n11746
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71464 i1=$abc$71600$new_n11735 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11747
.subckt nexor2_x0 i0=$abc$71600$new_n11747 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n11748
.subckt nand2_x0 i0=$abc$71600$new_n11748 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11749
.subckt nand2_x0 i0=$abc$71600$new_n11749 i1=$abc$71600$new_n11746 nq=$abc$71600$new_n11750
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[15] i1=$abc$71600$new_n11750 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68903
.subckt and21nor_x0 i0=$abc$71600$new_n11543 i1=$abc$71600$new_n11479 i2=$abc$71600$new_n11477 nq=$abc$71600$new_n11752
.subckt or2_x1 i0=$abc$71600$new_n11752 i1=$abc$71600$new_n11544 q=$abc$71600$new_n11753
.subckt and21nor_x0 i0=$abc$71600$new_n10596 i1=$abc$71600$new_n11735 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11754
.subckt or21nand_x0 i0=$abc$71600$new_n10597 i1=$abc$71600$new_n11736 i2=$abc$71600$new_n10628 nq=$abc$71600$new_n11755
.subckt nexor2_x0 i0=$abc$71600$new_n11754 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n11756
.subckt nand2_x0 i0=$abc$71600$new_n11756 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11757
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11753 i2=$abc$71600$new_n11757 nq=$abc$71600$new_n11758
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[16] i1=$abc$71600$new_n11758 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68905
.subckt nexor2_x0 i0=alu_m.dividend[17] i1=alu_m.divider[17] nq=$abc$71600$new_n11760
.subckt xor2_x0 i0=alu_m.dividend[17] i1=alu_m.divider[17] q=$abc$71600$new_n11761
.subckt or21nand_x0 i0=$abc$71600$new_n11475 i1=$abc$71600$new_n11544 i2=$abc$71600$new_n11760 nq=$abc$71600$new_n11762
.subckt nand3_x0 i0=$abc$71600$new_n11761 i1=$abc$71600$new_n11545 i2=$abc$71600$new_n11476 nq=$abc$71600$new_n11763
.subckt nand3_x0 i0=$abc$71600$new_n11763 i1=$abc$71600$new_n11762 i2=$abc$71600$new_n4188 nq=$abc$71600$new_n11764
.subckt nand3_x0 i0=registers_m.ir[8] i1=$abc$71600$new_n3037 i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11765
.subckt nand2_x0 i0=$abc$71600$new_n11765 i1=$abc$71600$new_n11755 nq=$abc$71600$new_n11766
.subckt nexor2_x0 i0=$abc$71600$new_n11766 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n11767
.subckt nand2_x0 i0=$abc$71600$new_n11767 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11768
.subckt nand2_x0 i0=$abc$71600$new_n11768 i1=$abc$71600$new_n11764 nq=$abc$71600$new_n11769
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[17] i1=$abc$71600$new_n11769 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68907
.subckt and21nor_x0 i0=$abc$71600$new_n11546 i1=$abc$71600$new_n11474 i2=$abc$71600$new_n11472 nq=$abc$71600$new_n11771
.subckt or2_x1 i0=$abc$71600$new_n11771 i1=$abc$71600$new_n11547 q=$abc$71600$new_n11772
.subckt and4_x1 i0=$abc$71600$new_n11719 i1=$abc$71600$new_n10642 i2=$abc$71600$new_n10596 i3=$abc$71600$new_n10590 q=$abc$71600$new_n11773
.subckt nand4_x0 i0=$abc$71600$new_n11719 i1=$abc$71600$new_n10642 i2=$abc$71600$new_n10596 i3=$abc$71600$new_n10590 nq=$abc$71600$new_n11774
.subckt and2_x1 i0=$abc$71600$new_n11774 i1=$abc$71600$new_n10628 q=$abc$71600$new_n11775
.subckt nexor2_x0 i0=$abc$71600$new_n11775 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n11776
.subckt nand2_x0 i0=$abc$71600$new_n11776 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11777
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11772 i2=$abc$71600$new_n11777 nq=$abc$71600$new_n11778
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[18] i1=$abc$71600$new_n11778 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68909
.subckt nexor2_x0 i0=alu_m.dividend[19] i1=alu_m.divider[19] nq=$abc$71600$new_n11780
.subckt xor2_x0 i0=alu_m.dividend[19] i1=alu_m.divider[19] q=$abc$71600$new_n11781
.subckt or21nand_x0 i0=$abc$71600$new_n11470 i1=$abc$71600$new_n11547 i2=$abc$71600$new_n11780 nq=$abc$71600$new_n11782
.subckt nand3_x0 i0=$abc$71600$new_n11781 i1=$abc$71600$new_n11548 i2=$abc$71600$new_n11471 nq=$abc$71600$new_n11783
.subckt nand3_x0 i0=$abc$71600$new_n11783 i1=$abc$71600$new_n11782 i2=$abc$71600$new_n4188 nq=$abc$71600$new_n11784
.subckt and2_x1 i0=$abc$71600$new_n11773 i1=$auto$ff.cc:721:flip_bits$71488 q=$abc$71600$new_n11785
.subckt nand2_x0 i0=$abc$71600$new_n11773 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n11786
.subckt or21nand_x0 i0=$abc$71600$new_n11785 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n11787
.subckt nand3_x0 i0=$abc$71600$new_n11786 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3034 nq=$abc$71600$new_n11788
.subckt nand3_x0 i0=$abc$71600$new_n11788 i1=$abc$71600$new_n11787 i2=$abc$71600$new_n4187 nq=$abc$71600$new_n11789
.subckt nand2_x0 i0=$abc$71600$new_n11789 i1=$abc$71600$new_n11784 nq=$abc$71600$new_n11790
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[19] i1=$abc$71600$new_n11790 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68911
.subckt and21nor_x0 i0=$abc$71600$new_n11549 i1=$abc$71600$new_n11469 i2=$abc$71600$new_n11467 nq=$abc$71600$new_n11792
.subckt or2_x1 i0=$abc$71600$new_n11792 i1=$abc$71600$new_n11550 q=$abc$71600$new_n11793
.subckt nand3_x0 i0=$abc$71600$new_n10706 i1=registers_m.ir[8] i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11794
.subckt and3_x1 i0=$abc$71600$new_n11794 i1=$abc$71600$new_n11755 i2=$auto$ff.cc:721:flip_bits$71500 q=$abc$71600$new_n11795
.subckt and21nor_x0 i0=$abc$71600$new_n11794 i1=$abc$71600$new_n11755 i2=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n11796
.subckt or3_x1 i0=$abc$71600$new_n11796 i1=$abc$71600$new_n11795 i2=$abc$71600$new_n4188 q=$abc$71600$new_n11797
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11793 i2=$abc$71600$new_n11797 nq=$abc$71600$new_n11798
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[20] i1=$abc$71600$new_n11798 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68913
.subckt nexor2_x0 i0=alu_m.dividend[21] i1=alu_m.divider[21] nq=$abc$71600$new_n11800
.subckt nexor2_x0 i0=$abc$71600$new_n11800 i1=$abc$71600$new_n11552 nq=$abc$71600$new_n11801
.subckt nand3_x0 i0=registers_m.ir[8] i1=$abc$71600$new_n3033 i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11802
.subckt and4_x1 i0=$abc$71600$new_n11802 i1=$abc$71600$new_n11794 i2=$abc$71600$new_n11755 i3=$auto$ff.cc:721:flip_bits$71506 q=$abc$71600$new_n11803
.subckt nor3_x0 i0=$abc$71600$new_n11795 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n11804
.subckt nor2_x0 i0=$abc$71600$new_n11804 i1=$abc$71600$new_n11803 nq=$abc$71600$new_n11805
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11805 i1=$abc$71600$new_n11801 q=$abc$71600$new_n11806
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[21] i1=$abc$71600$new_n11806 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68915
.subckt and21nor_x0 i0=$abc$71600$new_n11553 i1=$abc$71600$new_n11465 i2=$abc$71600$new_n11463 nq=$abc$71600$new_n11808
.subckt or2_x1 i0=$abc$71600$new_n11808 i1=$abc$71600$new_n11554 q=$abc$71600$new_n11809
.subckt and21nor_x0 i0=$abc$71600$new_n11735 i1=$abc$71600$new_n10809 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11810
.subckt nexor2_x0 i0=$abc$71600$new_n11810 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n11811
.subckt nand2_x0 i0=$abc$71600$new_n11811 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11812
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11809 i2=$abc$71600$new_n11812 nq=$abc$71600$new_n11813
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[22] i1=$abc$71600$new_n11813 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68917
.subckt nexor2_x0 i0=alu_m.dividend[23] i1=alu_m.divider[23] nq=$abc$71600$new_n11815
.subckt nexor2_x0 i0=$abc$71600$new_n11815 i1=$abc$71600$new_n11556 nq=$abc$71600$new_n11816
.subckt nand4_x0 i0=$abc$71600$new_n11719 i1=$abc$71600$new_n10812 i2=$abc$71600$new_n10590 i3=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n11817
.subckt and3_x1 i0=$abc$71600$new_n11817 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3030 q=$abc$71600$new_n11818
.subckt and21nor_x0 i0=$abc$71600$new_n11817 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3030 nq=$abc$71600$new_n11819
.subckt nor2_x0 i0=$abc$71600$new_n11819 i1=$abc$71600$new_n11818 nq=$abc$71600$new_n11820
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11820 i1=$abc$71600$new_n11816 q=$abc$71600$new_n11821
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[23] i1=$abc$71600$new_n11821 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68919
.subckt nor3_x0 i0=$abc$71600$new_n11557 i1=$abc$71600$new_n11461 i2=$abc$71600$new_n11459 nq=$abc$71600$new_n11823
.subckt nand2_x0 i0=$abc$71600$new_n11558 i1=$abc$71600$new_n4188 nq=$abc$71600$new_n11824
.subckt nand4_x0 i0=$abc$71600$new_n11719 i1=$abc$71600$new_n10833 i2=$abc$71600$new_n10812 i3=$abc$71600$new_n10590 nq=$abc$71600$new_n11825
.subckt and2_x1 i0=$abc$71600$new_n11825 i1=$abc$71600$new_n10628 q=$abc$71600$new_n11826
.subckt nexor2_x0 i0=$abc$71600$new_n11826 i1=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n11827
.subckt nand2_x0 i0=$abc$71600$new_n11827 i1=$abc$71600$new_n4187 nq=$abc$71600$new_n11828
.subckt or21nand_x0 i0=$abc$71600$new_n11823 i1=$abc$71600$new_n11824 i2=$abc$71600$new_n11828 nq=$abc$71600$new_n11829
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[24] i1=$abc$71600$new_n11829 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68921
.subckt nexor2_x0 i0=alu_m.dividend[25] i1=alu_m.divider[25] nq=$abc$71600$new_n11831
.subckt nexor2_x0 i0=$abc$71600$new_n11831 i1=$abc$71600$new_n11559 nq=$abc$71600$new_n11832
.subckt and4_x1 i0=$abc$71600$new_n11734 i1=$abc$71600$new_n10833 i2=$abc$71600$new_n10806 i3=$auto$ff.cc:721:flip_bits$71524 q=$abc$71600$new_n11833
.subckt nand4_x0 i0=$abc$71600$new_n11734 i1=$abc$71600$new_n10833 i2=$abc$71600$new_n10806 i3=$auto$ff.cc:721:flip_bits$71524 nq=$abc$71600$new_n11834
.subckt nand3_x0 i0=$abc$71600$new_n11834 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3028 nq=$abc$71600$new_n11835
.subckt or21nand_x0 i0=$abc$71600$new_n11833 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n11836
.subckt and2_x1 i0=$abc$71600$new_n11836 i1=$abc$71600$new_n11835 q=$abc$71600$new_n11837
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11837 i1=$abc$71600$new_n11832 q=$abc$71600$new_n11838
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[25] i1=$abc$71600$new_n11838 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68923
.subckt nexor2_x0 i0=$abc$71600$new_n11561 i1=$abc$71600$new_n11455 nq=$abc$71600$new_n11840
.subckt and3_x1 i0=$abc$71600$new_n11735 i1=$abc$71600$new_n11242 i2=$abc$71600$new_n10809 q=$abc$71600$new_n11841
.subckt nand3_x0 i0=$abc$71600$new_n11735 i1=$abc$71600$new_n11242 i2=$abc$71600$new_n10809 nq=$abc$71600$new_n11842
.subckt or21nand_x0 i0=$abc$71600$new_n11841 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71536 nq=$abc$71600$new_n11843
.subckt nand3_x0 i0=$abc$71600$new_n11842 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3027 nq=$abc$71600$new_n11844
.subckt and2_x1 i0=$abc$71600$new_n11844 i1=$abc$71600$new_n11843 q=$abc$71600$new_n11845
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11845 i1=$abc$71600$new_n11840 q=$abc$71600$new_n11846
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[26] i1=$abc$71600$new_n11846 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68925
.subckt and4_x1 i0=$abc$71600$new_n11735 i1=$abc$71600$new_n11242 i2=$abc$71600$new_n10809 i3=$auto$ff.cc:721:flip_bits$71536 q=$abc$71600$new_n11848
.subckt nor2_x0 i0=$abc$71600$new_n11848 i1=$abc$71600$new_n10629 nq=$abc$71600$new_n11849
.subckt nexor2_x0 i0=$abc$71600$new_n11849 i1=$abc$71600$new_n3026 nq=$abc$71600$new_n11850
.subckt nexor2_x0 i0=alu_m.dividend[27] i1=alu_m.divider[27] nq=$abc$71600$new_n11851
.subckt nexor2_x0 i0=$abc$71600$new_n11851 i1=$abc$71600$new_n11563 nq=$abc$71600$new_n11852
.subckt mux2_x1 cmd=$abc$71600$new_n4187 i0=$abc$71600$new_n11852 i1=$abc$71600$new_n11850 q=$abc$71600$new_n11853
.subckt and3_x1 i0=$abc$71600$new_n11853 i1=$abc$71600$new_n11633 i2=$abc$71600$new_n4193 q=$abc$71600$new_n11854
.subckt and21nor_x0 i0=$abc$71600$new_n3130 i1=$abc$71600$new_n11634 i2=$abc$71600$new_n11854 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68927
.subckt and21nor_x0 i0=$abc$71600$new_n11564 i1=$abc$71600$new_n11452 i2=$abc$71600$new_n11450 nq=$abc$71600$new_n11856
.subckt nor2_x0 i0=$abc$71600$new_n11856 i1=$abc$71600$new_n11565 nq=$abc$71600$new_n11857
.subckt and21nor_x0 i0=$auto$ff.cc:721:flip_bits$71542 i1=$abc$71600$new_n11848 i2=$abc$71600$new_n10629 nq=$abc$71600$new_n11858
.subckt nexor2_x0 i0=$abc$71600$new_n11858 i1=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n11859
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11859 i1=$abc$71600$new_n11857 q=$abc$71600$new_n11860
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[28] i1=$abc$71600$new_n11860 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68929
.subckt nexor2_x0 i0=alu_m.dividend[29] i1=alu_m.divider[29] nq=$abc$71600$new_n11862
.subckt xor2_x0 i0=alu_m.dividend[29] i1=alu_m.divider[29] q=$abc$71600$new_n11863
.subckt or21nand_x0 i0=$abc$71600$new_n11448 i1=$abc$71600$new_n11565 i2=$abc$71600$new_n11862 nq=$abc$71600$new_n11864
.subckt nand3_x0 i0=$abc$71600$new_n11863 i1=$abc$71600$new_n11566 i2=$abc$71600$new_n11449 nq=$abc$71600$new_n11865
.subckt nand3_x0 i0=$abc$71600$new_n11865 i1=$abc$71600$new_n11864 i2=$abc$71600$new_n4188 nq=$abc$71600$new_n11866
.subckt and3_x1 i0=$abc$71600$new_n11848 i1=$auto$ff.cc:721:flip_bits$71542 i2=$auto$ff.cc:721:flip_bits$71548 q=$abc$71600$new_n11867
.subckt nand3_x0 i0=$abc$71600$new_n11848 i1=$auto$ff.cc:721:flip_bits$71542 i2=$auto$ff.cc:721:flip_bits$71548 nq=$abc$71600$new_n11868
.subckt nand3_x0 i0=$abc$71600$new_n11868 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3024 nq=$abc$71600$new_n11869
.subckt or21nand_x0 i0=$abc$71600$new_n11867 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n11870
.subckt nand3_x0 i0=$abc$71600$new_n11870 i1=$abc$71600$new_n11869 i2=$abc$71600$new_n4187 nq=$abc$71600$new_n11871
.subckt nand2_x0 i0=$abc$71600$new_n11871 i1=$abc$71600$new_n11866 nq=$abc$71600$new_n11872
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[29] i1=$abc$71600$new_n11872 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68931
.subckt and21nor_x0 i0=$abc$71600$new_n11567 i1=$abc$71600$new_n11447 i2=$abc$71600$new_n11445 nq=$abc$71600$new_n11874
.subckt nor2_x0 i0=$abc$71600$new_n11874 i1=$abc$71600$new_n11568 nq=$abc$71600$new_n11875
.subckt and4_x1 i0=$abc$71600$new_n11848 i1=$auto$ff.cc:721:flip_bits$71542 i2=$auto$ff.cc:721:flip_bits$71548 i3=$auto$ff.cc:721:flip_bits$71554 q=$abc$71600$new_n11876
.subckt nand4_x0 i0=$abc$71600$new_n11848 i1=$auto$ff.cc:721:flip_bits$71542 i2=$auto$ff.cc:721:flip_bits$71548 i3=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n11877
.subckt or21nand_x0 i0=$abc$71600$new_n11876 i1=$abc$71600$new_n10629 i2=$auto$ff.cc:721:flip_bits$71560 nq=$abc$71600$new_n11878
.subckt nand3_x0 i0=$abc$71600$new_n11877 i1=$abc$71600$new_n10628 i2=$abc$71600$new_n3023 nq=$abc$71600$new_n11879
.subckt and2_x1 i0=$abc$71600$new_n11879 i1=$abc$71600$new_n11878 q=$abc$71600$new_n11880
.subckt mux2_x1 cmd=$abc$71600$new_n4188 i0=$abc$71600$new_n11880 i1=$abc$71600$new_n11875 q=$abc$71600$new_n11881
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[30] i1=$abc$71600$new_n11881 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68933
.subckt nexor2_x0 i0=alu_m.divider[31] i1=alu_m.dividend[31] nq=$abc$71600$new_n11883
.subckt nexor2_x0 i0=$abc$71600$new_n11883 i1=$abc$71600$new_n11570 nq=$abc$71600$new_n11884
.subckt or21nand_x0 i0=$abc$71600$new_n3023 i1=$abc$71600$new_n11877 i2=registers_m.ir[8] nq=$abc$71600$new_n11885
.subckt nand3_x0 i0=$abc$71600$new_n11885 i1=$abc$71600$new_n4187 i2=$abc$71600$new_n3022 nq=$abc$71600$new_n11886
.subckt or21nand_x0 i0=$abc$71600$new_n4187 i1=$abc$71600$new_n11884 i2=$abc$71600$new_n11886 nq=$abc$71600$new_n11887
.subckt mux2_x1 cmd=$abc$71600$new_n11635 i0=alu_m.dividend[31] i1=$abc$71600$new_n11887 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68935
.subckt and3_x1 i0=$abc$71600$new_n3261 i1=RTY_I i2=bus_control_m.current_state[1] q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6869
.subckt nand2_x0 i0=$abc$71600$new_n3261 i1=bus_control_m.current_state[8] nq=$abc$71600$new_n11890
.subckt and3_x1 i0=$abc$71600$new_n3261 i1=RTY_I i2=bus_control_m.current_state[8] q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6960
.subckt and3_x1 i0=$abc$71600$new_n3261 i1=RTY_I i2=bus_control_m.current_state[4] q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6891
.subckt and3_x1 i0=$abc$71600$new_n3261 i1=RTY_I i2=bus_control_m.current_state[12] q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6847
.subckt and3_x1 i0=$abc$71600$new_n3261 i1=RTY_I i2=bus_control_m.current_state[11] q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6843
.subckt and2_x1 i0=registers_m.address[1] i1=registers_m.size[2] q=$abc$71600$new_n11895
.subckt nand2_x0 i0=registers_m.address[1] i1=registers_m.size[2] nq=$abc$71600$new_n11896
.subckt and3_x1 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[2] q=$abc$71600$new_n11897
.subckt nand3_x0 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[2] nq=$abc$71600$new_n11898
.subckt and4_x1 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[2] i3=ACK_I q=$abc$71600$new_n11899
.subckt nand4_x0 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[2] i3=ACK_I nq=$abc$71600$new_n11900
.subckt and4_x1 i0=$abc$71600$new_n11895 i1=$abc$71600$new_n3274 i2=ACK_I i3=bus_control_m.current_state[2] q=$abc$71600$new_n11901
.subckt nor2_x0 i0=ACK_I i1=RTY_I nq=$abc$71600$new_n11902
.subckt or2_x1 i0=ACK_I i1=RTY_I q=$abc$71600$new_n11903
.subckt nor3_x0 i0=ERR_I i1=ACK_I i2=RTY_I nq=$abc$71600$new_n11904
.subckt or3_x1 i0=ERR_I i1=ACK_I i2=RTY_I q=$abc$71600$new_n11905
.subckt or21nand_x0 i0=$abc$71600$new_n3258 i1=$abc$71600$new_n11905 i2=$abc$71600$new_n3277 nq=$abc$71600$new_n11906
.subckt or2_x1 i0=$abc$71600$new_n11906 i1=$abc$71600$new_n11901 q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[11]
.subckt and2_x1 i0=ACK_I i1=bus_control_m.current_state[3] q=$abc$71600$new_n11908
.subckt and3_x1 i0=$abc$71600$new_n11908 i1=$abc$71600$new_n11895 i2=$abc$71600$new_n3274 q=$abc$71600$new_n11909
.subckt or21nand_x0 i0=$abc$71600$new_n3260 i1=$abc$71600$new_n11905 i2=$abc$71600$new_n3287 nq=$abc$71600$new_n11910
.subckt or2_x1 i0=$abc$71600$new_n11910 i1=$abc$71600$new_n11909 q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[12]
.subckt and2_x1 i0=$abc$71600$new_n11904 i1=bus_control_m.current_state[14] q=$abc$71600$new_n11912
.subckt nand2_x0 i0=$abc$71600$new_n11904 i1=bus_control_m.current_state[14] nq=$abc$71600$new_n11913
.subckt or21nand_x0 i0=$abc$71600$new_n3271 i1=$abc$71600$new_n4136 i2=$abc$71600$new_n11913 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[14]
.subckt nand2_x0 i0=$abc$71600$new_n4142 i1=$abc$71600$new_n4140 nq=$abc$71600$new_n11915
.subckt nand3_x0 i0=$abc$71600$new_n4142 i1=$abc$71600$new_n4140 i2=ACK_I nq=$abc$71600$new_n11916
.subckt and21nor_x0 i0=$abc$71600$new_n3288 i1=$abc$71600$new_n4135 i2=$abc$71600$new_n3820 nq=$abc$71600$new_n11917
.subckt or21nand_x0 i0=$abc$71600$new_n3804 i1=$abc$71600$new_n11917 i2=$abc$71600$new_n11916 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[15]
.subckt nor2_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=registers_m.do_blocked_flag nq=$abc$71600$new_n11919
.subckt or2_x1 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=registers_m.do_blocked_flag q=$abc$71600$new_n11920
.subckt nand2_x0 i0=$abc$71600$new_n11919 i1=registers_m.do_reset_flag nq=$abc$71600$new_n11921
.subckt nor2_x0 i0=bus_control_m.reset_counter[0] i1=bus_control_m.reset_counter[1] nq=$abc$71600$new_n11922
.subckt or2_x1 i0=bus_control_m.reset_counter[0] i1=bus_control_m.reset_counter[1] q=$abc$71600$new_n11923
.subckt nor3_x0 i0=bus_control_m.reset_counter[2] i1=bus_control_m.reset_counter[0] i2=bus_control_m.reset_counter[1] nq=$abc$71600$new_n11924
.subckt or3_x1 i0=bus_control_m.reset_counter[2] i1=bus_control_m.reset_counter[0] i2=bus_control_m.reset_counter[1] q=$abc$71600$new_n11925
.subckt nor4_x0 i0=bus_control_m.reset_counter[2] i1=bus_control_m.reset_counter[3] i2=bus_control_m.reset_counter[0] i3=bus_control_m.reset_counter[1] nq=$abc$71600$new_n11926
.subckt or4_x1 i0=bus_control_m.reset_counter[2] i1=bus_control_m.reset_counter[3] i2=bus_control_m.reset_counter[0] i3=bus_control_m.reset_counter[1] q=$abc$71600$new_n11927
.subckt and2_x1 i0=$abc$71600$new_n11926 i1=$abc$71600$new_n3280 q=$abc$71600$new_n11928
.subckt nand3_x0 i0=$abc$71600$new_n11926 i1=$abc$71600$new_n3280 i2=$abc$71600$new_n3279 nq=$abc$71600$new_n11929
.subckt and4_x1 i0=$abc$71600$new_n11926 i1=$abc$71600$new_n3282 i2=$abc$71600$new_n3280 i3=$abc$71600$new_n3279 q=$abc$71600$new_n11930
.subckt nand4_x0 i0=$abc$71600$new_n11926 i1=$abc$71600$new_n3282 i2=$abc$71600$new_n3280 i3=$abc$71600$new_n3279 nq=$abc$71600$new_n11931
.subckt or21nand_x0 i0=bus_control_m.reset_counter[7] i1=$abc$71600$new_n11931 i2=bus_control_m.current_state[9] nq=$abc$71600$new_n11932
.subckt nand2_x0 i0=$abc$71600$new_n11932 i1=$abc$71600$new_n11921 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[9]
.subckt and4_x1 i0=$abc$71600$new_n3264 i1=$abc$71600$new_n3263 i2=bus_control_m.CTI_O[1] i3=bus_control_m.current_state[4] q=$abc$71600$new_n11934
.subckt nand2_x0 i0=$abc$71600$new_n11934 i1=ACK_I nq=$abc$71600$new_n11935
.subckt and21nor_x0 i0=bus_control_m.current_state[8] i1=$abc$71600$new_n11904 i2=bus_control_m.current_state[17] nq=$abc$71600$new_n11936
.subckt nand2_x0 i0=$abc$71600$new_n11936 i1=$abc$71600$new_n11935 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[8]
.subckt and2_x1 i0=$abc$71600$new_n11904 i1=bus_control_m.current_state[4] q=$abc$71600$new_n11938
.subckt nand2_x0 i0=$abc$71600$new_n3267 i1=bus_control_m.current_state[15] nq=$abc$71600$new_n11939
.subckt or21nand_x0 i0=$abc$71600$new_n3265 i1=registers_m.pc[0] i2=$abc$71600$new_n3289 nq=$abc$71600$new_n11940
.subckt or2_x1 i0=$abc$71600$new_n11940 i1=$abc$71600$new_n11938 q=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[4]
.subckt nand3_x0 i0=$abc$71600$new_n3267 i1=registers_m.pc[1] i2=bus_control_m.current_state[8] nq=$abc$71600$new_n11942
.subckt and4_x1 i0=$abc$71600$new_n3267 i1=registers_m.pc[1] i2=ACK_I i3=bus_control_m.current_state[8] q=$abc$71600$new_n11943
.subckt nand4_x0 i0=$abc$71600$new_n3267 i1=registers_m.pc[1] i2=ACK_I i3=bus_control_m.current_state[8] nq=$abc$71600$new_n11944
.subckt and21nor_x0 i0=bus_control_m.current_state[1] i1=$abc$71600$new_n11904 i2=bus_control_m.current_state[10] nq=$abc$71600$new_n11945
.subckt nand2_x0 i0=$abc$71600$new_n11945 i1=$abc$71600$new_n11944 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[1]
.subckt nand2_x0 i0=$abc$71600$new_n11904 i1=bus_control_m.current_state[3] nq=$abc$71600$new_n11947
.subckt and2_x1 i0=registers_m.address[0] i1=$abc$71600$new_n3177 q=$abc$71600$new_n11948
.subckt nand2_x0 i0=registers_m.address[0] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n11949
.subckt nand2_x0 i0=$abc$71600$new_n3455 i1=registers_m.do_read_flag nq=$abc$71600$new_n11950
.subckt nand3_x0 i0=$abc$71600$new_n3797 i1=$abc$71600$new_n3455 i2=registers_m.do_read_flag nq=$abc$71600$new_n11951
.subckt or21nand_x0 i0=$abc$71600$new_n11951 i1=$abc$71600$new_n11948 i2=$abc$71600$new_n11947 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[3]
.subckt nand3_x0 i0=$abc$71600$new_n11930 i1=bus_control_m.current_state[9] i2=$abc$71600$new_n3281 nq=$abc$71600$new_n11953
.subckt and2_x1 i0=registers_m.do_write_flag i1=$abc$71600$new_n3269 q=$abc$71600$new_n11954
.subckt and3_x1 i0=$abc$71600$new_n3455 i1=registers_m.do_write_flag i2=$abc$71600$new_n3269 q=$abc$71600$new_n11955
.subckt nand3_x0 i0=$abc$71600$new_n3455 i1=registers_m.do_write_flag i2=$abc$71600$new_n3269 nq=$abc$71600$new_n11956
.subckt and21nor_x0 i0=$abc$71600$new_n11956 i1=$abc$71600$new_n11950 i2=$abc$71600$new_n3798 nq=$abc$71600$new_n11957
.subckt nand2_x0 i0=$abc$71600$new_n11957 i1=$abc$71600$new_n11948 nq=$abc$71600$new_n11958
.subckt nand2_x0 i0=$abc$71600$new_n4153 i1=bus_control_m.current_state[16] nq=$abc$71600$new_n11959
.subckt and2_x1 i0=registers_m.pc[0] i1=bus_control_m.current_state[15] q=$abc$71600$new_n11960
.subckt nand2_x0 i0=registers_m.pc[0] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n11961
.subckt nand3_x0 i0=bus_control_m.current_state[14] i1=$abc$71600$new_n3261 i2=RTY_I nq=$abc$71600$new_n11962
.subckt and3_x1 i0=$abc$71600$new_n11962 i1=$abc$71600$new_n11961 i2=$abc$71600$new_n11959 q=$abc$71600$new_n11963
.subckt nor2_x0 i0=bus_control_m.current_state[8] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n11964
.subckt or2_x1 i0=bus_control_m.current_state[8] i1=bus_control_m.current_state[1] q=$abc$71600$new_n11965
.subckt or2_x1 i0=bus_control_m.current_state[4] i1=bus_control_m.current_state[1] q=$abc$71600$new_n11966
.subckt nor3_x0 i0=bus_control_m.current_state[8] i1=bus_control_m.current_state[4] i2=bus_control_m.current_state[1] nq=$abc$71600$new_n11967
.subckt or3_x1 i0=bus_control_m.current_state[8] i1=bus_control_m.current_state[4] i2=bus_control_m.current_state[1] q=$abc$71600$new_n11968
.subckt nor4_x0 i0=bus_control_m.current_state[12] i1=bus_control_m.current_state[11] i2=bus_control_m.current_state[3] i3=bus_control_m.current_state[2] nq=$abc$71600$new_n11969
.subckt or4_x1 i0=bus_control_m.current_state[12] i1=bus_control_m.current_state[11] i2=bus_control_m.current_state[3] i3=bus_control_m.current_state[2] q=$abc$71600$new_n11970
.subckt and2_x1 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 q=$abc$71600$new_n11971
.subckt nand2_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 nq=$abc$71600$new_n11972
.subckt nor3_x0 i0=bus_control_m.current_state[14] i1=bus_control_m.current_state[12] i2=bus_control_m.current_state[11] nq=$abc$71600$new_n11973
.subckt or3_x1 i0=bus_control_m.current_state[14] i1=bus_control_m.current_state[12] i2=bus_control_m.current_state[11] q=$abc$71600$new_n11974
.subckt and3_x1 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=$abc$71600$new_n3285 q=$abc$71600$new_n11975
.subckt nand3_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=$abc$71600$new_n3285 nq=$abc$71600$new_n11976
.subckt and2_x1 i0=$abc$71600$new_n11902 i1=ERR_I q=$abc$71600$new_n11977
.subckt nand2_x0 i0=$abc$71600$new_n11902 i1=ERR_I nq=$abc$71600$new_n11978
.subckt nand2_x0 i0=$abc$71600$new_n11977 i1=$abc$71600$new_n11976 nq=$abc$71600$new_n11979
.subckt and21nor_x0 i0=$abc$71600$new_n3274 i1=$abc$71600$new_n11895 i2=$abc$71600$new_n4155 nq=$abc$71600$new_n11980
.subckt or21nand_x0 i0=registers_m.address[0] i1=$abc$71600$new_n11896 i2=$abc$71600$new_n4156 nq=$abc$71600$new_n11981
.subckt or21nand_x0 i0=$abc$71600$new_n11980 i1=$abc$71600$new_n11974 i2=ACK_I nq=$abc$71600$new_n11982
.subckt and4_x1 i0=$abc$71600$new_n11982 i1=$abc$71600$new_n11979 i2=$abc$71600$new_n11963 i3=$abc$71600$new_n11958 q=$abc$71600$new_n11983
.subckt nand2_x0 i0=$abc$71600$new_n11983 i1=$abc$71600$new_n11953 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[16]
.subckt nand2_x0 i0=$abc$71600$new_n11904 i1=bus_control_m.current_state[2] nq=$abc$71600$new_n11985
.subckt nand3_x0 i0=$abc$71600$new_n11955 i1=$abc$71600$new_n11949 i2=$abc$71600$new_n3797 nq=$abc$71600$new_n11986
.subckt nand2_x0 i0=$abc$71600$new_n11986 i1=$abc$71600$new_n11985 nq=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[2]
.subckt nand2_x0 i0=bus_control_m.last_interrupt_mask[0] i1=registers_m.do_interrupt_flag nq=$abc$71600$new_n11988
.subckt nand2_x0 i0=ipl_i[2] i1=$abc$71600$auto$ff.cc:721:flip_bits$68664 nq=$abc$71600$new_n11989
.subckt or2_x1 i0=ipl_i[1] i1=$abc$71600$auto$ff.cc:721:flip_bits$68658 q=$abc$71600$new_n11990
.subckt and2_x1 i0=ipl_i[0] i1=$abc$71600$auto$ff.cc:721:flip_bits$68652 q=$abc$71600$new_n11991
.subckt nand2_x0 i0=ipl_i[1] i1=$abc$71600$auto$ff.cc:721:flip_bits$68658 nq=$abc$71600$new_n11992
.subckt and2_x1 i0=$abc$71600$new_n11991 i1=$abc$71600$new_n11990 q=$abc$71600$new_n11993
.subckt nand2_x0 i0=$abc$71600$new_n11991 i1=$abc$71600$new_n11990 nq=$abc$71600$new_n11994
.subckt and2_x1 i0=$abc$71600$new_n11992 i1=$abc$71600$new_n11989 q=$abc$71600$new_n11995
.subckt nand2_x0 i0=$abc$71600$new_n11992 i1=$abc$71600$new_n11989 nq=$abc$71600$new_n11996
.subckt and21nor_x0 i0=$abc$71600$new_n11995 i1=$abc$71600$new_n11994 i2=registers_m.do_interrupt_flag nq=$abc$71600$new_n11997
.subckt or21nand_x0 i0=$abc$71600$new_n11996 i1=$abc$71600$new_n11993 i2=$abc$71600$new_n3271 nq=$abc$71600$new_n11998
.subckt or2_x1 i0=ipl_i[2] i1=$abc$71600$auto$ff.cc:721:flip_bits$68664 q=$abc$71600$new_n11999
.subckt nand3_x0 i0=$abc$71600$new_n11999 i1=$abc$71600$new_n11997 i2=ipl_i[0] nq=$abc$71600$new_n12000
.subckt nand2_x0 i0=$abc$71600$new_n12000 i1=$abc$71600$new_n11988 nq=$abc$71600$flatten\bus_control_m.$0\interrupt_mask_o[2:0][0]
.subckt nand2_x0 i0=bus_control_m.last_interrupt_mask[1] i1=registers_m.do_interrupt_flag nq=$abc$71600$new_n12002
.subckt nand3_x0 i0=$abc$71600$new_n11999 i1=$abc$71600$new_n11997 i2=ipl_i[1] nq=$abc$71600$new_n12003
.subckt nand2_x0 i0=$abc$71600$new_n12003 i1=$abc$71600$new_n12002 nq=$abc$71600$flatten\bus_control_m.$0\interrupt_mask_o[2:0][1]
.subckt nand2_x0 i0=bus_control_m.last_interrupt_mask[2] i1=registers_m.do_interrupt_flag nq=$abc$71600$new_n12005
.subckt or21nand_x0 i0=$abc$71600$new_n3352 i1=$abc$71600$new_n11998 i2=$abc$71600$new_n12005 nq=$abc$71600$flatten\bus_control_m.$0\interrupt_mask_o[2:0][2]
.subckt nand3_x0 i0=$abc$71600$new_n11999 i1=$abc$71600$new_n11997 i2=bus_control_m.interrupt_mask_o[0] nq=$abc$71600$new_n12007
.subckt nand2_x0 i0=$abc$71600$new_n12007 i1=$abc$71600$new_n11988 nq=$abc$71600$flatten\bus_control_m.$0\last_interrupt_mask[2:0][0]
.subckt nand3_x0 i0=$abc$71600$new_n11999 i1=$abc$71600$new_n11997 i2=bus_control_m.interrupt_mask_o[1] nq=$abc$71600$new_n12009
.subckt nand2_x0 i0=$abc$71600$new_n12009 i1=$abc$71600$new_n12002 nq=$abc$71600$flatten\bus_control_m.$0\last_interrupt_mask[2:0][1]
.subckt nand3_x0 i0=$abc$71600$new_n11999 i1=$abc$71600$new_n11997 i2=bus_control_m.interrupt_mask_o[2] nq=$abc$71600$new_n12011
.subckt nand2_x0 i0=$abc$71600$new_n12011 i1=$abc$71600$new_n12005 nq=$abc$71600$flatten\bus_control_m.$0\last_interrupt_mask[2:0][2]
.subckt and2_x1 i0=$abc$71600$new_n3819 i1=$abc$71600$new_n3799 q=$abc$71600$new_n12013
.subckt and2_x1 i0=$abc$71600$new_n12013 i1=$abc$71600$new_n4135 q=$abc$71600$new_n12014
.subckt or21nand_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=$abc$71600$new_n12014 i2=$abc$71600$new_n11915 nq=$abc$71600$new_n12015
.subckt nand2_x0 i0=$abc$71600$new_n3798 i1=$abc$71600$new_n3455 nq=$abc$71600$new_n12016
.subckt and21nor_x0 i0=$abc$71600$new_n3798 i1=$abc$71600$new_n3455 i2=bus_control_m.current_state[1] nq=$abc$71600$new_n12017
.subckt and21nor_x0 i0=$abc$71600$new_n3261 i1=bus_control_m.current_state[4] i2=$abc$71600$new_n3204 nq=$abc$71600$new_n12018
.subckt and2_x1 i0=$abc$71600$new_n12018 i1=$abc$71600$new_n12017 q=$abc$71600$new_n12019
.subckt and21nor_x0 i0=$abc$71600$new_n3257 i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12020
.subckt and3_x1 i0=$abc$71600$new_n12020 i1=$abc$71600$new_n12018 i2=$abc$71600$new_n12017 q=$abc$71600$new_n12021
.subckt and2_x1 i0=bus_control_m.saved_pc_change[0] i1=$abc$71600$new_n3286 q=$abc$71600$new_n12022
.subckt nor2_x0 i0=$abc$71600$new_n12022 i1=$abc$71600$new_n4135 nq=$abc$71600$new_n12023
.subckt or2_x1 i0=$abc$71600$new_n12022 i1=$abc$71600$new_n4135 q=$abc$71600$new_n12024
.subckt or3_x1 i0=$abc$71600$new_n12022 i1=$abc$71600$new_n4143 i2=$abc$71600$new_n4135 q=$abc$71600$new_n12025
.subckt nand2_x0 i0=$abc$71600$new_n12025 i1=$abc$71600$new_n12021 nq=$abc$71600$new_n12026
.subckt nor2_x0 i0=$abc$71600$new_n12026 i1=$abc$71600$new_n12015 nq=$abc$71600$new_n12027
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[48] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12028
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12028 nq=$abc$71600$new_n12029
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[48] nq=$abc$71600$new_n12030
.subckt and3_x1 i0=DAT_I[0] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12031
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3306 nq=$abc$71600$new_n12032
.subckt or21nand_x0 i0=$abc$71600$new_n12032 i1=$abc$71600$new_n12031 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12033
.subckt and2_x1 i0=$abc$71600$new_n12033 i1=$abc$71600$new_n12030 q=$abc$71600$new_n12034
.subckt nand2_x0 i0=$abc$71600$new_n12034 i1=$abc$71600$new_n12029 nq=$abc$71600$new_n12035
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[64] i1=$abc$71600$new_n12035 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68941
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[49] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12037
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12037 nq=$abc$71600$new_n12038
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[49] nq=$abc$71600$new_n12039
.subckt and3_x1 i0=DAT_I[1] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12040
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3308 nq=$abc$71600$new_n12041
.subckt or21nand_x0 i0=$abc$71600$new_n12041 i1=$abc$71600$new_n12040 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12042
.subckt and2_x1 i0=$abc$71600$new_n12042 i1=$abc$71600$new_n12039 q=$abc$71600$new_n12043
.subckt nand2_x0 i0=$abc$71600$new_n12043 i1=$abc$71600$new_n12038 nq=$abc$71600$new_n12044
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[65] i1=$abc$71600$new_n12044 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68943
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[50] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12046
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12046 nq=$abc$71600$new_n12047
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[50] nq=$abc$71600$new_n12048
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3310 nq=$abc$71600$new_n12049
.subckt nand3_x0 i0=$abc$71600$new_n3303 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12050
.subckt nand3_x0 i0=DAT_I[2] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12051
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[18] nq=$abc$71600$new_n12052
.subckt nand3_x0 i0=$abc$71600$new_n12050 i1=$abc$71600$new_n12049 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12053
.subckt and2_x1 i0=$abc$71600$new_n12053 i1=$abc$71600$new_n12048 q=$abc$71600$new_n12054
.subckt nand2_x0 i0=$abc$71600$new_n12054 i1=$abc$71600$new_n12047 nq=$abc$71600$new_n12055
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[66] i1=$abc$71600$new_n12055 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68945
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[51] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12057
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12057 nq=$abc$71600$new_n12058
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[51] nq=$abc$71600$new_n12059
.subckt and3_x1 i0=DAT_I[3] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12060
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3312 nq=$abc$71600$new_n12061
.subckt or21nand_x0 i0=$abc$71600$new_n12061 i1=$abc$71600$new_n12060 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12062
.subckt and2_x1 i0=$abc$71600$new_n12062 i1=$abc$71600$new_n12059 q=$abc$71600$new_n12063
.subckt nand2_x0 i0=$abc$71600$new_n12063 i1=$abc$71600$new_n12058 nq=$abc$71600$new_n12064
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[67] i1=$abc$71600$new_n12064 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68947
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[52] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12066
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12066 nq=$abc$71600$new_n12067
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[52] nq=$abc$71600$new_n12068
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3314 nq=$abc$71600$new_n12069
.subckt nand3_x0 i0=$abc$71600$new_n3301 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12070
.subckt nand3_x0 i0=DAT_I[4] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12071
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[20] nq=$abc$71600$new_n12072
.subckt nand3_x0 i0=$abc$71600$new_n12070 i1=$abc$71600$new_n12069 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12073
.subckt and2_x1 i0=$abc$71600$new_n12073 i1=$abc$71600$new_n12068 q=$abc$71600$new_n12074
.subckt nand2_x0 i0=$abc$71600$new_n12074 i1=$abc$71600$new_n12067 nq=$abc$71600$new_n12075
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[68] i1=$abc$71600$new_n12075 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68949
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[53] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12077
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12077 nq=$abc$71600$new_n12078
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[53] nq=$abc$71600$new_n12079
.subckt and3_x1 i0=DAT_I[5] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12080
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3316 nq=$abc$71600$new_n12081
.subckt or21nand_x0 i0=$abc$71600$new_n12081 i1=$abc$71600$new_n12080 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12082
.subckt and2_x1 i0=$abc$71600$new_n12082 i1=$abc$71600$new_n12079 q=$abc$71600$new_n12083
.subckt nand2_x0 i0=$abc$71600$new_n12083 i1=$abc$71600$new_n12078 nq=$abc$71600$new_n12084
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[69] i1=$abc$71600$new_n12084 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68951
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[54] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12086
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12086 nq=$abc$71600$new_n12087
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[54] nq=$abc$71600$new_n12088
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3318 nq=$abc$71600$new_n12089
.subckt nand3_x0 i0=$abc$71600$new_n3299 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12090
.subckt nand3_x0 i0=DAT_I[6] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12091
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[22] nq=$abc$71600$new_n12092
.subckt nand3_x0 i0=$abc$71600$new_n12090 i1=$abc$71600$new_n12089 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12093
.subckt and2_x1 i0=$abc$71600$new_n12093 i1=$abc$71600$new_n12088 q=$abc$71600$new_n12094
.subckt nand2_x0 i0=$abc$71600$new_n12094 i1=$abc$71600$new_n12087 nq=$abc$71600$new_n12095
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[70] i1=$abc$71600$new_n12095 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68953
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[55] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12097
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12097 nq=$abc$71600$new_n12098
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[55] nq=$abc$71600$new_n12099
.subckt and3_x1 i0=DAT_I[7] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12100
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3320 nq=$abc$71600$new_n12101
.subckt or21nand_x0 i0=$abc$71600$new_n12101 i1=$abc$71600$new_n12100 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12102
.subckt and2_x1 i0=$abc$71600$new_n12102 i1=$abc$71600$new_n12099 q=$abc$71600$new_n12103
.subckt nand2_x0 i0=$abc$71600$new_n12103 i1=$abc$71600$new_n12098 nq=$abc$71600$new_n12104
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[71] i1=$abc$71600$new_n12104 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68955
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[56] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12106
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12106 nq=$abc$71600$new_n12107
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[56] nq=$abc$71600$new_n12108
.subckt and3_x1 i0=DAT_I[8] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12109
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3307 nq=$abc$71600$new_n12110
.subckt or21nand_x0 i0=$abc$71600$new_n12110 i1=$abc$71600$new_n12109 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12111
.subckt and2_x1 i0=$abc$71600$new_n12111 i1=$abc$71600$new_n12108 q=$abc$71600$new_n12112
.subckt nand2_x0 i0=$abc$71600$new_n12112 i1=$abc$71600$new_n12107 nq=$abc$71600$new_n12113
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[72] i1=$abc$71600$new_n12113 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68957
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[57] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12115
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12115 nq=$abc$71600$new_n12116
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[57] nq=$abc$71600$new_n12117
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3309 nq=$abc$71600$new_n12118
.subckt nand3_x0 i0=$abc$71600$new_n3296 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12119
.subckt nand3_x0 i0=DAT_I[9] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12120
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[25] nq=$abc$71600$new_n12121
.subckt nand3_x0 i0=$abc$71600$new_n12119 i1=$abc$71600$new_n12118 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12122
.subckt and2_x1 i0=$abc$71600$new_n12122 i1=$abc$71600$new_n12117 q=$abc$71600$new_n12123
.subckt nand2_x0 i0=$abc$71600$new_n12123 i1=$abc$71600$new_n12116 nq=$abc$71600$new_n12124
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[73] i1=$abc$71600$new_n12124 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68959
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[58] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12126
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12126 nq=$abc$71600$new_n12127
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[58] nq=$abc$71600$new_n12128
.subckt and3_x1 i0=DAT_I[10] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12129
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3311 nq=$abc$71600$new_n12130
.subckt or21nand_x0 i0=$abc$71600$new_n12130 i1=$abc$71600$new_n12129 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12131
.subckt and2_x1 i0=$abc$71600$new_n12131 i1=$abc$71600$new_n12128 q=$abc$71600$new_n12132
.subckt nand2_x0 i0=$abc$71600$new_n12132 i1=$abc$71600$new_n12127 nq=$abc$71600$new_n12133
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[74] i1=$abc$71600$new_n12133 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68961
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[59] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12135
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12135 nq=$abc$71600$new_n12136
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[59] nq=$abc$71600$new_n12137
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3313 nq=$abc$71600$new_n12138
.subckt nand3_x0 i0=$abc$71600$new_n3294 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12139
.subckt nand3_x0 i0=DAT_I[11] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12140
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[27] nq=$abc$71600$new_n12141
.subckt nand3_x0 i0=$abc$71600$new_n12139 i1=$abc$71600$new_n12138 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12142
.subckt and2_x1 i0=$abc$71600$new_n12142 i1=$abc$71600$new_n12137 q=$abc$71600$new_n12143
.subckt nand2_x0 i0=$abc$71600$new_n12143 i1=$abc$71600$new_n12136 nq=$abc$71600$new_n12144
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[75] i1=$abc$71600$new_n12144 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68963
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[60] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12146
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12146 nq=$abc$71600$new_n12147
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[60] nq=$abc$71600$new_n12148
.subckt and3_x1 i0=DAT_I[12] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12149
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3315 nq=$abc$71600$new_n12150
.subckt or21nand_x0 i0=$abc$71600$new_n12150 i1=$abc$71600$new_n12149 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12151
.subckt and2_x1 i0=$abc$71600$new_n12151 i1=$abc$71600$new_n12148 q=$abc$71600$new_n12152
.subckt nand2_x0 i0=$abc$71600$new_n12152 i1=$abc$71600$new_n12147 nq=$abc$71600$new_n12153
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[76] i1=$abc$71600$new_n12153 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68965
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[61] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12155
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12155 nq=$abc$71600$new_n12156
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[61] nq=$abc$71600$new_n12157
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3317 nq=$abc$71600$new_n12158
.subckt nand3_x0 i0=$abc$71600$new_n3292 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12159
.subckt nand3_x0 i0=DAT_I[13] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12160
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[29] nq=$abc$71600$new_n12161
.subckt nand3_x0 i0=$abc$71600$new_n12159 i1=$abc$71600$new_n12158 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12162
.subckt and2_x1 i0=$abc$71600$new_n12162 i1=$abc$71600$new_n12157 q=$abc$71600$new_n12163
.subckt nand2_x0 i0=$abc$71600$new_n12163 i1=$abc$71600$new_n12156 nq=$abc$71600$new_n12164
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[77] i1=$abc$71600$new_n12164 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68967
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[62] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12166
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12166 nq=$abc$71600$new_n12167
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[62] nq=$abc$71600$new_n12168
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=$abc$71600$new_n3319 nq=$abc$71600$new_n12169
.subckt nand3_x0 i0=$abc$71600$new_n3291 i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12170
.subckt nand3_x0 i0=DAT_I[14] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] nq=$abc$71600$new_n12171
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=registers_m.pc[0] i2=DAT_I[30] nq=$abc$71600$new_n12172
.subckt nand3_x0 i0=$abc$71600$new_n12170 i1=$abc$71600$new_n12169 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12173
.subckt and2_x1 i0=$abc$71600$new_n12173 i1=$abc$71600$new_n12168 q=$abc$71600$new_n12174
.subckt nand2_x0 i0=$abc$71600$new_n12174 i1=$abc$71600$new_n12167 nq=$abc$71600$new_n12175
.subckt mux2_x1 cmd=$abc$71600$new_n12027 i0=bus_control_m.prefetch_ir_o[78] i1=$abc$71600$new_n12175 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68969
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[63] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12177
.subckt and2_x1 i0=$abc$71600$new_n12177 i1=$abc$71600$new_n12024 q=$abc$71600$new_n12178
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[63] nq=$abc$71600$new_n12179
.subckt and3_x1 i0=DAT_I[15] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] q=$abc$71600$new_n12180
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3321 nq=$abc$71600$new_n12181
.subckt or21nand_x0 i0=$abc$71600$new_n12181 i1=$abc$71600$new_n12180 i2=$abc$71600$new_n11934 nq=$abc$71600$new_n12182
.subckt nand2_x0 i0=$abc$71600$new_n12182 i1=$abc$71600$new_n12179 nq=$abc$71600$new_n12183
.subckt or4_x1 i0=$abc$71600$new_n12183 i1=$abc$71600$new_n12178 i2=$abc$71600$new_n12026 i3=$abc$71600$new_n12015 q=$abc$71600$new_n12184
.subckt or21nand_x0 i0=$abc$71600$new_n12026 i1=$abc$71600$new_n12015 i2=$abc$71600$new_n3471 nq=$abc$71600$new_n12185
.subckt and2_x1 i0=$abc$71600$new_n12185 i1=$abc$71600$new_n12184 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68971
.subckt nor2_x0 i0=registers_m.size[2] i1=registers_m.size[1] nq=$abc$71600$new_n12187
.subckt or2_x1 i0=registers_m.size[2] i1=registers_m.size[1] q=$abc$71600$new_n12188
.subckt or3_x1 i0=registers_m.size[2] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n12189
.subckt or21nand_x0 i0=$abc$71600$new_n12187 i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12190
.subckt and21nor_x0 i0=$abc$71600$new_n3256 i1=$abc$71600$new_n3260 i2=$abc$71600$new_n3261 nq=$abc$71600$new_n12191
.subckt or21nand_x0 i0=$abc$71600$new_n3256 i1=$abc$71600$new_n12190 i2=$abc$71600$new_n12191 nq=$abc$71600$new_n12192
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3472 q=$abc$71600$new_n12193
.subckt and21nor_x0 i0=$abc$71600$new_n11895 i1=$abc$71600$new_n3274 i2=bus_control_m.current_state[12] nq=$abc$71600$new_n12194
.subckt or21nand_x0 i0=$abc$71600$new_n11896 i1=registers_m.address[0] i2=$abc$71600$new_n3260 nq=$abc$71600$new_n12195
.subckt nor2_x0 i0=registers_m.address[1] i1=registers_m.address[0] nq=$abc$71600$new_n12196
.subckt or2_x1 i0=registers_m.address[1] i1=registers_m.address[0] q=$abc$71600$new_n12197
.subckt and2_x1 i0=$abc$71600$new_n12196 i1=registers_m.size[2] q=$abc$71600$new_n12198
.subckt nand2_x0 i0=$abc$71600$new_n12196 i1=registers_m.size[2] nq=$abc$71600$new_n12199
.subckt and2_x1 i0=registers_m.address[1] i1=registers_m.size[1] q=$abc$71600$new_n12200
.subckt nand2_x0 i0=registers_m.address[1] i1=registers_m.size[1] nq=$abc$71600$new_n12201
.subckt and2_x1 i0=$abc$71600$new_n12200 i1=$abc$71600$new_n3274 q=$abc$71600$new_n12202
.subckt nand2_x0 i0=$abc$71600$new_n12200 i1=$abc$71600$new_n3274 nq=$abc$71600$new_n12203
.subckt and2_x1 i0=$abc$71600$new_n12203 i1=$abc$71600$new_n12199 q=$abc$71600$new_n12204
.subckt nand2_x0 i0=$abc$71600$new_n12203 i1=$abc$71600$new_n12199 nq=$abc$71600$new_n12205
.subckt and2_x1 i0=registers_m.address[0] i1=registers_m.size[0] q=$abc$71600$new_n12206
.subckt nand2_x0 i0=registers_m.address[0] i1=registers_m.size[0] nq=$abc$71600$new_n12207
.subckt and3_x1 i0=registers_m.address[1] i1=registers_m.address[0] i2=registers_m.size[0] q=$abc$71600$new_n12208
.subckt nand3_x0 i0=registers_m.address[1] i1=registers_m.address[0] i2=registers_m.size[0] nq=$abc$71600$new_n12209
.subckt and3_x1 i0=$abc$71600$new_n12209 i1=$abc$71600$new_n12203 i2=$abc$71600$new_n12199 q=$abc$71600$new_n12210
.subckt nand3_x0 i0=$abc$71600$new_n12209 i1=$abc$71600$new_n12203 i2=$abc$71600$new_n12199 nq=$abc$71600$new_n12211
.subckt and2_x1 i0=$abc$71600$new_n12206 i1=$abc$71600$new_n3275 q=$abc$71600$new_n12212
.subckt nand2_x0 i0=$abc$71600$new_n12206 i1=$abc$71600$new_n3275 nq=$abc$71600$new_n12213
.subckt and2_x1 i0=$abc$71600$new_n12196 i1=registers_m.size[1] q=$abc$71600$new_n12214
.subckt nand2_x0 i0=$abc$71600$new_n12196 i1=registers_m.size[1] nq=$abc$71600$new_n12215
.subckt and2_x1 i0=$abc$71600$new_n3274 i1=registers_m.size[0] q=$abc$71600$new_n12216
.subckt nand3_x0 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[0] nq=$abc$71600$new_n12217
.subckt nand4_x0 i0=DAT_I[8] i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12218
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=DAT_I[0] nq=$abc$71600$new_n12219
.subckt and2_x1 i0=$abc$71600$new_n12218 i1=$abc$71600$new_n12209 q=$abc$71600$new_n12220
.subckt mux2_x1 cmd=$abc$71600$new_n12213 i0=DAT_I[16] i1=DAT_I[24] q=$abc$71600$new_n12221
.subckt nand2_x0 i0=$abc$71600$new_n12221 i1=$abc$71600$new_n12217 nq=$abc$71600$new_n12222
.subckt and2_x1 i0=$abc$71600$new_n12208 i1=$abc$71600$new_n3305 q=$abc$71600$new_n12223
.subckt and21nor_x0 i0=$abc$71600$new_n12220 i1=$abc$71600$new_n12222 i2=$abc$71600$new_n12223 nq=$abc$71600$new_n12224
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=$abc$71600$new_n3306 i2=registers_m.size[1] nq=$abc$71600$new_n12225
.subckt and3_x1 i0=$abc$71600$new_n12225 i1=$abc$71600$new_n12203 i2=$abc$71600$new_n12199 q=$abc$71600$new_n12226
.subckt or21nand_x0 i0=$abc$71600$new_n12214 i1=$abc$71600$new_n12224 i2=$abc$71600$new_n12226 nq=$abc$71600$new_n12227
.subckt and21nor_x0 i0=$abc$71600$new_n12227 i1=$abc$71600$new_n12219 i2=$abc$71600$new_n12195 nq=$abc$71600$new_n12228
.subckt and2_x1 i0=DAT_I[16] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12229
.subckt or2_x1 i0=$abc$71600$new_n12229 i1=$abc$71600$new_n12192 q=$abc$71600$new_n12230
.subckt nor2_x0 i0=$abc$71600$new_n12230 i1=$abc$71600$new_n12228 nq=$abc$71600$new_n12231
.subckt nor2_x0 i0=$abc$71600$new_n12231 i1=$abc$71600$new_n12193 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68973
.subckt nand2_x0 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3473 nq=$abc$71600$new_n12233
.subckt and3_x1 i0=$abc$71600$new_n12217 i1=$abc$71600$new_n12213 i2=DAT_I[25] q=$abc$71600$new_n12234
.subckt nand4_x0 i0=DAT_I[9] i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12235
.subckt nand2_x0 i0=$abc$71600$new_n12235 i1=$abc$71600$new_n12209 nq=$abc$71600$new_n12236
.subckt or21nand_x0 i0=$abc$71600$new_n12236 i1=$abc$71600$new_n12234 i2=$abc$71600$new_n12215 nq=$abc$71600$new_n12237
.subckt nand2_x0 i0=$abc$71600$new_n12215 i1=$abc$71600$new_n12213 nq=$abc$71600$new_n12238
.subckt and21nor_x0 i0=DAT_I[17] i1=$abc$71600$new_n12238 i2=$abc$71600$new_n12205 nq=$abc$71600$new_n12239
.subckt and2_x1 i0=$abc$71600$new_n12239 i1=$abc$71600$new_n12237 q=$abc$71600$new_n12240
.subckt or21nand_x0 i0=DAT_I[1] i1=$abc$71600$new_n12210 i2=$abc$71600$new_n12194 nq=$abc$71600$new_n12241
.subckt and2_x1 i0=DAT_I[17] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12242
.subckt nor2_x0 i0=$abc$71600$new_n12242 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12243
.subckt or21nand_x0 i0=$abc$71600$new_n12240 i1=$abc$71600$new_n12241 i2=$abc$71600$new_n12243 nq=$abc$71600$new_n12244
.subckt and2_x1 i0=$abc$71600$new_n12244 i1=$abc$71600$new_n12233 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68975
.subckt nand2_x0 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3474 nq=$abc$71600$new_n12246
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=$abc$71600$new_n3310 i2=registers_m.size[1] nq=$abc$71600$new_n12247
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=DAT_I[2] nq=$abc$71600$new_n12248
.subckt nand4_x0 i0=$abc$71600$new_n3295 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12249
.subckt and2_x1 i0=$abc$71600$new_n12249 i1=$abc$71600$new_n12209 q=$abc$71600$new_n12250
.subckt nand3_x0 i0=$abc$71600$new_n12206 i1=DAT_I[18] i2=$abc$71600$new_n3275 nq=$abc$71600$new_n12251
.subckt or21nand_x0 i0=registers_m.address[1] i1=$abc$71600$new_n12207 i2=DAT_I[26] nq=$abc$71600$new_n12252
.subckt nand3_x0 i0=$abc$71600$new_n12252 i1=$abc$71600$new_n12251 i2=$abc$71600$new_n12217 nq=$abc$71600$new_n12253
.subckt and2_x1 i0=$abc$71600$new_n12253 i1=$abc$71600$new_n12250 q=$abc$71600$new_n12254
.subckt nand4_x0 i0=DAT_I[2] i1=registers_m.address[1] i2=registers_m.address[0] i3=registers_m.size[0] nq=$abc$71600$new_n12255
.subckt or21nand_x0 i0=$abc$71600$new_n3176 i1=$abc$71600$new_n12197 i2=$abc$71600$new_n12255 nq=$abc$71600$new_n12256
.subckt and3_x1 i0=$abc$71600$new_n12247 i1=$abc$71600$new_n12203 i2=$abc$71600$new_n12199 q=$abc$71600$new_n12257
.subckt or21nand_x0 i0=$abc$71600$new_n12254 i1=$abc$71600$new_n12256 i2=$abc$71600$new_n12257 nq=$abc$71600$new_n12258
.subckt and2_x1 i0=$abc$71600$new_n12258 i1=$abc$71600$new_n12248 q=$abc$71600$new_n12259
.subckt and2_x1 i0=DAT_I[18] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12260
.subckt nor2_x0 i0=$abc$71600$new_n12260 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12261
.subckt or21nand_x0 i0=$abc$71600$new_n12195 i1=$abc$71600$new_n12259 i2=$abc$71600$new_n12261 nq=$abc$71600$new_n12262
.subckt and2_x1 i0=$abc$71600$new_n12262 i1=$abc$71600$new_n12246 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68977
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3475 q=$abc$71600$new_n12264
.subckt and2_x1 i0=$abc$71600$new_n12211 i1=DAT_I[3] q=$abc$71600$new_n12265
.subckt or21nand_x0 i0=$abc$71600$new_n12214 i1=$abc$71600$new_n12212 i2=DAT_I[19] nq=$abc$71600$new_n12266
.subckt nand4_x0 i0=DAT_I[11] i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12267
.subckt nand3_x0 i0=$abc$71600$new_n12217 i1=$abc$71600$new_n12213 i2=DAT_I[27] nq=$abc$71600$new_n12268
.subckt and2_x1 i0=$abc$71600$new_n12268 i1=$abc$71600$new_n12267 q=$abc$71600$new_n12269
.subckt and21nor_x0 i0=registers_m.size[1] i1=$abc$71600$new_n12196 i2=$abc$71600$new_n12208 nq=$abc$71600$new_n12270
.subckt or21nand_x0 i0=$abc$71600$new_n3176 i1=$abc$71600$new_n12197 i2=$abc$71600$new_n12209 nq=$abc$71600$new_n12271
.subckt or21nand_x0 i0=$abc$71600$new_n12271 i1=$abc$71600$new_n12269 i2=$abc$71600$new_n12266 nq=$abc$71600$new_n12272
.subckt and2_x1 i0=$abc$71600$new_n12272 i1=$abc$71600$new_n12204 q=$abc$71600$new_n12273
.subckt or21nand_x0 i0=$abc$71600$new_n12273 i1=$abc$71600$new_n12265 i2=$abc$71600$new_n12194 nq=$abc$71600$new_n12274
.subckt and2_x1 i0=DAT_I[19] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12275
.subckt nor2_x0 i0=$abc$71600$new_n12275 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12276
.subckt and21nor_x0 i0=$abc$71600$new_n12276 i1=$abc$71600$new_n12274 i2=$abc$71600$new_n12264 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68979
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3476 q=$abc$71600$new_n12278
.subckt and2_x1 i0=$abc$71600$new_n12211 i1=DAT_I[4] q=$abc$71600$new_n12279
.subckt or21nand_x0 i0=$abc$71600$new_n12214 i1=$abc$71600$new_n12212 i2=DAT_I[20] nq=$abc$71600$new_n12280
.subckt or21nand_x0 i0=registers_m.address[1] i1=$abc$71600$new_n12207 i2=DAT_I[28] nq=$abc$71600$new_n12281
.subckt and2_x1 i0=$abc$71600$new_n12281 i1=$abc$71600$new_n12217 q=$abc$71600$new_n12282
.subckt nand4_x0 i0=$abc$71600$new_n3293 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12283
.subckt nand2_x0 i0=$abc$71600$new_n12283 i1=$abc$71600$new_n12270 nq=$abc$71600$new_n12284
.subckt or21nand_x0 i0=$abc$71600$new_n12284 i1=$abc$71600$new_n12282 i2=$abc$71600$new_n12280 nq=$abc$71600$new_n12285
.subckt and2_x1 i0=$abc$71600$new_n12285 i1=$abc$71600$new_n12204 q=$abc$71600$new_n12286
.subckt or21nand_x0 i0=$abc$71600$new_n12286 i1=$abc$71600$new_n12279 i2=$abc$71600$new_n12194 nq=$abc$71600$new_n12287
.subckt and2_x1 i0=DAT_I[20] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12288
.subckt nor2_x0 i0=$abc$71600$new_n12288 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12289
.subckt and21nor_x0 i0=$abc$71600$new_n12289 i1=$abc$71600$new_n12287 i2=$abc$71600$new_n12278 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68981
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3477 q=$abc$71600$new_n12291
.subckt and2_x1 i0=$abc$71600$new_n12211 i1=DAT_I[5] q=$abc$71600$new_n12292
.subckt or21nand_x0 i0=$abc$71600$new_n12214 i1=$abc$71600$new_n12212 i2=DAT_I[21] nq=$abc$71600$new_n12293
.subckt or21nand_x0 i0=registers_m.address[1] i1=$abc$71600$new_n12207 i2=DAT_I[29] nq=$abc$71600$new_n12294
.subckt and2_x1 i0=$abc$71600$new_n12294 i1=$abc$71600$new_n12217 q=$abc$71600$new_n12295
.subckt nand4_x0 i0=$abc$71600$new_n3292 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12296
.subckt nand2_x0 i0=$abc$71600$new_n12296 i1=$abc$71600$new_n12270 nq=$abc$71600$new_n12297
.subckt or21nand_x0 i0=$abc$71600$new_n12297 i1=$abc$71600$new_n12295 i2=$abc$71600$new_n12293 nq=$abc$71600$new_n12298
.subckt and2_x1 i0=$abc$71600$new_n12298 i1=$abc$71600$new_n12204 q=$abc$71600$new_n12299
.subckt or21nand_x0 i0=$abc$71600$new_n12299 i1=$abc$71600$new_n12292 i2=$abc$71600$new_n12194 nq=$abc$71600$new_n12300
.subckt and2_x1 i0=DAT_I[21] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12301
.subckt nor2_x0 i0=$abc$71600$new_n12301 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12302
.subckt and21nor_x0 i0=$abc$71600$new_n12302 i1=$abc$71600$new_n12300 i2=$abc$71600$new_n12291 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68983
.subckt nand2_x0 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3478 nq=$abc$71600$new_n12304
.subckt and3_x1 i0=$abc$71600$new_n12217 i1=$abc$71600$new_n12213 i2=DAT_I[30] q=$abc$71600$new_n12305
.subckt nand4_x0 i0=DAT_I[14] i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[0] nq=$abc$71600$new_n12306
.subckt nand2_x0 i0=$abc$71600$new_n12306 i1=$abc$71600$new_n12209 nq=$abc$71600$new_n12307
.subckt or21nand_x0 i0=$abc$71600$new_n12307 i1=$abc$71600$new_n12305 i2=$abc$71600$new_n12215 nq=$abc$71600$new_n12308
.subckt and21nor_x0 i0=DAT_I[22] i1=$abc$71600$new_n12238 i2=$abc$71600$new_n12205 nq=$abc$71600$new_n12309
.subckt and2_x1 i0=$abc$71600$new_n12309 i1=$abc$71600$new_n12308 q=$abc$71600$new_n12310
.subckt or21nand_x0 i0=DAT_I[6] i1=$abc$71600$new_n12210 i2=$abc$71600$new_n12194 nq=$abc$71600$new_n12311
.subckt and2_x1 i0=DAT_I[22] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12312
.subckt nor2_x0 i0=$abc$71600$new_n12312 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12313
.subckt or21nand_x0 i0=$abc$71600$new_n12310 i1=$abc$71600$new_n12311 i2=$abc$71600$new_n12313 nq=$abc$71600$new_n12314
.subckt and2_x1 i0=$abc$71600$new_n12314 i1=$abc$71600$new_n12304 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$68985
.subckt mux2_x1 cmd=$abc$71600$new_n12213 i0=DAT_I[23] i1=DAT_I[31] q=$abc$71600$new_n12316
.subckt mux2_x1 cmd=$abc$71600$new_n12217 i0=DAT_I[15] i1=$abc$71600$new_n12316 q=$abc$71600$new_n12317
.subckt mux2_x1 cmd=$abc$71600$new_n12209 i0=DAT_I[7] i1=$abc$71600$new_n12317 q=$abc$71600$new_n12318
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[23] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12319
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3298 nq=$abc$71600$new_n12320
.subckt and2_x1 i0=$abc$71600$new_n12320 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12321
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12319 i2=$abc$71600$new_n12321 nq=$abc$71600$new_n12322
.subckt and2_x1 i0=DAT_I[23] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12323
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3479 q=$abc$71600$new_n12324
.subckt nor2_x0 i0=$abc$71600$new_n12323 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12325
.subckt and21nor_x0 i0=$abc$71600$new_n12322 i1=$abc$71600$new_n12325 i2=$abc$71600$new_n12324 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68987
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[24] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12327
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3297 nq=$abc$71600$new_n12328
.subckt and2_x1 i0=$abc$71600$new_n12328 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12329
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12327 i2=$abc$71600$new_n12329 nq=$abc$71600$new_n12330
.subckt and2_x1 i0=DAT_I[24] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12331
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3480 q=$abc$71600$new_n12332
.subckt nor2_x0 i0=$abc$71600$new_n12331 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12333
.subckt and21nor_x0 i0=$abc$71600$new_n12330 i1=$abc$71600$new_n12333 i2=$abc$71600$new_n12332 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68989
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[25] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12335
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3296 nq=$abc$71600$new_n12336
.subckt and2_x1 i0=$abc$71600$new_n12336 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12337
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12335 i2=$abc$71600$new_n12337 nq=$abc$71600$new_n12338
.subckt and2_x1 i0=DAT_I[25] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12339
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3481 q=$abc$71600$new_n12340
.subckt nor2_x0 i0=$abc$71600$new_n12339 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12341
.subckt and21nor_x0 i0=$abc$71600$new_n12338 i1=$abc$71600$new_n12341 i2=$abc$71600$new_n12340 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68991
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[26] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12343
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3295 nq=$abc$71600$new_n12344
.subckt and2_x1 i0=$abc$71600$new_n12344 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12345
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12343 i2=$abc$71600$new_n12345 nq=$abc$71600$new_n12346
.subckt and2_x1 i0=DAT_I[26] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12347
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3482 q=$abc$71600$new_n12348
.subckt nor2_x0 i0=$abc$71600$new_n12347 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12349
.subckt and21nor_x0 i0=$abc$71600$new_n12346 i1=$abc$71600$new_n12349 i2=$abc$71600$new_n12348 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68993
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[27] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12351
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3294 nq=$abc$71600$new_n12352
.subckt and2_x1 i0=$abc$71600$new_n12352 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12353
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12351 i2=$abc$71600$new_n12353 nq=$abc$71600$new_n12354
.subckt and2_x1 i0=DAT_I[27] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12355
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3483 q=$abc$71600$new_n12356
.subckt nor2_x0 i0=$abc$71600$new_n12355 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12357
.subckt and21nor_x0 i0=$abc$71600$new_n12354 i1=$abc$71600$new_n12357 i2=$abc$71600$new_n12356 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68995
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[28] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12359
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3293 nq=$abc$71600$new_n12360
.subckt and2_x1 i0=$abc$71600$new_n12360 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12361
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12359 i2=$abc$71600$new_n12361 nq=$abc$71600$new_n12362
.subckt and2_x1 i0=DAT_I[28] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12363
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3484 q=$abc$71600$new_n12364
.subckt nor2_x0 i0=$abc$71600$new_n12363 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12365
.subckt and21nor_x0 i0=$abc$71600$new_n12362 i1=$abc$71600$new_n12365 i2=$abc$71600$new_n12364 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68997
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[29] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12367
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3292 nq=$abc$71600$new_n12368
.subckt and2_x1 i0=$abc$71600$new_n12368 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12369
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12367 i2=$abc$71600$new_n12369 nq=$abc$71600$new_n12370
.subckt and2_x1 i0=DAT_I[29] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12371
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3485 q=$abc$71600$new_n12372
.subckt nor2_x0 i0=$abc$71600$new_n12371 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12373
.subckt and21nor_x0 i0=$abc$71600$new_n12370 i1=$abc$71600$new_n12373 i2=$abc$71600$new_n12372 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$68999
.subckt mux2_x1 cmd=$abc$71600$new_n12215 i0=DAT_I[30] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12375
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=$abc$71600$new_n3291 nq=$abc$71600$new_n12376
.subckt and2_x1 i0=$abc$71600$new_n12376 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12377
.subckt or21nand_x0 i0=$abc$71600$new_n12205 i1=$abc$71600$new_n12375 i2=$abc$71600$new_n12377 nq=$abc$71600$new_n12378
.subckt and2_x1 i0=DAT_I[30] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12379
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3486 q=$abc$71600$new_n12380
.subckt nor2_x0 i0=$abc$71600$new_n12379 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12381
.subckt and21nor_x0 i0=$abc$71600$new_n12378 i1=$abc$71600$new_n12381 i2=$abc$71600$new_n12380 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69001
.subckt mux2_x1 cmd=$abc$71600$new_n12203 i0=DAT_I[15] i1=$abc$71600$new_n12318 q=$abc$71600$new_n12383
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=$abc$71600$new_n3290 i2=registers_m.size[2] nq=$abc$71600$new_n12384
.subckt and2_x1 i0=$abc$71600$new_n12384 i1=$abc$71600$new_n12194 q=$abc$71600$new_n12385
.subckt or21nand_x0 i0=$abc$71600$new_n12198 i1=$abc$71600$new_n12383 i2=$abc$71600$new_n12385 nq=$abc$71600$new_n12386
.subckt and2_x1 i0=DAT_I[31] i1=bus_control_m.current_state[12] q=$abc$71600$new_n12387
.subckt nor2_x0 i0=$abc$71600$new_n12387 i1=$abc$71600$new_n12192 nq=$abc$71600$new_n12388
.subckt and2_x1 i0=$abc$71600$new_n12192 i1=$abc$71600$new_n3487 q=$abc$71600$new_n12389
.subckt and21nor_x0 i0=$abc$71600$new_n12386 i1=$abc$71600$new_n12388 i2=$abc$71600$new_n12389 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69003
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n3820 i2=$abc$71600$new_n3270 nq=$abc$71600$new_n12391
.subckt and2_x1 i0=$abc$71600$new_n12391 i1=$abc$71600$new_n3455 q=$abc$71600$new_n12392
.subckt nand2_x0 i0=$abc$71600$new_n3820 i1=$abc$71600$new_n3455 nq=$abc$71600$new_n12393
.subckt and2_x1 i0=$abc$71600$new_n11950 i1=$abc$71600$new_n11890 q=$abc$71600$new_n12394
.subckt nor2_x0 i0=bus_control_m.current_state[8] i1=bus_control_m.current_state[4] nq=$abc$71600$new_n12395
.subckt nand2_x0 i0=$abc$71600$new_n12395 i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n12396
.subckt and3_x1 i0=$abc$71600$new_n12396 i1=$abc$71600$new_n12394 i2=$abc$71600$new_n12019 q=$abc$71600$new_n12397
.subckt and3_x1 i0=$abc$71600$new_n12397 i1=$abc$71600$new_n12393 i2=$abc$71600$new_n11915 q=$abc$71600$new_n12398
.subckt nand3_x0 i0=$abc$71600$new_n12397 i1=$abc$71600$new_n12393 i2=$abc$71600$new_n11915 nq=$abc$71600$new_n12399
.subckt nand2_x0 i0=$abc$71600$new_n12398 i1=$abc$71600$new_n12025 nq=$abc$71600$new_n12400
.subckt and21nor_x0 i0=$abc$71600$new_n3455 i1=$abc$71600$new_n12391 i2=$abc$71600$new_n12399 nq=$abc$71600$new_n12401
.subckt and2_x1 i0=$abc$71600$new_n12401 i1=$abc$71600$new_n12025 q=$abc$71600$new_n12402
.subckt and3_x1 i0=$abc$71600$new_n12401 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n4148 q=$abc$71600$new_n12403
.subckt nand3_x0 i0=$abc$71600$new_n12401 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n4148 nq=$abc$71600$new_n12404
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[32] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12405
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12405 nq=$abc$71600$new_n12406
.subckt or21nand_x0 i0=registers_m.pc[0] i1=$abc$71600$new_n3266 i2=bus_control_m.current_state[4] nq=$abc$71600$new_n12407
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3305 nq=$abc$71600$new_n12408
.subckt nand2_x0 i0=$abc$71600$new_n12408 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12409
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[32] nq=$abc$71600$new_n12410
.subckt nand4_x0 i0=DAT_I[16] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12411
.subckt and2_x1 i0=$abc$71600$new_n12411 i1=$abc$71600$new_n12410 q=$abc$71600$new_n12412
.subckt and2_x1 i0=$abc$71600$new_n12412 i1=$abc$71600$new_n12409 q=$abc$71600$new_n12413
.subckt nand2_x0 i0=$abc$71600$new_n12413 i1=$abc$71600$new_n12406 nq=$abc$71600$new_n12414
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[48] i1=$abc$71600$new_n12414 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69005
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[33] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12416
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12416 nq=$abc$71600$new_n12417
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3304 nq=$abc$71600$new_n12418
.subckt nand2_x0 i0=$abc$71600$new_n12418 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12419
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[33] nq=$abc$71600$new_n12420
.subckt nand4_x0 i0=DAT_I[17] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12421
.subckt and2_x1 i0=$abc$71600$new_n12421 i1=$abc$71600$new_n12420 q=$abc$71600$new_n12422
.subckt and2_x1 i0=$abc$71600$new_n12422 i1=$abc$71600$new_n12419 q=$abc$71600$new_n12423
.subckt and2_x1 i0=$abc$71600$new_n12423 i1=$abc$71600$new_n12417 q=$abc$71600$new_n12424
.subckt and4_x1 i0=$abc$71600$new_n12424 i1=$abc$71600$new_n12401 i2=$abc$71600$new_n12025 i3=$abc$71600$new_n4148 q=$abc$71600$new_n12425
.subckt and21nor_x0 i0=$abc$71600$new_n3447 i1=$abc$71600$new_n12404 i2=$abc$71600$new_n12425 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69007
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[34] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12427
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12427 nq=$abc$71600$new_n12428
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3303 nq=$abc$71600$new_n12429
.subckt nand2_x0 i0=$abc$71600$new_n12429 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12430
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[34] nq=$abc$71600$new_n12431
.subckt nand4_x0 i0=DAT_I[18] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12432
.subckt and2_x1 i0=$abc$71600$new_n12432 i1=$abc$71600$new_n12431 q=$abc$71600$new_n12433
.subckt and2_x1 i0=$abc$71600$new_n12433 i1=$abc$71600$new_n12430 q=$abc$71600$new_n12434
.subckt nand2_x0 i0=$abc$71600$new_n12434 i1=$abc$71600$new_n12428 nq=$abc$71600$new_n12435
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[50] i1=$abc$71600$new_n12435 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69009
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[35] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12437
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12437 nq=$abc$71600$new_n12438
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3302 nq=$abc$71600$new_n12439
.subckt nand2_x0 i0=$abc$71600$new_n12439 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12440
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[35] nq=$abc$71600$new_n12441
.subckt nand4_x0 i0=DAT_I[19] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12442
.subckt and2_x1 i0=$abc$71600$new_n12442 i1=$abc$71600$new_n12441 q=$abc$71600$new_n12443
.subckt and2_x1 i0=$abc$71600$new_n12443 i1=$abc$71600$new_n12440 q=$abc$71600$new_n12444
.subckt and2_x1 i0=$abc$71600$new_n12444 i1=$abc$71600$new_n12438 q=$abc$71600$new_n12445
.subckt and4_x1 i0=$abc$71600$new_n12445 i1=$abc$71600$new_n12401 i2=$abc$71600$new_n12025 i3=$abc$71600$new_n4148 q=$abc$71600$new_n12446
.subckt and21nor_x0 i0=$abc$71600$new_n3448 i1=$abc$71600$new_n12404 i2=$abc$71600$new_n12446 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69011
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[36] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12448
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12448 nq=$abc$71600$new_n12449
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3301 nq=$abc$71600$new_n12450
.subckt nand2_x0 i0=$abc$71600$new_n12450 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12451
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[36] nq=$abc$71600$new_n12452
.subckt nand4_x0 i0=DAT_I[20] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12453
.subckt and2_x1 i0=$abc$71600$new_n12453 i1=$abc$71600$new_n12452 q=$abc$71600$new_n12454
.subckt and2_x1 i0=$abc$71600$new_n12454 i1=$abc$71600$new_n12451 q=$abc$71600$new_n12455
.subckt nand2_x0 i0=$abc$71600$new_n12455 i1=$abc$71600$new_n12449 nq=$abc$71600$new_n12456
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[52] i1=$abc$71600$new_n12456 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69013
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[37] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12458
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12458 nq=$abc$71600$new_n12459
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3300 nq=$abc$71600$new_n12460
.subckt nand2_x0 i0=$abc$71600$new_n12460 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12461
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[37] nq=$abc$71600$new_n12462
.subckt nand4_x0 i0=DAT_I[21] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12463
.subckt and2_x1 i0=$abc$71600$new_n12463 i1=$abc$71600$new_n12462 q=$abc$71600$new_n12464
.subckt and2_x1 i0=$abc$71600$new_n12464 i1=$abc$71600$new_n12461 q=$abc$71600$new_n12465
.subckt nand2_x0 i0=$abc$71600$new_n12465 i1=$abc$71600$new_n12459 nq=$abc$71600$new_n12466
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[53] i1=$abc$71600$new_n12466 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69015
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[38] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12468
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12468 nq=$abc$71600$new_n12469
.subckt nand3_x0 i0=$abc$71600$new_n11934 i1=$abc$71600$new_n4146 i2=DAT_I[6] nq=$abc$71600$new_n12470
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[38] nq=$abc$71600$new_n12471
.subckt nand4_x0 i0=DAT_I[22] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12472
.subckt and2_x1 i0=$abc$71600$new_n12472 i1=$abc$71600$new_n12471 q=$abc$71600$new_n12473
.subckt and2_x1 i0=$abc$71600$new_n12473 i1=$abc$71600$new_n12470 q=$abc$71600$new_n12474
.subckt and2_x1 i0=$abc$71600$new_n12474 i1=$abc$71600$new_n12469 q=$abc$71600$new_n12475
.subckt and4_x1 i0=$abc$71600$new_n12475 i1=$abc$71600$new_n12401 i2=$abc$71600$new_n12025 i3=$abc$71600$new_n4148 q=$abc$71600$new_n12476
.subckt and21nor_x0 i0=$abc$71600$new_n3450 i1=$abc$71600$new_n12404 i2=$abc$71600$new_n12476 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69017
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[39] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12478
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12478 nq=$abc$71600$new_n12479
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3298 nq=$abc$71600$new_n12480
.subckt nand2_x0 i0=$abc$71600$new_n12480 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12481
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[39] nq=$abc$71600$new_n12482
.subckt nand4_x0 i0=DAT_I[23] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12483
.subckt and2_x1 i0=$abc$71600$new_n12483 i1=$abc$71600$new_n12482 q=$abc$71600$new_n12484
.subckt and2_x1 i0=$abc$71600$new_n12484 i1=$abc$71600$new_n12481 q=$abc$71600$new_n12485
.subckt nand2_x0 i0=$abc$71600$new_n12485 i1=$abc$71600$new_n12479 nq=$abc$71600$new_n12486
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[55] i1=$abc$71600$new_n12486 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69019
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[40] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12488
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12488 nq=$abc$71600$new_n12489
.subckt nand3_x0 i0=$abc$71600$new_n11934 i1=$abc$71600$new_n4146 i2=DAT_I[8] nq=$abc$71600$new_n12490
.subckt nand4_x0 i0=DAT_I[24] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12491
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[40] nq=$abc$71600$new_n12492
.subckt and2_x1 i0=$abc$71600$new_n12492 i1=$abc$71600$new_n12491 q=$abc$71600$new_n12493
.subckt and2_x1 i0=$abc$71600$new_n12493 i1=$abc$71600$new_n12490 q=$abc$71600$new_n12494
.subckt nand2_x0 i0=$abc$71600$new_n12494 i1=$abc$71600$new_n12489 nq=$abc$71600$new_n12495
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[56] i1=$abc$71600$new_n12495 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69021
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[41] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12497
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12497 nq=$abc$71600$new_n12498
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3296 nq=$abc$71600$new_n12499
.subckt nand2_x0 i0=$abc$71600$new_n12499 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12500
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[41] nq=$abc$71600$new_n12501
.subckt nand4_x0 i0=DAT_I[25] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12502
.subckt and2_x1 i0=$abc$71600$new_n12502 i1=$abc$71600$new_n12501 q=$abc$71600$new_n12503
.subckt and2_x1 i0=$abc$71600$new_n12503 i1=$abc$71600$new_n12500 q=$abc$71600$new_n12504
.subckt nand2_x0 i0=$abc$71600$new_n12504 i1=$abc$71600$new_n12498 nq=$abc$71600$new_n12505
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[57] i1=$abc$71600$new_n12505 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69023
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[42] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12507
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12507 nq=$abc$71600$new_n12508
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3295 nq=$abc$71600$new_n12509
.subckt nand2_x0 i0=$abc$71600$new_n12509 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12510
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[42] nq=$abc$71600$new_n12511
.subckt nand4_x0 i0=DAT_I[26] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12512
.subckt and2_x1 i0=$abc$71600$new_n12512 i1=$abc$71600$new_n12511 q=$abc$71600$new_n12513
.subckt and2_x1 i0=$abc$71600$new_n12513 i1=$abc$71600$new_n12510 q=$abc$71600$new_n12514
.subckt and2_x1 i0=$abc$71600$new_n12514 i1=$abc$71600$new_n12508 q=$abc$71600$new_n12515
.subckt and4_x1 i0=$abc$71600$new_n12515 i1=$abc$71600$new_n12401 i2=$abc$71600$new_n12025 i3=$abc$71600$new_n4148 q=$abc$71600$new_n12516
.subckt and21nor_x0 i0=$abc$71600$new_n3451 i1=$abc$71600$new_n12404 i2=$abc$71600$new_n12516 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69025
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[43] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12518
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12518 nq=$abc$71600$new_n12519
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3294 nq=$abc$71600$new_n12520
.subckt nand2_x0 i0=$abc$71600$new_n12520 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12521
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[43] nq=$abc$71600$new_n12522
.subckt nand4_x0 i0=DAT_I[27] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12523
.subckt and2_x1 i0=$abc$71600$new_n12523 i1=$abc$71600$new_n12522 q=$abc$71600$new_n12524
.subckt and2_x1 i0=$abc$71600$new_n12524 i1=$abc$71600$new_n12521 q=$abc$71600$new_n12525
.subckt nand2_x0 i0=$abc$71600$new_n12525 i1=$abc$71600$new_n12519 nq=$abc$71600$new_n12526
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[59] i1=$abc$71600$new_n12526 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69027
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[44] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12528
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12528 nq=$abc$71600$new_n12529
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3293 nq=$abc$71600$new_n12530
.subckt nand2_x0 i0=$abc$71600$new_n12530 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12531
.subckt nand4_x0 i0=DAT_I[28] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12532
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[44] nq=$abc$71600$new_n12533
.subckt and2_x1 i0=$abc$71600$new_n12533 i1=$abc$71600$new_n12532 q=$abc$71600$new_n12534
.subckt and2_x1 i0=$abc$71600$new_n12534 i1=$abc$71600$new_n12531 q=$abc$71600$new_n12535
.subckt nand2_x0 i0=$abc$71600$new_n12535 i1=$abc$71600$new_n12529 nq=$abc$71600$new_n12536
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[60] i1=$abc$71600$new_n12536 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69029
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[45] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12538
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12538 nq=$abc$71600$new_n12539
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3292 nq=$abc$71600$new_n12540
.subckt nand2_x0 i0=$abc$71600$new_n12540 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12541
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[45] nq=$abc$71600$new_n12542
.subckt nand4_x0 i0=DAT_I[29] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12543
.subckt and2_x1 i0=$abc$71600$new_n12543 i1=$abc$71600$new_n12542 q=$abc$71600$new_n12544
.subckt and2_x1 i0=$abc$71600$new_n12544 i1=$abc$71600$new_n12541 q=$abc$71600$new_n12545
.subckt nand2_x0 i0=$abc$71600$new_n12545 i1=$abc$71600$new_n12539 nq=$abc$71600$new_n12546
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[61] i1=$abc$71600$new_n12546 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69031
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[46] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12548
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12548 nq=$abc$71600$new_n12549
.subckt and21nor_x0 i0=registers_m.pc[1] i1=$abc$71600$new_n3267 i2=$abc$71600$new_n3291 nq=$abc$71600$new_n12550
.subckt nand2_x0 i0=$abc$71600$new_n12550 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n12551
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[46] nq=$abc$71600$new_n12552
.subckt nand4_x0 i0=DAT_I[30] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12553
.subckt and2_x1 i0=$abc$71600$new_n12553 i1=$abc$71600$new_n12552 q=$abc$71600$new_n12554
.subckt and2_x1 i0=$abc$71600$new_n12554 i1=$abc$71600$new_n12551 q=$abc$71600$new_n12555
.subckt nand2_x0 i0=$abc$71600$new_n12555 i1=$abc$71600$new_n12549 nq=$abc$71600$new_n12556
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[62] i1=$abc$71600$new_n12556 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69033
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=bus_control_m.prefetch_ir_o[47] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12558
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12558 nq=$abc$71600$new_n12559
.subckt nand3_x0 i0=$abc$71600$new_n11934 i1=$abc$71600$new_n4146 i2=DAT_I[15] nq=$abc$71600$new_n12560
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[47] nq=$abc$71600$new_n12561
.subckt nand4_x0 i0=DAT_I[31] i1=$abc$71600$new_n3267 i2=registers_m.pc[1] i3=bus_control_m.current_state[8] nq=$abc$71600$new_n12562
.subckt and2_x1 i0=$abc$71600$new_n12562 i1=$abc$71600$new_n12561 q=$abc$71600$new_n12563
.subckt and2_x1 i0=$abc$71600$new_n12563 i1=$abc$71600$new_n12560 q=$abc$71600$new_n12564
.subckt nand2_x0 i0=$abc$71600$new_n12564 i1=$abc$71600$new_n12559 nq=$abc$71600$new_n12565
.subckt mux2_x1 cmd=$abc$71600$new_n12403 i0=bus_control_m.prefetch_ir_o[63] i1=$abc$71600$new_n12565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69035
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[16] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12567
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12567 nq=$abc$71600$new_n12568
.subckt or21nand_x0 i0=$abc$71600$new_n12032 i1=$abc$71600$new_n12031 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12569
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[16] nq=$abc$71600$new_n12570
.subckt and2_x1 i0=$abc$71600$new_n12570 i1=$abc$71600$new_n12569 q=$abc$71600$new_n12571
.subckt nand2_x0 i0=$abc$71600$new_n12571 i1=$abc$71600$new_n12568 nq=$abc$71600$new_n12572
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[32] i1=$abc$71600$new_n12572 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69037
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[17] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12574
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12574 nq=$abc$71600$new_n12575
.subckt or21nand_x0 i0=$abc$71600$new_n12041 i1=$abc$71600$new_n12040 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12576
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[17] nq=$abc$71600$new_n12577
.subckt and2_x1 i0=$abc$71600$new_n12577 i1=$abc$71600$new_n12576 q=$abc$71600$new_n12578
.subckt nand2_x0 i0=$abc$71600$new_n12578 i1=$abc$71600$new_n12575 nq=$abc$71600$new_n12579
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[33] i1=$abc$71600$new_n12579 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69039
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[18] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12581
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12581 nq=$abc$71600$new_n12582
.subckt and21nor_x0 i0=$abc$71600$new_n12052 i1=$abc$71600$new_n12051 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12583
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[18] q=$abc$71600$new_n12584
.subckt nor2_x0 i0=$abc$71600$new_n12584 i1=$abc$71600$new_n12583 nq=$abc$71600$new_n12585
.subckt nand2_x0 i0=$abc$71600$new_n12585 i1=$abc$71600$new_n12582 nq=$abc$71600$new_n12586
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[34] i1=$abc$71600$new_n12586 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69041
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[19] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12588
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12588 nq=$abc$71600$new_n12589
.subckt or21nand_x0 i0=$abc$71600$new_n12061 i1=$abc$71600$new_n12060 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12590
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[19] nq=$abc$71600$new_n12591
.subckt and2_x1 i0=$abc$71600$new_n12591 i1=$abc$71600$new_n12590 q=$abc$71600$new_n12592
.subckt and2_x1 i0=$abc$71600$new_n12592 i1=$abc$71600$new_n12589 q=$abc$71600$new_n12593
.subckt nand3_x0 i0=$abc$71600$new_n12593 i1=$abc$71600$new_n12401 i2=$abc$71600$new_n12025 nq=$abc$71600$new_n12594
.subckt or21nand_x0 i0=$abc$71600$new_n12400 i1=$abc$71600$new_n12392 i2=$abc$71600$new_n3443 nq=$abc$71600$new_n12595
.subckt and2_x1 i0=$abc$71600$new_n12595 i1=$abc$71600$new_n12594 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69043
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[20] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12597
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12597 nq=$abc$71600$new_n12598
.subckt and21nor_x0 i0=$abc$71600$new_n12072 i1=$abc$71600$new_n12071 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12599
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[20] q=$abc$71600$new_n12600
.subckt nor2_x0 i0=$abc$71600$new_n12600 i1=$abc$71600$new_n12599 nq=$abc$71600$new_n12601
.subckt nand2_x0 i0=$abc$71600$new_n12601 i1=$abc$71600$new_n12598 nq=$abc$71600$new_n12602
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[36] i1=$abc$71600$new_n12602 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69045
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[21] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12604
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12604 nq=$abc$71600$new_n12605
.subckt or21nand_x0 i0=$abc$71600$new_n12081 i1=$abc$71600$new_n12080 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12606
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[21] nq=$abc$71600$new_n12607
.subckt and2_x1 i0=$abc$71600$new_n12607 i1=$abc$71600$new_n12606 q=$abc$71600$new_n12608
.subckt nand2_x0 i0=$abc$71600$new_n12608 i1=$abc$71600$new_n12605 nq=$abc$71600$new_n12609
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[37] i1=$abc$71600$new_n12609 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69047
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[22] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12611
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12611 nq=$abc$71600$new_n12612
.subckt and21nor_x0 i0=$abc$71600$new_n12092 i1=$abc$71600$new_n12091 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12613
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[22] q=$abc$71600$new_n12614
.subckt nor2_x0 i0=$abc$71600$new_n12614 i1=$abc$71600$new_n12613 nq=$abc$71600$new_n12615
.subckt nand2_x0 i0=$abc$71600$new_n12615 i1=$abc$71600$new_n12612 nq=$abc$71600$new_n12616
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[38] i1=$abc$71600$new_n12616 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69049
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[23] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12618
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12618 nq=$abc$71600$new_n12619
.subckt or21nand_x0 i0=$abc$71600$new_n12101 i1=$abc$71600$new_n12100 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12620
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[23] nq=$abc$71600$new_n12621
.subckt and2_x1 i0=$abc$71600$new_n12621 i1=$abc$71600$new_n12620 q=$abc$71600$new_n12622
.subckt and2_x1 i0=$abc$71600$new_n12622 i1=$abc$71600$new_n12619 q=$abc$71600$new_n12623
.subckt nand3_x0 i0=$abc$71600$new_n12623 i1=$abc$71600$new_n12401 i2=$abc$71600$new_n12025 nq=$abc$71600$new_n12624
.subckt or21nand_x0 i0=$abc$71600$new_n12400 i1=$abc$71600$new_n12392 i2=$abc$71600$new_n3444 nq=$abc$71600$new_n12625
.subckt and2_x1 i0=$abc$71600$new_n12625 i1=$abc$71600$new_n12624 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69051
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[24] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12627
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12627 nq=$abc$71600$new_n12628
.subckt or21nand_x0 i0=$abc$71600$new_n12110 i1=$abc$71600$new_n12109 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12629
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[24] nq=$abc$71600$new_n12630
.subckt and2_x1 i0=$abc$71600$new_n12630 i1=$abc$71600$new_n12629 q=$abc$71600$new_n12631
.subckt nand2_x0 i0=$abc$71600$new_n12631 i1=$abc$71600$new_n12628 nq=$abc$71600$new_n12632
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[40] i1=$abc$71600$new_n12632 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69053
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[25] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12634
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12634 nq=$abc$71600$new_n12635
.subckt and21nor_x0 i0=$abc$71600$new_n12121 i1=$abc$71600$new_n12120 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12636
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[25] q=$abc$71600$new_n12637
.subckt nor2_x0 i0=$abc$71600$new_n12637 i1=$abc$71600$new_n12636 nq=$abc$71600$new_n12638
.subckt nand2_x0 i0=$abc$71600$new_n12638 i1=$abc$71600$new_n12635 nq=$abc$71600$new_n12639
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[41] i1=$abc$71600$new_n12639 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69055
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[26] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12641
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12641 nq=$abc$71600$new_n12642
.subckt or21nand_x0 i0=$abc$71600$new_n12130 i1=$abc$71600$new_n12129 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12643
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[26] nq=$abc$71600$new_n12644
.subckt and2_x1 i0=$abc$71600$new_n12644 i1=$abc$71600$new_n12643 q=$abc$71600$new_n12645
.subckt nand2_x0 i0=$abc$71600$new_n12645 i1=$abc$71600$new_n12642 nq=$abc$71600$new_n12646
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[42] i1=$abc$71600$new_n12646 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69057
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[27] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12648
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12648 nq=$abc$71600$new_n12649
.subckt and21nor_x0 i0=$abc$71600$new_n12141 i1=$abc$71600$new_n12140 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12650
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[27] q=$abc$71600$new_n12651
.subckt nor2_x0 i0=$abc$71600$new_n12651 i1=$abc$71600$new_n12650 nq=$abc$71600$new_n12652
.subckt nand2_x0 i0=$abc$71600$new_n12652 i1=$abc$71600$new_n12649 nq=$abc$71600$new_n12653
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[43] i1=$abc$71600$new_n12653 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69059
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[28] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12655
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12655 nq=$abc$71600$new_n12656
.subckt or21nand_x0 i0=$abc$71600$new_n12150 i1=$abc$71600$new_n12149 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12657
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[28] nq=$abc$71600$new_n12658
.subckt and2_x1 i0=$abc$71600$new_n12658 i1=$abc$71600$new_n12657 q=$abc$71600$new_n12659
.subckt nand2_x0 i0=$abc$71600$new_n12659 i1=$abc$71600$new_n12656 nq=$abc$71600$new_n12660
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[44] i1=$abc$71600$new_n12660 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69061
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[29] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12662
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12662 nq=$abc$71600$new_n12663
.subckt and21nor_x0 i0=$abc$71600$new_n12161 i1=$abc$71600$new_n12160 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12664
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[29] q=$abc$71600$new_n12665
.subckt nor2_x0 i0=$abc$71600$new_n12665 i1=$abc$71600$new_n12664 nq=$abc$71600$new_n12666
.subckt nand2_x0 i0=$abc$71600$new_n12666 i1=$abc$71600$new_n12663 nq=$abc$71600$new_n12667
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[45] i1=$abc$71600$new_n12667 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69063
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[30] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12669
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12669 nq=$abc$71600$new_n12670
.subckt and21nor_x0 i0=$abc$71600$new_n12172 i1=$abc$71600$new_n12171 i2=$abc$71600$new_n3259 nq=$abc$71600$new_n12671
.subckt and2_x1 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[30] q=$abc$71600$new_n12672
.subckt nor2_x0 i0=$abc$71600$new_n12672 i1=$abc$71600$new_n12671 nq=$abc$71600$new_n12673
.subckt nand2_x0 i0=$abc$71600$new_n12673 i1=$abc$71600$new_n12670 nq=$abc$71600$new_n12674
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[46] i1=$abc$71600$new_n12674 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69065
.subckt and3_x1 i0=$abc$71600$new_n4141 i1=DAT_I[31] i2=bus_control_m.current_state[4] q=$abc$71600$new_n12676
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n12022 i2=$abc$71600$new_n12676 nq=$abc$71600$new_n12677
.subckt or21nand_x0 i0=$abc$71600$new_n12181 i1=$abc$71600$new_n12180 i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12678
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[31] nq=$abc$71600$new_n12679
.subckt and2_x1 i0=$abc$71600$new_n12679 i1=$abc$71600$new_n12678 q=$abc$71600$new_n12680
.subckt nand2_x0 i0=$abc$71600$new_n12680 i1=$abc$71600$new_n12677 nq=$abc$71600$new_n12681
.subckt mux2_x1 cmd=$abc$71600$new_n12402 i0=bus_control_m.prefetch_ir_o[47] i1=$abc$71600$new_n12681 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69067
.subckt nand2_x0 i0=$abc$71600$new_n11976 i1=$abc$71600$new_n11904 nq=$abc$71600$new_n12683
.subckt or21nand_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n3820 i2=$abc$71600$new_n3801 nq=$abc$71600$new_n12684
.subckt nor2_x0 i0=bus_control_m.current_state[6] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12685
.subckt nor4_x0 i0=bus_control_m.current_state[17] i1=bus_control_m.current_state[13] i2=bus_control_m.current_state[10] i3=bus_control_m.current_state[7] nq=$abc$71600$new_n12686
.subckt and2_x1 i0=$abc$71600$new_n12686 i1=$abc$71600$new_n12685 q=$abc$71600$new_n12687
.subckt and2_x1 i0=$abc$71600$new_n12687 i1=$abc$71600$new_n11975 q=$abc$71600$new_n12688
.subckt nand3_x0 i0=$abc$71600$new_n12687 i1=$abc$71600$new_n11975 i2=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n12689
.subckt or4_x1 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=registers_m.do_interrupt_flag i2=registers_m.do_write_flag i3=registers_m.do_read_flag q=$abc$71600$new_n12690
.subckt and21nor_x0 i0=$abc$71600$new_n3455 i1=$abc$71600$new_n3798 i2=$abc$71600$new_n11960 nq=$abc$71600$new_n12691
.subckt and2_x1 i0=$abc$71600$new_n12691 i1=$abc$71600$new_n12690 q=$abc$71600$new_n12692
.subckt and21nor_x0 i0=$abc$71600$new_n4156 i1=$abc$71600$new_n11899 i2=$abc$71600$new_n11943 nq=$abc$71600$new_n12693
.subckt and2_x1 i0=$abc$71600$new_n12692 i1=$abc$71600$new_n11935 q=$abc$71600$new_n12694
.subckt and3_x1 i0=$abc$71600$new_n12694 i1=$abc$71600$new_n12693 i2=$abc$71600$new_n12689 q=$abc$71600$new_n12695
.subckt and2_x1 i0=$abc$71600$new_n12695 i1=$abc$71600$new_n12684 q=$abc$71600$new_n12696
.subckt and3_x1 i0=$abc$71600$new_n12695 i1=$abc$71600$new_n12684 i2=$abc$71600$new_n12683 q=$abc$71600$new_n12697
.subckt and4_x1 i0=$abc$71600$new_n3800 i1=$abc$71600$new_n3453 i2=registers_m.address[0] i3=$abc$71600$new_n3177 q=$abc$71600$new_n12698
.subckt or21nand_x0 i0=$abc$71600$new_n11976 i1=$abc$71600$new_n12698 i2=$abc$71600$new_n12687 nq=$abc$71600$new_n12699
.subckt mux2_x1 cmd=$abc$71600$new_n12697 i0=bus_control_m.STB_O i1=$abc$71600$new_n12699 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69069
.subckt nand2_x0 i0=$abc$71600$new_n11978 i1=$abc$71600$new_n11972 nq=$abc$71600$new_n12701
.subckt and3_x1 i0=$abc$71600$new_n12016 i1=$abc$71600$new_n11939 i2=$abc$71600$new_n3802 q=$abc$71600$new_n12702
.subckt or21nand_x0 i0=$abc$71600$new_n3799 i1=$abc$71600$new_n3798 i2=$abc$71600$new_n3455 nq=$abc$71600$new_n12703
.subckt and3_x1 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=$abc$71600$new_n3265 q=$abc$71600$new_n12704
.subckt nand2_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=$abc$71600$new_n3265 nq=$abc$71600$new_n12705
.subckt or21nand_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=$abc$71600$new_n11949 i2=$abc$71600$new_n12704 nq=$abc$71600$new_n12706
.subckt and4_x1 i0=$abc$71600$new_n12706 i1=$abc$71600$new_n12703 i2=$abc$71600$new_n12701 i3=$abc$71600$new_n11939 q=$abc$71600$new_n12707
.subckt and21nor_x0 i0=$abc$71600$new_n11978 i1=$abc$71600$new_n11972 i2=$abc$71600$new_n11912 nq=$abc$71600$new_n12708
.subckt nand3_x0 i0=$abc$71600$new_n12708 i1=$abc$71600$new_n12702 i2=bus_control_m.current_state[14] nq=$abc$71600$new_n12709
.subckt nand3_x0 i0=$abc$71600$new_n12708 i1=$abc$71600$new_n12706 i2=$abc$71600$new_n12702 nq=$abc$71600$new_n12710
.subckt nand2_x0 i0=$abc$71600$new_n12710 i1=$abc$71600$new_n12709 nq=$abc$71600$new_n12711
.subckt nand3_x0 i0=DAT_I[0] i1=bus_control_m.current_state[14] i2=ACK_I nq=$abc$71600$new_n12712
.subckt nand4_x0 i0=bus_control_m.current_state[14] i1=$abc$71600$new_n3261 i2=RTY_I i3=bus_control_m.interrupt_mask_o[0] nq=$abc$71600$new_n12713
.subckt nand3_x0 i0=$abc$71600$new_n12713 i1=$abc$71600$new_n12712 i2=$abc$71600$new_n11976 nq=$abc$71600$new_n12714
.subckt mux2_x1 cmd=$abc$71600$new_n12711 i0=bus_control_m.interrupt_trap_o[0] i1=$abc$71600$new_n12714 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69071
.subckt nand3_x0 i0=$abc$71600$new_n3261 i1=RTY_I i2=bus_control_m.interrupt_mask_o[1] nq=$abc$71600$new_n12716
.subckt and21nor_x0 i0=ACK_I i1=DAT_I[1] i2=$abc$71600$new_n3285 nq=$abc$71600$new_n12717
.subckt nand3_x0 i0=$abc$71600$new_n12717 i1=$abc$71600$new_n12716 i2=$abc$71600$new_n11971 nq=$abc$71600$new_n12718
.subckt mux2_x1 cmd=$abc$71600$new_n12711 i0=bus_control_m.interrupt_trap_o[1] i1=$abc$71600$new_n12718 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69073
.subckt nand3_x0 i0=DAT_I[2] i1=bus_control_m.current_state[14] i2=ACK_I nq=$abc$71600$new_n12720
.subckt nand4_x0 i0=bus_control_m.current_state[14] i1=$abc$71600$new_n3261 i2=RTY_I i3=bus_control_m.interrupt_mask_o[2] nq=$abc$71600$new_n12721
.subckt nand2_x0 i0=$abc$71600$new_n12721 i1=$abc$71600$new_n12720 nq=$abc$71600$new_n12722
.subckt mux2_x1 cmd=$abc$71600$new_n12711 i0=bus_control_m.interrupt_trap_o[2] i1=$abc$71600$new_n12722 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69075
.subckt and3_x1 i0=$abc$71600$new_n12710 i1=$abc$71600$new_n12709 i2=bus_control_m.interrupt_trap_o[3] q=$abc$71600$new_n12724
.subckt nand2_x0 i0=$abc$71600$new_n3302 i1=ACK_I nq=$abc$71600$new_n12725
.subckt and4_x1 i0=$abc$71600$new_n12725 i1=$abc$71600$new_n12708 i2=$abc$71600$new_n12702 i3=bus_control_m.current_state[14] q=$abc$71600$new_n12726
.subckt or2_x1 i0=$abc$71600$new_n12726 i1=$abc$71600$new_n12724 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69077
.subckt and3_x1 i0=$abc$71600$new_n12710 i1=$abc$71600$new_n12709 i2=bus_control_m.interrupt_trap_o[4] q=$abc$71600$new_n12728
.subckt nand2_x0 i0=$abc$71600$new_n3301 i1=ACK_I nq=$abc$71600$new_n12729
.subckt and4_x1 i0=$abc$71600$new_n12729 i1=$abc$71600$new_n12708 i2=$abc$71600$new_n12702 i3=bus_control_m.current_state[14] q=$abc$71600$new_n12730
.subckt or2_x1 i0=$abc$71600$new_n12730 i1=$abc$71600$new_n12728 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69079
.subckt and3_x1 i0=DAT_I[5] i1=bus_control_m.current_state[14] i2=ACK_I q=$abc$71600$new_n12732
.subckt mux2_x1 cmd=$abc$71600$new_n12711 i0=bus_control_m.interrupt_trap_o[5] i1=$abc$71600$new_n12732 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69081
.subckt and3_x1 i0=DAT_I[6] i1=bus_control_m.current_state[14] i2=ACK_I q=$abc$71600$new_n12734
.subckt mux2_x1 cmd=$abc$71600$new_n12711 i0=bus_control_m.interrupt_trap_o[6] i1=$abc$71600$new_n12734 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69083
.subckt and3_x1 i0=DAT_I[7] i1=bus_control_m.current_state[14] i2=ACK_I q=$abc$71600$new_n12736
.subckt mux2_x1 cmd=$abc$71600$new_n12711 i0=bus_control_m.interrupt_trap_o[7] i1=$abc$71600$new_n12736 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69085
.subckt and2_x1 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=bus_control_m.current_state[9] q=$abc$71600$new_n12738
.subckt nand2_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=bus_control_m.current_state[9] nq=$abc$71600$new_n12739
.subckt and21nor_x0 i0=registers_m.do_reset_flag i1=$abc$71600$new_n11919 i2=$abc$71600$new_n12738 nq=$abc$71600$new_n12740
.subckt or21nand_x0 i0=$abc$71600$new_n3268 i1=$abc$71600$new_n11920 i2=$abc$71600$new_n12739 nq=$abc$71600$new_n12741
.subckt and2_x1 i0=$abc$71600$new_n12741 i1=bus_control_m.current_state[9] q=$abc$71600$new_n12742
.subckt mux2_x1 cmd=bus_control_m.reset_counter[0] i0=$abc$71600$new_n12742 i1=$abc$71600$new_n12740 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69087
.subckt and2_x1 i0=bus_control_m.current_state[9] i1=bus_control_m.reset_counter[0] q=$abc$71600$new_n12744
.subckt or21nand_x0 i0=$abc$71600$new_n12744 i1=$abc$71600$new_n12740 i2=bus_control_m.reset_counter[1] nq=$abc$71600$new_n12745
.subckt nand3_x0 i0=$abc$71600$new_n12741 i1=$abc$71600$new_n11922 i2=bus_control_m.current_state[9] nq=$abc$71600$new_n12746
.subckt nand2_x0 i0=$abc$71600$new_n12746 i1=$abc$71600$new_n12745 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69089
.subckt or21nand_x0 i0=$abc$71600$new_n12740 i1=$abc$71600$new_n11923 i2=bus_control_m.reset_counter[2] nq=$abc$71600$new_n12748
.subckt nand2_x0 i0=$abc$71600$new_n11925 i1=bus_control_m.current_state[9] nq=$abc$71600$new_n12749
.subckt and2_x1 i0=$abc$71600$new_n12749 i1=$abc$71600$new_n12741 q=$abc$71600$new_n12750
.subckt nand2_x0 i0=$abc$71600$new_n12749 i1=$abc$71600$new_n12741 nq=$abc$71600$new_n12751
.subckt nand2_x0 i0=$abc$71600$new_n12751 i1=$abc$71600$new_n12748 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69091
.subckt nand3_x0 i0=$abc$71600$new_n12741 i1=$abc$71600$new_n11924 i2=bus_control_m.current_state[9] nq=$abc$71600$new_n12753
.subckt mux2_x1 cmd=$abc$71600$new_n3278 i0=$abc$71600$new_n12753 i1=$abc$71600$new_n12750 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69093
.subckt or21nand_x0 i0=$abc$71600$new_n12740 i1=$abc$71600$new_n11927 i2=bus_control_m.reset_counter[4] nq=$abc$71600$new_n12755
.subckt or21nand_x0 i0=bus_control_m.reset_counter[4] i1=$abc$71600$new_n11927 i2=bus_control_m.current_state[9] nq=$abc$71600$new_n12756
.subckt and2_x1 i0=$abc$71600$new_n12756 i1=$abc$71600$new_n12741 q=$abc$71600$new_n12757
.subckt nand2_x0 i0=$abc$71600$new_n12756 i1=$abc$71600$new_n12741 nq=$abc$71600$new_n12758
.subckt nand2_x0 i0=$abc$71600$new_n12758 i1=$abc$71600$new_n12755 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69095
.subckt nand3_x0 i0=$abc$71600$new_n12741 i1=$abc$71600$new_n11928 i2=bus_control_m.current_state[9] nq=$abc$71600$new_n12760
.subckt mux2_x1 cmd=$abc$71600$new_n3279 i0=$abc$71600$new_n12760 i1=$abc$71600$new_n12757 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69097
.subckt or21nand_x0 i0=$abc$71600$new_n12740 i1=$abc$71600$new_n11929 i2=bus_control_m.reset_counter[6] nq=$abc$71600$new_n12762
.subckt or21nand_x0 i0=$abc$71600$new_n3283 i1=$abc$71600$new_n11930 i2=$abc$71600$new_n12741 nq=$abc$71600$new_n12763
.subckt nand2_x0 i0=$abc$71600$new_n12763 i1=$abc$71600$new_n12762 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69099
.subckt nand2_x0 i0=$abc$71600$new_n12763 i1=bus_control_m.reset_counter[7] nq=$abc$71600$new_n12765
.subckt nand4_x0 i0=$abc$71600$new_n12741 i1=$abc$71600$new_n11930 i2=bus_control_m.current_state[9] i3=$abc$71600$new_n3281 nq=$abc$71600$new_n12766
.subckt nand2_x0 i0=$abc$71600$new_n12766 i1=$abc$71600$new_n12765 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69101
.subckt nand3_x0 i0=registers_m.read_modify_write_flag i1=ACK_I i2=bus_control_m.current_state[3] nq=$abc$71600$new_n12768
.subckt nand4_x0 i0=$abc$71600$new_n3800 i1=$abc$71600$new_n3454 i2=registers_m.address[0] i3=$abc$71600$new_n3177 nq=$abc$71600$new_n12769
.subckt and3_x1 i0=$abc$71600$new_n11976 i1=$abc$71600$new_n11904 i2=bus_control_m.CYC_O q=$abc$71600$new_n12770
.subckt or21nand_x0 i0=$abc$71600$new_n12688 i1=$abc$71600$new_n12770 i2=$abc$71600$new_n12769 nq=$abc$71600$new_n12771
.subckt nand3_x0 i0=$abc$71600$new_n12771 i1=$abc$71600$new_n12768 i2=$abc$71600$new_n12687 nq=$abc$71600$new_n12772
.subckt mux2_x1 cmd=$abc$71600$new_n12696 i0=bus_control_m.CYC_O i1=$abc$71600$new_n12772 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69103
.subckt and2_x1 i0=$abc$71600$new_n12690 i1=$abc$71600$new_n12684 q=$abc$71600$new_n12774
.subckt or2_x1 i0=bus_control_m.current_state[15] i1=bus_control_m.current_state[4] q=$abc$71600$new_n12775
.subckt nor3_x0 i0=bus_control_m.current_state[15] i1=bus_control_m.current_state[8] i2=bus_control_m.current_state[4] nq=$abc$71600$new_n12776
.subckt nand2_x0 i0=$abc$71600$new_n12776 i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n12777
.subckt and2_x1 i0=$abc$71600$new_n12776 i1=$abc$71600$new_n4155 q=$abc$71600$new_n12778
.subckt nand2_x0 i0=$abc$71600$new_n12776 i1=$abc$71600$new_n4155 nq=$abc$71600$new_n12779
.subckt nand3_x0 i0=$abc$71600$new_n12776 i1=$abc$71600$new_n4155 i2=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n12780
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n12777 i1=$abc$71600$new_n11899 q=$abc$71600$new_n12781
.subckt or21nand_x0 i0=bus_control_m.current_state[4] i1=bus_control_m.current_state[8] i2=$abc$71600$new_n3261 nq=$abc$71600$new_n12782
.subckt and2_x1 i0=$abc$71600$new_n12691 i1=$abc$71600$new_n4148 q=$abc$71600$new_n12783
.subckt and4_x1 i0=$abc$71600$new_n12783 i1=$abc$71600$new_n12782 i2=$abc$71600$new_n12781 i3=$abc$71600$new_n4143 q=$abc$71600$new_n12784
.subckt nand4_x0 i0=$abc$71600$new_n12782 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n11981 i3=$abc$71600$new_n4143 nq=$abc$71600$new_n12785
.subckt nand2_x0 i0=$abc$71600$new_n4156 i1=$abc$71600$new_n3261 nq=$abc$71600$new_n12786
.subckt and3_x1 i0=$abc$71600$new_n12786 i1=$abc$71600$new_n12783 i2=$abc$71600$new_n12780 q=$abc$71600$new_n12787
.subckt nand2_x0 i0=$abc$71600$new_n12787 i1=$abc$71600$new_n12684 nq=$abc$71600$new_n12788
.subckt and3_x1 i0=$abc$71600$new_n12784 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n12684 q=$abc$71600$new_n12789
.subckt nand3_x0 i0=$abc$71600$new_n12784 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n12684 nq=$abc$71600$new_n12790
.subckt mux2_x1 cmd=$abc$71600$new_n11949 i0=$abc$71600$new_n3353 i1=$abc$71600$new_n3355 q=$abc$71600$new_n12791
.subckt mux2_x1 cmd=$abc$71600$new_n3800 i0=$abc$71600$new_n3351 i1=$abc$71600$new_n12791 q=$abc$71600$new_n12792
.subckt nand2_x0 i0=$abc$71600$new_n3452 i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12793
.subckt nand3_x0 i0=$abc$71600$new_n3452 i1=registers_m.pc[2] i2=bus_control_m.current_state[15] nq=$abc$71600$new_n12794
.subckt or2_x1 i0=registers_m.pc[2] i1=registers_m.pc[1] q=$abc$71600$new_n12795
.subckt and2_x1 i0=registers_m.pc[2] i1=registers_m.pc[1] q=$abc$71600$new_n12796
.subckt xor2_x0 i0=registers_m.pc[2] i1=registers_m.pc[1] q=$abc$71600$new_n12797
.subckt nexor2_x0 i0=registers_m.pc[2] i1=registers_m.pc[1] nq=$abc$71600$new_n12798
.subckt nand2_x0 i0=bus_control_m.prefetch_ir_valid_32_o i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12799
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_valid_32_o i1=bus_control_m.current_state[15] i2=bus_control_m.current_state[8] nq=$abc$71600$new_n12800
.subckt nand2_x0 i0=$abc$71600$new_n12799 i1=$abc$71600$new_n3259 nq=$abc$71600$new_n12801
.subckt or2_x1 i0=$abc$71600$new_n12800 i1=$abc$71600$new_n12797 q=$abc$71600$new_n12802
.subckt nand2_x0 i0=registers_m.pc[2] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12803
.subckt and2_x1 i0=$abc$71600$new_n12802 i1=$abc$71600$new_n12794 q=$abc$71600$new_n12804
.subckt nor3_x0 i0=bus_control_m.current_state[4] i1=bus_control_m.current_state[3] i2=bus_control_m.current_state[2] nq=$abc$71600$new_n12805
.subckt or3_x1 i0=bus_control_m.current_state[4] i1=bus_control_m.current_state[3] i2=bus_control_m.current_state[2] q=$abc$71600$new_n12806
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3354 i1=$abc$71600$new_n3355 q=$abc$71600$new_n12807
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[2] i1=registers_m.address[2] q=$abc$71600$new_n12808
.subckt nand2_x0 i0=$abc$71600$new_n12807 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n12809
.subckt and2_x1 i0=$abc$71600$new_n12809 i1=$abc$71600$new_n12804 q=$abc$71600$new_n12810
.subckt or21nand_x0 i0=$abc$71600$new_n12779 i1=$abc$71600$new_n12792 i2=$abc$71600$new_n12810 nq=$abc$71600$new_n12811
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[2] i1=$abc$71600$new_n12811 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69105
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[3] i1=registers_m.address[3] q=$abc$71600$new_n12813
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3356 i1=$abc$71600$new_n3357 q=$abc$71600$new_n12814
.subckt nexor2_x0 i0=$abc$71600$new_n12813 i1=$abc$71600$new_n12807 nq=$abc$71600$new_n12815
.subckt and2_x1 i0=$abc$71600$new_n12815 i1=$abc$71600$new_n12806 q=$abc$71600$new_n12816
.subckt nand3_x0 i0=bus_control_m.ADR_O[3] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12817
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[3] nq=$abc$71600$new_n12818
.subckt and3_x1 i0=$abc$71600$new_n12818 i1=$abc$71600$new_n12817 i2=$abc$71600$new_n3800 q=$abc$71600$new_n12819
.subckt or3_x1 i0=bus_control_m.last_interrupt_mask[1] i1=registers_m.do_write_flag i2=registers_m.do_read_flag q=$abc$71600$new_n12820
.subckt nand3_x0 i0=$abc$71600$new_n12820 i1=$abc$71600$new_n12776 i2=$abc$71600$new_n4155 nq=$abc$71600$new_n12821
.subckt nor2_x0 i0=$abc$71600$new_n12821 i1=$abc$71600$new_n12819 nq=$abc$71600$new_n12822
.subckt or3_x1 i0=registers_m.pc[3] i1=registers_m.pc[2] i2=registers_m.pc[1] q=$abc$71600$new_n12823
.subckt and3_x1 i0=$abc$71600$new_n3452 i1=registers_m.pc[3] i2=bus_control_m.current_state[15] q=$abc$71600$new_n12824
.subckt or21nand_x0 i0=registers_m.pc[1] i1=registers_m.pc[2] i2=registers_m.pc[3] nq=$abc$71600$new_n12825
.subckt and21nor_x0 i0=registers_m.pc[3] i1=$abc$71600$new_n12795 i2=$abc$71600$new_n12800 nq=$abc$71600$new_n12826
.subckt or2_x1 i0=$abc$71600$new_n12826 i1=$abc$71600$new_n12824 q=$abc$71600$new_n12827
.subckt nand2_x0 i0=registers_m.pc[3] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12828
.subckt and2_x1 i0=$abc$71600$new_n12827 i1=$abc$71600$new_n12823 q=$abc$71600$new_n12829
.subckt or3_x1 i0=$abc$71600$new_n12829 i1=$abc$71600$new_n12822 i2=$abc$71600$new_n12816 q=$abc$71600$new_n12830
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[3] i1=$abc$71600$new_n12830 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69107
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[4] i1=registers_m.address[4] q=$abc$71600$new_n12832
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3359 i1=$abc$71600$new_n3360 q=$abc$71600$new_n12833
.subckt nand3_x0 i0=$abc$71600$new_n12832 i1=$abc$71600$new_n12813 i2=$abc$71600$new_n12808 nq=$abc$71600$new_n12834
.subckt or21nand_x0 i0=$abc$71600$new_n12807 i1=$abc$71600$new_n12814 i2=$abc$71600$new_n12833 nq=$abc$71600$new_n12835
.subckt nand3_x0 i0=$abc$71600$new_n12835 i1=$abc$71600$new_n12834 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n12836
.subckt nand3_x0 i0=bus_control_m.ADR_O[4] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12837
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[4] nq=$abc$71600$new_n12838
.subckt and3_x1 i0=$abc$71600$new_n12838 i1=$abc$71600$new_n12837 i2=$abc$71600$new_n3800 q=$abc$71600$new_n12839
.subckt or3_x1 i0=bus_control_m.last_interrupt_mask[2] i1=registers_m.do_write_flag i2=registers_m.do_read_flag q=$abc$71600$new_n12840
.subckt nand3_x0 i0=$abc$71600$new_n12840 i1=$abc$71600$new_n12776 i2=$abc$71600$new_n4155 nq=$abc$71600$new_n12841
.subckt nor2_x0 i0=$abc$71600$new_n12841 i1=$abc$71600$new_n12839 nq=$abc$71600$new_n12842
.subckt nor2_x0 i0=$abc$71600$new_n12825 i1=$abc$71600$new_n3359 nq=$abc$71600$new_n12843
.subckt nand2_x0 i0=$abc$71600$new_n12843 i1=$abc$71600$new_n12793 nq=$abc$71600$new_n12844
.subckt nand2_x0 i0=$abc$71600$new_n12825 i1=$abc$71600$new_n3359 nq=$abc$71600$new_n12845
.subckt nand2_x0 i0=registers_m.pc[4] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12846
.subckt nand2_x0 i0=$abc$71600$new_n12846 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n12847
.subckt and2_x1 i0=$abc$71600$new_n12847 i1=$abc$71600$new_n12845 q=$abc$71600$new_n12848
.subckt and2_x1 i0=$abc$71600$new_n12848 i1=$abc$71600$new_n12844 q=$abc$71600$new_n12849
.subckt nor2_x0 i0=$abc$71600$new_n12849 i1=$abc$71600$new_n12842 nq=$abc$71600$new_n12850
.subckt and2_x1 i0=$abc$71600$new_n12850 i1=$abc$71600$new_n12836 q=$abc$71600$new_n12851
.subckt and4_x1 i0=$abc$71600$new_n12851 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 q=$abc$71600$new_n12852
.subckt and21nor_x0 i0=$abc$71600$new_n3358 i1=$abc$71600$new_n12790 i2=$abc$71600$new_n12852 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69109
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[5] i1=registers_m.address[5] q=$abc$71600$new_n12854
.subckt and4_x1 i0=$abc$71600$new_n12854 i1=$abc$71600$new_n12832 i2=$abc$71600$new_n12813 i3=$abc$71600$new_n12808 q=$abc$71600$new_n12855
.subckt nand4_x0 i0=$abc$71600$new_n12854 i1=$abc$71600$new_n12832 i2=$abc$71600$new_n12813 i3=$abc$71600$new_n12808 nq=$abc$71600$new_n12856
.subckt nexor2_x0 i0=$abc$71600$new_n12854 i1=$abc$71600$new_n12834 nq=$abc$71600$new_n12857
.subckt nand2_x0 i0=$abc$71600$new_n12857 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n12858
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[5] nq=$abc$71600$new_n12859
.subckt nand3_x0 i0=bus_control_m.ADR_O[5] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12860
.subckt nand3_x0 i0=$abc$71600$new_n12860 i1=$abc$71600$new_n12859 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n12861
.subckt nand2_x0 i0=$abc$71600$new_n12861 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n12862
.subckt nand3_x0 i0=$abc$71600$new_n12843 i1=$abc$71600$new_n12793 i2=registers_m.pc[5] nq=$abc$71600$new_n12863
.subckt or21nand_x0 i0=$abc$71600$new_n3359 i1=$abc$71600$new_n12825 i2=$abc$71600$new_n3362 nq=$abc$71600$new_n12864
.subckt nand2_x0 i0=registers_m.pc[5] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12865
.subckt nand2_x0 i0=$abc$71600$new_n12865 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n12866
.subckt and2_x1 i0=$abc$71600$new_n12866 i1=$abc$71600$new_n12864 q=$abc$71600$new_n12867
.subckt nand2_x0 i0=$abc$71600$new_n12867 i1=$abc$71600$new_n12863 nq=$abc$71600$new_n12868
.subckt and2_x1 i0=$abc$71600$new_n12868 i1=$abc$71600$new_n12862 q=$abc$71600$new_n12869
.subckt and2_x1 i0=$abc$71600$new_n12869 i1=$abc$71600$new_n12858 q=$abc$71600$new_n12870
.subckt and4_x1 i0=$abc$71600$new_n12870 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 q=$abc$71600$new_n12871
.subckt and21nor_x0 i0=$abc$71600$new_n3361 i1=$abc$71600$new_n12790 i2=$abc$71600$new_n12871 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69111
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[6] i1=registers_m.address[6] q=$abc$71600$new_n12873
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3364 i1=$abc$71600$new_n3365 q=$abc$71600$new_n12874
.subckt nexor2_x0 i0=$abc$71600$new_n12873 i1=$abc$71600$new_n12856 nq=$abc$71600$new_n12875
.subckt and2_x1 i0=$abc$71600$new_n12875 i1=$abc$71600$new_n12806 q=$abc$71600$new_n12876
.subckt nand3_x0 i0=$abc$71600$new_n3452 i1=registers_m.pc[6] i2=bus_control_m.current_state[15] nq=$abc$71600$new_n12877
.subckt nand3_x0 i0=bus_control_m.ADR_O[6] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12878
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[6] nq=$abc$71600$new_n12879
.subckt and3_x1 i0=$abc$71600$new_n12879 i1=$abc$71600$new_n12878 i2=$abc$71600$new_n3800 q=$abc$71600$new_n12880
.subckt or21nand_x0 i0=$abc$71600$new_n12779 i1=$abc$71600$new_n12880 i2=$abc$71600$new_n12877 nq=$abc$71600$new_n12881
.subckt nor3_x0 i0=$abc$71600$new_n12825 i1=$abc$71600$new_n3362 i2=$abc$71600$new_n3359 nq=$abc$71600$new_n12882
.subckt or3_x1 i0=$abc$71600$new_n12825 i1=$abc$71600$new_n3362 i2=$abc$71600$new_n3359 q=$abc$71600$new_n12883
.subckt and2_x1 i0=$abc$71600$new_n12883 i1=$abc$71600$new_n3364 q=$abc$71600$new_n12884
.subckt nor4_x0 i0=$abc$71600$new_n12825 i1=$abc$71600$new_n3364 i2=$abc$71600$new_n3362 i3=$abc$71600$new_n3359 nq=$abc$71600$new_n12885
.subckt or21nand_x0 i0=$abc$71600$new_n3364 i1=$abc$71600$new_n12883 i2=$abc$71600$new_n12801 nq=$abc$71600$new_n12886
.subckt nor2_x0 i0=$abc$71600$new_n12886 i1=$abc$71600$new_n12884 nq=$abc$71600$new_n12887
.subckt or2_x1 i0=$abc$71600$new_n12887 i1=$abc$71600$new_n12881 q=$abc$71600$new_n12888
.subckt or2_x1 i0=$abc$71600$new_n12888 i1=$abc$71600$new_n12876 q=$abc$71600$new_n12889
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[6] i1=$abc$71600$new_n12889 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69113
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[7] i1=registers_m.address[7] q=$abc$71600$new_n12891
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3366 i1=$abc$71600$new_n3367 q=$abc$71600$new_n12892
.subckt or21nand_x0 i0=$abc$71600$new_n12856 i1=$abc$71600$new_n12874 i2=$abc$71600$new_n12892 nq=$abc$71600$new_n12893
.subckt nand3_x0 i0=$abc$71600$new_n12891 i1=$abc$71600$new_n12873 i2=$abc$71600$new_n12855 nq=$abc$71600$new_n12894
.subckt nand3_x0 i0=$abc$71600$new_n12894 i1=$abc$71600$new_n12893 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n12895
.subckt nand3_x0 i0=bus_control_m.ADR_O[7] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12896
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[7] nq=$abc$71600$new_n12897
.subckt nand3_x0 i0=$abc$71600$new_n12897 i1=$abc$71600$new_n12896 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n12898
.subckt and3_x1 i0=$abc$71600$new_n3452 i1=registers_m.pc[7] i2=bus_control_m.current_state[15] q=$abc$71600$new_n12899
.subckt and3_x1 i0=$abc$71600$new_n12882 i1=registers_m.pc[7] i2=registers_m.pc[6] q=$abc$71600$new_n12900
.subckt and21nor_x0 i0=$abc$71600$new_n12778 i1=$abc$71600$new_n12898 i2=$abc$71600$new_n12899 nq=$abc$71600$new_n12901
.subckt nexor2_x0 i0=$abc$71600$new_n12885 i1=$abc$71600$new_n3366 nq=$abc$71600$new_n12902
.subckt nand2_x0 i0=$abc$71600$new_n12902 i1=$abc$71600$new_n12801 nq=$abc$71600$new_n12903
.subckt nand3_x0 i0=$abc$71600$new_n12903 i1=$abc$71600$new_n12901 i2=$abc$71600$new_n12895 nq=$abc$71600$new_n12904
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[7] i1=$abc$71600$new_n12904 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69115
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[8] i1=registers_m.address[8] q=$abc$71600$new_n12906
.subckt and4_x1 i0=$abc$71600$new_n12906 i1=$abc$71600$new_n12891 i2=$abc$71600$new_n12873 i3=$abc$71600$new_n12855 q=$abc$71600$new_n12907
.subckt nand4_x0 i0=$abc$71600$new_n12906 i1=$abc$71600$new_n12891 i2=$abc$71600$new_n12873 i3=$abc$71600$new_n12855 nq=$abc$71600$new_n12908
.subckt nexor2_x0 i0=$abc$71600$new_n12906 i1=$abc$71600$new_n12894 nq=$abc$71600$new_n12909
.subckt and4_x1 i0=$abc$71600$new_n12882 i1=registers_m.pc[8] i2=registers_m.pc[7] i3=registers_m.pc[6] q=$abc$71600$new_n12910
.subckt nand4_x0 i0=$abc$71600$new_n12882 i1=registers_m.pc[8] i2=registers_m.pc[7] i3=registers_m.pc[6] nq=$abc$71600$new_n12911
.subckt and2_x1 i0=registers_m.pc[8] i1=bus_control_m.current_state[15] q=$abc$71600$new_n12912
.subckt nand2_x0 i0=registers_m.pc[8] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12913
.subckt nand2_x0 i0=$abc$71600$new_n12913 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n12914
.subckt nexor2_x0 i0=$abc$71600$new_n12900 i1=$abc$71600$new_n3369 nq=$abc$71600$new_n12915
.subckt nand2_x0 i0=$abc$71600$new_n12915 i1=$abc$71600$new_n12914 nq=$abc$71600$new_n12916
.subckt nand2_x0 i0=$abc$71600$new_n12912 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n12917
.subckt nand3_x0 i0=bus_control_m.ADR_O[8] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12918
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[8] nq=$abc$71600$new_n12919
.subckt and3_x1 i0=$abc$71600$new_n12919 i1=$abc$71600$new_n12918 i2=$abc$71600$new_n3800 q=$abc$71600$new_n12920
.subckt or21nand_x0 i0=$abc$71600$new_n12779 i1=$abc$71600$new_n12920 i2=$abc$71600$new_n12917 nq=$abc$71600$new_n12921
.subckt and21nor_x0 i0=$abc$71600$new_n12806 i1=$abc$71600$new_n12909 i2=$abc$71600$new_n12921 nq=$abc$71600$new_n12922
.subckt and2_x1 i0=$abc$71600$new_n12922 i1=$abc$71600$new_n12916 q=$abc$71600$new_n12923
.subckt and4_x1 i0=$abc$71600$new_n12923 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 q=$abc$71600$new_n12924
.subckt and21nor_x0 i0=$abc$71600$new_n3368 i1=$abc$71600$new_n12790 i2=$abc$71600$new_n12924 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69117
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[9] i1=registers_m.address[9] q=$abc$71600$new_n12926
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3371 i1=$abc$71600$new_n3372 q=$abc$71600$new_n12927
.subckt nexor2_x0 i0=$abc$71600$new_n12926 i1=$abc$71600$new_n12908 nq=$abc$71600$new_n12928
.subckt nand2_x0 i0=$abc$71600$new_n12928 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n12929
.subckt nand3_x0 i0=bus_control_m.ADR_O[9] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12930
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[9] nq=$abc$71600$new_n12931
.subckt nand3_x0 i0=$abc$71600$new_n12931 i1=$abc$71600$new_n12930 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n12932
.subckt and2_x1 i0=$abc$71600$new_n12932 i1=$abc$71600$new_n12778 q=$abc$71600$new_n12933
.subckt and2_x1 i0=$abc$71600$new_n12910 i1=registers_m.pc[9] q=$abc$71600$new_n12934
.subckt nand3_x0 i0=$abc$71600$new_n12910 i1=$abc$71600$new_n12793 i2=registers_m.pc[9] nq=$abc$71600$new_n12935
.subckt nand2_x0 i0=registers_m.pc[9] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12936
.subckt and2_x1 i0=$abc$71600$new_n12936 i1=$abc$71600$new_n12800 q=$abc$71600$new_n12937
.subckt and21nor_x0 i0=$abc$71600$new_n3371 i1=$abc$71600$new_n12911 i2=$abc$71600$new_n12937 nq=$abc$71600$new_n12938
.subckt and21nor_x0 i0=$abc$71600$new_n12938 i1=$abc$71600$new_n12935 i2=$abc$71600$new_n12933 nq=$abc$71600$new_n12939
.subckt nand2_x0 i0=$abc$71600$new_n12939 i1=$abc$71600$new_n12929 nq=$abc$71600$new_n12940
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[9] i1=$abc$71600$new_n12940 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69119
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[10] i1=registers_m.address[10] q=$abc$71600$new_n12942
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3373 i1=$abc$71600$new_n3374 q=$abc$71600$new_n12943
.subckt or21nand_x0 i0=$abc$71600$new_n12908 i1=$abc$71600$new_n12927 i2=$abc$71600$new_n12943 nq=$abc$71600$new_n12944
.subckt nand3_x0 i0=$abc$71600$new_n12942 i1=$abc$71600$new_n12926 i2=$abc$71600$new_n12907 nq=$abc$71600$new_n12945
.subckt nand3_x0 i0=$abc$71600$new_n12945 i1=$abc$71600$new_n12944 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n12946
.subckt nand3_x0 i0=$abc$71600$new_n12910 i1=registers_m.pc[10] i2=registers_m.pc[9] nq=$abc$71600$new_n12947
.subckt and2_x1 i0=registers_m.pc[10] i1=bus_control_m.current_state[15] q=$abc$71600$new_n12948
.subckt nand2_x0 i0=registers_m.pc[10] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12949
.subckt nand2_x0 i0=$abc$71600$new_n12949 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n12950
.subckt nexor2_x0 i0=$abc$71600$new_n12934 i1=$abc$71600$new_n3373 nq=$abc$71600$new_n12951
.subckt nand2_x0 i0=$abc$71600$new_n12951 i1=$abc$71600$new_n12950 nq=$abc$71600$new_n12952
.subckt nand3_x0 i0=bus_control_m.ADR_O[10] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12953
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[10] nq=$abc$71600$new_n12954
.subckt nand3_x0 i0=$abc$71600$new_n12954 i1=$abc$71600$new_n12953 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n12955
.subckt and2_x1 i0=$abc$71600$new_n12948 i1=$abc$71600$new_n3452 q=$abc$71600$new_n12956
.subckt and21nor_x0 i0=$abc$71600$new_n12778 i1=$abc$71600$new_n12955 i2=$abc$71600$new_n12956 nq=$abc$71600$new_n12957
.subckt nand3_x0 i0=$abc$71600$new_n12957 i1=$abc$71600$new_n12952 i2=$abc$71600$new_n12946 nq=$abc$71600$new_n12958
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[10] i1=$abc$71600$new_n12958 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69121
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[11] i1=registers_m.address[11] q=$abc$71600$new_n12960
.subckt and4_x1 i0=$abc$71600$new_n12960 i1=$abc$71600$new_n12942 i2=$abc$71600$new_n12926 i3=$abc$71600$new_n12907 q=$abc$71600$new_n12961
.subckt nand4_x0 i0=$abc$71600$new_n12960 i1=$abc$71600$new_n12942 i2=$abc$71600$new_n12926 i3=$abc$71600$new_n12907 nq=$abc$71600$new_n12962
.subckt nexor2_x0 i0=$abc$71600$new_n12960 i1=$abc$71600$new_n12945 nq=$abc$71600$new_n12963
.subckt nand2_x0 i0=$abc$71600$new_n12963 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n12964
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[11] nq=$abc$71600$new_n12965
.subckt nand3_x0 i0=bus_control_m.ADR_O[11] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12966
.subckt nand3_x0 i0=$abc$71600$new_n12966 i1=$abc$71600$new_n12965 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n12967
.subckt and2_x1 i0=$abc$71600$new_n12967 i1=$abc$71600$new_n12778 q=$abc$71600$new_n12968
.subckt and4_x1 i0=$abc$71600$new_n12910 i1=registers_m.pc[11] i2=registers_m.pc[10] i3=registers_m.pc[9] q=$abc$71600$new_n12969
.subckt nand2_x0 i0=$abc$71600$new_n12969 i1=$abc$71600$new_n12793 nq=$abc$71600$new_n12970
.subckt nand2_x0 i0=registers_m.pc[11] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12971
.subckt and2_x1 i0=$abc$71600$new_n12971 i1=$abc$71600$new_n12800 q=$abc$71600$new_n12972
.subckt and21nor_x0 i0=$abc$71600$new_n3376 i1=$abc$71600$new_n12947 i2=$abc$71600$new_n12972 nq=$abc$71600$new_n12973
.subckt and21nor_x0 i0=$abc$71600$new_n12973 i1=$abc$71600$new_n12970 i2=$abc$71600$new_n12968 nq=$abc$71600$new_n12974
.subckt and2_x1 i0=$abc$71600$new_n12974 i1=$abc$71600$new_n12964 q=$abc$71600$new_n12975
.subckt and4_x1 i0=$abc$71600$new_n12975 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 q=$abc$71600$new_n12976
.subckt and21nor_x0 i0=$abc$71600$new_n3375 i1=$abc$71600$new_n12790 i2=$abc$71600$new_n12976 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69123
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[12] i1=registers_m.address[12] q=$abc$71600$new_n12978
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3378 i1=$abc$71600$new_n3379 q=$abc$71600$new_n12979
.subckt nexor2_x0 i0=$abc$71600$new_n12978 i1=$abc$71600$new_n12962 nq=$abc$71600$new_n12980
.subckt and2_x1 i0=$abc$71600$new_n12969 i1=registers_m.pc[12] q=$abc$71600$new_n12981
.subckt and2_x1 i0=registers_m.pc[12] i1=bus_control_m.current_state[15] q=$abc$71600$new_n12982
.subckt nand2_x0 i0=registers_m.pc[12] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n12983
.subckt nand2_x0 i0=$abc$71600$new_n12983 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n12984
.subckt nexor2_x0 i0=$abc$71600$new_n12969 i1=$abc$71600$new_n3378 nq=$abc$71600$new_n12985
.subckt nand2_x0 i0=$abc$71600$new_n12985 i1=$abc$71600$new_n12984 nq=$abc$71600$new_n12986
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[12] nq=$abc$71600$new_n12987
.subckt nand3_x0 i0=bus_control_m.ADR_O[12] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n12988
.subckt nand3_x0 i0=$abc$71600$new_n12988 i1=$abc$71600$new_n12987 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n12989
.subckt nand2_x0 i0=$abc$71600$new_n12989 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n12990
.subckt nand2_x0 i0=$abc$71600$new_n12982 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n12991
.subckt nand2_x0 i0=$abc$71600$new_n12991 i1=$abc$71600$new_n12990 nq=$abc$71600$new_n12992
.subckt and21nor_x0 i0=$abc$71600$new_n12806 i1=$abc$71600$new_n12980 i2=$abc$71600$new_n12992 nq=$abc$71600$new_n12993
.subckt nand2_x0 i0=$abc$71600$new_n12993 i1=$abc$71600$new_n12986 nq=$abc$71600$new_n12994
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[12] i1=$abc$71600$new_n12994 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69125
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[13] i1=registers_m.address[13] q=$abc$71600$new_n12996
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3380 i1=$abc$71600$new_n3381 q=$abc$71600$new_n12997
.subckt nand3_x0 i0=$abc$71600$new_n12996 i1=$abc$71600$new_n12978 i2=$abc$71600$new_n12961 nq=$abc$71600$new_n12998
.subckt or21nand_x0 i0=$abc$71600$new_n12962 i1=$abc$71600$new_n12979 i2=$abc$71600$new_n12997 nq=$abc$71600$new_n12999
.subckt nand3_x0 i0=$abc$71600$new_n12999 i1=$abc$71600$new_n12998 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13000
.subckt nand3_x0 i0=$abc$71600$new_n12969 i1=registers_m.pc[13] i2=registers_m.pc[12] nq=$abc$71600$new_n13001
.subckt and2_x1 i0=registers_m.pc[13] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13002
.subckt nand2_x0 i0=registers_m.pc[13] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13003
.subckt nand2_x0 i0=$abc$71600$new_n13003 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13004
.subckt nexor2_x0 i0=$abc$71600$new_n12981 i1=$abc$71600$new_n3380 nq=$abc$71600$new_n13005
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[13] nq=$abc$71600$new_n13006
.subckt nand3_x0 i0=bus_control_m.ADR_O[13] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13007
.subckt nand3_x0 i0=$abc$71600$new_n13007 i1=$abc$71600$new_n13006 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13008
.subckt nand2_x0 i0=$abc$71600$new_n13008 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13009
.subckt nand2_x0 i0=$abc$71600$new_n13002 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13010
.subckt nand2_x0 i0=$abc$71600$new_n13010 i1=$abc$71600$new_n13009 nq=$abc$71600$new_n13011
.subckt and21nor_x0 i0=$abc$71600$new_n13004 i1=$abc$71600$new_n13005 i2=$abc$71600$new_n13011 nq=$abc$71600$new_n13012
.subckt nand2_x0 i0=$abc$71600$new_n13012 i1=$abc$71600$new_n13000 nq=$abc$71600$new_n13013
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[13] i1=$abc$71600$new_n13013 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69127
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[14] i1=registers_m.address[14] q=$abc$71600$new_n13015
.subckt and4_x1 i0=$abc$71600$new_n13015 i1=$abc$71600$new_n12996 i2=$abc$71600$new_n12978 i3=$abc$71600$new_n12961 q=$abc$71600$new_n13016
.subckt nand4_x0 i0=$abc$71600$new_n13015 i1=$abc$71600$new_n12996 i2=$abc$71600$new_n12978 i3=$abc$71600$new_n12961 nq=$abc$71600$new_n13017
.subckt nexor2_x0 i0=$abc$71600$new_n13015 i1=$abc$71600$new_n12998 nq=$abc$71600$new_n13018
.subckt nand2_x0 i0=$abc$71600$new_n13018 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13019
.subckt and4_x1 i0=$abc$71600$new_n12969 i1=registers_m.pc[14] i2=registers_m.pc[13] i3=registers_m.pc[12] q=$abc$71600$new_n13020
.subckt nand4_x0 i0=$abc$71600$new_n12969 i1=registers_m.pc[14] i2=registers_m.pc[13] i3=registers_m.pc[12] nq=$abc$71600$new_n13021
.subckt nand2_x0 i0=$abc$71600$new_n13020 i1=$abc$71600$new_n12793 nq=$abc$71600$new_n13022
.subckt nand2_x0 i0=registers_m.pc[14] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13023
.subckt and2_x1 i0=$abc$71600$new_n13023 i1=$abc$71600$new_n12800 q=$abc$71600$new_n13024
.subckt and21nor_x0 i0=$abc$71600$new_n3382 i1=$abc$71600$new_n13001 i2=$abc$71600$new_n13024 nq=$abc$71600$new_n13025
.subckt nand3_x0 i0=bus_control_m.ADR_O[14] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13026
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[14] nq=$abc$71600$new_n13027
.subckt nand3_x0 i0=$abc$71600$new_n13027 i1=$abc$71600$new_n13026 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13028
.subckt and2_x1 i0=$abc$71600$new_n13028 i1=$abc$71600$new_n12778 q=$abc$71600$new_n13029
.subckt and21nor_x0 i0=$abc$71600$new_n13022 i1=$abc$71600$new_n13025 i2=$abc$71600$new_n13029 nq=$abc$71600$new_n13030
.subckt nand2_x0 i0=$abc$71600$new_n13030 i1=$abc$71600$new_n13019 nq=$abc$71600$new_n13031
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[14] i1=$abc$71600$new_n13031 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69129
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[15] i1=registers_m.address[15] q=$abc$71600$new_n13033
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3384 i1=$abc$71600$new_n3385 q=$abc$71600$new_n13034
.subckt nexor2_x0 i0=$abc$71600$new_n13033 i1=$abc$71600$new_n13017 nq=$abc$71600$new_n13035
.subckt nand2_x0 i0=$abc$71600$new_n13035 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13036
.subckt nand3_x0 i0=bus_control_m.ADR_O[15] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13037
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[15] nq=$abc$71600$new_n13038
.subckt nand3_x0 i0=$abc$71600$new_n13038 i1=$abc$71600$new_n13037 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13039
.subckt and2_x1 i0=$abc$71600$new_n13039 i1=$abc$71600$new_n12778 q=$abc$71600$new_n13040
.subckt and2_x1 i0=$abc$71600$new_n13020 i1=registers_m.pc[15] q=$abc$71600$new_n13041
.subckt nand2_x0 i0=$abc$71600$new_n13020 i1=registers_m.pc[15] nq=$abc$71600$new_n13042
.subckt nand3_x0 i0=$abc$71600$new_n13020 i1=$abc$71600$new_n12793 i2=registers_m.pc[15] nq=$abc$71600$new_n13043
.subckt nand2_x0 i0=registers_m.pc[15] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13044
.subckt and2_x1 i0=$abc$71600$new_n13044 i1=$abc$71600$new_n12800 q=$abc$71600$new_n13045
.subckt and21nor_x0 i0=$abc$71600$new_n3384 i1=$abc$71600$new_n13021 i2=$abc$71600$new_n13045 nq=$abc$71600$new_n13046
.subckt and21nor_x0 i0=$abc$71600$new_n13046 i1=$abc$71600$new_n13043 i2=$abc$71600$new_n13040 nq=$abc$71600$new_n13047
.subckt nand2_x0 i0=$abc$71600$new_n13047 i1=$abc$71600$new_n13036 nq=$abc$71600$new_n13048
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[15] i1=$abc$71600$new_n13048 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69131
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[16] i1=registers_m.address[16] q=$abc$71600$new_n13050
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3386 i1=$abc$71600$new_n3387 q=$abc$71600$new_n13051
.subckt or21nand_x0 i0=$abc$71600$new_n13017 i1=$abc$71600$new_n13034 i2=$abc$71600$new_n13051 nq=$abc$71600$new_n13052
.subckt nand3_x0 i0=$abc$71600$new_n13050 i1=$abc$71600$new_n13033 i2=$abc$71600$new_n13016 nq=$abc$71600$new_n13053
.subckt nand3_x0 i0=$abc$71600$new_n13053 i1=$abc$71600$new_n13052 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13054
.subckt and2_x1 i0=registers_m.pc[16] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13055
.subckt nand2_x0 i0=registers_m.pc[16] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13056
.subckt nand2_x0 i0=$abc$71600$new_n13056 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13057
.subckt nexor2_x0 i0=$abc$71600$new_n13041 i1=$abc$71600$new_n3386 nq=$abc$71600$new_n13058
.subckt nand3_x0 i0=bus_control_m.ADR_O[16] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13059
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[16] nq=$abc$71600$new_n13060
.subckt nand3_x0 i0=$abc$71600$new_n13060 i1=$abc$71600$new_n13059 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13061
.subckt nand2_x0 i0=$abc$71600$new_n13061 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13062
.subckt nand2_x0 i0=$abc$71600$new_n13055 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13063
.subckt nand2_x0 i0=$abc$71600$new_n13063 i1=$abc$71600$new_n13062 nq=$abc$71600$new_n13064
.subckt and21nor_x0 i0=$abc$71600$new_n13057 i1=$abc$71600$new_n13058 i2=$abc$71600$new_n13064 nq=$abc$71600$new_n13065
.subckt nand2_x0 i0=$abc$71600$new_n13065 i1=$abc$71600$new_n13054 nq=$abc$71600$new_n13066
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[16] i1=$abc$71600$new_n13066 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69133
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[17] i1=registers_m.address[17] q=$abc$71600$new_n13068
.subckt and4_x1 i0=$abc$71600$new_n13068 i1=$abc$71600$new_n13050 i2=$abc$71600$new_n13033 i3=$abc$71600$new_n13016 q=$abc$71600$new_n13069
.subckt nand4_x0 i0=$abc$71600$new_n13068 i1=$abc$71600$new_n13050 i2=$abc$71600$new_n13033 i3=$abc$71600$new_n13016 nq=$abc$71600$new_n13070
.subckt nexor2_x0 i0=$abc$71600$new_n13068 i1=$abc$71600$new_n13053 nq=$abc$71600$new_n13071
.subckt nand2_x0 i0=$abc$71600$new_n13071 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13072
.subckt nand3_x0 i0=bus_control_m.ADR_O[17] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13073
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[17] nq=$abc$71600$new_n13074
.subckt nand3_x0 i0=$abc$71600$new_n13074 i1=$abc$71600$new_n13073 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13075
.subckt and2_x1 i0=$abc$71600$new_n13075 i1=$abc$71600$new_n12778 q=$abc$71600$new_n13076
.subckt and4_x1 i0=$abc$71600$new_n13020 i1=registers_m.pc[17] i2=registers_m.pc[16] i3=registers_m.pc[15] q=$abc$71600$new_n13077
.subckt nand2_x0 i0=$abc$71600$new_n13077 i1=$abc$71600$new_n12793 nq=$abc$71600$new_n13078
.subckt or21nand_x0 i0=$abc$71600$new_n3386 i1=$abc$71600$new_n13042 i2=$abc$71600$new_n3388 nq=$abc$71600$new_n13079
.subckt nand2_x0 i0=registers_m.pc[17] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13080
.subckt nand2_x0 i0=$abc$71600$new_n13080 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13081
.subckt and2_x1 i0=$abc$71600$new_n13081 i1=$abc$71600$new_n13079 q=$abc$71600$new_n13082
.subckt and21nor_x0 i0=$abc$71600$new_n13082 i1=$abc$71600$new_n13078 i2=$abc$71600$new_n13076 nq=$abc$71600$new_n13083
.subckt nand2_x0 i0=$abc$71600$new_n13083 i1=$abc$71600$new_n13072 nq=$abc$71600$new_n13084
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[17] i1=$abc$71600$new_n13084 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69135
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[18] i1=registers_m.address[18] q=$abc$71600$new_n13086
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3390 i1=$abc$71600$new_n3391 q=$abc$71600$new_n13087
.subckt nexor2_x0 i0=$abc$71600$new_n13086 i1=$abc$71600$new_n13069 nq=$abc$71600$new_n13088
.subckt and2_x1 i0=$abc$71600$new_n13077 i1=registers_m.pc[18] q=$abc$71600$new_n13089
.subckt and2_x1 i0=registers_m.pc[18] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13090
.subckt nand2_x0 i0=registers_m.pc[18] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13091
.subckt nand2_x0 i0=$abc$71600$new_n13091 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13092
.subckt nexor2_x0 i0=$abc$71600$new_n13077 i1=$abc$71600$new_n3390 nq=$abc$71600$new_n13093
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[18] nq=$abc$71600$new_n13094
.subckt nand3_x0 i0=bus_control_m.ADR_O[18] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13095
.subckt nand3_x0 i0=$abc$71600$new_n13095 i1=$abc$71600$new_n13094 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13096
.subckt nand2_x0 i0=$abc$71600$new_n13096 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13097
.subckt nand2_x0 i0=$abc$71600$new_n13090 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13098
.subckt nand2_x0 i0=$abc$71600$new_n13098 i1=$abc$71600$new_n13097 nq=$abc$71600$new_n13099
.subckt and21nor_x0 i0=$abc$71600$new_n13092 i1=$abc$71600$new_n13093 i2=$abc$71600$new_n13099 nq=$abc$71600$new_n13100
.subckt or21nand_x0 i0=$abc$71600$new_n12805 i1=$abc$71600$new_n13088 i2=$abc$71600$new_n13100 nq=$abc$71600$new_n13101
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[18] i1=$abc$71600$new_n13101 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69137
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[19] i1=registers_m.address[19] q=$abc$71600$new_n13103
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3393 i1=$abc$71600$new_n3394 q=$abc$71600$new_n13104
.subckt nand3_x0 i0=$abc$71600$new_n13103 i1=$abc$71600$new_n13086 i2=$abc$71600$new_n13069 nq=$abc$71600$new_n13105
.subckt or21nand_x0 i0=$abc$71600$new_n13070 i1=$abc$71600$new_n13087 i2=$abc$71600$new_n13104 nq=$abc$71600$new_n13106
.subckt nand3_x0 i0=$abc$71600$new_n13106 i1=$abc$71600$new_n13105 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13107
.subckt nand3_x0 i0=bus_control_m.ADR_O[19] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13108
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[19] nq=$abc$71600$new_n13109
.subckt nand3_x0 i0=$abc$71600$new_n13109 i1=$abc$71600$new_n13108 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13110
.subckt and2_x1 i0=registers_m.pc[19] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13111
.subckt nand2_x0 i0=registers_m.pc[19] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13112
.subckt and2_x1 i0=$abc$71600$new_n13111 i1=$abc$71600$new_n3452 q=$abc$71600$new_n13113
.subckt and21nor_x0 i0=$abc$71600$new_n12778 i1=$abc$71600$new_n13110 i2=$abc$71600$new_n13113 nq=$abc$71600$new_n13114
.subckt and3_x1 i0=$abc$71600$new_n13077 i1=registers_m.pc[19] i2=registers_m.pc[18] q=$abc$71600$new_n13115
.subckt nand2_x0 i0=$abc$71600$new_n13112 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13116
.subckt nexor2_x0 i0=$abc$71600$new_n13089 i1=$abc$71600$new_n3393 nq=$abc$71600$new_n13117
.subckt nand2_x0 i0=$abc$71600$new_n13117 i1=$abc$71600$new_n13116 nq=$abc$71600$new_n13118
.subckt and2_x1 i0=$abc$71600$new_n13114 i1=$abc$71600$new_n13107 q=$abc$71600$new_n13119
.subckt nand4_x0 i0=$abc$71600$new_n13119 i1=$abc$71600$new_n13118 i2=$abc$71600$new_n12784 i3=$abc$71600$new_n12774 nq=$abc$71600$new_n13120
.subckt or21nand_x0 i0=$abc$71600$new_n12788 i1=$abc$71600$new_n12785 i2=$abc$71600$new_n3392 nq=$abc$71600$new_n13121
.subckt and2_x1 i0=$abc$71600$new_n13121 i1=$abc$71600$new_n13120 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69139
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[20] i1=registers_m.address[20] q=$abc$71600$new_n13123
.subckt and4_x1 i0=$abc$71600$new_n13123 i1=$abc$71600$new_n13103 i2=$abc$71600$new_n13086 i3=$abc$71600$new_n13069 q=$abc$71600$new_n13124
.subckt nand4_x0 i0=$abc$71600$new_n13123 i1=$abc$71600$new_n13103 i2=$abc$71600$new_n13086 i3=$abc$71600$new_n13069 nq=$abc$71600$new_n13125
.subckt nexor2_x0 i0=$abc$71600$new_n13123 i1=$abc$71600$new_n13105 nq=$abc$71600$new_n13126
.subckt nand2_x0 i0=$abc$71600$new_n13126 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13127
.subckt and2_x1 i0=registers_m.pc[20] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13128
.subckt nand2_x0 i0=registers_m.pc[20] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13129
.subckt nand2_x0 i0=$abc$71600$new_n13129 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13130
.subckt and4_x1 i0=$abc$71600$new_n13077 i1=registers_m.pc[20] i2=registers_m.pc[19] i3=registers_m.pc[18] q=$abc$71600$new_n13131
.subckt nexor2_x0 i0=$abc$71600$new_n13115 i1=$abc$71600$new_n3395 nq=$abc$71600$new_n13132
.subckt nand2_x0 i0=$abc$71600$new_n13128 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13133
.subckt nand3_x0 i0=bus_control_m.ADR_O[20] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13134
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[20] nq=$abc$71600$new_n13135
.subckt nand3_x0 i0=$abc$71600$new_n13135 i1=$abc$71600$new_n13134 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13136
.subckt nand2_x0 i0=$abc$71600$new_n13136 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13137
.subckt nand2_x0 i0=$abc$71600$new_n13137 i1=$abc$71600$new_n13133 nq=$abc$71600$new_n13138
.subckt and21nor_x0 i0=$abc$71600$new_n13130 i1=$abc$71600$new_n13132 i2=$abc$71600$new_n13138 nq=$abc$71600$new_n13139
.subckt nand2_x0 i0=$abc$71600$new_n13139 i1=$abc$71600$new_n13127 nq=$abc$71600$new_n13140
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[20] i1=$abc$71600$new_n13140 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69141
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[21] i1=registers_m.address[21] q=$abc$71600$new_n13142
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3397 i1=$abc$71600$new_n3398 q=$abc$71600$new_n13143
.subckt nexor2_x0 i0=$abc$71600$new_n13142 i1=$abc$71600$new_n13125 nq=$abc$71600$new_n13144
.subckt nand2_x0 i0=$abc$71600$new_n13144 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13145
.subckt and2_x1 i0=$abc$71600$new_n13131 i1=registers_m.pc[21] q=$abc$71600$new_n13146
.subckt and2_x1 i0=registers_m.pc[21] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13147
.subckt nand2_x0 i0=registers_m.pc[21] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13148
.subckt and2_x1 i0=$abc$71600$new_n13148 i1=$abc$71600$new_n12800 q=$abc$71600$new_n13149
.subckt nexor2_x0 i0=$abc$71600$new_n13131 i1=registers_m.pc[21] nq=$abc$71600$new_n13150
.subckt or2_x1 i0=$abc$71600$new_n13150 i1=$abc$71600$new_n13149 q=$abc$71600$new_n13151
.subckt and2_x1 i0=$abc$71600$new_n13147 i1=$abc$71600$new_n3452 q=$abc$71600$new_n13152
.subckt nand3_x0 i0=bus_control_m.ADR_O[21] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13153
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[21] nq=$abc$71600$new_n13154
.subckt nand3_x0 i0=$abc$71600$new_n13154 i1=$abc$71600$new_n13153 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13155
.subckt and21nor_x0 i0=$abc$71600$new_n12778 i1=$abc$71600$new_n13155 i2=$abc$71600$new_n13152 nq=$abc$71600$new_n13156
.subckt and4_x1 i0=$abc$71600$new_n13156 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 q=$abc$71600$new_n13157
.subckt and2_x1 i0=$abc$71600$new_n13157 i1=$abc$71600$new_n13151 q=$abc$71600$new_n13158
.subckt and21nor_x0 i0=$abc$71600$new_n12784 i1=$abc$71600$new_n12774 i2=bus_control_m.ADR_O[21] nq=$abc$71600$new_n13159
.subckt and21nor_x0 i0=$abc$71600$new_n13145 i1=$abc$71600$new_n13158 i2=$abc$71600$new_n13159 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69143
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[22] i1=registers_m.address[22] q=$abc$71600$new_n13161
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3399 i1=$abc$71600$new_n3400 q=$abc$71600$new_n13162
.subckt nand3_x0 i0=$abc$71600$new_n13161 i1=$abc$71600$new_n13142 i2=$abc$71600$new_n13124 nq=$abc$71600$new_n13163
.subckt or21nand_x0 i0=$abc$71600$new_n13125 i1=$abc$71600$new_n13143 i2=$abc$71600$new_n13162 nq=$abc$71600$new_n13164
.subckt nand3_x0 i0=$abc$71600$new_n13164 i1=$abc$71600$new_n13163 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13165
.subckt and2_x1 i0=registers_m.pc[22] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13166
.subckt nand2_x0 i0=registers_m.pc[22] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13167
.subckt nand2_x0 i0=$abc$71600$new_n13167 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13168
.subckt and3_x1 i0=$abc$71600$new_n13131 i1=registers_m.pc[22] i2=registers_m.pc[21] q=$abc$71600$new_n13169
.subckt nexor2_x0 i0=$abc$71600$new_n13146 i1=$abc$71600$new_n3399 nq=$abc$71600$new_n13170
.subckt nand2_x0 i0=$abc$71600$new_n13166 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13171
.subckt nand3_x0 i0=bus_control_m.ADR_O[22] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13172
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[22] nq=$abc$71600$new_n13173
.subckt nand3_x0 i0=$abc$71600$new_n13173 i1=$abc$71600$new_n13172 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13174
.subckt nand2_x0 i0=$abc$71600$new_n13174 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13175
.subckt nand2_x0 i0=$abc$71600$new_n13175 i1=$abc$71600$new_n13171 nq=$abc$71600$new_n13176
.subckt and21nor_x0 i0=$abc$71600$new_n13168 i1=$abc$71600$new_n13170 i2=$abc$71600$new_n13176 nq=$abc$71600$new_n13177
.subckt nand2_x0 i0=$abc$71600$new_n13177 i1=$abc$71600$new_n13165 nq=$abc$71600$new_n13178
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[22] i1=$abc$71600$new_n13178 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69145
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[23] i1=registers_m.address[23] q=$abc$71600$new_n13180
.subckt and4_x1 i0=$abc$71600$new_n13180 i1=$abc$71600$new_n13161 i2=$abc$71600$new_n13142 i3=$abc$71600$new_n13124 q=$abc$71600$new_n13181
.subckt nand4_x0 i0=$abc$71600$new_n13180 i1=$abc$71600$new_n13161 i2=$abc$71600$new_n13142 i3=$abc$71600$new_n13124 nq=$abc$71600$new_n13182
.subckt nexor2_x0 i0=$abc$71600$new_n13180 i1=$abc$71600$new_n13163 nq=$abc$71600$new_n13183
.subckt nand2_x0 i0=$abc$71600$new_n13183 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13184
.subckt and2_x1 i0=registers_m.pc[23] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13185
.subckt nand2_x0 i0=registers_m.pc[23] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13186
.subckt nand2_x0 i0=$abc$71600$new_n13186 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13187
.subckt and4_x1 i0=$abc$71600$new_n13131 i1=registers_m.pc[23] i2=registers_m.pc[22] i3=registers_m.pc[21] q=$abc$71600$new_n13188
.subckt nexor2_x0 i0=$abc$71600$new_n13169 i1=$abc$71600$new_n3402 nq=$abc$71600$new_n13189
.subckt nand2_x0 i0=$abc$71600$new_n13185 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13190
.subckt and21nor_x0 i0=$abc$71600$new_n3177 i1=registers_m.address[0] i2=registers_m.address[23] nq=$abc$71600$new_n13191
.subckt and3_x1 i0=$abc$71600$new_n3401 i1=registers_m.address[0] i2=$abc$71600$new_n3177 q=$abc$71600$new_n13192
.subckt or21nand_x0 i0=$abc$71600$new_n13192 i1=$abc$71600$new_n13191 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13193
.subckt nand2_x0 i0=$abc$71600$new_n13193 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13194
.subckt nand2_x0 i0=$abc$71600$new_n13194 i1=$abc$71600$new_n13190 nq=$abc$71600$new_n13195
.subckt and21nor_x0 i0=$abc$71600$new_n13187 i1=$abc$71600$new_n13189 i2=$abc$71600$new_n13195 nq=$abc$71600$new_n13196
.subckt nand2_x0 i0=$abc$71600$new_n13196 i1=$abc$71600$new_n13184 nq=$abc$71600$new_n13197
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[23] i1=$abc$71600$new_n13197 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69147
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[24] i1=registers_m.address[24] q=$abc$71600$new_n13199
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3405 i1=$abc$71600$new_n3406 q=$abc$71600$new_n13200
.subckt nexor2_x0 i0=$abc$71600$new_n13199 i1=$abc$71600$new_n13182 nq=$abc$71600$new_n13201
.subckt nand2_x0 i0=$abc$71600$new_n13201 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13202
.subckt and2_x1 i0=registers_m.pc[24] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13203
.subckt nand2_x0 i0=registers_m.pc[24] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13204
.subckt and2_x1 i0=$abc$71600$new_n13203 i1=$abc$71600$new_n3452 q=$abc$71600$new_n13205
.subckt mux2_x1 cmd=$abc$71600$new_n11949 i0=$abc$71600$new_n3404 i1=$abc$71600$new_n3406 q=$abc$71600$new_n13206
.subckt and21nor_x0 i0=$abc$71600$new_n3800 i1=$abc$71600$new_n13206 i2=$abc$71600$new_n12779 nq=$abc$71600$new_n13207
.subckt or2_x1 i0=$abc$71600$new_n13207 i1=$abc$71600$new_n13205 q=$abc$71600$new_n13208
.subckt nand2_x0 i0=$abc$71600$new_n13204 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13209
.subckt and2_x1 i0=$abc$71600$new_n13188 i1=registers_m.pc[24] q=$abc$71600$new_n13210
.subckt nexor2_x0 i0=$abc$71600$new_n13188 i1=$abc$71600$new_n3405 nq=$abc$71600$new_n13211
.subckt and21nor_x0 i0=$abc$71600$new_n13211 i1=$abc$71600$new_n13209 i2=$abc$71600$new_n13208 nq=$abc$71600$new_n13212
.subckt nand2_x0 i0=$abc$71600$new_n13212 i1=$abc$71600$new_n13202 nq=$abc$71600$new_n13213
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[24] i1=$abc$71600$new_n13213 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69149
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[25] i1=registers_m.address[25] q=$abc$71600$new_n13215
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3407 i1=$abc$71600$new_n3408 q=$abc$71600$new_n13216
.subckt or21nand_x0 i0=$abc$71600$new_n13182 i1=$abc$71600$new_n13200 i2=$abc$71600$new_n13216 nq=$abc$71600$new_n13217
.subckt nand3_x0 i0=$abc$71600$new_n13215 i1=$abc$71600$new_n13199 i2=$abc$71600$new_n13181 nq=$abc$71600$new_n13218
.subckt nand3_x0 i0=$abc$71600$new_n13218 i1=$abc$71600$new_n13217 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13219
.subckt and2_x1 i0=registers_m.pc[25] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13220
.subckt nand2_x0 i0=registers_m.pc[25] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13221
.subckt nand2_x0 i0=$abc$71600$new_n13221 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13222
.subckt and3_x1 i0=$abc$71600$new_n13188 i1=registers_m.pc[25] i2=registers_m.pc[24] q=$abc$71600$new_n13223
.subckt nexor2_x0 i0=$abc$71600$new_n13210 i1=$abc$71600$new_n3407 nq=$abc$71600$new_n13224
.subckt nand2_x0 i0=$abc$71600$new_n13220 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13225
.subckt nand3_x0 i0=bus_control_m.ADR_O[25] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13226
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[25] nq=$abc$71600$new_n13227
.subckt nand3_x0 i0=$abc$71600$new_n13227 i1=$abc$71600$new_n13226 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13228
.subckt nand2_x0 i0=$abc$71600$new_n13228 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13229
.subckt nand2_x0 i0=$abc$71600$new_n13229 i1=$abc$71600$new_n13225 nq=$abc$71600$new_n13230
.subckt and21nor_x0 i0=$abc$71600$new_n13222 i1=$abc$71600$new_n13224 i2=$abc$71600$new_n13230 nq=$abc$71600$new_n13231
.subckt nand2_x0 i0=$abc$71600$new_n13231 i1=$abc$71600$new_n13219 nq=$abc$71600$new_n13232
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[25] i1=$abc$71600$new_n13232 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69151
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[26] i1=registers_m.address[26] q=$abc$71600$new_n13234
.subckt and4_x1 i0=$abc$71600$new_n13234 i1=$abc$71600$new_n13215 i2=$abc$71600$new_n13199 i3=$abc$71600$new_n13181 q=$abc$71600$new_n13235
.subckt nand4_x0 i0=$abc$71600$new_n13234 i1=$abc$71600$new_n13215 i2=$abc$71600$new_n13199 i3=$abc$71600$new_n13181 nq=$abc$71600$new_n13236
.subckt nexor2_x0 i0=$abc$71600$new_n13234 i1=$abc$71600$new_n13218 nq=$abc$71600$new_n13237
.subckt nand2_x0 i0=$abc$71600$new_n13237 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13238
.subckt and2_x1 i0=registers_m.pc[26] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13239
.subckt nand2_x0 i0=registers_m.pc[26] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13240
.subckt and2_x1 i0=$abc$71600$new_n13239 i1=$abc$71600$new_n3452 q=$abc$71600$new_n13241
.subckt mux2_x1 cmd=$abc$71600$new_n11949 i0=$abc$71600$new_n3409 i1=$abc$71600$new_n3411 q=$abc$71600$new_n13242
.subckt and21nor_x0 i0=$abc$71600$new_n3800 i1=$abc$71600$new_n13242 i2=$abc$71600$new_n12779 nq=$abc$71600$new_n13243
.subckt or2_x1 i0=$abc$71600$new_n13243 i1=$abc$71600$new_n13241 q=$abc$71600$new_n13244
.subckt nand2_x0 i0=$abc$71600$new_n13240 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13245
.subckt and4_x1 i0=$abc$71600$new_n13188 i1=registers_m.pc[26] i2=registers_m.pc[25] i3=registers_m.pc[24] q=$abc$71600$new_n13246
.subckt nexor2_x0 i0=$abc$71600$new_n13223 i1=$abc$71600$new_n3410 nq=$abc$71600$new_n13247
.subckt and21nor_x0 i0=$abc$71600$new_n13247 i1=$abc$71600$new_n13245 i2=$abc$71600$new_n13244 nq=$abc$71600$new_n13248
.subckt nand2_x0 i0=$abc$71600$new_n13248 i1=$abc$71600$new_n13238 nq=$abc$71600$new_n13249
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[26] i1=$abc$71600$new_n13249 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69153
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[27] i1=registers_m.address[27] q=$abc$71600$new_n13251
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3413 i1=$abc$71600$new_n3414 q=$abc$71600$new_n13252
.subckt nexor2_x0 i0=$abc$71600$new_n13251 i1=$abc$71600$new_n13235 nq=$abc$71600$new_n13253
.subckt and2_x1 i0=$abc$71600$new_n13246 i1=registers_m.pc[27] q=$abc$71600$new_n13254
.subckt and2_x1 i0=registers_m.pc[27] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13255
.subckt nand2_x0 i0=registers_m.pc[27] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13256
.subckt nand2_x0 i0=$abc$71600$new_n13256 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13257
.subckt nexor2_x0 i0=$abc$71600$new_n13246 i1=$abc$71600$new_n3413 nq=$abc$71600$new_n13258
.subckt mux2_x1 cmd=$abc$71600$new_n11949 i0=$abc$71600$new_n3412 i1=$abc$71600$new_n3414 q=$abc$71600$new_n13259
.subckt and21nor_x0 i0=$abc$71600$new_n3800 i1=$abc$71600$new_n13259 i2=$abc$71600$new_n12779 nq=$abc$71600$new_n13260
.subckt and2_x1 i0=$abc$71600$new_n13255 i1=$abc$71600$new_n3452 q=$abc$71600$new_n13261
.subckt or2_x1 i0=$abc$71600$new_n13261 i1=$abc$71600$new_n13260 q=$abc$71600$new_n13262
.subckt and21nor_x0 i0=$abc$71600$new_n13257 i1=$abc$71600$new_n13258 i2=$abc$71600$new_n13262 nq=$abc$71600$new_n13263
.subckt or21nand_x0 i0=$abc$71600$new_n12805 i1=$abc$71600$new_n13253 i2=$abc$71600$new_n13263 nq=$abc$71600$new_n13264
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[27] i1=$abc$71600$new_n13264 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69155
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[28] i1=registers_m.address[28] q=$abc$71600$new_n13266
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3415 i1=$abc$71600$new_n3416 q=$abc$71600$new_n13267
.subckt or21nand_x0 i0=$abc$71600$new_n13236 i1=$abc$71600$new_n13252 i2=$abc$71600$new_n13267 nq=$abc$71600$new_n13268
.subckt nand3_x0 i0=$abc$71600$new_n13266 i1=$abc$71600$new_n13251 i2=$abc$71600$new_n13235 nq=$abc$71600$new_n13269
.subckt nand3_x0 i0=$abc$71600$new_n13269 i1=$abc$71600$new_n13268 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13270
.subckt and2_x1 i0=registers_m.pc[28] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13271
.subckt nand2_x0 i0=registers_m.pc[28] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13272
.subckt nand2_x0 i0=$abc$71600$new_n13272 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13273
.subckt and3_x1 i0=$abc$71600$new_n13246 i1=registers_m.pc[28] i2=registers_m.pc[27] q=$abc$71600$new_n13274
.subckt nexor2_x0 i0=$abc$71600$new_n13254 i1=$abc$71600$new_n3415 nq=$abc$71600$new_n13275
.subckt nand3_x0 i0=bus_control_m.ADR_O[28] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13276
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[28] nq=$abc$71600$new_n13277
.subckt and3_x1 i0=$abc$71600$new_n13277 i1=$abc$71600$new_n13276 i2=$abc$71600$new_n3800 q=$abc$71600$new_n13278
.subckt nand2_x0 i0=$abc$71600$new_n13271 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13279
.subckt or21nand_x0 i0=$abc$71600$new_n12779 i1=$abc$71600$new_n13278 i2=$abc$71600$new_n13279 nq=$abc$71600$new_n13280
.subckt and21nor_x0 i0=$abc$71600$new_n13273 i1=$abc$71600$new_n13275 i2=$abc$71600$new_n13280 nq=$abc$71600$new_n13281
.subckt nand2_x0 i0=$abc$71600$new_n13281 i1=$abc$71600$new_n13270 nq=$abc$71600$new_n13282
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[28] i1=$abc$71600$new_n13282 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69157
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[29] i1=registers_m.address[29] q=$abc$71600$new_n13284
.subckt and4_x1 i0=$abc$71600$new_n13284 i1=$abc$71600$new_n13266 i2=$abc$71600$new_n13251 i3=$abc$71600$new_n13235 q=$abc$71600$new_n13285
.subckt nand4_x0 i0=$abc$71600$new_n13284 i1=$abc$71600$new_n13266 i2=$abc$71600$new_n13251 i3=$abc$71600$new_n13235 nq=$abc$71600$new_n13286
.subckt nexor2_x0 i0=$abc$71600$new_n13284 i1=$abc$71600$new_n13269 nq=$abc$71600$new_n13287
.subckt nand2_x0 i0=$abc$71600$new_n13287 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13288
.subckt and4_x1 i0=$abc$71600$new_n13246 i1=registers_m.pc[29] i2=registers_m.pc[28] i3=registers_m.pc[27] q=$abc$71600$new_n13289
.subckt and2_x1 i0=registers_m.pc[29] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13290
.subckt nand2_x0 i0=registers_m.pc[29] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13291
.subckt nand2_x0 i0=$abc$71600$new_n13291 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13292
.subckt nexor2_x0 i0=$abc$71600$new_n13274 i1=$abc$71600$new_n3417 nq=$abc$71600$new_n13293
.subckt nand3_x0 i0=bus_control_m.ADR_O[29] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13294
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[29] nq=$abc$71600$new_n13295
.subckt nand3_x0 i0=$abc$71600$new_n13295 i1=$abc$71600$new_n13294 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13296
.subckt nand2_x0 i0=$abc$71600$new_n13296 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13297
.subckt nand2_x0 i0=$abc$71600$new_n13290 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13298
.subckt nand2_x0 i0=$abc$71600$new_n13298 i1=$abc$71600$new_n13297 nq=$abc$71600$new_n13299
.subckt and21nor_x0 i0=$abc$71600$new_n13292 i1=$abc$71600$new_n13293 i2=$abc$71600$new_n13299 nq=$abc$71600$new_n13300
.subckt nand2_x0 i0=$abc$71600$new_n13300 i1=$abc$71600$new_n13288 nq=$abc$71600$new_n13301
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[29] i1=$abc$71600$new_n13301 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69159
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3420 i1=$abc$71600$new_n3421 q=$abc$71600$new_n13303
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[30] i1=registers_m.address[30] q=$abc$71600$new_n13304
.subckt nexor2_x0 i0=$abc$71600$new_n13303 i1=$abc$71600$new_n13285 nq=$abc$71600$new_n13305
.subckt nand2_x0 i0=$abc$71600$new_n13305 i1=$abc$71600$new_n12806 nq=$abc$71600$new_n13306
.subckt and2_x1 i0=registers_m.pc[30] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13307
.subckt nand2_x0 i0=registers_m.pc[30] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13308
.subckt nand2_x0 i0=$abc$71600$new_n13308 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13309
.subckt and2_x1 i0=$abc$71600$new_n13289 i1=registers_m.pc[30] q=$abc$71600$new_n13310
.subckt nexor2_x0 i0=$abc$71600$new_n13289 i1=$abc$71600$new_n3420 nq=$abc$71600$new_n13311
.subckt nand3_x0 i0=$abc$71600$new_n3419 i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13312
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=$abc$71600$new_n3421 nq=$abc$71600$new_n13313
.subckt and21nor_x0 i0=$abc$71600$new_n13313 i1=$abc$71600$new_n13312 i2=$abc$71600$new_n3799 nq=$abc$71600$new_n13314
.subckt nand2_x0 i0=$abc$71600$new_n13307 i1=$abc$71600$new_n3452 nq=$abc$71600$new_n13315
.subckt or21nand_x0 i0=$abc$71600$new_n12779 i1=$abc$71600$new_n13314 i2=$abc$71600$new_n13315 nq=$abc$71600$new_n13316
.subckt and21nor_x0 i0=$abc$71600$new_n13309 i1=$abc$71600$new_n13311 i2=$abc$71600$new_n13316 nq=$abc$71600$new_n13317
.subckt nand2_x0 i0=$abc$71600$new_n13317 i1=$abc$71600$new_n13306 nq=$abc$71600$new_n13318
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.ADR_O[30] i1=$abc$71600$new_n13318 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69161
.subckt and21nor_x0 i0=$abc$71600$new_n12784 i1=$abc$71600$new_n12774 i2=bus_control_m.ADR_O[31] nq=$abc$71600$new_n13320
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n3422 i1=$abc$71600$new_n3423 q=$abc$71600$new_n13321
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=registers_m.pc[31] i1=registers_m.address[31] q=$abc$71600$new_n13322
.subckt or21nand_x0 i0=$abc$71600$new_n13286 i1=$abc$71600$new_n13303 i2=$abc$71600$new_n13321 nq=$abc$71600$new_n13323
.subckt nand3_x0 i0=$abc$71600$new_n13322 i1=$abc$71600$new_n13304 i2=$abc$71600$new_n13285 nq=$abc$71600$new_n13324
.subckt nand3_x0 i0=$abc$71600$new_n13324 i1=$abc$71600$new_n13323 i2=$abc$71600$new_n12806 nq=$abc$71600$new_n13325
.subckt and2_x1 i0=registers_m.pc[31] i1=bus_control_m.current_state[15] q=$abc$71600$new_n13326
.subckt nand2_x0 i0=registers_m.pc[31] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13327
.subckt nand2_x0 i0=$abc$71600$new_n13327 i1=$abc$71600$new_n12800 nq=$abc$71600$new_n13328
.subckt nexor2_x0 i0=$abc$71600$new_n13310 i1=$abc$71600$new_n3422 nq=$abc$71600$new_n13329
.subckt nand2_x0 i0=$abc$71600$new_n13329 i1=$abc$71600$new_n13328 nq=$abc$71600$new_n13330
.subckt and2_x1 i0=$abc$71600$new_n13326 i1=$abc$71600$new_n3452 q=$abc$71600$new_n13331
.subckt nand3_x0 i0=bus_control_m.ADR_O[31] i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13332
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[31] nq=$abc$71600$new_n13333
.subckt nand3_x0 i0=$abc$71600$new_n13333 i1=$abc$71600$new_n13332 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13334
.subckt and21nor_x0 i0=$abc$71600$new_n12778 i1=$abc$71600$new_n13334 i2=$abc$71600$new_n13331 nq=$abc$71600$new_n13335
.subckt and2_x1 i0=$abc$71600$new_n13330 i1=$abc$71600$new_n12789 q=$abc$71600$new_n13336
.subckt and2_x1 i0=$abc$71600$new_n13335 i1=$abc$71600$new_n13325 q=$abc$71600$new_n13337
.subckt and21nor_x0 i0=$abc$71600$new_n13337 i1=$abc$71600$new_n13336 i2=$abc$71600$new_n13320 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69163
.subckt nand2_x0 i0=$abc$71600$new_n11900 i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13339
.subckt and21nor_x0 i0=$abc$71600$new_n3177 i1=registers_m.address[0] i2=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n13340
.subckt and2_x1 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=bus_control_m.current_state[2] q=$abc$71600$new_n13341
.subckt mux2_x1 cmd=$abc$71600$new_n3455 i0=bus_control_m.current_state[2] i1=$abc$71600$new_n11949 q=$abc$71600$new_n13342
.subckt or21nand_x0 i0=registers_m.do_read_flag i1=$abc$71600$new_n3798 i2=$abc$71600$new_n3455 nq=$abc$71600$new_n13343
.subckt and2_x1 i0=$abc$71600$new_n13343 i1=$abc$71600$new_n13342 q=$abc$71600$new_n13344
.subckt or21nand_x0 i0=$abc$71600$new_n13340 i1=$abc$71600$new_n13341 i2=$abc$71600$new_n13343 nq=$abc$71600$new_n13345
.subckt and2_x1 i0=$abc$71600$new_n12190 i1=registers_m.do_write_flag q=$abc$71600$new_n13346
.subckt nand2_x0 i0=$abc$71600$new_n12190 i1=registers_m.do_write_flag nq=$abc$71600$new_n13347
.subckt nand2_x0 i0=$abc$71600$new_n13347 i1=$abc$71600$new_n3455 nq=$abc$71600$new_n13348
.subckt or21nand_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=$abc$71600$new_n13346 i2=$abc$71600$new_n13339 nq=$abc$71600$new_n13349
.subckt nor2_x0 i0=$abc$71600$new_n13349 i1=$abc$71600$new_n13345 nq=$abc$71600$new_n13350
.subckt or21nand_x0 i0=$abc$71600$new_n3325 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13351
.subckt nand4_x0 i0=$abc$71600$new_n3324 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13352
.subckt and2_x1 i0=$abc$71600$new_n13352 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13353
.subckt and2_x1 i0=$abc$71600$new_n13353 i1=$abc$71600$new_n13351 q=$abc$71600$new_n13354
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[0] i1=$abc$71600$new_n13354 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69165
.subckt or21nand_x0 i0=$abc$71600$new_n3327 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13356
.subckt nand4_x0 i0=$abc$71600$new_n3326 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13357
.subckt and2_x1 i0=$abc$71600$new_n13357 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13358
.subckt and2_x1 i0=$abc$71600$new_n13358 i1=$abc$71600$new_n13356 q=$abc$71600$new_n13359
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[1] i1=$abc$71600$new_n13359 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69167
.subckt or21nand_x0 i0=$abc$71600$new_n3329 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13361
.subckt nand4_x0 i0=$abc$71600$new_n3328 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13362
.subckt and2_x1 i0=$abc$71600$new_n13362 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13363
.subckt and2_x1 i0=$abc$71600$new_n13363 i1=$abc$71600$new_n13361 q=$abc$71600$new_n13364
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[2] i1=$abc$71600$new_n13364 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69169
.subckt or21nand_x0 i0=$abc$71600$new_n3331 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13366
.subckt nand4_x0 i0=$abc$71600$new_n3330 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13367
.subckt and2_x1 i0=$abc$71600$new_n13367 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13368
.subckt and2_x1 i0=$abc$71600$new_n13368 i1=$abc$71600$new_n13366 q=$abc$71600$new_n13369
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[3] i1=$abc$71600$new_n13369 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69171
.subckt or21nand_x0 i0=$abc$71600$new_n3333 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13371
.subckt nand4_x0 i0=$abc$71600$new_n3332 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13372
.subckt and2_x1 i0=$abc$71600$new_n13372 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13373
.subckt and2_x1 i0=$abc$71600$new_n13373 i1=$abc$71600$new_n13371 q=$abc$71600$new_n13374
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[4] i1=$abc$71600$new_n13374 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69173
.subckt or21nand_x0 i0=$abc$71600$new_n3335 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13376
.subckt nand4_x0 i0=$abc$71600$new_n3334 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13377
.subckt and2_x1 i0=$abc$71600$new_n13377 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13378
.subckt and2_x1 i0=$abc$71600$new_n13378 i1=$abc$71600$new_n13376 q=$abc$71600$new_n13379
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[5] i1=$abc$71600$new_n13379 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69175
.subckt or21nand_x0 i0=$abc$71600$new_n3337 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13381
.subckt nand4_x0 i0=$abc$71600$new_n3336 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13382
.subckt and2_x1 i0=$abc$71600$new_n13382 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13383
.subckt and2_x1 i0=$abc$71600$new_n13383 i1=$abc$71600$new_n13381 q=$abc$71600$new_n13384
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[6] i1=$abc$71600$new_n13384 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69177
.subckt or21nand_x0 i0=$abc$71600$new_n3339 i1=$abc$71600$new_n12210 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13386
.subckt nand4_x0 i0=$abc$71600$new_n3338 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13387
.subckt and2_x1 i0=$abc$71600$new_n13387 i1=$abc$71600$new_n3254 q=$abc$71600$new_n13388
.subckt and2_x1 i0=$abc$71600$new_n13388 i1=$abc$71600$new_n13386 q=$abc$71600$new_n13389
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[7] i1=$abc$71600$new_n13389 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69179
.subckt or21nand_x0 i0=$abc$71600$new_n13349 i1=$abc$71600$new_n13345 i2=bus_control_m.DAT_O[8] nq=$abc$71600$new_n13391
.subckt and4_x1 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[0] i3=$abc$71600$new_n3176 q=$abc$71600$new_n13392
.subckt nand4_x0 i0=registers_m.address[1] i1=$abc$71600$new_n3274 i2=registers_m.size[0] i3=$abc$71600$new_n3176 nq=$abc$71600$new_n13393
.subckt and21nor_x0 i0=$abc$71600$new_n12203 i1=$abc$71600$new_n12199 i2=$abc$71600$new_n3341 nq=$abc$71600$new_n13394
.subckt or21nand_x0 i0=$abc$71600$new_n3325 i1=$abc$71600$new_n13393 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13395
.subckt nand4_x0 i0=$abc$71600$new_n3340 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13396
.subckt or21nand_x0 i0=$abc$71600$new_n13394 i1=$abc$71600$new_n13395 i2=$abc$71600$new_n13396 nq=$abc$71600$new_n13397
.subckt nand3_x0 i0=$abc$71600$new_n13348 i1=$abc$71600$new_n13344 i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13398
.subckt or21nand_x0 i0=$abc$71600$new_n13398 i1=$abc$71600$new_n13397 i2=$abc$71600$new_n13391 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69181
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=registers_m.data_write[9] nq=$abc$71600$new_n13400
.subckt and21nor_x0 i0=registers_m.data_write[1] i1=$abc$71600$new_n13392 i2=$abc$71600$new_n11897 nq=$abc$71600$new_n13401
.subckt and21nor_x0 i0=$abc$71600$new_n11895 i1=$abc$71600$new_n3274 i2=bus_control_m.current_state[2] nq=$abc$71600$new_n13402
.subckt or21nand_x0 i0=$abc$71600$new_n11898 i1=registers_m.data_write[25] i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13403
.subckt and21nor_x0 i0=$abc$71600$new_n13400 i1=$abc$71600$new_n13401 i2=$abc$71600$new_n13403 nq=$abc$71600$new_n13404
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[9] i1=$abc$71600$new_n13404 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69183
.subckt or21nand_x0 i0=$abc$71600$new_n13349 i1=$abc$71600$new_n13345 i2=bus_control_m.DAT_O[10] nq=$abc$71600$new_n13406
.subckt and21nor_x0 i0=$abc$71600$new_n12203 i1=$abc$71600$new_n12199 i2=$abc$71600$new_n3344 nq=$abc$71600$new_n13407
.subckt or21nand_x0 i0=$abc$71600$new_n3329 i1=$abc$71600$new_n13393 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13408
.subckt nand4_x0 i0=$abc$71600$new_n3343 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13409
.subckt or21nand_x0 i0=$abc$71600$new_n13407 i1=$abc$71600$new_n13408 i2=$abc$71600$new_n13409 nq=$abc$71600$new_n13410
.subckt or21nand_x0 i0=$abc$71600$new_n13398 i1=$abc$71600$new_n13410 i2=$abc$71600$new_n13406 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69185
.subckt or21nand_x0 i0=$abc$71600$new_n13349 i1=$abc$71600$new_n13345 i2=bus_control_m.DAT_O[11] nq=$abc$71600$new_n13412
.subckt and21nor_x0 i0=$abc$71600$new_n12203 i1=$abc$71600$new_n12199 i2=$abc$71600$new_n3346 nq=$abc$71600$new_n13413
.subckt or21nand_x0 i0=$abc$71600$new_n3331 i1=$abc$71600$new_n13393 i2=$abc$71600$new_n11898 nq=$abc$71600$new_n13414
.subckt nand4_x0 i0=$abc$71600$new_n3345 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13415
.subckt or21nand_x0 i0=$abc$71600$new_n13413 i1=$abc$71600$new_n13414 i2=$abc$71600$new_n13415 nq=$abc$71600$new_n13416
.subckt or21nand_x0 i0=$abc$71600$new_n13398 i1=$abc$71600$new_n13416 i2=$abc$71600$new_n13412 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69187
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=registers_m.data_write[12] nq=$abc$71600$new_n13418
.subckt and21nor_x0 i0=registers_m.data_write[4] i1=$abc$71600$new_n13392 i2=$abc$71600$new_n11897 nq=$abc$71600$new_n13419
.subckt or21nand_x0 i0=$abc$71600$new_n11898 i1=registers_m.data_write[28] i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13420
.subckt and21nor_x0 i0=$abc$71600$new_n13418 i1=$abc$71600$new_n13419 i2=$abc$71600$new_n13420 nq=$abc$71600$new_n13421
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[12] i1=$abc$71600$new_n13421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69189
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=registers_m.data_write[13] nq=$abc$71600$new_n13423
.subckt and21nor_x0 i0=registers_m.data_write[5] i1=$abc$71600$new_n13392 i2=$abc$71600$new_n11897 nq=$abc$71600$new_n13424
.subckt or21nand_x0 i0=$abc$71600$new_n11898 i1=registers_m.data_write[29] i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13425
.subckt and21nor_x0 i0=$abc$71600$new_n13423 i1=$abc$71600$new_n13424 i2=$abc$71600$new_n13425 nq=$abc$71600$new_n13426
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[13] i1=$abc$71600$new_n13426 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69191
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=registers_m.data_write[14] nq=$abc$71600$new_n13428
.subckt and21nor_x0 i0=registers_m.data_write[6] i1=$abc$71600$new_n13392 i2=$abc$71600$new_n11897 nq=$abc$71600$new_n13429
.subckt or21nand_x0 i0=$abc$71600$new_n11898 i1=registers_m.data_write[30] i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13430
.subckt and21nor_x0 i0=$abc$71600$new_n13428 i1=$abc$71600$new_n13429 i2=$abc$71600$new_n13430 nq=$abc$71600$new_n13431
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[14] i1=$abc$71600$new_n13431 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69193
.subckt or21nand_x0 i0=$abc$71600$new_n12202 i1=$abc$71600$new_n12198 i2=registers_m.data_write[15] nq=$abc$71600$new_n13433
.subckt and21nor_x0 i0=registers_m.data_write[7] i1=$abc$71600$new_n13392 i2=$abc$71600$new_n11897 nq=$abc$71600$new_n13434
.subckt or21nand_x0 i0=$abc$71600$new_n11898 i1=registers_m.data_write[31] i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13435
.subckt and21nor_x0 i0=$abc$71600$new_n13433 i1=$abc$71600$new_n13434 i2=$abc$71600$new_n13435 nq=$abc$71600$new_n13436
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[15] i1=$abc$71600$new_n13436 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69195
.subckt nand2_x0 i0=$abc$71600$new_n12196 i1=$abc$71600$new_n12188 nq=$abc$71600$new_n13438
.subckt nand3_x0 i0=$abc$71600$new_n13438 i1=$abc$71600$new_n12213 i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13439
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.size[2] i2=$abc$71600$new_n3254 nq=$abc$71600$new_n13440
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[16] i1=registers_m.data_write[0] q=$abc$71600$new_n13441
.subckt and2_x1 i0=$abc$71600$new_n13441 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13442
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[16] i1=$abc$71600$new_n13442 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69197
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[17] i1=registers_m.data_write[1] q=$abc$71600$new_n13444
.subckt and2_x1 i0=$abc$71600$new_n13444 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13445
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[17] i1=$abc$71600$new_n13445 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69199
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[18] i1=registers_m.data_write[2] q=$abc$71600$new_n13447
.subckt and2_x1 i0=$abc$71600$new_n13447 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13448
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[18] i1=$abc$71600$new_n13448 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69201
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[19] i1=registers_m.data_write[3] q=$abc$71600$new_n13450
.subckt and2_x1 i0=$abc$71600$new_n13450 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13451
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[19] i1=$abc$71600$new_n13451 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69203
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[20] i1=registers_m.data_write[4] q=$abc$71600$new_n13453
.subckt and2_x1 i0=$abc$71600$new_n13453 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13454
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[20] i1=$abc$71600$new_n13454 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69205
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[21] i1=registers_m.data_write[5] q=$abc$71600$new_n13456
.subckt and2_x1 i0=$abc$71600$new_n13456 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13457
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[21] i1=$abc$71600$new_n13457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69207
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[22] i1=registers_m.data_write[6] q=$abc$71600$new_n13459
.subckt and2_x1 i0=$abc$71600$new_n13459 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13460
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[22] i1=$abc$71600$new_n13460 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69209
.subckt mux2_x1 cmd=$abc$71600$new_n13440 i0=registers_m.data_write[23] i1=registers_m.data_write[7] q=$abc$71600$new_n13462
.subckt and2_x1 i0=$abc$71600$new_n13462 i1=$abc$71600$new_n13439 q=$abc$71600$new_n13463
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[23] i1=$abc$71600$new_n13463 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69211
.subckt nand2_x0 i0=registers_m.data_write[8] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13465
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[24] i2=registers_m.size[2] nq=$abc$71600$new_n13466
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3325 i1=$abc$71600$new_n3341 q=$abc$71600$new_n13467
.subckt or21nand_x0 i0=registers_m.address[1] i1=registers_m.address[0] i2=registers_m.size[0] nq=$abc$71600$new_n13468
.subckt nand3_x0 i0=$abc$71600$new_n13468 i1=$abc$71600$new_n12203 i2=$abc$71600$new_n12199 nq=$abc$71600$new_n13469
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13467 i2=$abc$71600$new_n13466 nq=$abc$71600$new_n13470
.subckt nand2_x0 i0=$abc$71600$new_n13470 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13471
.subckt nand2_x0 i0=$abc$71600$new_n13471 i1=$abc$71600$new_n13465 nq=$abc$71600$new_n13472
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[24] i1=$abc$71600$new_n13472 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69213
.subckt nand2_x0 i0=registers_m.data_write[9] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13474
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[25] i2=registers_m.size[2] nq=$abc$71600$new_n13475
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3327 i1=$abc$71600$new_n3342 q=$abc$71600$new_n13476
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13476 i2=$abc$71600$new_n13475 nq=$abc$71600$new_n13477
.subckt nand2_x0 i0=$abc$71600$new_n13477 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13478
.subckt nand2_x0 i0=$abc$71600$new_n13478 i1=$abc$71600$new_n13474 nq=$abc$71600$new_n13479
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[25] i1=$abc$71600$new_n13479 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69215
.subckt nand2_x0 i0=registers_m.data_write[10] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13481
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[26] i2=registers_m.size[2] nq=$abc$71600$new_n13482
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3329 i1=$abc$71600$new_n3344 q=$abc$71600$new_n13483
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13483 i2=$abc$71600$new_n13482 nq=$abc$71600$new_n13484
.subckt nand2_x0 i0=$abc$71600$new_n13484 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13485
.subckt nand2_x0 i0=$abc$71600$new_n13485 i1=$abc$71600$new_n13481 nq=$abc$71600$new_n13486
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[26] i1=$abc$71600$new_n13486 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69217
.subckt nand2_x0 i0=registers_m.data_write[11] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13488
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[27] i2=registers_m.size[2] nq=$abc$71600$new_n13489
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3331 i1=$abc$71600$new_n3346 q=$abc$71600$new_n13490
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13490 i2=$abc$71600$new_n13489 nq=$abc$71600$new_n13491
.subckt nand2_x0 i0=$abc$71600$new_n13491 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13492
.subckt nand2_x0 i0=$abc$71600$new_n13492 i1=$abc$71600$new_n13488 nq=$abc$71600$new_n13493
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[27] i1=$abc$71600$new_n13493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69219
.subckt nand2_x0 i0=registers_m.data_write[12] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13495
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[28] i2=registers_m.size[2] nq=$abc$71600$new_n13496
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3333 i1=$abc$71600$new_n3347 q=$abc$71600$new_n13497
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13497 i2=$abc$71600$new_n13496 nq=$abc$71600$new_n13498
.subckt nand2_x0 i0=$abc$71600$new_n13498 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13499
.subckt nand2_x0 i0=$abc$71600$new_n13499 i1=$abc$71600$new_n13495 nq=$abc$71600$new_n13500
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[28] i1=$abc$71600$new_n13500 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69221
.subckt nand2_x0 i0=registers_m.data_write[13] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13502
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[29] i2=registers_m.size[2] nq=$abc$71600$new_n13503
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3335 i1=$abc$71600$new_n3348 q=$abc$71600$new_n13504
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13504 i2=$abc$71600$new_n13503 nq=$abc$71600$new_n13505
.subckt nand2_x0 i0=$abc$71600$new_n13505 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13506
.subckt nand2_x0 i0=$abc$71600$new_n13506 i1=$abc$71600$new_n13502 nq=$abc$71600$new_n13507
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[29] i1=$abc$71600$new_n13507 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69223
.subckt nand2_x0 i0=registers_m.data_write[14] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13509
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[30] i2=registers_m.size[2] nq=$abc$71600$new_n13510
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3337 i1=$abc$71600$new_n3349 q=$abc$71600$new_n13511
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13511 i2=$abc$71600$new_n13510 nq=$abc$71600$new_n13512
.subckt nand2_x0 i0=$abc$71600$new_n13512 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13513
.subckt nand2_x0 i0=$abc$71600$new_n13513 i1=$abc$71600$new_n13509 nq=$abc$71600$new_n13514
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[30] i1=$abc$71600$new_n13514 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69225
.subckt nand2_x0 i0=registers_m.data_write[15] i1=bus_control_m.current_state[2] nq=$abc$71600$new_n13516
.subckt nand3_x0 i0=$abc$71600$new_n12196 i1=registers_m.data_write[31] i2=registers_m.size[2] nq=$abc$71600$new_n13517
.subckt mux2_x1 cmd=$abc$71600$new_n12214 i0=$abc$71600$new_n3339 i1=$abc$71600$new_n3350 q=$abc$71600$new_n13518
.subckt or21nand_x0 i0=$abc$71600$new_n13469 i1=$abc$71600$new_n13518 i2=$abc$71600$new_n13517 nq=$abc$71600$new_n13519
.subckt nand2_x0 i0=$abc$71600$new_n13519 i1=$abc$71600$new_n13402 nq=$abc$71600$new_n13520
.subckt nand2_x0 i0=$abc$71600$new_n13520 i1=$abc$71600$new_n13516 nq=$abc$71600$new_n13521
.subckt mux2_x1 cmd=$abc$71600$new_n13350 i0=bus_control_m.DAT_O[31] i1=$abc$71600$new_n13521 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69227
.subckt or2_x1 i0=$abc$71600$new_n12190 i1=$abc$71600$new_n11956 q=$abc$71600$new_n13523
.subckt nand4_x0 i0=$abc$71600$new_n3800 i1=$abc$71600$new_n3455 i2=registers_m.address[0] i3=$abc$71600$new_n3177 nq=$abc$71600$new_n13524
.subckt and2_x1 i0=$abc$71600$new_n13524 i1=$abc$71600$new_n13523 q=$abc$71600$new_n13525
.subckt and4_x1 i0=$abc$71600$new_n13525 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 q=$abc$71600$new_n13526
.subckt and2_x1 i0=$abc$71600$new_n11954 i1=$abc$71600$new_n11898 q=$abc$71600$new_n13527
.subckt and2_x1 i0=$abc$71600$new_n13527 i1=$abc$71600$new_n12210 q=$abc$71600$new_n13528
.subckt and2_x1 i0=$abc$71600$new_n4291 i1=$abc$71600$new_n3275 q=$abc$71600$new_n13529
.subckt or21nand_x0 i0=$abc$71600$new_n13529 i1=$abc$71600$new_n12216 i2=registers_m.do_read_flag nq=$abc$71600$new_n13530
.subckt nand2_x0 i0=$abc$71600$new_n13530 i1=$abc$71600$new_n4155 nq=$abc$71600$new_n13531
.subckt or21nand_x0 i0=$abc$71600$new_n13531 i1=$abc$71600$new_n13528 i2=$abc$71600$new_n12776 nq=$abc$71600$new_n13532
.subckt mux2_x1 cmd=$abc$71600$new_n13526 i0=bus_control_m.SEL_O[0] i1=$abc$71600$new_n13532 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69229
.subckt and3_x1 i0=$abc$71600$new_n13527 i1=$abc$71600$new_n12217 i2=$abc$71600$new_n12204 q=$abc$71600$new_n13534
.subckt or21nand_x0 i0=registers_m.address[1] i1=$abc$71600$new_n4290 i2=$abc$71600$new_n12207 nq=$abc$71600$new_n13535
.subckt nand2_x0 i0=$abc$71600$new_n13535 i1=registers_m.do_read_flag nq=$abc$71600$new_n13536
.subckt nand2_x0 i0=$abc$71600$new_n13536 i1=$abc$71600$new_n4155 nq=$abc$71600$new_n13537
.subckt or21nand_x0 i0=$abc$71600$new_n13537 i1=$abc$71600$new_n13534 i2=$abc$71600$new_n12776 nq=$abc$71600$new_n13538
.subckt mux2_x1 cmd=$abc$71600$new_n13526 i0=bus_control_m.SEL_O[1] i1=$abc$71600$new_n13538 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69231
.subckt and2_x1 i0=$abc$71600$new_n12800 i1=$abc$71600$new_n4155 q=$abc$71600$new_n13540
.subckt or21nand_x0 i0=registers_m.pc[0] i1=$abc$71600$new_n3266 i2=bus_control_m.current_state[15] nq=$abc$71600$new_n13541
.subckt and3_x1 i0=$abc$71600$new_n13541 i1=$abc$71600$new_n13540 i2=$abc$71600$new_n3257 q=$abc$71600$new_n13542
.subckt and3_x1 i0=$abc$71600$new_n13438 i1=$abc$71600$new_n12213 i2=$abc$71600$new_n11954 q=$abc$71600$new_n13543
.subckt and21nor_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=registers_m.address[1] nq=$abc$71600$new_n13544
.subckt or21nand_x0 i0=$abc$71600$new_n3269 i1=$abc$71600$new_n13544 i2=$abc$71600$new_n12778 nq=$abc$71600$new_n13545
.subckt or21nand_x0 i0=$abc$71600$new_n13545 i1=$abc$71600$new_n13543 i2=$abc$71600$new_n13542 nq=$abc$71600$new_n13546
.subckt mux2_x1 cmd=$abc$71600$new_n13526 i0=bus_control_m.SEL_O[2] i1=$abc$71600$new_n13546 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69233
.subckt and3_x1 i0=$abc$71600$new_n12197 i1=$abc$71600$new_n12190 i2=$abc$71600$new_n11954 q=$abc$71600$new_n13548
.subckt and21nor_x0 i0=registers_m.size[0] i1=registers_m.address[0] i2=registers_m.address[1] nq=$abc$71600$new_n13549
.subckt or2_x1 i0=$abc$71600$new_n13549 i1=$abc$71600$new_n3269 q=$abc$71600$new_n13550
.subckt nand2_x0 i0=$abc$71600$new_n13550 i1=$abc$71600$new_n12778 nq=$abc$71600$new_n13551
.subckt or21nand_x0 i0=$abc$71600$new_n13551 i1=$abc$71600$new_n13548 i2=$abc$71600$new_n13542 nq=$abc$71600$new_n13552
.subckt mux2_x1 cmd=$abc$71600$new_n13526 i0=bus_control_m.SEL_O[3] i1=$abc$71600$new_n13552 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69235
.subckt and4_x1 i0=$abc$71600$new_n12705 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n12684 i3=$abc$71600$new_n12016 q=$abc$71600$new_n13554
.subckt nand4_x0 i0=$abc$71600$new_n12705 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n12684 i3=$abc$71600$new_n12016 nq=$abc$71600$new_n13555
.subckt and4_x1 i0=$abc$71600$new_n3455 i1=registers_m.do_write_flag i2=$abc$71600$new_n3269 i3=$abc$71600$new_n3265 q=$abc$71600$new_n13556
.subckt nand4_x0 i0=$abc$71600$new_n13556 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n12684 i3=$abc$71600$new_n12016 nq=$abc$71600$new_n13557
.subckt or21nand_x0 i0=$abc$71600$new_n3425 i1=$abc$71600$new_n13554 i2=$abc$71600$new_n13557 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69237
.subckt and4_x1 i0=$abc$71600$new_n12783 i1=$abc$71600$new_n12782 i2=$abc$71600$new_n12777 i3=$abc$71600$new_n4143 q=$abc$71600$new_n13559
.subckt and3_x1 i0=$abc$71600$new_n13559 i1=$abc$71600$new_n12690 i2=$abc$71600$new_n12684 q=$abc$71600$new_n13560
.subckt and21nor_x0 i0=$abc$71600$new_n3177 i1=registers_m.address[0] i2=registers_m.read_modify_write_flag nq=$abc$71600$new_n13561
.subckt or21nand_x0 i0=registers_m.size[0] i1=$abc$71600$new_n3274 i2=$abc$71600$new_n3322 nq=$abc$71600$new_n13562
.subckt and2_x1 i0=$abc$71600$new_n13561 i1=$abc$71600$new_n11898 q=$abc$71600$new_n13563
.subckt nand3_x0 i0=bus_control_m.SGL_O i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13564
.subckt nand2_x0 i0=$abc$71600$new_n13564 i1=$abc$71600$new_n3800 nq=$abc$71600$new_n13565
.subckt or21nand_x0 i0=$abc$71600$new_n13565 i1=$abc$71600$new_n13563 i2=$abc$71600$new_n12776 nq=$abc$71600$new_n13566
.subckt nand2_x0 i0=$abc$71600$new_n13566 i1=$abc$71600$new_n12799 nq=$abc$71600$new_n13567
.subckt mux2_x1 cmd=$abc$71600$new_n13560 i0=bus_control_m.SGL_O i1=$abc$71600$new_n13567 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69239
.subckt and4_x1 i0=$abc$71600$new_n3322 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] q=$abc$71600$new_n13569
.subckt nand4_x0 i0=$abc$71600$new_n3322 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13570
.subckt nand3_x0 i0=bus_control_m.BLK_O i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13571
.subckt and3_x1 i0=$abc$71600$new_n13571 i1=$abc$71600$new_n13570 i2=$abc$71600$new_n3265 q=$abc$71600$new_n13572
.subckt or3_x1 i0=registers_m.do_write_flag i1=registers_m.do_read_flag i2=bus_control_m.current_state[15] q=$abc$71600$new_n13573
.subckt nand2_x0 i0=$abc$71600$new_n13573 i1=$abc$71600$new_n12799 nq=$abc$71600$new_n13574
.subckt or21nand_x0 i0=$abc$71600$new_n13574 i1=$abc$71600$new_n13572 i2=$abc$71600$new_n12395 nq=$abc$71600$new_n13575
.subckt mux2_x1 cmd=$abc$71600$new_n13560 i0=bus_control_m.BLK_O i1=$abc$71600$new_n13575 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69241
.subckt nand3_x0 i0=$abc$71600$new_n3323 i1=registers_m.address[0] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n13577
.subckt and2_x1 i0=$abc$71600$new_n12776 i1=$abc$71600$new_n3800 q=$abc$71600$new_n13578
.subckt and3_x1 i0=$abc$71600$new_n13578 i1=$abc$71600$new_n13577 i2=$abc$71600$new_n13562 q=$abc$71600$new_n13579
.subckt mux2_x1 cmd=$abc$71600$new_n13560 i0=bus_control_m.RMW_O i1=$abc$71600$new_n13579 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69243
.subckt and3_x1 i0=registers_m.address[0] i1=bus_control_m.CTI_O[0] i2=$abc$71600$new_n3177 q=$abc$71600$new_n13581
.subckt or21nand_x0 i0=$abc$71600$new_n13569 i1=$abc$71600$new_n11948 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13582
.subckt or21nand_x0 i0=$abc$71600$new_n13582 i1=$abc$71600$new_n13581 i2=$abc$71600$new_n12778 nq=$abc$71600$new_n13583
.subckt and2_x1 i0=$abc$71600$new_n13540 i1=$abc$71600$new_n12407 q=$abc$71600$new_n13584
.subckt nand2_x0 i0=$abc$71600$new_n13584 i1=$abc$71600$new_n13583 nq=$abc$71600$new_n13585
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.CTI_O[0] i1=$abc$71600$new_n13585 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69245
.subckt nand3_x0 i0=$abc$71600$new_n12778 i1=$abc$71600$new_n11948 i2=$abc$71600$new_n3800 nq=$abc$71600$new_n13587
.subckt nand4_x0 i0=$abc$71600$new_n13587 i1=$abc$71600$new_n12784 i2=$abc$71600$new_n12690 i3=$abc$71600$new_n12684 nq=$abc$71600$new_n13588
.subckt nand2_x0 i0=$abc$71600$new_n13588 i1=$abc$71600$new_n3262 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69247
.subckt and3_x1 i0=registers_m.address[0] i1=bus_control_m.CTI_O[2] i2=$abc$71600$new_n3177 q=$abc$71600$new_n13590
.subckt or21nand_x0 i0=$abc$71600$new_n13590 i1=$abc$71600$new_n13582 i2=$abc$71600$new_n12778 nq=$abc$71600$new_n13591
.subckt nand2_x0 i0=$abc$71600$new_n13591 i1=$abc$71600$new_n13584 nq=$abc$71600$new_n13592
.subckt mux2_x1 cmd=$abc$71600$new_n12789 i0=bus_control_m.CTI_O[2] i1=$abc$71600$new_n13592 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69249
.subckt nand2_x0 i0=registers_m.address_type i1=registers_m.do_read_flag nq=$abc$71600$new_n13594
.subckt and21nor_x0 i0=registers_m.address_type i1=registers_m.do_read_flag i2=bus_control_m.current_state[15] nq=$abc$71600$new_n13595
.subckt nand2_x0 i0=$abc$71600$new_n13594 i1=$abc$71600$new_n3265 nq=$abc$71600$new_n13596
.subckt mux2_x1 cmd=$abc$71600$new_n13555 i0=$abc$71600$new_n13595 i1=bus_control_m.fc_o[0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69251
.subckt or3_x1 i0=$abc$71600$new_n13596 i1=$abc$71600$new_n13555 i2=$abc$71600$new_n3799 q=$abc$71600$new_n13598
.subckt nand2_x0 i0=$abc$71600$new_n13555 i1=$abc$71600$new_n3424 nq=$abc$71600$new_n13599
.subckt and2_x1 i0=$abc$71600$new_n13599 i1=$abc$71600$new_n13598 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69253
.subckt nand2_x0 i0=$abc$71600$new_n13573 i1=$abc$71600$auto$ff.cc:721:flip_bits$68670 nq=$abc$71600$new_n13601
.subckt mux2_x1 cmd=$abc$71600$new_n13555 i0=$abc$71600$new_n13601 i1=bus_control_m.fc_o[2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69255
.subckt nand2_x0 i0=bus_control_m.reset_o i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 nq=$abc$71600$new_n13603
.subckt or21nand_x0 i0=$abc$71600$new_n3268 i1=$abc$71600$new_n11920 i2=$abc$71600$new_n13603 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69257
.subckt mux2_x1 cmd=$abc$71600$auto$ff.cc:721:flip_bits$68936 i0=registers_m.do_blocked_flag i1=bus_control_m.blocked_o q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69259
.subckt and2_x1 i0=$abc$71600$new_n11908 i1=$abc$71600$new_n3260 q=$abc$71600$new_n13606
.subckt nand2_x0 i0=$abc$71600$new_n13606 i1=$abc$71600$new_n12190 nq=$abc$71600$new_n13607
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[16] nq=$abc$71600$new_n13608
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[16] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13609
.subckt nand4_x0 i0=$abc$71600$new_n3305 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13610
.subckt and3_x1 i0=$abc$71600$new_n13610 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13611
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13609 i2=$abc$71600$new_n13611 nq=$abc$71600$new_n13612
.subckt nand2_x0 i0=$abc$71600$new_n13612 i1=$abc$71600$new_n13608 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69261
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[17] nq=$abc$71600$new_n13614
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[17] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13615
.subckt nand4_x0 i0=$abc$71600$new_n3304 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13616
.subckt and3_x1 i0=$abc$71600$new_n13616 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13617
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13615 i2=$abc$71600$new_n13617 nq=$abc$71600$new_n13618
.subckt nand2_x0 i0=$abc$71600$new_n13618 i1=$abc$71600$new_n13614 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69263
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[18] nq=$abc$71600$new_n13620
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[18] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13621
.subckt nand4_x0 i0=$abc$71600$new_n3303 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13622
.subckt and3_x1 i0=$abc$71600$new_n13622 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13623
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13621 i2=$abc$71600$new_n13623 nq=$abc$71600$new_n13624
.subckt nand2_x0 i0=$abc$71600$new_n13624 i1=$abc$71600$new_n13620 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69265
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[19] nq=$abc$71600$new_n13626
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[19] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13627
.subckt nand4_x0 i0=$abc$71600$new_n3302 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13628
.subckt and3_x1 i0=$abc$71600$new_n13628 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13629
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13627 i2=$abc$71600$new_n13629 nq=$abc$71600$new_n13630
.subckt nand2_x0 i0=$abc$71600$new_n13630 i1=$abc$71600$new_n13626 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69267
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[20] nq=$abc$71600$new_n13632
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[20] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13633
.subckt nand4_x0 i0=$abc$71600$new_n3301 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13634
.subckt and3_x1 i0=$abc$71600$new_n13634 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13635
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13633 i2=$abc$71600$new_n13635 nq=$abc$71600$new_n13636
.subckt nand2_x0 i0=$abc$71600$new_n13636 i1=$abc$71600$new_n13632 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69269
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[21] nq=$abc$71600$new_n13638
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[21] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13639
.subckt nand4_x0 i0=$abc$71600$new_n3300 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13640
.subckt and3_x1 i0=$abc$71600$new_n13640 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13641
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13639 i2=$abc$71600$new_n13641 nq=$abc$71600$new_n13642
.subckt nand2_x0 i0=$abc$71600$new_n13642 i1=$abc$71600$new_n13638 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69271
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[22] nq=$abc$71600$new_n13644
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[22] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13645
.subckt nand4_x0 i0=$abc$71600$new_n3299 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13646
.subckt and3_x1 i0=$abc$71600$new_n13646 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13647
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13645 i2=$abc$71600$new_n13647 nq=$abc$71600$new_n13648
.subckt nand2_x0 i0=$abc$71600$new_n13648 i1=$abc$71600$new_n13644 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69273
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[23] nq=$abc$71600$new_n13650
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[23] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13651
.subckt nand4_x0 i0=$abc$71600$new_n3298 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13652
.subckt and3_x1 i0=$abc$71600$new_n13652 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13653
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13651 i2=$abc$71600$new_n13653 nq=$abc$71600$new_n13654
.subckt nand2_x0 i0=$abc$71600$new_n13654 i1=$abc$71600$new_n13650 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69275
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[24] nq=$abc$71600$new_n13656
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[24] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13657
.subckt nand4_x0 i0=$abc$71600$new_n3297 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13658
.subckt and3_x1 i0=$abc$71600$new_n13658 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13659
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13657 i2=$abc$71600$new_n13659 nq=$abc$71600$new_n13660
.subckt nand2_x0 i0=$abc$71600$new_n13660 i1=$abc$71600$new_n13656 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69277
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[25] nq=$abc$71600$new_n13662
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[25] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13663
.subckt nand4_x0 i0=$abc$71600$new_n3296 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13664
.subckt and3_x1 i0=$abc$71600$new_n13664 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13665
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13663 i2=$abc$71600$new_n13665 nq=$abc$71600$new_n13666
.subckt nand2_x0 i0=$abc$71600$new_n13666 i1=$abc$71600$new_n13662 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69279
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[26] nq=$abc$71600$new_n13668
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[26] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13669
.subckt nand4_x0 i0=$abc$71600$new_n3295 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13670
.subckt and3_x1 i0=$abc$71600$new_n13670 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13671
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13669 i2=$abc$71600$new_n13671 nq=$abc$71600$new_n13672
.subckt nand2_x0 i0=$abc$71600$new_n13672 i1=$abc$71600$new_n13668 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69281
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[27] nq=$abc$71600$new_n13674
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[27] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13675
.subckt nand4_x0 i0=$abc$71600$new_n3294 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13676
.subckt and3_x1 i0=$abc$71600$new_n13676 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13677
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13675 i2=$abc$71600$new_n13677 nq=$abc$71600$new_n13678
.subckt nand2_x0 i0=$abc$71600$new_n13678 i1=$abc$71600$new_n13674 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69283
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[28] nq=$abc$71600$new_n13680
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[28] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13681
.subckt nand4_x0 i0=$abc$71600$new_n3293 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13682
.subckt and3_x1 i0=$abc$71600$new_n13682 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13683
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13681 i2=$abc$71600$new_n13683 nq=$abc$71600$new_n13684
.subckt nand2_x0 i0=$abc$71600$new_n13684 i1=$abc$71600$new_n13680 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69285
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[29] nq=$abc$71600$new_n13686
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[29] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13687
.subckt nand4_x0 i0=$abc$71600$new_n3292 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13688
.subckt and3_x1 i0=$abc$71600$new_n13688 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13689
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13687 i2=$abc$71600$new_n13689 nq=$abc$71600$new_n13690
.subckt nand2_x0 i0=$abc$71600$new_n13690 i1=$abc$71600$new_n13686 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69287
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[30] nq=$abc$71600$new_n13692
.subckt mux2_x1 cmd=$abc$71600$new_n12199 i0=DAT_I[30] i1=$abc$71600$new_n12383 q=$abc$71600$new_n13693
.subckt nand4_x0 i0=$abc$71600$new_n3291 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13694
.subckt and3_x1 i0=$abc$71600$new_n13694 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13695
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n13693 i2=$abc$71600$new_n13695 nq=$abc$71600$new_n13696
.subckt nand2_x0 i0=$abc$71600$new_n13696 i1=$abc$71600$new_n13692 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69289
.subckt nand4_x0 i0=$abc$71600$new_n3290 i1=registers_m.address[1] i2=$abc$71600$new_n3274 i3=registers_m.size[2] nq=$abc$71600$new_n13698
.subckt and3_x1 i0=$abc$71600$new_n13698 i1=$abc$71600$new_n13606 i2=$abc$71600$new_n12190 q=$abc$71600$new_n13699
.subckt or21nand_x0 i0=$abc$71600$new_n11897 i1=$abc$71600$new_n12383 i2=$abc$71600$new_n13699 nq=$abc$71600$new_n13700
.subckt nand2_x0 i0=$abc$71600$new_n13607 i1=bus_control_m.data_read_o[31] nq=$abc$71600$new_n13701
.subckt nand2_x0 i0=$abc$71600$new_n13701 i1=$abc$71600$new_n13700 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69291
.subckt nand2_x0 i0=$abc$71600$new_n11966 i1=$abc$71600$new_n3261 nq=$abc$71600$new_n13703
.subckt nand3_x0 i0=$abc$71600$new_n11964 i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 i2=$abc$71600$new_n3257 nq=$abc$71600$new_n13704
.subckt and21nor_x0 i0=$abc$71600$new_n3261 i1=bus_control_m.current_state[8] i2=$abc$71600$new_n3204 nq=$abc$71600$new_n13705
.subckt nand4_x0 i0=$abc$71600$new_n13705 i1=$abc$71600$new_n13704 i2=$abc$71600$new_n13703 i3=$abc$71600$new_n12016 nq=$abc$71600$new_n13706
.subckt nor2_x0 i0=$abc$71600$new_n13706 i1=$abc$71600$new_n12015 nq=$abc$71600$new_n13707
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3305 i1=$abc$71600$new_n3306 q=$abc$71600$new_n13708
.subckt nand2_x0 i0=DAT_I[16] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13709
.subckt or21nand_x0 i0=$abc$71600$new_n3426 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13709 nq=$abc$71600$new_n13710
.subckt and21nor_x0 i0=DAT_I[0] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13710 nq=$abc$71600$new_n13711
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13708 i2=$abc$71600$new_n13711 nq=$abc$71600$new_n13712
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[16] i1=$abc$71600$new_n13712 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69293
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3304 i1=$abc$71600$new_n3308 q=$abc$71600$new_n13714
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[1] nq=$abc$71600$new_n13715
.subckt and2_x1 i0=DAT_I[17] i1=bus_control_m.current_state[1] q=$abc$71600$new_n13716
.subckt and21nor_x0 i0=DAT_I[1] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13716 nq=$abc$71600$new_n13717
.subckt and2_x1 i0=$abc$71600$new_n13717 i1=$abc$71600$new_n13715 q=$abc$71600$new_n13718
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13714 i2=$abc$71600$new_n13718 nq=$abc$71600$new_n13719
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[17] i1=$abc$71600$new_n13719 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69295
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3303 i1=$abc$71600$new_n3310 q=$abc$71600$new_n13721
.subckt nand2_x0 i0=DAT_I[18] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13722
.subckt or21nand_x0 i0=$abc$71600$new_n3427 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13722 nq=$abc$71600$new_n13723
.subckt and21nor_x0 i0=DAT_I[2] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13723 nq=$abc$71600$new_n13724
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13721 i2=$abc$71600$new_n13724 nq=$abc$71600$new_n13725
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[18] i1=$abc$71600$new_n13725 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69297
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3302 i1=$abc$71600$new_n3312 q=$abc$71600$new_n13727
.subckt nand2_x0 i0=DAT_I[19] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13728
.subckt or21nand_x0 i0=$abc$71600$new_n3428 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13728 nq=$abc$71600$new_n13729
.subckt and21nor_x0 i0=DAT_I[3] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13729 nq=$abc$71600$new_n13730
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13727 i2=$abc$71600$new_n13730 nq=$abc$71600$new_n13731
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[19] i1=$abc$71600$new_n13731 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69299
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3301 i1=$abc$71600$new_n3314 q=$abc$71600$new_n13733
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[4] nq=$abc$71600$new_n13734
.subckt and2_x1 i0=DAT_I[20] i1=bus_control_m.current_state[1] q=$abc$71600$new_n13735
.subckt and21nor_x0 i0=DAT_I[4] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13735 nq=$abc$71600$new_n13736
.subckt and2_x1 i0=$abc$71600$new_n13736 i1=$abc$71600$new_n13734 q=$abc$71600$new_n13737
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13733 i2=$abc$71600$new_n13737 nq=$abc$71600$new_n13738
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[20] i1=$abc$71600$new_n13738 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69301
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3300 i1=$abc$71600$new_n3316 q=$abc$71600$new_n13740
.subckt nand2_x0 i0=DAT_I[21] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13741
.subckt or21nand_x0 i0=$abc$71600$new_n3429 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13741 nq=$abc$71600$new_n13742
.subckt and21nor_x0 i0=DAT_I[5] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13742 nq=$abc$71600$new_n13743
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13740 i2=$abc$71600$new_n13743 nq=$abc$71600$new_n13744
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[21] i1=$abc$71600$new_n13744 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69303
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3299 i1=$abc$71600$new_n3318 q=$abc$71600$new_n13746
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[6] nq=$abc$71600$new_n13747
.subckt nand2_x0 i0=DAT_I[22] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13748
.subckt nand2_x0 i0=$abc$71600$new_n4147 i1=DAT_I[6] nq=$abc$71600$new_n13749
.subckt and3_x1 i0=$abc$71600$new_n13749 i1=$abc$71600$new_n13748 i2=$abc$71600$new_n13747 q=$abc$71600$new_n13750
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13746 i2=$abc$71600$new_n13750 nq=$abc$71600$new_n13751
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[22] i1=$abc$71600$new_n13751 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69305
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3298 i1=$abc$71600$new_n3320 q=$abc$71600$new_n13753
.subckt nand2_x0 i0=DAT_I[23] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13754
.subckt or21nand_x0 i0=$abc$71600$new_n3430 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13754 nq=$abc$71600$new_n13755
.subckt and21nor_x0 i0=DAT_I[7] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13755 nq=$abc$71600$new_n13756
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13753 i2=$abc$71600$new_n13756 nq=$abc$71600$new_n13757
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[23] i1=$abc$71600$new_n13757 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69307
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3297 i1=$abc$71600$new_n3307 q=$abc$71600$new_n13759
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[8] nq=$abc$71600$new_n13760
.subckt nand2_x0 i0=DAT_I[24] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13761
.subckt nand2_x0 i0=$abc$71600$new_n4147 i1=DAT_I[8] nq=$abc$71600$new_n13762
.subckt and3_x1 i0=$abc$71600$new_n13762 i1=$abc$71600$new_n13761 i2=$abc$71600$new_n13760 q=$abc$71600$new_n13763
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13759 i2=$abc$71600$new_n13763 nq=$abc$71600$new_n13764
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[24] i1=$abc$71600$new_n13764 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69309
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3296 i1=$abc$71600$new_n3309 q=$abc$71600$new_n13766
.subckt nand2_x0 i0=DAT_I[25] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13767
.subckt or21nand_x0 i0=$abc$71600$new_n3431 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13767 nq=$abc$71600$new_n13768
.subckt and21nor_x0 i0=DAT_I[9] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13768 nq=$abc$71600$new_n13769
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13766 i2=$abc$71600$new_n13769 nq=$abc$71600$new_n13770
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[25] i1=$abc$71600$new_n13770 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69311
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3295 i1=$abc$71600$new_n3311 q=$abc$71600$new_n13772
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[10] nq=$abc$71600$new_n13773
.subckt and2_x1 i0=DAT_I[26] i1=bus_control_m.current_state[1] q=$abc$71600$new_n13774
.subckt and21nor_x0 i0=DAT_I[10] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13774 nq=$abc$71600$new_n13775
.subckt and2_x1 i0=$abc$71600$new_n13775 i1=$abc$71600$new_n13773 q=$abc$71600$new_n13776
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13772 i2=$abc$71600$new_n13776 nq=$abc$71600$new_n13777
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[26] i1=$abc$71600$new_n13777 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69313
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3294 i1=$abc$71600$new_n3313 q=$abc$71600$new_n13779
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[11] nq=$abc$71600$new_n13780
.subckt and2_x1 i0=DAT_I[27] i1=bus_control_m.current_state[1] q=$abc$71600$new_n13781
.subckt and21nor_x0 i0=DAT_I[11] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13781 nq=$abc$71600$new_n13782
.subckt and2_x1 i0=$abc$71600$new_n13782 i1=$abc$71600$new_n13780 q=$abc$71600$new_n13783
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13779 i2=$abc$71600$new_n13783 nq=$abc$71600$new_n13784
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[27] i1=$abc$71600$new_n13784 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69315
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3293 i1=$abc$71600$new_n3315 q=$abc$71600$new_n13786
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[12] nq=$abc$71600$new_n13787
.subckt nand2_x0 i0=$abc$71600$new_n4147 i1=DAT_I[12] nq=$abc$71600$new_n13788
.subckt nand2_x0 i0=DAT_I[28] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13789
.subckt and3_x1 i0=$abc$71600$new_n13789 i1=$abc$71600$new_n13788 i2=$abc$71600$new_n13787 q=$abc$71600$new_n13790
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13786 i2=$abc$71600$new_n13790 nq=$abc$71600$new_n13791
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[28] i1=$abc$71600$new_n13791 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69317
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3292 i1=$abc$71600$new_n3317 q=$abc$71600$new_n13793
.subckt nand2_x0 i0=DAT_I[29] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13794
.subckt or21nand_x0 i0=$abc$71600$new_n3432 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13794 nq=$abc$71600$new_n13795
.subckt and21nor_x0 i0=DAT_I[13] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13795 nq=$abc$71600$new_n13796
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13793 i2=$abc$71600$new_n13796 nq=$abc$71600$new_n13797
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[29] i1=$abc$71600$new_n13797 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69319
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3291 i1=$abc$71600$new_n3319 q=$abc$71600$new_n13799
.subckt nand2_x0 i0=DAT_I[30] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13800
.subckt or21nand_x0 i0=$abc$71600$new_n3433 i1=$abc$71600$new_n11968 i2=$abc$71600$new_n13800 nq=$abc$71600$new_n13801
.subckt and21nor_x0 i0=DAT_I[14] i1=$abc$71600$new_n4147 i2=$abc$71600$new_n13801 nq=$abc$71600$new_n13802
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13799 i2=$abc$71600$new_n13802 nq=$abc$71600$new_n13803
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[30] i1=$abc$71600$new_n13803 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69321
.subckt mux2_x1 cmd=$abc$71600$new_n12023 i0=$abc$71600$new_n3290 i1=$abc$71600$new_n3321 q=$abc$71600$new_n13805
.subckt nand2_x0 i0=$abc$71600$new_n11967 i1=bus_control_m.prefetch_ir_o[15] nq=$abc$71600$new_n13806
.subckt nand2_x0 i0=DAT_I[31] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13807
.subckt nand2_x0 i0=$abc$71600$new_n4147 i1=DAT_I[15] nq=$abc$71600$new_n13808
.subckt and3_x1 i0=$abc$71600$new_n13808 i1=$abc$71600$new_n13807 i2=$abc$71600$new_n13806 q=$abc$71600$new_n13809
.subckt or21nand_x0 i0=$abc$71600$new_n4143 i1=$abc$71600$new_n13805 i2=$abc$71600$new_n13809 nq=$abc$71600$new_n13810
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[31] i1=$abc$71600$new_n13810 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69323
.subckt and2_x1 i0=$abc$71600$new_n12016 i1=$abc$71600$new_n11942 q=$abc$71600$new_n13812
.subckt and3_x1 i0=$abc$71600$new_n13703 i1=$abc$71600$new_n11950 i2=$abc$71600$new_n11890 q=$abc$71600$new_n13813
.subckt nor2_x0 i0=bus_control_m.current_state[15] i1=bus_control_m.current_state[1] nq=$abc$71600$new_n13814
.subckt nor4_x0 i0=bus_control_m.current_state[15] i1=bus_control_m.current_state[8] i2=bus_control_m.current_state[4] i3=bus_control_m.current_state[1] nq=$abc$71600$new_n13815
.subckt and2_x1 i0=$abc$71600$new_n13815 i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 q=$abc$71600$new_n13816
.subckt nor2_x0 i0=$abc$71600$new_n13816 i1=$abc$71600$new_n11934 nq=$abc$71600$new_n13817
.subckt nand3_x0 i0=$abc$71600$new_n13817 i1=$abc$71600$new_n13813 i2=$abc$71600$new_n13812 nq=$abc$71600$new_n13818
.subckt and21nor_x0 i0=$abc$71600$new_n3455 i1=$abc$71600$new_n12391 i2=$abc$71600$new_n13818 nq=$abc$71600$new_n13819
.subckt and21nor_x0 i0=bus_control_m.current_state[4] i1=$abc$71600$new_n4139 i2=$abc$71600$new_n11965 nq=$abc$71600$new_n13820
.subckt and21nor_x0 i0=$abc$71600$new_n3819 i1=$abc$71600$new_n13815 i2=$abc$71600$new_n11960 nq=$abc$71600$new_n13821
.subckt nand2_x0 i0=$abc$71600$new_n13821 i1=$abc$71600$new_n13820 nq=$abc$71600$new_n13822
.subckt mux2_x1 cmd=$abc$71600$new_n13819 i0=bus_control_m.prefetch_ir_valid_32_o i1=$abc$71600$new_n13822 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69325
.subckt and2_x1 i0=$abc$71600$new_n13819 i1=$abc$71600$new_n11939 q=$abc$71600$new_n13824
.subckt and21nor_x0 i0=$abc$71600$new_n13815 i1=$abc$71600$new_n11917 i2=bus_control_m.current_state[15] nq=$abc$71600$new_n13825
.subckt nand2_x0 i0=$abc$71600$new_n13825 i1=$abc$71600$new_n13820 nq=$abc$71600$new_n13826
.subckt mux2_x1 cmd=$abc$71600$new_n13824 i0=bus_control_m.prefetch_ir_valid_o i1=$abc$71600$new_n13826 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69327
.subckt or3_x1 i0=$abc$71600$new_n12022 i1=$abc$71600$new_n4145 i2=$abc$71600$new_n4135 q=$abc$71600$new_n13828
.subckt nand2_x0 i0=$abc$71600$new_n13828 i1=$abc$71600$new_n13814 nq=$abc$71600$new_n13829
.subckt mux2_x1 cmd=$abc$71600$new_n13824 i0=bus_control_m.prefetch_ir_valid_80_o i1=$abc$71600$new_n13829 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69329
.subckt nor3_x0 i0=bus_control_m.current_state[16] i1=registers_m.do_reset_flag i2=registers_m.do_blocked_flag nq=$abc$71600$new_n13831
.subckt and4_x1 i0=$abc$71600$new_n13831 i1=$abc$71600$new_n3800 i2=registers_m.address[0] i3=$abc$71600$new_n3177 q=$abc$71600$new_n13832
.subckt or21nand_x0 i0=$abc$71600$new_n3455 i1=bus_control_m.current_state[16] i2=$abc$71600$new_n3265 nq=$abc$71600$new_n13833
.subckt nand2_x0 i0=$abc$71600$new_n11961 i1=$abc$71600$new_n3490 nq=$abc$71600$new_n13834
.subckt mux2_x1 cmd=$abc$71600$new_n13833 i0=$abc$71600$new_n13832 i1=$abc$71600$new_n13834 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69331
.subckt nand3_x0 i0=bus_control_m.jmp_bus_trap_o i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 i2=$abc$71600$new_n3284 nq=$abc$71600$new_n13836
.subckt or21nand_x0 i0=$abc$71600$new_n3276 i1=$abc$71600$new_n11903 i2=$abc$71600$new_n3491 nq=$abc$71600$new_n13837
.subckt nand2_x0 i0=$abc$71600$new_n13837 i1=$abc$71600$new_n11972 nq=$abc$71600$new_n13838
.subckt nand2_x0 i0=$abc$71600$new_n13838 i1=$abc$71600$new_n13836 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69333
.subckt or2_x1 i0=bus_control_m.current_state[14] i1=bus_control_m.current_state[9] q=$abc$71600$new_n13840
.subckt and4_x1 i0=$abc$71600$new_n11973 i1=$abc$71600$auto$ff.cc:721:flip_bits$68936 i2=$abc$71600$new_n3284 i3=$abc$71600$new_n3283 q=$abc$71600$new_n13841
.subckt mux2_x1 cmd=$abc$71600$new_n4156 i0=$abc$71600$new_n13841 i1=$abc$71600$new_n11897 q=$abc$71600$new_n13842
.subckt nand2_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n3261 nq=$abc$71600$new_n13843
.subckt nand2_x0 i0=$abc$71600$new_n13843 i1=$abc$71600$new_n11959 nq=$abc$71600$new_n13844
.subckt nor3_x0 i0=$abc$71600$new_n13844 i1=$abc$71600$new_n13842 i2=$abc$71600$new_n11912 nq=$abc$71600$new_n13845
.subckt and21nor_x0 i0=$abc$71600$new_n13845 i1=$abc$71600$new_n11932 i2=bus_control_m.finished_o nq=$abc$71600$new_n13846
.subckt or2_x1 i0=$abc$71600$new_n13840 i1=$abc$71600$new_n11970 q=$abc$71600$new_n13847
.subckt nor4_x0 i0=$abc$71600$new_n13847 i1=$abc$71600$new_n13844 i2=$abc$71600$new_n13842 i3=$abc$71600$new_n11912 nq=$abc$71600$new_n13848
.subckt nor2_x0 i0=$abc$71600$new_n13848 i1=$abc$71600$new_n13846 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69335
.subckt nand3_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[0] nq=$abc$71600$new_n13850
.subckt and21nor_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=bus_control_m.current_state[15] nq=$abc$71600$new_n13851
.subckt nand2_x0 i0=$abc$71600$new_n13850 i1=$abc$71600$new_n3265 nq=$abc$71600$new_n13852
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[0] i1=$abc$71600$new_n13852 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69337
.subckt nand2_x0 i0=registers_m.pc[1] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13854
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[1] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13855
.subckt nand2_x0 i0=$abc$71600$new_n13855 i1=$abc$71600$new_n13854 nq=$abc$71600$new_n13856
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[1] i1=$abc$71600$new_n13856 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69339
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[2] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13858
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[2] nq=$abc$71600$new_n13859
.subckt nand3_x0 i0=$abc$71600$new_n13859 i1=$abc$71600$new_n13858 i2=$abc$71600$new_n12803 nq=$abc$71600$new_n13860
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[2] i1=$abc$71600$new_n13860 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69341
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[3] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13862
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[3] nq=$abc$71600$new_n13863
.subckt nand3_x0 i0=$abc$71600$new_n13863 i1=$abc$71600$new_n13862 i2=$abc$71600$new_n12828 nq=$abc$71600$new_n13864
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[3] i1=$abc$71600$new_n13864 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69343
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[4] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13866
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[4] nq=$abc$71600$new_n13867
.subckt nand3_x0 i0=$abc$71600$new_n13867 i1=$abc$71600$new_n13866 i2=$abc$71600$new_n12846 nq=$abc$71600$new_n13868
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[4] i1=$abc$71600$new_n13868 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69345
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[5] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13870
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[5] nq=$abc$71600$new_n13871
.subckt nand3_x0 i0=$abc$71600$new_n13871 i1=$abc$71600$new_n13870 i2=$abc$71600$new_n12865 nq=$abc$71600$new_n13872
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[5] i1=$abc$71600$new_n13872 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69347
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[6] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13874
.subckt nand2_x0 i0=registers_m.pc[6] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13875
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[6] nq=$abc$71600$new_n13876
.subckt nand3_x0 i0=$abc$71600$new_n13876 i1=$abc$71600$new_n13875 i2=$abc$71600$new_n13874 nq=$abc$71600$new_n13877
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[6] i1=$abc$71600$new_n13877 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69349
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[7] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13879
.subckt nand2_x0 i0=registers_m.pc[7] i1=bus_control_m.current_state[15] nq=$abc$71600$new_n13880
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[7] nq=$abc$71600$new_n13881
.subckt nand3_x0 i0=$abc$71600$new_n13881 i1=$abc$71600$new_n13880 i2=$abc$71600$new_n13879 nq=$abc$71600$new_n13882
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[7] i1=$abc$71600$new_n13882 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69351
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[8] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13884
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[8] nq=$abc$71600$new_n13885
.subckt nand3_x0 i0=$abc$71600$new_n13885 i1=$abc$71600$new_n13884 i2=$abc$71600$new_n12913 nq=$abc$71600$new_n13886
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[8] i1=$abc$71600$new_n13886 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69353
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[9] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13888
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[9] nq=$abc$71600$new_n13889
.subckt nand3_x0 i0=$abc$71600$new_n13889 i1=$abc$71600$new_n13888 i2=$abc$71600$new_n12936 nq=$abc$71600$new_n13890
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[9] i1=$abc$71600$new_n13890 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69355
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[10] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13892
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[10] nq=$abc$71600$new_n13893
.subckt nand3_x0 i0=$abc$71600$new_n13893 i1=$abc$71600$new_n13892 i2=$abc$71600$new_n12949 nq=$abc$71600$new_n13894
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[10] i1=$abc$71600$new_n13894 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69357
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[11] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13896
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[11] nq=$abc$71600$new_n13897
.subckt nand3_x0 i0=$abc$71600$new_n13897 i1=$abc$71600$new_n13896 i2=$abc$71600$new_n12971 nq=$abc$71600$new_n13898
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[11] i1=$abc$71600$new_n13898 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69359
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[12] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13900
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[12] nq=$abc$71600$new_n13901
.subckt nand3_x0 i0=$abc$71600$new_n13901 i1=$abc$71600$new_n13900 i2=$abc$71600$new_n12983 nq=$abc$71600$new_n13902
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[12] i1=$abc$71600$new_n13902 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69361
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[13] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13904
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[13] nq=$abc$71600$new_n13905
.subckt nand3_x0 i0=$abc$71600$new_n13905 i1=$abc$71600$new_n13904 i2=$abc$71600$new_n13003 nq=$abc$71600$new_n13906
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[13] i1=$abc$71600$new_n13906 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69363
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[14] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13908
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[14] nq=$abc$71600$new_n13909
.subckt nand3_x0 i0=$abc$71600$new_n13909 i1=$abc$71600$new_n13908 i2=$abc$71600$new_n13023 nq=$abc$71600$new_n13910
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[14] i1=$abc$71600$new_n13910 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69365
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[15] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13912
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[15] nq=$abc$71600$new_n13913
.subckt nand3_x0 i0=$abc$71600$new_n13913 i1=$abc$71600$new_n13912 i2=$abc$71600$new_n13044 nq=$abc$71600$new_n13914
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[15] i1=$abc$71600$new_n13914 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69367
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[16] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13916
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[16] nq=$abc$71600$new_n13917
.subckt nand3_x0 i0=$abc$71600$new_n13917 i1=$abc$71600$new_n13916 i2=$abc$71600$new_n13056 nq=$abc$71600$new_n13918
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[16] i1=$abc$71600$new_n13918 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69369
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[17] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13920
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[17] nq=$abc$71600$new_n13921
.subckt nand3_x0 i0=$abc$71600$new_n13921 i1=$abc$71600$new_n13920 i2=$abc$71600$new_n13080 nq=$abc$71600$new_n13922
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[17] i1=$abc$71600$new_n13922 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69371
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[18] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13924
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[18] nq=$abc$71600$new_n13925
.subckt nand3_x0 i0=$abc$71600$new_n13925 i1=$abc$71600$new_n13924 i2=$abc$71600$new_n13091 nq=$abc$71600$new_n13926
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[18] i1=$abc$71600$new_n13926 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69373
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[19] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13928
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[19] nq=$abc$71600$new_n13929
.subckt nand3_x0 i0=$abc$71600$new_n13929 i1=$abc$71600$new_n13928 i2=$abc$71600$new_n13112 nq=$abc$71600$new_n13930
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[19] i1=$abc$71600$new_n13930 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69375
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[20] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13932
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[20] nq=$abc$71600$new_n13933
.subckt nand3_x0 i0=$abc$71600$new_n13933 i1=$abc$71600$new_n13932 i2=$abc$71600$new_n13129 nq=$abc$71600$new_n13934
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[20] i1=$abc$71600$new_n13934 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69377
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[21] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13936
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[21] nq=$abc$71600$new_n13937
.subckt nand3_x0 i0=$abc$71600$new_n13937 i1=$abc$71600$new_n13936 i2=$abc$71600$new_n13148 nq=$abc$71600$new_n13938
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[21] i1=$abc$71600$new_n13938 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69379
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[22] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13940
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[22] nq=$abc$71600$new_n13941
.subckt nand3_x0 i0=$abc$71600$new_n13941 i1=$abc$71600$new_n13940 i2=$abc$71600$new_n13167 nq=$abc$71600$new_n13942
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[22] i1=$abc$71600$new_n13942 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69381
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[23] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13944
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[23] nq=$abc$71600$new_n13945
.subckt nand3_x0 i0=$abc$71600$new_n13945 i1=$abc$71600$new_n13944 i2=$abc$71600$new_n13186 nq=$abc$71600$new_n13946
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[23] i1=$abc$71600$new_n13946 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69383
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[24] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13948
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[24] nq=$abc$71600$new_n13949
.subckt nand3_x0 i0=$abc$71600$new_n13949 i1=$abc$71600$new_n13948 i2=$abc$71600$new_n13204 nq=$abc$71600$new_n13950
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[24] i1=$abc$71600$new_n13950 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69385
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[25] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13952
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[25] nq=$abc$71600$new_n13953
.subckt nand3_x0 i0=$abc$71600$new_n13953 i1=$abc$71600$new_n13952 i2=$abc$71600$new_n13221 nq=$abc$71600$new_n13954
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[25] i1=$abc$71600$new_n13954 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69387
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[26] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13956
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[26] nq=$abc$71600$new_n13957
.subckt nand3_x0 i0=$abc$71600$new_n13957 i1=$abc$71600$new_n13956 i2=$abc$71600$new_n13240 nq=$abc$71600$new_n13958
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[26] i1=$abc$71600$new_n13958 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69389
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[27] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13960
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[27] nq=$abc$71600$new_n13961
.subckt nand3_x0 i0=$abc$71600$new_n13961 i1=$abc$71600$new_n13960 i2=$abc$71600$new_n13256 nq=$abc$71600$new_n13962
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[27] i1=$abc$71600$new_n13962 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69391
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[28] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13964
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[28] nq=$abc$71600$new_n13965
.subckt nand3_x0 i0=$abc$71600$new_n13965 i1=$abc$71600$new_n13964 i2=$abc$71600$new_n13272 nq=$abc$71600$new_n13966
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[28] i1=$abc$71600$new_n13966 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69393
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[29] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13968
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[29] nq=$abc$71600$new_n13969
.subckt nand3_x0 i0=$abc$71600$new_n13969 i1=$abc$71600$new_n13968 i2=$abc$71600$new_n13291 nq=$abc$71600$new_n13970
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[29] i1=$abc$71600$new_n13970 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69395
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[30] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13972
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[30] nq=$abc$71600$new_n13973
.subckt nand3_x0 i0=$abc$71600$new_n13973 i1=$abc$71600$new_n13972 i2=$abc$71600$new_n13308 nq=$abc$71600$new_n13974
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[30] i1=$abc$71600$new_n13974 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69397
.subckt nand4_x0 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=registers_m.address[31] i3=$abc$71600$new_n3265 nq=$abc$71600$new_n13976
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.ADR_O[31] nq=$abc$71600$new_n13977
.subckt nand3_x0 i0=$abc$71600$new_n13977 i1=$abc$71600$new_n13976 i2=$abc$71600$new_n13327 nq=$abc$71600$new_n13978
.subckt mux2_x1 cmd=$abc$71600$new_n12707 i0=bus_control_m.fault_address_state_o[31] i1=$abc$71600$new_n13978 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69399
.subckt and21nor_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68936 i1=$abc$71600$new_n12704 i2=$abc$71600$new_n13340 nq=$abc$71600$new_n13980
.subckt nand3_x0 i0=$abc$71600$new_n13980 i1=$abc$71600$new_n12702 i2=$abc$71600$new_n12701 nq=$abc$71600$new_n13981
.subckt and4_x1 i0=$abc$71600$new_n11969 i1=$abc$71600$new_n11967 i2=$abc$71600$new_n3269 i3=$abc$71600$new_n3265 q=$abc$71600$new_n13982
.subckt and21nor_x0 i0=bus_control_m.WE_O i1=$abc$71600$new_n13851 i2=$abc$71600$new_n13982 nq=$abc$71600$new_n13983
.subckt mux2_x1 cmd=$abc$71600$new_n13981 i0=$abc$71600$new_n13983 i1=bus_control_m.rw_state_o q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69401
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.fc_o[0] nq=$abc$71600$new_n13985
.subckt nand3_x0 i0=$abc$71600$new_n13595 i1=$abc$71600$new_n11969 i2=$abc$71600$new_n11967 nq=$abc$71600$new_n13986
.subckt nand2_x0 i0=$abc$71600$new_n13986 i1=$abc$71600$new_n13985 nq=$abc$71600$new_n13987
.subckt mux2_x1 cmd=$abc$71600$new_n13981 i0=$abc$71600$new_n13987 i1=bus_control_m.fc_state_o[0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69403
.subckt nand2_x0 i0=$abc$71600$new_n13851 i1=$abc$71600$new_n3424 nq=$abc$71600$new_n13989
.subckt and2_x1 i0=$abc$71600$new_n13989 i1=$abc$71600$new_n13986 q=$abc$71600$new_n13990
.subckt mux2_x1 cmd=$abc$71600$new_n13981 i0=$abc$71600$new_n13990 i1=bus_control_m.fc_state_o[1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69405
.subckt or21nand_x0 i0=$abc$71600$new_n11970 i1=$abc$71600$new_n11968 i2=bus_control_m.fc_o[2] nq=$abc$71600$new_n13992
.subckt or21nand_x0 i0=$abc$71600$auto$ff.cc:721:flip_bits$68670 i1=$abc$71600$new_n13851 i2=$abc$71600$new_n13992 nq=$abc$71600$new_n13993
.subckt mux2_x1 cmd=$abc$71600$new_n13981 i0=$abc$71600$new_n13993 i1=bus_control_m.fc_state_o[2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69407
.subckt or2_x1 i0=$abc$71600$new_n4144 i1=$abc$71600$new_n4135 q=$abc$71600$new_n13995
.subckt and2_x1 i0=$abc$71600$new_n12775 i1=$abc$71600$new_n11961 q=$abc$71600$new_n13996
.subckt and2_x1 i0=$abc$71600$new_n13996 i1=$abc$71600$new_n13995 q=$abc$71600$new_n13997
.subckt or2_x1 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n3805 q=$abc$71600$new_n13998
.subckt mux2_x1 cmd=$abc$71600$new_n13997 i0=bus_control_m.saved_pc_change[0] i1=$abc$71600$new_n13998 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69409
.subckt mux2_x1 cmd=$abc$71600$new_n13997 i0=bus_control_m.saved_pc_change[1] i1=$abc$71600$new_n3818 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69411
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3290 nq=$abc$71600$new_n14001
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[15] i1=$abc$71600$new_n14001 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69415
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3291 nq=$abc$71600$new_n14003
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[14] i1=$abc$71600$new_n14003 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69419
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3292 nq=$abc$71600$new_n14005
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[13] i1=$abc$71600$new_n14005 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69423
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3293 nq=$abc$71600$new_n14007
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[12] i1=$abc$71600$new_n14007 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69427
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3294 nq=$abc$71600$new_n14009
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[11] i1=$abc$71600$new_n14009 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69431
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3295 nq=$abc$71600$new_n14011
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[10] i1=$abc$71600$new_n14011 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69435
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3296 nq=$abc$71600$new_n14013
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[9] i1=$abc$71600$new_n14013 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69439
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3297 nq=$abc$71600$new_n14015
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[8] i1=$abc$71600$new_n14015 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69443
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3298 nq=$abc$71600$new_n14017
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[7] i1=$abc$71600$new_n14017 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69447
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3299 nq=$abc$71600$new_n14019
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[6] i1=$abc$71600$new_n14019 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69451
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3300 nq=$abc$71600$new_n14021
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[5] i1=$abc$71600$new_n14021 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69455
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3301 nq=$abc$71600$new_n14023
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[4] i1=$abc$71600$new_n14023 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69459
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3302 nq=$abc$71600$new_n14025
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[3] i1=$abc$71600$new_n14025 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69463
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3303 nq=$abc$71600$new_n14027
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[2] i1=$abc$71600$new_n14027 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69467
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3304 nq=$abc$71600$new_n14029
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[1] i1=$abc$71600$new_n14029 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69471
.subckt and21nor_x0 i0=$abc$71600$new_n3255 i1=$abc$71600$new_n12025 i2=$abc$71600$new_n3305 nq=$abc$71600$new_n14031
.subckt mux2_x1 cmd=$abc$71600$new_n13707 i0=bus_control_m.prefetch_ir_o[0] i1=$abc$71600$new_n14031 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69475
.subckt and2_x1 i0=memory_registers_m.micro_data[80] i1=memory_registers_m.micro_data[81] q=$abc$71600$new_n14033
.subckt nand4_x0 i0=$abc$71600$new_n14033 i1=memory_registers_m.micro_data[83] i2=$abc$71600$new_n3618 i3=$abc$71600$new_n3272 nq=$abc$71600$new_n14034
.subckt and2_x1 i0=memory_registers_m.micro_data[83] i1=memory_registers_m.micro_data[82] q=$abc$71600$new_n14035
.subckt nand2_x0 i0=memory_registers_m.micro_data[83] i1=memory_registers_m.micro_data[82] nq=$abc$71600$new_n14036
.subckt and4_x1 i0=memory_registers_m.micro_data[83] i1=memory_registers_m.micro_data[82] i2=memory_registers_m.micro_data[80] i3=memory_registers_m.micro_data[81] q=$abc$71600$new_n14037
.subckt nand4_x0 i0=memory_registers_m.micro_data[83] i1=memory_registers_m.micro_data[82] i2=memory_registers_m.micro_data[80] i3=memory_registers_m.micro_data[81] nq=$abc$71600$new_n14038
.subckt and2_x1 i0=memory_registers_m.micro_data[86] i1=$abc$71600$new_n3622 q=$abc$71600$new_n14039
.subckt and3_x1 i0=$abc$71600$new_n3621 i1=memory_registers_m.micro_data[85] i2=$abc$71600$new_n3492 q=$abc$71600$new_n14040
.subckt and2_x1 i0=memory_registers_m.micro_data[84] i1=memory_registers_m.micro_data[85] q=$abc$71600$new_n14041
.subckt and2_x1 i0=$abc$71600$new_n14041 i1=$abc$71600$new_n3272 q=$abc$71600$new_n14042
.subckt or21nand_x0 i0=$abc$71600$new_n14042 i1=$abc$71600$new_n14040 i2=$abc$71600$new_n14039 nq=$abc$71600$new_n14043
.subckt and2_x1 i0=$abc$71600$new_n3623 i1=memory_registers_m.micro_data[87] q=$abc$71600$new_n14044
.subckt nor2_x0 i0=memory_registers_m.micro_data[84] i1=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14045
.subckt nor3_x0 i0=memory_registers_m.micro_data[84] i1=memory_registers_m.micro_data[85] i2=bus_control_m.prefetch_ir_valid_32_o nq=$abc$71600$new_n14046
.subckt nand3_x0 i0=$abc$71600$new_n14046 i1=$abc$71600$new_n3623 i2=memory_registers_m.micro_data[87] nq=$abc$71600$new_n14047
.subckt nand2_x0 i0=$abc$71600$new_n14047 i1=$abc$71600$new_n14043 nq=$abc$71600$new_n14048
.subckt nand2_x0 i0=$abc$71600$new_n14048 i1=$abc$71600$new_n14037 nq=$abc$71600$new_n14049
.subckt nand2_x0 i0=$abc$71600$new_n14049 i1=$abc$71600$new_n14034 nq=$abc$71600$new_n14050
.subckt and2_x1 i0=microcode_branch_m.micro_pc_0[1] i1=microcode_branch_m.micro_pc_0[0] q=$abc$71600$new_n14051
.subckt and3_x1 i0=microcode_branch_m.micro_pc_0[2] i1=microcode_branch_m.micro_pc_0[1] i2=microcode_branch_m.micro_pc_0[0] q=$abc$71600$new_n14052
.subckt and4_x1 i0=microcode_branch_m.micro_pc_0[3] i1=microcode_branch_m.micro_pc_0[2] i2=microcode_branch_m.micro_pc_0[1] i3=microcode_branch_m.micro_pc_0[0] q=$abc$71600$new_n14053
.subckt and2_x1 i0=$abc$71600$new_n14053 i1=microcode_branch_m.micro_pc_0[4] q=$abc$71600$new_n14054
.subckt and3_x1 i0=$abc$71600$new_n14053 i1=microcode_branch_m.micro_pc_0[5] i2=microcode_branch_m.micro_pc_0[4] q=$abc$71600$new_n14055
.subckt and4_x1 i0=$abc$71600$new_n14053 i1=microcode_branch_m.micro_pc_0[6] i2=microcode_branch_m.micro_pc_0[5] i3=microcode_branch_m.micro_pc_0[4] q=$abc$71600$new_n14056
.subckt and2_x1 i0=$abc$71600$new_n14056 i1=microcode_branch_m.micro_pc_0[7] q=$abc$71600$new_n14057
.subckt nexor2_x0 i0=$abc$71600$new_n14056 i1=microcode_branch_m.micro_pc_0[7] nq=$abc$71600$new_n14058
.subckt nand3_x0 i0=$abc$71600$new_n14058 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14059
.subckt and4_x1 i0=memory_registers_m.micro_data[86] i1=$abc$71600$new_n3622 i2=memory_registers_m.micro_data[84] i3=$abc$71600$new_n3620 q=$abc$71600$new_n14060
.subckt nand4_x0 i0=memory_registers_m.micro_data[86] i1=$abc$71600$new_n3622 i2=memory_registers_m.micro_data[84] i3=$abc$71600$new_n3620 nq=$abc$71600$new_n14061
.subckt and2_x1 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 q=$abc$71600$new_n14062
.subckt nand2_x0 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 nq=$abc$71600$new_n14063
.subckt and3_x1 i0=$abc$71600$new_n14037 i1=memory_registers_m.micro_data[84] i2=$abc$71600$new_n3620 q=$abc$71600$new_n14064
.subckt nor3_x0 i0=bus_control_m.interrupt_mask_o[2] i1=bus_control_m.interrupt_mask_o[1] i2=bus_control_m.interrupt_mask_o[0] nq=$abc$71600$new_n14065
.subckt or3_x1 i0=bus_control_m.interrupt_mask_o[2] i1=bus_control_m.interrupt_mask_o[1] i2=bus_control_m.interrupt_mask_o[0] q=$abc$71600$new_n14066
.subckt and2_x1 i0=memory_registers_m.micro_data[86] i1=memory_registers_m.micro_data[87] q=$abc$71600$new_n14067
.subckt and2_x1 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14065 q=$abc$71600$new_n14068
.subckt nand2_x0 i0=$abc$71600$new_n14068 i1=$abc$71600$new_n14064 nq=$abc$71600$new_n14069
.subckt and2_x1 i0=$abc$71600$new_n14069 i1=$abc$71600$new_n14063 q=$abc$71600$new_n14070
.subckt nand2_x0 i0=$abc$71600$new_n14069 i1=$abc$71600$new_n14063 nq=$abc$71600$new_n14071
.subckt and21nor_x0 i0=$abc$71600$new_n3645 i1=$abc$71600$new_n14050 i2=$abc$71600$new_n14071 nq=$abc$71600$new_n14072
.subckt nand3_x0 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14065 i2=$abc$71600$new_n14064 nq=$abc$71600$new_n14073
.subckt and3_x1 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=microcode_branch_m.micro_pc_1[7] q=$abc$71600$new_n14074
.subckt and21nor_x0 i0=$abc$71600$new_n14059 i1=$abc$71600$new_n14072 i2=$abc$71600$new_n14074 nq=$abc$71600$new_n14075
.subckt nand4_x0 i0=$abc$71600$new_n14033 i1=memory_registers_m.micro_data[83] i2=$abc$71600$new_n3618 i3=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n14076
.subckt nor2_x0 i0=$abc$71600$new_n14076 i1=$abc$71600$new_n4126 nq=$abc$71600$new_n14077
.subckt or2_x1 i0=$abc$71600$new_n14076 i1=$abc$71600$new_n4126 q=$abc$71600$new_n14078
.subckt and2_x1 i0=memory_registers_m.micro_data[80] i1=$abc$71600$new_n3616 q=$abc$71600$new_n14079
.subckt and4_x1 i0=$abc$71600$new_n14035 i1=$abc$71600$new_n3624 i2=memory_registers_m.micro_data[80] i3=$abc$71600$new_n3616 q=$abc$71600$new_n14080
.subckt nand2_x0 i0=$abc$71600$new_n14080 i1=$abc$71600$new_n14065 nq=$abc$71600$new_n14081
.subckt nand2_x0 i0=$abc$71600$new_n14064 i1=$abc$71600$new_n14044 nq=$abc$71600$new_n14082
.subckt and2_x1 i0=$abc$71600$new_n14082 i1=$abc$71600$new_n14081 q=$abc$71600$new_n14083
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n14083 nq=$abc$71600$new_n14084
.subckt nor2_x0 i0=registers_m.ea_type[2] i1=registers_m.ea_type[3] nq=$abc$71600$new_n14085
.subckt and3_x1 i0=$abc$71600$new_n14085 i1=$abc$71600$new_n3505 i2=registers_m.ea_type[0] q=$abc$71600$new_n14086
.subckt nand3_x0 i0=$abc$71600$new_n14085 i1=$abc$71600$new_n3505 i2=registers_m.ea_type[0] nq=$abc$71600$new_n14087
.subckt and2_x1 i0=registers_m.ea_type[2] i1=$abc$71600$new_n3506 q=$abc$71600$new_n14088
.subckt nand2_x0 i0=registers_m.ea_type[1] i1=$abc$71600$new_n3504 nq=$abc$71600$new_n14089
.subckt and4_x1 i0=registers_m.ea_type[2] i1=$abc$71600$new_n3506 i2=registers_m.ea_type[1] i3=$abc$71600$new_n3504 q=$abc$71600$new_n14090
.subckt nor2_x0 i0=registers_m.ea_mod[1] i1=registers_m.ea_mod[2] nq=$abc$71600$new_n14091
.subckt or21nand_x0 i0=$abc$71600$new_n14086 i1=$abc$71600$new_n14090 i2=$abc$71600$new_n14091 nq=$abc$71600$new_n14092
.subckt nor2_x0 i0=registers_m.ea_type[1] i1=registers_m.ea_type[0] nq=$abc$71600$new_n14093
.subckt or2_x1 i0=registers_m.ea_type[1] i1=registers_m.ea_type[0] q=$abc$71600$new_n14094
.subckt and3_x1 i0=$abc$71600$new_n14093 i1=$abc$71600$new_n3507 i2=registers_m.ea_type[3] q=$abc$71600$new_n14095
.subckt nand3_x0 i0=$abc$71600$new_n14093 i1=$abc$71600$new_n3507 i2=registers_m.ea_type[3] nq=$abc$71600$new_n14096
.subckt and2_x1 i0=registers_m.ea_mod[0] i1=registers_m.ea_mod[1] q=$abc$71600$new_n14097
.subckt and3_x1 i0=registers_m.ea_mod[0] i1=registers_m.ea_mod[1] i2=registers_m.ea_mod[2] q=$abc$71600$new_n14098
.subckt nor2_x0 i0=registers_m.ea_reg[1] i1=registers_m.ea_reg[0] nq=$abc$71600$new_n14099
.subckt and3_x1 i0=$abc$71600$new_n14099 i1=$abc$71600$new_n14098 i2=registers_m.ea_reg[2] q=$abc$71600$new_n14100
.subckt or21nand_x0 i0=$abc$71600$new_n14086 i1=$abc$71600$new_n14095 i2=$abc$71600$new_n14100 nq=$abc$71600$new_n14101
.subckt and4_x1 i0=registers_m.ea_type[2] i1=$abc$71600$new_n3506 i2=$abc$71600$new_n3505 i3=registers_m.ea_type[0] q=$abc$71600$new_n14102
.subckt nor2_x0 i0=registers_m.ea_mod[0] i1=registers_m.ea_mod[1] nq=$abc$71600$new_n14103
.subckt nor3_x0 i0=registers_m.ea_mod[0] i1=registers_m.ea_mod[1] i2=registers_m.ea_mod[2] nq=$abc$71600$new_n14104
.subckt or21nand_x0 i0=$abc$71600$new_n14095 i1=$abc$71600$new_n14102 i2=$abc$71600$new_n14104 nq=$abc$71600$new_n14105
.subckt and3_x1 i0=$abc$71600$new_n14105 i1=$abc$71600$new_n14101 i2=$abc$71600$new_n14092 q=$abc$71600$new_n14106
.subckt nand3_x0 i0=$abc$71600$new_n14105 i1=$abc$71600$new_n14101 i2=$abc$71600$new_n14092 nq=$abc$71600$new_n14107
.subckt nor2_x0 i0=memory_registers_m.micro_data[86] i1=memory_registers_m.micro_data[87] nq=$abc$71600$new_n14108
.subckt and3_x1 i0=$abc$71600$new_n14108 i1=memory_registers_m.micro_data[84] i2=$abc$71600$new_n3620 q=$abc$71600$new_n14109
.subckt and4_x1 i0=$abc$71600$new_n14109 i1=$abc$71600$new_n14105 i2=$abc$71600$new_n14101 i3=$abc$71600$new_n14092 q=$abc$71600$new_n14110
.subckt nand4_x0 i0=$abc$71600$new_n14109 i1=$abc$71600$new_n14105 i2=$abc$71600$new_n14101 i3=$abc$71600$new_n14092 nq=$abc$71600$new_n14111
.subckt and2_x1 i0=$abc$71600$new_n14110 i1=$abc$71600$new_n14037 q=$abc$71600$new_n14112
.subckt nand2_x0 i0=$abc$71600$new_n14110 i1=$abc$71600$new_n14037 nq=$abc$71600$new_n14113
.subckt nand2_x0 i0=$abc$71600$new_n14108 i1=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14114
.subckt and3_x1 i0=$abc$71600$new_n14108 i1=$abc$71600$new_n14037 i2=memory_registers_m.micro_data[85] q=$abc$71600$new_n14115
.subckt nand3_x0 i0=$abc$71600$new_n14108 i1=$abc$71600$new_n14037 i2=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14116
.subckt and2_x1 i0=$abc$71600$new_n3506 i1=registers_m.ea_type[0] q=$abc$71600$new_n14117
.subckt nand2_x0 i0=$abc$71600$new_n3506 i1=registers_m.ea_type[0] nq=$abc$71600$new_n14118
.subckt and2_x1 i0=$abc$71600$new_n14103 i1=registers_m.ea_mod[2] q=$abc$71600$new_n14119
.subckt nand2_x0 i0=$abc$71600$new_n14103 i1=registers_m.ea_mod[2] nq=$abc$71600$new_n14120
.subckt and21nor_x0 i0=$abc$71600$new_n14096 i1=$abc$71600$new_n14118 i2=$abc$71600$new_n14120 nq=$abc$71600$new_n14121
.subckt or21nand_x0 i0=$abc$71600$new_n14095 i1=$abc$71600$new_n14117 i2=$abc$71600$new_n14119 nq=$abc$71600$new_n14122
.subckt nand3_x0 i0=$abc$71600$new_n14085 i1=registers_m.ea_type[1] i2=$abc$71600$new_n3504 nq=$abc$71600$new_n14123
.subckt nand3_x0 i0=registers_m.ea_type[2] i1=$abc$71600$new_n3506 i2=registers_m.ea_type[0] nq=$abc$71600$new_n14124
.subckt and4_x1 i0=$abc$71600$new_n14124 i1=$abc$71600$new_n14123 i2=$abc$71600$new_n14096 i3=$abc$71600$new_n14087 q=$abc$71600$new_n14125
.subckt nand4_x0 i0=$abc$71600$new_n14124 i1=$abc$71600$new_n14123 i2=$abc$71600$new_n14096 i3=$abc$71600$new_n14087 nq=$abc$71600$new_n14126
.subckt and2_x1 i0=$abc$71600$new_n14097 i1=$abc$71600$new_n3501 q=$abc$71600$new_n14127
.subckt nand2_x0 i0=$abc$71600$new_n14097 i1=$abc$71600$new_n3501 nq=$abc$71600$new_n14128
.subckt and2_x1 i0=$abc$71600$new_n14127 i1=$abc$71600$new_n14126 q=$abc$71600$new_n14129
.subckt nand2_x0 i0=$abc$71600$new_n14127 i1=$abc$71600$new_n14126 nq=$abc$71600$new_n14130
.subckt and2_x1 i0=$abc$71600$new_n14130 i1=$abc$71600$new_n14122 q=$abc$71600$new_n14131
.subckt or21nand_x0 i0=$abc$71600$new_n14128 i1=$abc$71600$new_n14125 i2=$abc$71600$new_n14122 nq=$abc$71600$new_n14132
.subckt and3_x1 i0=$abc$71600$new_n14045 i1=memory_registers_m.micro_data[86] i2=$abc$71600$new_n3622 q=$abc$71600$new_n14133
.subckt nand3_x0 i0=$abc$71600$new_n14045 i1=memory_registers_m.micro_data[86] i2=$abc$71600$new_n3622 nq=$abc$71600$new_n14134
.subckt and21nor_x0 i0=$abc$71600$new_n14122 i1=$abc$71600$new_n14130 i2=$abc$71600$new_n14134 nq=$abc$71600$new_n14135
.subckt or21nand_x0 i0=$abc$71600$new_n14121 i1=$abc$71600$new_n14129 i2=$abc$71600$new_n14133 nq=$abc$71600$new_n14136
.subckt and2_x1 i0=$abc$71600$new_n14135 i1=$abc$71600$new_n14037 q=$abc$71600$new_n14137
.subckt nand2_x0 i0=$abc$71600$new_n14135 i1=$abc$71600$new_n14037 nq=$abc$71600$new_n14138
.subckt and21nor_x0 i0=$abc$71600$new_n14037 i1=$abc$71600$new_n14135 i2=$abc$71600$new_n14115 nq=$abc$71600$new_n14139
.subckt and2_x1 i0=$abc$71600$new_n14139 i1=$abc$71600$new_n14113 q=$abc$71600$new_n14140
.subckt nand3_x0 i0=$abc$71600$new_n14041 i1=$abc$71600$new_n3623 i2=memory_registers_m.micro_data[87] nq=$abc$71600$new_n14141
.subckt nand4_x0 i0=$abc$71600$new_n14041 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3623 i3=memory_registers_m.micro_data[87] nq=$abc$71600$new_n14142
.subckt and3_x1 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n3621 i2=memory_registers_m.micro_data[85] q=$abc$71600$new_n14143
.subckt nand3_x0 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n3621 i2=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14144
.subckt and4_x1 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3621 i3=memory_registers_m.micro_data[85] q=$abc$71600$new_n14145
.subckt nand4_x0 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3621 i3=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14146
.subckt and4_x1 i0=memory_registers_m.micro_data[86] i1=memory_registers_m.micro_data[87] i2=memory_registers_m.micro_data[84] i3=memory_registers_m.micro_data[85] q=$abc$71600$new_n14147
.subckt nand4_x0 i0=memory_registers_m.micro_data[86] i1=memory_registers_m.micro_data[87] i2=memory_registers_m.micro_data[84] i3=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14148
.subckt and2_x1 i0=$abc$71600$new_n14147 i1=$abc$71600$new_n14037 q=$abc$71600$new_n14149
.subckt nand2_x0 i0=$abc$71600$new_n14147 i1=$abc$71600$new_n14037 nq=$abc$71600$new_n14150
.subckt nand3_x0 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14037 i2=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14151
.subckt and3_x1 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14037 i2=memory_registers_m.micro_data[85] q=$abc$71600$new_n14152
.subckt and2_x1 i0=$abc$71600$new_n14151 i1=$abc$71600$new_n14142 q=$abc$71600$new_n14153
.subckt nand3_x0 i0=$abc$71600$new_n14041 i1=$abc$71600$new_n14037 i2=memory_registers_m.micro_data[87] nq=$abc$71600$new_n14154
.subckt nand3_x0 i0=$abc$71600$new_n14153 i1=$abc$71600$new_n14139 i2=$abc$71600$new_n14113 nq=$abc$71600$new_n14155
.subckt nor3_x0 i0=$abc$71600$new_n14155 i1=$abc$71600$new_n14084 i2=$abc$71600$new_n14075 nq=$abc$71600$new_n14156
.subckt or2_x1 i0=memory_registers_m.micro_data[83] i1=memory_registers_m.micro_data[82] q=$abc$71600$new_n14157
.subckt and4_x1 i0=$abc$71600$new_n14033 i1=$abc$71600$new_n5712 i2=$auto$ff.cc:721:flip_bits$71368 i3=$auto$ff.cc:721:flip_bits$71374 q=$abc$71600$new_n14158
.subckt nor2_x0 i0=registers_m.movem_loop[2] i1=registers_m.movem_loop[3] nq=$abc$71600$new_n14159
.subckt and2_x1 i0=$abc$71600$new_n14159 i1=registers_m.movem_loop[4] q=$abc$71600$new_n14160
.subckt nor2_x0 i0=registers_m.movem_loop[0] i1=registers_m.movem_loop[1] nq=$abc$71600$new_n14161
.subckt and3_x1 i0=$abc$71600$new_n14161 i1=memory_registers_m.micro_data[80] i2=$abc$71600$new_n3616 q=$abc$71600$new_n14162
.subckt and21nor_x0 i0=$abc$71600$new_n14162 i1=$abc$71600$new_n14160 i2=$abc$71600$new_n14158 nq=$abc$71600$new_n14163
.subckt or2_x1 i0=$abc$71600$new_n14163 i1=$abc$71600$new_n14157 q=$abc$71600$new_n14164
.subckt nor2_x0 i0=memory_registers_m.micro_data[80] i1=memory_registers_m.micro_data[81] nq=$abc$71600$new_n14165
.subckt nor3_x0 i0=registers_m.ir[2] i1=registers_m.ir[0] i2=registers_m.ir[1] nq=$abc$71600$new_n14166
.subckt and3_x1 i0=$abc$71600$new_n14166 i1=$abc$71600$new_n7076 i2=$abc$71600$new_n5442 q=$abc$71600$new_n14167
.subckt nand3_x0 i0=$abc$71600$new_n14166 i1=$abc$71600$new_n7076 i2=$abc$71600$new_n5442 nq=$abc$71600$new_n14168
.subckt nand3_x0 i0=$abc$71600$new_n3619 i1=memory_registers_m.micro_data[82] i2=$abc$71600$new_n3234 nq=$abc$71600$new_n14169
.subckt or21nand_x0 i0=$abc$71600$new_n14036 i1=$abc$71600$new_n14167 i2=$abc$71600$new_n14169 nq=$abc$71600$new_n14170
.subckt nand2_x0 i0=$abc$71600$new_n14170 i1=$abc$71600$new_n14165 nq=$abc$71600$new_n14171
.subckt and4_x1 i0=alu_m.result[14] i1=alu_m.result[12] i2=alu_m.result[13] i3=alu_m.result[15] q=$abc$71600$new_n14172
.subckt and3_x1 i0=$abc$71600$new_n14165 i1=memory_registers_m.micro_data[83] i2=$abc$71600$new_n3618 q=$abc$71600$new_n14173
.subckt and4_x1 i0=alu_m.result[6] i1=alu_m.result[5] i2=alu_m.result[4] i3=alu_m.result[3] q=$abc$71600$new_n14174
.subckt and4_x1 i0=alu_m.result[2] i1=alu_m.result[1] i2=alu_m.result[0] i3=alu_m.result[7] q=$abc$71600$new_n14175
.subckt and4_x1 i0=alu_m.result[9] i1=alu_m.result[8] i2=alu_m.result[11] i3=alu_m.result[10] q=$abc$71600$new_n14176
.subckt and3_x1 i0=$abc$71600$new_n14176 i1=$abc$71600$new_n14175 i2=$abc$71600$new_n14174 q=$abc$71600$new_n14177
.subckt and3_x1 i0=$abc$71600$new_n14177 i1=$abc$71600$new_n14173 i2=$abc$71600$new_n14172 q=$abc$71600$new_n14178
.subckt and2_x1 i0=$abc$71600$new_n14080 i1=$abc$71600$new_n14066 q=$abc$71600$new_n14179
.subckt and4_x1 i0=$abc$71600$new_n14033 i1=registers_m.stop_flag i2=memory_registers_m.micro_data[83] i3=$abc$71600$new_n3618 q=$abc$71600$new_n14180
.subckt or3_x1 i0=$abc$71600$new_n14180 i1=$abc$71600$new_n14179 i2=$abc$71600$new_n14178 q=$abc$71600$new_n14181
.subckt and2_x1 i0=$abc$71600$new_n3617 i1=memory_registers_m.micro_data[81] q=$abc$71600$new_n14182
.subckt nand2_x0 i0=$abc$71600$new_n14035 i1=$abc$71600$new_n3632 nq=$abc$71600$new_n14183
.subckt or3_x1 i0=registers_m.movem_reg[0] i1=memory_registers_m.micro_data[83] i2=memory_registers_m.micro_data[82] q=$abc$71600$new_n14184
.subckt nand3_x0 i0=memory_registers_m.micro_data[83] i1=$abc$71600$new_n3618 i2=$abc$71600$new_n3182 nq=$abc$71600$new_n14185
.subckt nand3_x0 i0=$abc$71600$new_n14185 i1=$abc$71600$new_n14184 i2=$abc$71600$new_n14183 nq=$abc$71600$new_n14186
.subckt and2_x1 i0=$abc$71600$new_n14186 i1=$abc$71600$new_n14182 q=$abc$71600$new_n14187
.subckt and3_x1 i0=$abc$71600$new_n4168 i1=$abc$71600$new_n3619 i2=memory_registers_m.micro_data[82] q=$abc$71600$new_n14188
.subckt and3_x1 i0=memory_registers_m.micro_data[83] i1=$abc$71600$new_n3618 i2=$abc$71600$new_n3231 q=$abc$71600$new_n14189
.subckt or2_x1 i0=$abc$71600$new_n14189 i1=$abc$71600$new_n14188 q=$abc$71600$new_n14190
.subckt and2_x1 i0=$abc$71600$new_n14190 i1=$abc$71600$new_n14079 q=$abc$71600$new_n14191
.subckt nor3_x0 i0=$abc$71600$new_n14191 i1=$abc$71600$new_n14187 i2=$abc$71600$new_n14181 nq=$abc$71600$new_n14192
.subckt and3_x1 i0=$abc$71600$new_n14192 i1=$abc$71600$new_n14171 i2=$abc$71600$new_n14164 q=$abc$71600$new_n14193
.subckt nand2_x0 i0=alu_m.sr[2] i1=registers_m.ir[9] nq=$abc$71600$new_n14194
.subckt nexor2_x0 i0=alu_m.sr[3] i1=alu_m.sr[1] nq=$abc$71600$new_n14195
.subckt and3_x1 i0=$abc$71600$new_n14195 i1=$abc$71600$new_n14194 i2=registers_m.ir[8] q=$abc$71600$new_n14196
.subckt nand2_x0 i0=registers_m.ir[11] i1=registers_m.ir[10] nq=$abc$71600$new_n14197
.subckt and21nor_x0 i0=$abc$71600$new_n14195 i1=$abc$71600$new_n14194 i2=registers_m.ir[8] nq=$abc$71600$new_n14198
.subckt nor3_x0 i0=$abc$71600$new_n14198 i1=$abc$71600$new_n14197 i2=$abc$71600$new_n14196 nq=$abc$71600$new_n14199
.subckt nand2_x0 i0=$abc$71600$new_n3183 i1=registers_m.ir[8] nq=$abc$71600$new_n14200
.subckt nand3_x0 i0=alu_m.sr[0] i1=registers_m.ir[9] i2=$abc$71600$new_n3122 nq=$abc$71600$new_n14201
.subckt and21nor_x0 i0=$abc$71600$new_n14201 i1=$abc$71600$new_n14200 i2=registers_m.ir[10] nq=$abc$71600$new_n14202
.subckt nand3_x0 i0=$abc$71600$new_n14194 i1=$abc$71600$new_n3233 i2=registers_m.ir[8] nq=$abc$71600$new_n14203
.subckt nand3_x0 i0=alu_m.sr[2] i1=registers_m.ir[9] i2=$abc$71600$new_n3122 nq=$abc$71600$new_n14204
.subckt nand2_x0 i0=$abc$71600$new_n14204 i1=$abc$71600$new_n14203 nq=$abc$71600$new_n14205
.subckt or21nand_x0 i0=$abc$71600$new_n14205 i1=$abc$71600$new_n14202 i2=$abc$71600$new_n3185 nq=$abc$71600$new_n14206
.subckt and2_x1 i0=$abc$71600$new_n4646 i1=alu_m.sr[0] q=$abc$71600$new_n14207
.subckt nand2_x0 i0=registers_m.ir[9] i1=registers_m.ir[8] nq=$abc$71600$new_n14208
.subckt or21nand_x0 i0=$abc$71600$new_n14208 i1=alu_m.sr[2] i2=$abc$71600$new_n3185 nq=$abc$71600$new_n14209
.subckt or21nand_x0 i0=$abc$71600$new_n14209 i1=$abc$71600$new_n14207 i2=registers_m.ir[10] nq=$abc$71600$new_n14210
.subckt xor2_x0 i0=alu_m.sr[3] i1=registers_m.ir[8] q=$abc$71600$new_n14211
.subckt xor2_x0 i0=alu_m.sr[1] i1=registers_m.ir[8] q=$abc$71600$new_n14212
.subckt mux2_x1 cmd=registers_m.ir[9] i0=$abc$71600$new_n14212 i1=$abc$71600$new_n14211 q=$abc$71600$new_n14213
.subckt nand2_x0 i0=$abc$71600$new_n14213 i1=registers_m.ir[11] nq=$abc$71600$new_n14214
.subckt and2_x1 i0=$abc$71600$new_n14214 i1=$abc$71600$new_n14210 q=$abc$71600$new_n14215
.subckt and2_x1 i0=$abc$71600$new_n14215 i1=$abc$71600$new_n14206 q=$abc$71600$new_n14216
.subckt or2_x1 i0=$abc$71600$new_n14216 i1=$abc$71600$new_n14199 q=$abc$71600$new_n14217
.subckt and3_x1 i0=$abc$71600$new_n14033 i1=$abc$71600$new_n3619 i2=memory_registers_m.micro_data[82] q=$abc$71600$new_n14218
.subckt and2_x1 i0=$abc$71600$new_n14218 i1=$abc$71600$new_n14217 q=$abc$71600$new_n14219
.subckt or21nand_x0 i0=$abc$71600$new_n14199 i1=$abc$71600$new_n14216 i2=$abc$71600$new_n14218 nq=$abc$71600$new_n14220
.subckt nand4_x0 i0=$abc$71600$new_n3619 i1=memory_registers_m.micro_data[82] i2=$abc$71600$new_n3617 i3=memory_registers_m.micro_data[81] nq=$abc$71600$new_n14221
.subckt or3_x1 i0=$abc$71600$new_n14221 i1=$abc$71600$new_n14216 i2=$abc$71600$new_n14199 q=$abc$71600$new_n14222
.subckt nand2_x0 i0=$abc$71600$new_n14222 i1=$abc$71600$new_n14193 nq=$abc$71600$new_n14223
.subckt and3_x1 i0=$abc$71600$new_n14222 i1=$abc$71600$new_n14220 i2=$abc$71600$new_n14193 q=$abc$71600$new_n14224
.subckt nand3_x0 i0=$abc$71600$new_n14222 i1=$abc$71600$new_n14220 i2=$abc$71600$new_n14193 nq=$abc$71600$new_n14225
.subckt or21nand_x0 i0=$abc$71600$new_n3102 i1=$abc$71600$new_n3901 i2=reset_n nq=$abc$71600$new_n14226
.subckt nor3_x0 i0=$abc$71600$new_n14226 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n14227
.subckt or3_x1 i0=$abc$71600$new_n14226 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 q=$abc$71600$new_n14228
.subckt and2_x1 i0=$abc$71600$new_n4099 i1=$abc$71600$new_n4021 q=$abc$71600$new_n14229
.subckt and3_x1 i0=$abc$71600$new_n4093 i1=$abc$71600$new_n4054 i2=$abc$71600$new_n4046 q=$abc$71600$new_n14230
.subckt and2_x1 i0=$abc$71600$new_n14230 i1=$abc$71600$new_n14229 q=$abc$71600$new_n14231
.subckt or21nand_x0 i0=$abc$71600$new_n4048 i1=$abc$71600$new_n4030 i2=$abc$71600$new_n3910 nq=$abc$71600$new_n14232
.subckt and3_x1 i0=$abc$71600$new_n14232 i1=$abc$71600$new_n4037 i2=$abc$71600$new_n3954 q=$abc$71600$new_n14233
.subckt and4_x1 i0=$abc$71600$new_n4125 i1=$abc$71600$new_n3996 i2=$abc$71600$new_n3940 i3=$abc$71600$new_n3907 q=$abc$71600$new_n14234
.subckt nor3_x0 i0=bus_control_m.prefetch_ir_o[75] i1=bus_control_m.prefetch_ir_o[74] i2=bus_control_m.prefetch_ir_o[73] nq=$abc$71600$new_n14235
.subckt or3_x1 i0=bus_control_m.prefetch_ir_o[75] i1=bus_control_m.prefetch_ir_o[74] i2=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n14236
.subckt and2_x1 i0=$abc$71600$new_n14235 i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n14237
.subckt nand2_x0 i0=$abc$71600$new_n14235 i1=bus_control_m.prefetch_ir_o[72] nq=$abc$71600$new_n14238
.subckt and2_x1 i0=$abc$71600$new_n14237 i1=$abc$71600$new_n3931 q=$abc$71600$new_n14239
.subckt nand2_x0 i0=$abc$71600$new_n14237 i1=$abc$71600$new_n3931 nq=$abc$71600$new_n14240
.subckt and21nor_x0 i0=$abc$71600$new_n3831 i1=$abc$71600$new_n3845 i2=$abc$71600$new_n14239 nq=$abc$71600$new_n14241
.subckt and2_x1 i0=$abc$71600$new_n14241 i1=$abc$71600$new_n3913 q=$abc$71600$new_n14242
.subckt and3_x1 i0=$abc$71600$new_n14242 i1=$abc$71600$new_n14234 i2=$abc$71600$new_n14233 q=$abc$71600$new_n14243
.subckt and3_x1 i0=$abc$71600$new_n14243 i1=$abc$71600$new_n14231 i2=$abc$71600$new_n3966 q=$abc$71600$new_n14244
.subckt and2_x1 i0=$abc$71600$new_n14244 i1=$abc$71600$new_n4087 q=$abc$71600$new_n14245
.subckt nor4_x0 i0=$abc$71600$new_n14245 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 nq=$abc$71600$new_n14246
.subckt or2_x1 i0=$abc$71600$new_n14246 i1=$abc$71600$new_n14225 q=$abc$71600$new_n14247
.subckt nor2_x0 i0=bus_control_m.jmp_bus_trap_o i1=bus_control_m.jmp_address_trap_o nq=$abc$71600$new_n14248
.subckt or2_x1 i0=bus_control_m.jmp_bus_trap_o i1=bus_control_m.jmp_address_trap_o q=$abc$71600$new_n14249
.subckt and2_x1 i0=$abc$71600$new_n14248 i1=reset_n q=$abc$71600$new_n14250
.subckt nand2_x0 i0=$abc$71600$new_n14248 i1=reset_n nq=$abc$71600$new_n14251
.subckt and2_x1 i0=microcode_branch_m.micro_pc_0[3] i1=memory_registers_m.micro_data[87] q=$abc$71600$new_n14252
.subckt or2_x1 i0=microcode_branch_m.micro_pc_0[3] i1=memory_registers_m.micro_data[87] q=$abc$71600$new_n14253
.subckt nand2_x0 i0=microcode_branch_m.micro_pc_0[2] i1=memory_registers_m.micro_data[86] nq=$abc$71600$new_n14254
.subckt nor2_x0 i0=microcode_branch_m.micro_pc_0[2] i1=memory_registers_m.micro_data[86] nq=$abc$71600$new_n14255
.subckt nexor2_x0 i0=microcode_branch_m.micro_pc_0[2] i1=memory_registers_m.micro_data[86] nq=$abc$71600$new_n14256
.subckt and2_x1 i0=microcode_branch_m.micro_pc_0[1] i1=memory_registers_m.micro_data[85] q=$abc$71600$new_n14257
.subckt and2_x1 i0=microcode_branch_m.micro_pc_0[0] i1=memory_registers_m.micro_data[84] q=$abc$71600$new_n14258
.subckt nand2_x0 i0=microcode_branch_m.micro_pc_0[0] i1=memory_registers_m.micro_data[84] nq=$abc$71600$new_n14259
.subckt or2_x1 i0=microcode_branch_m.micro_pc_0[1] i1=memory_registers_m.micro_data[85] q=$abc$71600$new_n14260
.subckt xor2_x0 i0=microcode_branch_m.micro_pc_0[1] i1=memory_registers_m.micro_data[85] q=$abc$71600$new_n14261
.subckt and21nor_x0 i0=$abc$71600$new_n14260 i1=$abc$71600$new_n14258 i2=$abc$71600$new_n14257 nq=$abc$71600$new_n14262
.subckt or21nand_x0 i0=$abc$71600$new_n14262 i1=$abc$71600$new_n14255 i2=$abc$71600$new_n14254 nq=$abc$71600$new_n14263
.subckt or21nand_x0 i0=$abc$71600$new_n14252 i1=$abc$71600$new_n14263 i2=$abc$71600$new_n14253 nq=$abc$71600$new_n14264
.subckt nor2_x0 i0=$abc$71600$new_n14264 i1=$abc$71600$new_n3639 nq=$abc$71600$new_n14265
.subckt nor3_x0 i0=$abc$71600$new_n14264 i1=$abc$71600$new_n3641 i2=$abc$71600$new_n3639 nq=$abc$71600$new_n14266
.subckt nor4_x0 i0=$abc$71600$new_n14264 i1=$abc$71600$new_n3643 i2=$abc$71600$new_n3641 i3=$abc$71600$new_n3639 nq=$abc$71600$new_n14267
.subckt and3_x1 i0=$abc$71600$new_n14266 i1=microcode_branch_m.micro_pc_0[7] i2=microcode_branch_m.micro_pc_0[6] q=$abc$71600$new_n14268
.subckt nexor2_x0 i0=$abc$71600$new_n14267 i1=$abc$71600$new_n3645 nq=$abc$71600$new_n14269
.subckt nexor2_x0 i0=$abc$71600$new_n14267 i1=microcode_branch_m.micro_pc_0[7] nq=$abc$71600$new_n14270
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14270 nq=$abc$71600$new_n14271
.subckt and2_x1 i0=$abc$71600$new_n14271 i1=$abc$71600$new_n14250 q=$abc$71600$new_n14272
.subckt or21nand_x0 i0=$abc$71600$new_n14156 i1=$abc$71600$new_n14247 i2=$abc$71600$new_n14272 nq=$abc$71600$new_n14273
.subckt inv_x0 i=$abc$71600$new_n14273 nq=memory_registers_m.micro_pc[7]
.subckt nexor2_x0 i0=$abc$71600$new_n14057 i1=$abc$71600$new_n3647 nq=$abc$71600$new_n14275
.subckt nexor2_x0 i0=$abc$71600$new_n14057 i1=microcode_branch_m.micro_pc_0[8] nq=$abc$71600$new_n14276
.subckt nand3_x0 i0=$abc$71600$new_n14276 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14277
.subckt and21nor_x0 i0=$abc$71600$new_n3647 i1=$abc$71600$new_n14050 i2=$abc$71600$new_n14071 nq=$abc$71600$new_n14278
.subckt and3_x1 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=microcode_branch_m.micro_pc_1[8] q=$abc$71600$new_n14279
.subckt and21nor_x0 i0=$abc$71600$new_n14277 i1=$abc$71600$new_n14278 i2=$abc$71600$new_n14279 nq=$abc$71600$new_n14280
.subckt nor3_x0 i0=$abc$71600$new_n14280 i1=$abc$71600$new_n14155 i2=$abc$71600$new_n14084 nq=$abc$71600$new_n14281
.subckt nor2_x0 i0=$abc$71600$new_n4088 i1=$abc$71600$new_n4053 nq=$abc$71600$new_n14282
.subckt and2_x1 i0=$abc$71600$new_n14282 i1=$abc$71600$new_n4016 q=$abc$71600$new_n14283
.subckt nand2_x0 i0=$abc$71600$new_n14282 i1=$abc$71600$new_n4016 nq=$abc$71600$new_n14284
.subckt nand4_x0 i0=$abc$71600$new_n4041 i1=$abc$71600$new_n4028 i2=$abc$71600$new_n4021 i3=$abc$71600$new_n4019 nq=$abc$71600$new_n14285
.subckt or3_x1 i0=$abc$71600$new_n14285 i1=$abc$71600$new_n14284 i2=$abc$71600$new_n4010 q=$abc$71600$new_n14286
.subckt nor2_x0 i0=$abc$71600$new_n14286 i1=$abc$71600$new_n3994 nq=$abc$71600$new_n14287
.subckt nor4_x0 i0=$abc$71600$new_n14287 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 nq=$abc$71600$new_n14288
.subckt or2_x1 i0=$abc$71600$new_n14288 i1=$abc$71600$new_n14225 q=$abc$71600$new_n14289
.subckt nexor2_x0 i0=$abc$71600$new_n14268 i1=microcode_branch_m.micro_pc_0[8] nq=$abc$71600$new_n14290
.subckt and21nor_x0 i0=$abc$71600$new_n14225 i1=$abc$71600$new_n14290 i2=$abc$71600$new_n14251 nq=$abc$71600$new_n14291
.subckt or21nand_x0 i0=$abc$71600$new_n14281 i1=$abc$71600$new_n14289 i2=$abc$71600$new_n14291 nq=$abc$71600$new_n14292
.subckt inv_x0 i=$abc$71600$new_n14292 nq=memory_registers_m.micro_pc[8]
.subckt and21nor_x0 i0=$abc$71600$new_n14049 i1=$abc$71600$new_n14034 i2=$abc$71600$new_n3635 nq=$abc$71600$new_n14294
.subckt nexor2_x0 i0=$abc$71600$new_n14051 i1=$abc$71600$new_n3635 nq=$abc$71600$new_n14295
.subckt nexor2_x0 i0=$abc$71600$new_n14051 i1=microcode_branch_m.micro_pc_0[2] nq=$abc$71600$new_n14296
.subckt nand3_x0 i0=$abc$71600$new_n14295 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14297
.subckt nand2_x0 i0=$abc$71600$new_n14297 i1=$abc$71600$new_n14070 nq=$abc$71600$new_n14298
.subckt nand3_x0 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3636 nq=$abc$71600$new_n14299
.subckt and2_x1 i0=$abc$71600$new_n14299 i1=$abc$71600$new_n14154 q=$abc$71600$new_n14300
.subckt or21nand_x0 i0=$abc$71600$new_n14294 i1=$abc$71600$new_n14298 i2=$abc$71600$new_n14300 nq=$abc$71600$new_n14301
.subckt or21nand_x0 i0=$abc$71600$new_n14086 i1=$abc$71600$new_n14090 i2=$abc$71600$new_n14104 nq=$abc$71600$new_n14302
.subckt and3_x1 i0=$abc$71600$new_n14302 i1=$abc$71600$new_n14149 i2=$abc$71600$new_n14105 q=$abc$71600$new_n14303
.subckt nand3_x0 i0=$abc$71600$new_n14302 i1=$abc$71600$new_n14149 i2=$abc$71600$new_n14105 nq=$abc$71600$new_n14304
.subckt and2_x1 i0=$abc$71600$new_n14304 i1=$abc$71600$new_n14146 q=$abc$71600$new_n14305
.subckt nand3_x0 i0=$abc$71600$new_n14093 i1=registers_m.ea_type[2] i2=$abc$71600$new_n3506 nq=$abc$71600$new_n14306
.subckt nand4_x0 i0=$abc$71600$new_n14306 i1=$abc$71600$new_n14123 i2=$abc$71600$new_n14096 i3=$abc$71600$new_n14087 nq=$abc$71600$new_n14307
.subckt and2_x1 i0=registers_m.ea_reg[1] i1=registers_m.ea_reg[0] q=$abc$71600$new_n14308
.subckt and2_x1 i0=$abc$71600$new_n14098 i1=$abc$71600$new_n3510 q=$abc$71600$new_n14309
.subckt and3_x1 i0=$abc$71600$new_n14308 i1=$abc$71600$new_n14098 i2=$abc$71600$new_n3510 q=$abc$71600$new_n14310
.subckt and2_x1 i0=$abc$71600$new_n14310 i1=$abc$71600$new_n14307 q=$abc$71600$new_n14311
.subckt and2_x1 i0=$abc$71600$new_n14089 i1=$abc$71600$new_n14088 q=$abc$71600$new_n14312
.subckt nand2_x0 i0=$abc$71600$new_n14089 i1=$abc$71600$new_n14088 nq=$abc$71600$new_n14313
.subckt nand2_x0 i0=$abc$71600$new_n14094 i1=$abc$71600$new_n14085 nq=$abc$71600$new_n14314
.subckt and2_x1 i0=$abc$71600$new_n14314 i1=$abc$71600$new_n14096 q=$abc$71600$new_n14315
.subckt nand2_x0 i0=$abc$71600$new_n14314 i1=$abc$71600$new_n14096 nq=$abc$71600$new_n14316
.subckt and2_x1 i0=$abc$71600$new_n3503 i1=registers_m.ea_mod[1] q=$abc$71600$new_n14317
.subckt nand2_x0 i0=$abc$71600$new_n3503 i1=registers_m.ea_mod[1] nq=$abc$71600$new_n14318
.subckt and21nor_x0 i0=$abc$71600$new_n14313 i1=$abc$71600$new_n14315 i2=$abc$71600$new_n14318 nq=$abc$71600$new_n14319
.subckt or21nand_x0 i0=$abc$71600$new_n14312 i1=$abc$71600$new_n14316 i2=$abc$71600$new_n14317 nq=$abc$71600$new_n14320
.subckt and4_x1 i0=$abc$71600$new_n14098 i1=$abc$71600$new_n3510 i2=registers_m.ea_reg[1] i3=$abc$71600$new_n3508 q=$abc$71600$new_n14321
.subckt and2_x1 i0=$abc$71600$new_n14321 i1=$abc$71600$new_n14307 q=$abc$71600$new_n14322
.subckt or3_x1 i0=$abc$71600$new_n14322 i1=$abc$71600$new_n14319 i2=$abc$71600$new_n14311 q=$abc$71600$new_n14323
.subckt and4_x1 i0=$abc$71600$new_n14145 i1=$abc$71600$new_n14105 i2=$abc$71600$new_n14101 i3=$abc$71600$new_n14092 q=$abc$71600$new_n14324
.subckt nand4_x0 i0=$abc$71600$new_n14145 i1=$abc$71600$new_n14105 i2=$abc$71600$new_n14101 i3=$abc$71600$new_n14092 nq=$abc$71600$new_n14325
.subckt or3_x1 i0=$abc$71600$new_n14325 i1=$abc$71600$new_n14323 i2=$abc$71600$new_n14132 q=$abc$71600$new_n14326
.subckt nand2_x0 i0=$abc$71600$new_n14326 i1=$abc$71600$new_n14138 nq=$abc$71600$new_n14327
.subckt and4_x1 i0=$abc$71600$new_n14143 i1=$abc$71600$new_n14105 i2=$abc$71600$new_n14101 i3=$abc$71600$new_n14092 q=$abc$71600$new_n14328
.subckt nand4_x0 i0=$abc$71600$new_n14143 i1=$abc$71600$new_n14105 i2=$abc$71600$new_n14101 i3=$abc$71600$new_n14092 nq=$abc$71600$new_n14329
.subckt and21nor_x0 i0=$abc$71600$new_n14301 i1=$abc$71600$new_n14305 i2=$abc$71600$new_n14327 nq=$abc$71600$new_n14330
.subckt nand3_x0 i0=$abc$71600$new_n14108 i1=$abc$71600$new_n14041 i2=$abc$71600$new_n14037 nq=$abc$71600$new_n14331
.subckt and3_x1 i0=$abc$71600$new_n14135 i1=$abc$71600$new_n14129 i2=$abc$71600$new_n14037 q=$abc$71600$new_n14332
.subckt nand3_x0 i0=$abc$71600$new_n14135 i1=$abc$71600$new_n14129 i2=$abc$71600$new_n14037 nq=$abc$71600$new_n14333
.subckt nand2_x0 i0=$abc$71600$new_n14333 i1=$abc$71600$new_n14331 nq=$abc$71600$new_n14334
.subckt nand3_x0 i0=$abc$71600$new_n14302 i1=$abc$71600$new_n14105 i2=memory_registers_m.micro_data[84] nq=$abc$71600$new_n14335
.subckt nand2_x0 i0=$abc$71600$new_n14335 i1=$abc$71600$new_n14115 nq=$abc$71600$new_n14336
.subckt and2_x1 i0=$abc$71600$new_n14336 i1=$abc$71600$new_n14113 q=$abc$71600$new_n14337
.subckt or21nand_x0 i0=$abc$71600$new_n14330 i1=$abc$71600$new_n14334 i2=$abc$71600$new_n14337 nq=$abc$71600$new_n14338
.subckt or21nand_x0 i0=$abc$71600$new_n14323 i1=$abc$71600$new_n14132 i2=$abc$71600$new_n14112 nq=$abc$71600$new_n14339
.subckt and4_x1 i0=$abc$71600$new_n14108 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3621 i3=memory_registers_m.micro_data[85] q=$abc$71600$new_n14340
.subckt nand4_x0 i0=$abc$71600$new_n14108 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3621 i3=memory_registers_m.micro_data[85] nq=$abc$71600$new_n14341
.subckt nand2_x0 i0=$abc$71600$new_n14340 i1=$abc$71600$new_n14107 nq=$abc$71600$new_n14342
.subckt and3_x1 i0=$abc$71600$new_n14342 i1=$abc$71600$new_n14339 i2=$abc$71600$new_n14083 q=$abc$71600$new_n14343
.subckt and21nor_x0 i0=$abc$71600$new_n14343 i1=$abc$71600$new_n14338 i2=$abc$71600$new_n14077 nq=$abc$71600$new_n14344
.subckt and3_x1 i0=$abc$71600$new_n3927 i1=$abc$71600$new_n3859 i2=$abc$71600$new_n3857 q=$abc$71600$new_n14345
.subckt and21nor_x0 i0=$abc$71600$new_n3874 i1=$abc$71600$new_n3906 i2=$abc$71600$new_n14345 nq=$abc$71600$new_n14346
.subckt nand3_x0 i0=$abc$71600$new_n3887 i1=$abc$71600$new_n3883 i2=$abc$71600$new_n3459 nq=$abc$71600$new_n14347
.subckt and4_x1 i0=$abc$71600$new_n14347 i1=$abc$71600$new_n14346 i2=$abc$71600$new_n4072 i3=$abc$71600$new_n4046 q=$abc$71600$new_n14348
.subckt and3_x1 i0=$abc$71600$new_n4083 i1=$abc$71600$new_n4019 i2=$abc$71600$new_n3961 q=$abc$71600$new_n14349
.subckt and2_x1 i0=$abc$71600$new_n4057 i1=$abc$71600$new_n3930 q=$abc$71600$new_n14350
.subckt and3_x1 i0=$abc$71600$new_n14350 i1=$abc$71600$new_n14240 i2=$abc$71600$new_n4074 q=$abc$71600$new_n14351
.subckt and2_x1 i0=$abc$71600$new_n14351 i1=$abc$71600$new_n3985 q=$abc$71600$new_n14352
.subckt and3_x1 i0=$abc$71600$new_n14352 i1=$abc$71600$new_n14349 i2=$abc$71600$new_n14348 q=$abc$71600$new_n14353
.subckt and2_x1 i0=$abc$71600$new_n4065 i1=$abc$71600$new_n3945 q=$abc$71600$new_n14354
.subckt nand2_x0 i0=$abc$71600$new_n3877 i1=$abc$71600$new_n3842 nq=$abc$71600$new_n14355
.subckt and2_x1 i0=$abc$71600$new_n4041 i1=$abc$71600$new_n4024 q=$abc$71600$new_n14356
.subckt and4_x1 i0=$abc$71600$new_n14356 i1=$abc$71600$new_n14355 i2=$abc$71600$new_n14354 i3=$abc$71600$new_n3955 q=$abc$71600$new_n14357
.subckt and4_x1 i0=$abc$71600$new_n14357 i1=$abc$71600$new_n14353 i2=$abc$71600$new_n14283 i3=$abc$71600$new_n3976 q=$abc$71600$new_n14358
.subckt nor4_x0 i0=$abc$71600$new_n14358 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 nq=$abc$71600$new_n14359
.subckt nexor2_x0 i0=$abc$71600$new_n14262 i1=$abc$71600$new_n14256 nq=$abc$71600$new_n14360
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14360 nq=$abc$71600$new_n14361
.subckt and2_x1 i0=$abc$71600$new_n14361 i1=$abc$71600$new_n14250 q=$abc$71600$new_n14362
.subckt or2_x1 i0=$abc$71600$new_n14359 i1=$abc$71600$new_n14225 q=$abc$71600$new_n14363
.subckt or21nand_x0 i0=$abc$71600$new_n14344 i1=$abc$71600$new_n14363 i2=$abc$71600$new_n14362 nq=$abc$71600$new_n14364
.subckt inv_x0 i=$abc$71600$new_n14364 nq=memory_registers_m.micro_pc[2]
.subckt nexor2_x0 i0=$abc$71600$new_n14055 i1=$abc$71600$new_n3643 nq=$abc$71600$new_n14366
.subckt nexor2_x0 i0=$abc$71600$new_n14055 i1=microcode_branch_m.micro_pc_0[6] nq=$abc$71600$new_n14367
.subckt nand3_x0 i0=$abc$71600$new_n14367 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14368
.subckt and21nor_x0 i0=$abc$71600$new_n3643 i1=$abc$71600$new_n14050 i2=$abc$71600$new_n14071 nq=$abc$71600$new_n14369
.subckt and2_x1 i0=$abc$71600$new_n14369 i1=$abc$71600$new_n14368 q=$abc$71600$new_n14370
.subckt and3_x1 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=microcode_branch_m.micro_pc_1[6] q=$abc$71600$new_n14371
.subckt or21nand_x0 i0=$abc$71600$new_n14371 i1=$abc$71600$new_n14370 i2=$abc$71600$new_n14142 nq=$abc$71600$new_n14372
.subckt nand2_x0 i0=$abc$71600$new_n14372 i1=$abc$71600$new_n14151 nq=$abc$71600$new_n14373
.subckt and2_x1 i0=$abc$71600$new_n14319 i1=$abc$71600$new_n3501 q=$abc$71600$new_n14374
.subckt nand2_x0 i0=$abc$71600$new_n14319 i1=$abc$71600$new_n3501 nq=$abc$71600$new_n14375
.subckt and2_x1 i0=$abc$71600$new_n14375 i1=$abc$71600$new_n14131 q=$abc$71600$new_n14376
.subckt nand2_x0 i0=$abc$71600$new_n14375 i1=$abc$71600$new_n14131 nq=$abc$71600$new_n14377
.subckt or21nand_x0 i0=$abc$71600$new_n14132 i1=$abc$71600$new_n14374 i2=$abc$71600$new_n14324 nq=$abc$71600$new_n14378
.subckt nand2_x0 i0=$abc$71600$new_n14378 i1=$abc$71600$new_n14373 nq=$abc$71600$new_n14379
.subckt nand2_x0 i0=$abc$71600$new_n14379 i1=$abc$71600$new_n14140 nq=$abc$71600$new_n14380
.subckt nand3_x0 i0=$abc$71600$new_n14375 i1=$abc$71600$new_n14131 i2=$abc$71600$new_n14106 nq=$abc$71600$new_n14381
.subckt and2_x1 i0=$abc$71600$new_n14381 i1=$abc$71600$new_n14112 q=$abc$71600$new_n14382
.subckt nor2_x0 i0=$abc$71600$new_n14382 i1=$abc$71600$new_n14084 nq=$abc$71600$new_n14383
.subckt and2_x1 i0=$abc$71600$new_n14383 i1=$abc$71600$new_n14380 q=$abc$71600$new_n14384
.subckt and2_x1 i0=$abc$71600$new_n3964 i1=$abc$71600$new_n3960 q=$abc$71600$new_n14385
.subckt and3_x1 i0=$abc$71600$new_n14385 i1=$abc$71600$new_n4099 i2=$abc$71600$new_n3975 q=$abc$71600$new_n14386
.subckt and3_x1 i0=$abc$71600$new_n14386 i1=$abc$71600$new_n4086 i2=$abc$71600$new_n3986 q=$abc$71600$new_n14387
.subckt and3_x1 i0=$abc$71600$new_n3877 i1=bus_control_m.prefetch_ir_o[65] i2=$abc$71600$new_n3456 q=$abc$71600$new_n14388
.subckt nand3_x0 i0=$abc$71600$new_n3877 i1=bus_control_m.prefetch_ir_o[65] i2=$abc$71600$new_n3456 nq=$abc$71600$new_n14389
.subckt nand3_x0 i0=$abc$71600$new_n3911 i1=$abc$71600$new_n3910 i2=$abc$71600$new_n3462 nq=$abc$71600$new_n14390
.subckt and2_x1 i0=$abc$71600$new_n14390 i1=$abc$71600$new_n3940 q=$abc$71600$new_n14391
.subckt and3_x1 i0=$abc$71600$new_n14390 i1=$abc$71600$new_n14389 i2=$abc$71600$new_n3940 q=$abc$71600$new_n14392
.subckt nand2_x0 i0=$abc$71600$new_n14238 i1=$abc$71600$new_n3931 nq=$abc$71600$new_n14393
.subckt and3_x1 i0=$abc$71600$new_n14393 i1=$abc$71600$new_n4057 i2=$abc$71600$new_n3929 q=$abc$71600$new_n14394
.subckt and21nor_x0 i0=$abc$71600$new_n3854 i1=$abc$71600$new_n4017 i2=$abc$71600$new_n4067 nq=$abc$71600$new_n14395
.subckt and4_x1 i0=$abc$71600$new_n14395 i1=$abc$71600$new_n14394 i2=$abc$71600$new_n3954 i3=$abc$71600$new_n3952 q=$abc$71600$new_n14396
.subckt and3_x1 i0=$abc$71600$new_n14396 i1=$abc$71600$new_n14356 i2=$abc$71600$new_n14355 q=$abc$71600$new_n14397
.subckt and3_x1 i0=$abc$71600$new_n14397 i1=$abc$71600$new_n14392 i2=$abc$71600$new_n14387 q=$abc$71600$new_n14398
.subckt and2_x1 i0=$abc$71600$new_n14398 i1=$abc$71600$new_n4014 q=$abc$71600$new_n14399
.subckt nor4_x0 i0=$abc$71600$new_n14399 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 nq=$abc$71600$new_n14400
.subckt or2_x1 i0=$abc$71600$new_n14400 i1=$abc$71600$new_n14225 q=$abc$71600$new_n14401
.subckt nexor2_x0 i0=$abc$71600$new_n14266 i1=$abc$71600$new_n3643 nq=$abc$71600$new_n14402
.subckt nexor2_x0 i0=$abc$71600$new_n14266 i1=microcode_branch_m.micro_pc_0[6] nq=$abc$71600$new_n14403
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14403 nq=$abc$71600$new_n14404
.subckt and2_x1 i0=$abc$71600$new_n14404 i1=$abc$71600$new_n14250 q=$abc$71600$new_n14405
.subckt or21nand_x0 i0=$abc$71600$new_n14384 i1=$abc$71600$new_n14401 i2=$abc$71600$new_n14405 nq=$abc$71600$new_n14406
.subckt inv_x0 i=$abc$71600$new_n14406 nq=memory_registers_m.micro_pc[6]
.subckt nand2_x0 i0=$abc$71600$new_n14333 i1=$abc$71600$new_n14116 nq=$abc$71600$new_n14408
.subckt and3_x1 i0=$abc$71600$new_n14333 i1=$abc$71600$new_n14116 i2=$abc$71600$new_n14113 q=$abc$71600$new_n14409
.subckt nand3_x0 i0=$abc$71600$new_n14333 i1=$abc$71600$new_n14116 i2=$abc$71600$new_n14113 nq=$abc$71600$new_n14410
.subckt nexor2_x0 i0=$abc$71600$new_n14052 i1=microcode_branch_m.micro_pc_0[3] nq=$abc$71600$new_n14411
.subckt nand3_x0 i0=$abc$71600$new_n14411 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14412
.subckt and21nor_x0 i0=$abc$71600$new_n3637 i1=$abc$71600$new_n14050 i2=$abc$71600$new_n14071 nq=$abc$71600$new_n14413
.subckt and2_x1 i0=$abc$71600$new_n14413 i1=$abc$71600$new_n14412 q=$abc$71600$new_n14414
.subckt and3_x1 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=microcode_branch_m.micro_pc_1[3] q=$abc$71600$new_n14415
.subckt or21nand_x0 i0=$abc$71600$new_n14415 i1=$abc$71600$new_n14414 i2=$abc$71600$new_n14142 nq=$abc$71600$new_n14416
.subckt nand2_x0 i0=$abc$71600$new_n14416 i1=$abc$71600$new_n14150 nq=$abc$71600$new_n14417
.subckt nand2_x0 i0=$abc$71600$new_n14417 i1=$abc$71600$new_n14146 nq=$abc$71600$new_n14418
.subckt or21nand_x0 i0=$abc$71600$new_n14316 i1=$abc$71600$new_n14312 i2=$abc$71600$new_n14309 nq=$abc$71600$new_n14419
.subckt nor2_x0 i0=$abc$71600$new_n14419 i1=registers_m.ea_reg[1] nq=$abc$71600$new_n14420
.subckt nand4_x0 i0=$abc$71600$new_n14098 i1=$abc$71600$new_n3510 i2=$abc$71600$new_n3509 i3=$abc$71600$new_n3508 nq=$abc$71600$new_n14421
.subckt and21nor_x0 i0=$abc$71600$new_n14313 i1=$abc$71600$new_n14315 i2=$abc$71600$new_n14421 nq=$abc$71600$new_n14422
.subckt or2_x1 i0=$abc$71600$new_n14422 i1=$abc$71600$new_n14322 q=$abc$71600$new_n14423
.subckt nor2_x0 i0=$abc$71600$new_n14420 i1=$abc$71600$new_n14322 nq=$abc$71600$new_n14424
.subckt nor3_x0 i0=$abc$71600$new_n14420 i1=$abc$71600$new_n14322 i2=$abc$71600$new_n14311 nq=$abc$71600$new_n14425
.subckt or3_x1 i0=$abc$71600$new_n14420 i1=$abc$71600$new_n14322 i2=$abc$71600$new_n14311 q=$abc$71600$new_n14426
.subckt or21nand_x0 i0=$abc$71600$new_n14426 i1=$abc$71600$new_n14377 i2=$abc$71600$new_n14324 nq=$abc$71600$new_n14427
.subckt nand2_x0 i0=$abc$71600$new_n14427 i1=$abc$71600$new_n14418 nq=$abc$71600$new_n14428
.subckt nand2_x0 i0=$abc$71600$new_n14428 i1=$abc$71600$new_n14138 nq=$abc$71600$new_n14429
.subckt nand2_x0 i0=$abc$71600$new_n14429 i1=$abc$71600$new_n14409 nq=$abc$71600$new_n14430
.subckt nand3_x0 i0=$abc$71600$new_n14425 i1=$abc$71600$new_n14376 i2=$abc$71600$new_n14112 nq=$abc$71600$new_n14431
.subckt nand2_x0 i0=$abc$71600$new_n14431 i1=$abc$71600$new_n14342 nq=$abc$71600$new_n14432
.subckt nor2_x0 i0=$abc$71600$new_n14432 i1=$abc$71600$new_n14084 nq=$abc$71600$new_n14433
.subckt nand2_x0 i0=$abc$71600$new_n14433 i1=$abc$71600$new_n14430 nq=$abc$71600$new_n14434
.subckt and2_x1 i0=$abc$71600$new_n4074 i1=$abc$71600$new_n3932 q=$abc$71600$new_n14435
.subckt nand3_x0 i0=$abc$71600$new_n3997 i1=$abc$71600$new_n3857 i2=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n14436
.subckt and4_x1 i0=$abc$71600$new_n14436 i1=$abc$71600$new_n14435 i2=$abc$71600$new_n4068 i3=$abc$71600$new_n4016 q=$abc$71600$new_n14437
.subckt and2_x1 i0=$abc$71600$new_n14347 i1=$abc$71600$new_n3954 q=$abc$71600$new_n14438
.subckt and4_x1 i0=$abc$71600$new_n4093 i1=$abc$71600$new_n4046 i2=$abc$71600$new_n4031 i3=$abc$71600$new_n4028 q=$abc$71600$new_n14439
.subckt nand3_x0 i0=$abc$71600$new_n14439 i1=$abc$71600$new_n14438 i2=$abc$71600$new_n14437 nq=$abc$71600$new_n14440
.subckt nand3_x0 i0=$abc$71600$new_n3911 i1=$abc$71600$new_n3910 i2=bus_control_m.prefetch_ir_o[70] nq=$abc$71600$new_n14441
.subckt nand2_x0 i0=$abc$71600$new_n3989 i1=$abc$71600$new_n3859 nq=$abc$71600$new_n14442
.subckt and3_x1 i0=$abc$71600$new_n3989 i1=bus_control_m.prefetch_ir_o[71] i2=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n14443
.subckt nor4_x0 i0=$abc$71600$new_n14443 i1=$abc$71600$new_n3988 i2=$abc$71600$new_n3980 i3=$abc$71600$new_n3951 nq=$abc$71600$new_n14444
.subckt or4_x1 i0=$abc$71600$new_n14443 i1=$abc$71600$new_n3988 i2=$abc$71600$new_n3980 i3=$abc$71600$new_n3951 q=$abc$71600$new_n14445
.subckt nand2_x0 i0=$abc$71600$new_n3959 i1=bus_control_m.prefetch_ir_o[66] nq=$abc$71600$new_n14446
.subckt nand3_x0 i0=$abc$71600$new_n14446 i1=$abc$71600$new_n14354 i2=$abc$71600$new_n14229 nq=$abc$71600$new_n14447
.subckt nor4_x0 i0=$abc$71600$new_n14447 i1=$abc$71600$new_n14445 i2=$abc$71600$new_n14440 i3=$abc$71600$new_n14388 nq=$abc$71600$new_n14448
.subckt or4_x1 i0=$abc$71600$new_n14447 i1=$abc$71600$new_n14445 i2=$abc$71600$new_n14440 i3=$abc$71600$new_n14388 q=$abc$71600$new_n14449
.subckt and21nor_x0 i0=$abc$71600$new_n14449 i1=$abc$71600$new_n14227 i2=$abc$71600$new_n14225 nq=$abc$71600$new_n14450
.subckt or21nand_x0 i0=$abc$71600$new_n14448 i1=$abc$71600$new_n14228 i2=$abc$71600$new_n14224 nq=$abc$71600$new_n14451
.subckt and21nor_x0 i0=$abc$71600$new_n14430 i1=$abc$71600$new_n14433 i2=$abc$71600$new_n14451 nq=$abc$71600$new_n14452
.subckt xor2_x0 i0=microcode_branch_m.micro_pc_0[3] i1=memory_registers_m.micro_data[87] q=$abc$71600$new_n14453
.subckt nexor2_x0 i0=microcode_branch_m.micro_pc_0[3] i1=memory_registers_m.micro_data[87] nq=$abc$71600$new_n14454
.subckt nexor2_x0 i0=$abc$71600$new_n14454 i1=$abc$71600$new_n14263 nq=$abc$71600$new_n14455
.subckt nexor2_x0 i0=$abc$71600$new_n14453 i1=$abc$71600$new_n14263 nq=$abc$71600$new_n14456
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14456 nq=$abc$71600$new_n14457
.subckt nand2_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14250 nq=$abc$71600$new_n14458
.subckt and21nor_x0 i0=$abc$71600$new_n14450 i1=$abc$71600$new_n14434 i2=$abc$71600$new_n14251 nq=$abc$71600$new_n14459
.subckt nand2_x0 i0=$abc$71600$new_n14459 i1=$abc$71600$new_n14457 nq=$abc$71600$new_n14460
.subckt inv_x0 i=$abc$71600$new_n14460 nq=memory_registers_m.micro_pc[3]
.subckt and2_x1 i0=$abc$71600$new_n4110 i1=$abc$71600$new_n4072 q=$abc$71600$new_n14462
.subckt and2_x1 i0=$abc$71600$new_n14441 i1=$abc$71600$new_n4024 q=$abc$71600$new_n14463
.subckt and3_x1 i0=$abc$71600$new_n3887 i1=$abc$71600$new_n3883 i2=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n14464
.subckt and3_x1 i0=$abc$71600$new_n4007 i1=$abc$71600$new_n3996 i2=$abc$71600$new_n3992 q=$abc$71600$new_n14465
.subckt and2_x1 i0=$abc$71600$new_n14442 i1=$abc$71600$new_n4106 q=$abc$71600$new_n14466
.subckt and4_x1 i0=$abc$71600$new_n14466 i1=$abc$71600$new_n4100 i2=$abc$71600$new_n4069 i3=$abc$71600$new_n4057 q=$abc$71600$new_n14467
.subckt and3_x1 i0=$abc$71600$new_n14346 i1=$abc$71600$new_n4016 i2=$abc$71600$new_n3972 q=$abc$71600$new_n14468
.subckt and3_x1 i0=$abc$71600$new_n4110 i1=$abc$71600$new_n4072 i2=$abc$71600$new_n3930 q=$abc$71600$new_n14469
.subckt and2_x1 i0=$abc$71600$new_n14469 i1=$abc$71600$new_n14468 q=$abc$71600$new_n14470
.subckt and3_x1 i0=$abc$71600$new_n4102 i1=$abc$71600$new_n3952 i2=$abc$71600$new_n3900 q=$abc$71600$new_n14471
.subckt and3_x1 i0=$abc$71600$new_n4041 i1=$abc$71600$new_n4028 i2=$abc$71600$new_n3981 q=$abc$71600$new_n14472
.subckt and3_x1 i0=$abc$71600$new_n14472 i1=$abc$71600$new_n14471 i2=$abc$71600$new_n14470 q=$abc$71600$new_n14473
.subckt and3_x1 i0=$abc$71600$new_n14473 i1=$abc$71600$new_n14467 i2=$abc$71600$new_n14465 q=$abc$71600$new_n14474
.subckt nor4_x0 i0=$abc$71600$new_n14474 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 nq=$abc$71600$new_n14475
.subckt or21nand_x0 i0=registers_m.ea_mod[0] i1=registers_m.ea_mod[1] i2=registers_m.ea_mod[2] nq=$abc$71600$new_n14476
.subckt or2_x1 i0=$abc$71600$new_n14476 i1=$abc$71600$new_n14097 q=$abc$71600$new_n14477
.subckt and21nor_x0 i0=$abc$71600$new_n14313 i1=$abc$71600$new_n14315 i2=$abc$71600$new_n14477 nq=$abc$71600$new_n14478
.subckt or2_x1 i0=$abc$71600$new_n14478 i1=$abc$71600$new_n14107 q=$abc$71600$new_n14479
.subckt or21nand_x0 i0=$abc$71600$new_n14328 i1=$abc$71600$new_n14110 i2=$abc$71600$new_n14037 nq=$abc$71600$new_n14480
.subckt and21nor_x0 i0=$abc$71600$new_n14329 i1=$abc$71600$new_n14111 i2=$abc$71600$new_n14038 nq=$abc$71600$new_n14481
.subckt or21nand_x0 i0=$abc$71600$new_n14426 i1=$abc$71600$new_n14479 i2=$abc$71600$new_n14481 nq=$abc$71600$new_n14482
.subckt nexor2_x0 i0=$abc$71600$new_n14053 i1=$abc$71600$new_n3639 nq=$abc$71600$new_n14483
.subckt nexor2_x0 i0=$abc$71600$new_n14053 i1=microcode_branch_m.micro_pc_0[4] nq=$abc$71600$new_n14484
.subckt mux2_x1 cmd=$abc$71600$new_n14050 i0=$abc$71600$new_n14483 i1=microcode_branch_m.micro_pc_0[4] q=$abc$71600$new_n14485
.subckt nand3_x0 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3640 nq=$abc$71600$new_n14486
.subckt and2_x1 i0=$abc$71600$new_n14486 i1=$abc$71600$new_n14154 q=$abc$71600$new_n14487
.subckt or21nand_x0 i0=$abc$71600$new_n14071 i1=$abc$71600$new_n14485 i2=$abc$71600$new_n14487 nq=$abc$71600$new_n14488
.subckt and21nor_x0 i0=$abc$71600$new_n14488 i1=$abc$71600$new_n14151 i2=$abc$71600$new_n14137 nq=$abc$71600$new_n14489
.subckt or21nand_x0 i0=$abc$71600$new_n14410 i1=$abc$71600$new_n14489 i2=$abc$71600$new_n14482 nq=$abc$71600$new_n14490
.subckt nand2_x0 i0=$abc$71600$new_n14490 i1=$abc$71600$new_n14083 nq=$abc$71600$new_n14491
.subckt nand2_x0 i0=$abc$71600$new_n14491 i1=$abc$71600$new_n14078 nq=$abc$71600$new_n14492
.subckt nor2_x0 i0=$abc$71600$new_n14475 i1=$abc$71600$new_n14225 nq=$abc$71600$new_n14493
.subckt nand2_x0 i0=$abc$71600$new_n14493 i1=$abc$71600$new_n14492 nq=$abc$71600$new_n14494
.subckt nexor2_x0 i0=$abc$71600$new_n14264 i1=microcode_branch_m.micro_pc_0[4] nq=$abc$71600$new_n14495
.subckt nexor2_x0 i0=$abc$71600$new_n14264 i1=$abc$71600$new_n3639 nq=$abc$71600$new_n14496
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14496 nq=$abc$71600$new_n14497
.subckt and2_x1 i0=$abc$71600$new_n14497 i1=$abc$71600$new_n14250 q=$abc$71600$new_n14498
.subckt and21nor_x0 i0=$abc$71600$new_n14493 i1=$abc$71600$new_n14492 i2=$abc$71600$new_n14251 nq=$abc$71600$new_n14499
.subckt nand2_x0 i0=$abc$71600$new_n14498 i1=$abc$71600$new_n14494 nq=$abc$71600$new_n14500
.subckt inv_x0 i=$abc$71600$new_n14500 nq=memory_registers_m.micro_pc[4]
.subckt and2_x1 i0=$abc$71600$new_n4072 i1=$abc$71600$new_n4031 q=$abc$71600$new_n14502
.subckt and3_x1 i0=$abc$71600$new_n14502 i1=$abc$71600$new_n4069 i2=$abc$71600$new_n3943 q=$abc$71600$new_n14503
.subckt and21nor_x0 i0=$abc$71600$new_n3828 i1=$abc$71600$new_n3906 i2=$abc$71600$new_n3998 nq=$abc$71600$new_n14504
.subckt and2_x1 i0=$abc$71600$new_n14504 i1=$abc$71600$new_n3964 q=$abc$71600$new_n14505
.subckt and3_x1 i0=$abc$71600$new_n3975 i1=$abc$71600$new_n3940 i2=$abc$71600$new_n3935 q=$abc$71600$new_n14506
.subckt and2_x1 i0=$abc$71600$new_n14506 i1=$abc$71600$new_n14505 q=$abc$71600$new_n14507
.subckt and3_x1 i0=$abc$71600$new_n14507 i1=$abc$71600$new_n14503 i2=$abc$71600$new_n14463 q=$abc$71600$new_n14508
.subckt nand2_x0 i0=$abc$71600$new_n3877 i1=$abc$71600$new_n3871 nq=$abc$71600$new_n14509
.subckt and3_x1 i0=$abc$71600$new_n4075 i1=$abc$71600$new_n4016 i2=$abc$71600$new_n3996 q=$abc$71600$new_n14510
.subckt and4_x1 i0=$abc$71600$new_n14510 i1=$abc$71600$new_n14509 i2=$abc$71600$new_n4103 i3=$abc$71600$new_n4050 q=$abc$71600$new_n14511
.subckt and21nor_x0 i0=$abc$71600$new_n14511 i1=$abc$71600$new_n14508 i2=$abc$71600$new_n14226 nq=$abc$71600$new_n14512
.subckt or3_x1 i0=$abc$71600$new_n14512 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 q=$abc$71600$new_n14513
.subckt nexor2_x0 i0=$abc$71600$new_n14054 i1=$abc$71600$new_n3641 nq=$abc$71600$new_n14514
.subckt nexor2_x0 i0=$abc$71600$new_n14054 i1=microcode_branch_m.micro_pc_0[5] nq=$abc$71600$new_n14515
.subckt nand3_x0 i0=$abc$71600$new_n14514 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14516
.subckt and21nor_x0 i0=$abc$71600$new_n14049 i1=$abc$71600$new_n14034 i2=$abc$71600$new_n3641 nq=$abc$71600$new_n14517
.subckt nor2_x0 i0=$abc$71600$new_n14517 i1=$abc$71600$new_n14071 nq=$abc$71600$new_n14518
.subckt and2_x1 i0=$abc$71600$new_n14518 i1=$abc$71600$new_n14516 q=$abc$71600$new_n14519
.subckt and3_x1 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=$abc$71600$new_n3642 q=$abc$71600$new_n14520
.subckt or21nand_x0 i0=$abc$71600$new_n14520 i1=$abc$71600$new_n14519 i2=$abc$71600$new_n14142 nq=$abc$71600$new_n14521
.subckt and2_x1 i0=$abc$71600$new_n14521 i1=$abc$71600$new_n14151 q=$abc$71600$new_n14522
.subckt nand2_x0 i0=$abc$71600$new_n14378 i1=$abc$71600$new_n14138 nq=$abc$71600$new_n14523
.subckt or21nand_x0 i0=$abc$71600$new_n14523 i1=$abc$71600$new_n14522 i2=$abc$71600$new_n14409 nq=$abc$71600$new_n14524
.subckt nand2_x0 i0=$abc$71600$new_n14524 i1=$abc$71600$new_n14383 nq=$abc$71600$new_n14525
.subckt nand2_x0 i0=$abc$71600$new_n14525 i1=$abc$71600$new_n14513 nq=$abc$71600$new_n14526
.subckt nand2_x0 i0=$abc$71600$new_n14526 i1=$abc$71600$new_n14224 nq=$abc$71600$new_n14527
.subckt nexor2_x0 i0=$abc$71600$new_n14265 i1=microcode_branch_m.micro_pc_0[5] nq=$abc$71600$new_n14528
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14528 nq=$abc$71600$new_n14529
.subckt and2_x1 i0=$abc$71600$new_n14529 i1=$abc$71600$new_n14250 q=$abc$71600$new_n14530
.subckt nand2_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 nq=$abc$71600$new_n14531
.subckt inv_x0 i=$abc$71600$new_n14531 nq=memory_registers_m.micro_pc[5]
.subckt and21nor_x0 i0=$abc$71600$new_n3854 i1=$abc$71600$new_n4017 i2=$abc$71600$new_n14345 nq=$abc$71600$new_n14533
.subckt and4_x1 i0=$abc$71600$new_n14533 i1=$abc$71600$new_n4083 i2=$abc$71600$new_n4075 i3=$abc$71600$new_n3943 q=$abc$71600$new_n14534
.subckt or4_x1 i0=$abc$71600$new_n4073 i1=$abc$71600$new_n4067 i2=$abc$71600$new_n4043 i3=$abc$71600$new_n4027 q=$abc$71600$new_n14535
.subckt nor3_x0 i0=$abc$71600$new_n14535 i1=$abc$71600$new_n3963 i2=$abc$71600$new_n3912 nq=$abc$71600$new_n14536
.subckt and3_x1 i0=$abc$71600$new_n14536 i1=$abc$71600$new_n14534 i2=$abc$71600$new_n4089 q=$abc$71600$new_n14537
.subckt nor2_x0 i0=$abc$71600$new_n3970 i1=$abc$71600$new_n3931 nq=$abc$71600$new_n14538
.subckt or2_x1 i0=$abc$71600$new_n3970 i1=$abc$71600$new_n3931 q=$abc$71600$new_n14539
.subckt and4_x1 i0=$abc$71600$new_n14538 i1=$abc$71600$new_n14462 i2=$abc$71600$new_n14355 i3=$abc$71600$new_n4050 q=$abc$71600$new_n14540
.subckt and2_x1 i0=$abc$71600$new_n14540 i1=$abc$71600$new_n4012 q=$abc$71600$new_n14541
.subckt and2_x1 i0=$abc$71600$new_n14541 i1=$abc$71600$new_n14537 q=$abc$71600$new_n14542
.subckt nor4_x0 i0=$abc$71600$new_n14542 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 nq=$abc$71600$new_n14543
.subckt or4_x1 i0=$abc$71600$new_n14542 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 q=$abc$71600$new_n14544
.subckt and21nor_x0 i0=$abc$71600$new_n14049 i1=$abc$71600$new_n14034 i2=microcode_branch_m.micro_pc_0[1] nq=$abc$71600$new_n14545
.subckt xor2_x0 i0=microcode_branch_m.micro_pc_0[1] i1=microcode_branch_m.micro_pc_0[0] q=$abc$71600$new_n14546
.subckt nexor2_x0 i0=microcode_branch_m.micro_pc_0[1] i1=microcode_branch_m.micro_pc_0[0] nq=$abc$71600$new_n14547
.subckt nand3_x0 i0=$abc$71600$new_n14547 i1=$abc$71600$new_n14049 i2=$abc$71600$new_n14034 nq=$abc$71600$new_n14548
.subckt nor2_x0 i0=$abc$71600$new_n14545 i1=$abc$71600$new_n14071 nq=$abc$71600$new_n14549
.subckt nand3_x0 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=microcode_branch_m.micro_pc_1[1] nq=$abc$71600$new_n14550
.subckt nand2_x0 i0=$abc$71600$new_n14550 i1=$abc$71600$new_n14154 nq=$abc$71600$new_n14551
.subckt and21nor_x0 i0=$abc$71600$new_n14548 i1=$abc$71600$new_n14549 i2=$abc$71600$new_n14551 nq=$abc$71600$new_n14552
.subckt or21nand_x0 i0=$abc$71600$new_n14552 i1=$abc$71600$new_n14303 i2=$abc$71600$new_n14146 nq=$abc$71600$new_n14553
.subckt nor2_x0 i0=$abc$71600$new_n14092 i1=$abc$71600$new_n3503 nq=$abc$71600$new_n14554
.subckt or21nand_x0 i0=$abc$71600$new_n3503 i1=$abc$71600$new_n14092 i2=$abc$71600$new_n14101 nq=$abc$71600$new_n14555
.subckt or3_x1 i0=$abc$71600$new_n14555 i1=$abc$71600$new_n14146 i2=$abc$71600$new_n14106 q=$abc$71600$new_n14556
.subckt and2_x1 i0=$abc$71600$new_n14556 i1=$abc$71600$new_n14138 q=$abc$71600$new_n14557
.subckt or21nand_x0 i0=$abc$71600$new_n14038 i1=$abc$71600$new_n14136 i2=$abc$71600$new_n14556 nq=$abc$71600$new_n14558
.subckt and21nor_x0 i0=$abc$71600$new_n14557 i1=$abc$71600$new_n14553 i2=$abc$71600$new_n14408 nq=$abc$71600$new_n14559
.subckt nor2_x0 i0=$abc$71600$new_n14555 i1=$abc$71600$new_n14341 nq=$abc$71600$new_n14560
.subckt or2_x1 i0=$abc$71600$new_n14555 i1=$abc$71600$new_n14341 q=$abc$71600$new_n14561
.subckt and4_x1 i0=$abc$71600$new_n14302 i1=$abc$71600$new_n14115 i2=$abc$71600$new_n14105 i3=memory_registers_m.micro_data[84] q=$abc$71600$new_n14562
.subckt or2_x1 i0=$abc$71600$new_n14562 i1=$abc$71600$new_n14560 q=$abc$71600$new_n14563
.subckt or21nand_x0 i0=$abc$71600$new_n14563 i1=$abc$71600$new_n14559 i2=$abc$71600$new_n14113 nq=$abc$71600$new_n14564
.subckt nor4_x0 i0=$abc$71600$new_n14478 i1=$abc$71600$new_n14422 i2=$abc$71600$new_n14322 i3=$abc$71600$new_n14107 nq=$abc$71600$new_n14565
.subckt or4_x1 i0=$abc$71600$new_n14478 i1=$abc$71600$new_n14422 i2=$abc$71600$new_n14322 i3=$abc$71600$new_n14107 q=$abc$71600$new_n14566
.subckt nor2_x0 i0=$abc$71600$new_n14565 i1=$abc$71600$new_n14480 nq=$abc$71600$new_n14567
.subckt nor2_x0 i0=$abc$71600$new_n14567 i1=$abc$71600$new_n14084 nq=$abc$71600$new_n14568
.subckt and2_x1 i0=$abc$71600$new_n14143 i1=$abc$71600$new_n14107 q=$abc$71600$new_n14569
.subckt nand2_x0 i0=$abc$71600$new_n14143 i1=$abc$71600$new_n14107 nq=$abc$71600$new_n14570
.subckt and21nor_x0 i0=$abc$71600$new_n14324 i1=$abc$71600$new_n14566 i2=$abc$71600$new_n14558 nq=$abc$71600$new_n14571
.subckt and21nor_x0 i0=$abc$71600$new_n14571 i1=$abc$71600$new_n14553 i2=$abc$71600$new_n14332 nq=$abc$71600$new_n14572
.subckt or21nand_x0 i0=$abc$71600$new_n14115 i1=$abc$71600$new_n14572 i2=$abc$71600$new_n14337 nq=$abc$71600$new_n14573
.subckt or21nand_x0 i0=$abc$71600$new_n14479 i1=$abc$71600$new_n14423 i2=$abc$71600$new_n14112 nq=$abc$71600$new_n14574
.subckt and2_x1 i0=$abc$71600$new_n14574 i1=$abc$71600$new_n14561 q=$abc$71600$new_n14575
.subckt nand2_x0 i0=$abc$71600$new_n14575 i1=$abc$71600$new_n14573 nq=$abc$71600$new_n14576
.subckt and21nor_x0 i0=$abc$71600$new_n14568 i1=$abc$71600$new_n14564 i2=$abc$71600$new_n14543 nq=$abc$71600$new_n14577
.subckt or21nand_x0 i0=$abc$71600$new_n14084 i1=$abc$71600$new_n14576 i2=$abc$71600$new_n14544 nq=$abc$71600$new_n14578
.subckt nand2_x0 i0=$abc$71600$new_n14578 i1=$abc$71600$new_n14224 nq=$abc$71600$new_n14579
.subckt nexor2_x0 i0=$abc$71600$new_n14261 i1=$abc$71600$new_n14259 nq=$abc$71600$new_n14580
.subckt nexor2_x0 i0=$abc$71600$new_n14261 i1=$abc$71600$new_n14258 nq=$abc$71600$new_n14581
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14580 nq=$abc$71600$new_n14582
.subckt and2_x1 i0=$abc$71600$new_n14582 i1=$abc$71600$new_n14248 q=$abc$71600$new_n14583
.subckt nand2_x0 i0=$abc$71600$new_n14582 i1=$abc$71600$new_n14248 nq=$abc$71600$new_n14584
.subckt and21nor_x0 i0=$abc$71600$new_n14224 i1=$abc$71600$new_n14578 i2=$abc$71600$new_n14584 nq=$abc$71600$new_n14585
.subckt or21nand_x0 i0=$abc$71600$new_n14225 i1=$abc$71600$new_n14577 i2=$abc$71600$new_n14583 nq=$abc$71600$new_n14586
.subckt nand2_x0 i0=$abc$71600$new_n14586 i1=reset_n nq=$abc$71600$new_n14587
.subckt inv_x0 i=$abc$71600$new_n14587 nq=memory_registers_m.micro_pc[1]
.subckt nexor2_x0 i0=$abc$71600$new_n14050 i1=$abc$71600$new_n3625 nq=$abc$71600$new_n14589
.subckt and21nor_x0 i0=$abc$71600$new_n14589 i1=$abc$71600$new_n14073 i2=$abc$71600$new_n14062 nq=$abc$71600$new_n14590
.subckt nand3_x0 i0=$abc$71600$new_n14060 i1=$abc$71600$new_n14037 i2=microcode_branch_m.micro_pc_1[0] nq=$abc$71600$new_n14591
.subckt and2_x1 i0=$abc$71600$new_n14591 i1=$abc$71600$new_n14154 q=$abc$71600$new_n14592
.subckt or21nand_x0 i0=$abc$71600$new_n14106 i1=$abc$71600$new_n14146 i2=$abc$71600$new_n14592 nq=$abc$71600$new_n14593
.subckt or21nand_x0 i0=$abc$71600$new_n14554 i1=$abc$71600$new_n14324 i2=$abc$71600$new_n14152 nq=$abc$71600$new_n14594
.subckt or21nand_x0 i0=$abc$71600$new_n14590 i1=$abc$71600$new_n14593 i2=$abc$71600$new_n14594 nq=$abc$71600$new_n14595
.subckt and3_x1 i0=$abc$71600$new_n14320 i1=$abc$71600$new_n14130 i2=$abc$71600$new_n14106 q=$abc$71600$new_n14596
.subckt nand3_x0 i0=$abc$71600$new_n14596 i1=$abc$71600$new_n14424 i2=$abc$71600$new_n14145 nq=$abc$71600$new_n14597
.subckt and2_x1 i0=$abc$71600$new_n14597 i1=$abc$71600$new_n14139 q=$abc$71600$new_n14598
.subckt or3_x1 i0=$abc$71600$new_n14116 i1=$abc$71600$new_n14092 i2=$abc$71600$new_n3503 q=$abc$71600$new_n14599
.subckt or21nand_x0 i0=$abc$71600$new_n14038 i1=$abc$71600$new_n14111 i2=$abc$71600$new_n14599 nq=$abc$71600$new_n14600
.subckt and21nor_x0 i0=$abc$71600$new_n14595 i1=$abc$71600$new_n14598 i2=$abc$71600$new_n14600 nq=$abc$71600$new_n14601
.subckt nand3_x0 i0=$abc$71600$new_n14596 i1=$abc$71600$new_n14424 i2=$abc$71600$new_n14112 nq=$abc$71600$new_n14602
.subckt nand2_x0 i0=$abc$71600$new_n14602 i1=$abc$71600$new_n14083 nq=$abc$71600$new_n14603
.subckt or21nand_x0 i0=$abc$71600$new_n14603 i1=$abc$71600$new_n14601 i2=$abc$71600$new_n14078 nq=$abc$71600$new_n14604
.subckt nor4_x0 i0=$abc$71600$new_n4070 i1=$abc$71600$new_n4064 i2=$abc$71600$new_n3944 i3=$abc$71600$new_n3942 nq=$abc$71600$new_n14605
.subckt nor4_x0 i0=$abc$71600$new_n14539 i1=$abc$71600$new_n4043 i2=$abc$71600$new_n4040 i3=$abc$71600$new_n4036 nq=$abc$71600$new_n14606
.subckt nor4_x0 i0=$abc$71600$new_n14464 i1=$abc$71600$new_n14345 i2=$abc$71600$new_n4018 i3=$abc$71600$new_n3963 nq=$abc$71600$new_n14607
.subckt and2_x1 i0=$abc$71600$new_n14607 i1=$abc$71600$new_n14282 q=$abc$71600$new_n14608
.subckt nand3_x0 i0=$abc$71600$new_n14608 i1=$abc$71600$new_n14606 i2=$abc$71600$new_n14605 nq=$abc$71600$new_n14609
.subckt nand3_x0 i0=$abc$71600$new_n14444 i1=$abc$71600$new_n14391 i2=$abc$71600$new_n14389 nq=$abc$71600$new_n14610
.subckt nor2_x0 i0=$abc$71600$new_n14610 i1=$abc$71600$new_n14609 nq=$abc$71600$new_n14611
.subckt or4_x1 i0=$abc$71600$new_n14611 i1=$abc$71600$new_n14226 i2=$abc$71600$new_n14076 i3=$abc$71600$new_n4126 q=$abc$71600$new_n14612
.subckt nand2_x0 i0=$abc$71600$new_n14612 i1=$abc$71600$new_n14604 nq=$abc$71600$new_n14613
.subckt and21nor_x0 i0=$abc$71600$new_n14612 i1=$abc$71600$new_n14604 i2=$abc$71600$new_n14225 nq=$abc$71600$new_n14614
.subckt xor2_x0 i0=microcode_branch_m.micro_pc_0[0] i1=memory_registers_m.micro_data[84] q=$abc$71600$new_n14615
.subckt or21nand_x0 i0=$abc$71600$new_n14219 i1=$abc$71600$new_n14223 i2=$abc$71600$new_n14615 nq=$abc$71600$new_n14616
.subckt nand2_x0 i0=$abc$71600$new_n14616 i1=$abc$71600$new_n14248 nq=$abc$71600$new_n14617
.subckt and21nor_x0 i0=$abc$71600$new_n14224 i1=$abc$71600$new_n14613 i2=$abc$71600$new_n14249 nq=$abc$71600$new_n14618
.subckt and21nor_x0 i0=$abc$71600$new_n14224 i1=$abc$71600$new_n14613 i2=$abc$71600$new_n14617 nq=$abc$71600$new_n14619
.subckt nand2_x0 i0=$abc$71600$new_n14618 i1=$abc$71600$new_n14616 nq=$abc$71600$new_n14620
.subckt or21nand_x0 i0=$abc$71600$new_n14617 i1=$abc$71600$new_n14614 i2=reset_n nq=$abc$71600$new_n14621
.subckt inv_x0 i=$abc$71600$new_n14621 nq=memory_registers_m.micro_pc[0]
.subckt nor2_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14364 nq=$abc$71600$new_n14623
.subckt or2_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14364 q=$abc$71600$new_n14624
.subckt and3_x1 i0=$abc$71600$new_n14621 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14625
.subckt and3_x1 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14626
.subckt nand3_x0 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14627
.subckt and3_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14583 i2=$abc$71600$new_n14579 q=$abc$71600$new_n14628
.subckt nand3_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14583 i2=$abc$71600$new_n14579 nq=$abc$71600$new_n14629
.subckt nand2_x0 i0=$abc$71600$new_n14628 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14630
.subckt and3_x1 i0=$abc$71600$new_n14628 i1=$abc$71600$new_n14460 i2=$abc$71600$new_n14364 q=$abc$71600$new_n14631
.subckt nand3_x0 i0=$abc$71600$new_n14628 i1=$abc$71600$new_n14460 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14632
.subckt and21nor_x0 i0=reset_n i1=$abc$71600$new_n14586 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14633
.subckt nand2_x0 i0=$abc$71600$new_n14587 i1=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14634
.subckt and2_x1 i0=$abc$71600$new_n14633 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14635
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14633 nq=$abc$71600$new_n14636
.subckt and3_x1 i0=$abc$71600$new_n14633 i1=$abc$71600$new_n14621 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14637
.subckt nand3_x0 i0=$abc$71600$new_n14633 i1=$abc$71600$new_n14621 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14638
.subckt and2_x1 i0=$abc$71600$new_n14638 i1=$abc$71600$new_n14632 q=$abc$71600$new_n14639
.subckt and2_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14364 q=$abc$71600$new_n14640
.subckt nand2_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14364 nq=$abc$71600$new_n14641
.subckt and4_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14583 i2=$abc$71600$new_n14579 i3=$abc$71600$new_n14364 q=$abc$71600$new_n14642
.subckt nand4_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14583 i2=$abc$71600$new_n14579 i3=$abc$71600$new_n14364 nq=$abc$71600$new_n14643
.subckt and2_x1 i0=$abc$71600$new_n14642 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14644
.subckt nand2_x0 i0=$abc$71600$new_n14642 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14645
.subckt and2_x1 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n14587 q=$abc$71600$new_n14646
.subckt nand2_x0 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n14587 nq=$abc$71600$new_n14647
.subckt and2_x1 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14648
.subckt nand2_x0 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14649
.subckt or21nand_x0 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14642 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14650
.subckt and21nor_x0 i0=$abc$71600$new_n14639 i1=$abc$71600$new_n14627 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14651
.subckt and2_x1 i0=memory_registers_m.micro_pc[0] i1=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14652
.subckt nand2_x0 i0=memory_registers_m.micro_pc[0] i1=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14653
.subckt and4_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14583 i2=$abc$71600$new_n14579 i3=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14654
.subckt nand4_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14583 i2=$abc$71600$new_n14579 i3=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14655
.subckt and2_x1 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14656
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14657
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14653 nq=$abc$71600$new_n14658
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14652 nq=$abc$71600$new_n14659
.subckt and2_x1 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14660
.subckt nand2_x0 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14661
.subckt and3_x1 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14662
.subckt nand3_x0 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14663
.subckt and21nor_x0 i0=reset_n i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[0] nq=$abc$71600$new_n14664
.subckt nand2_x0 i0=$abc$71600$new_n14621 i1=$abc$71600$new_n14587 nq=$abc$71600$new_n14665
.subckt nand3_x0 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14666
.subckt and3_x1 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14667
.subckt nand3_x0 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14668
.subckt and4_x1 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14669
.subckt nand4_x0 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14670
.subckt nand2_x0 i0=$abc$71600$new_n14670 i1=$abc$71600$new_n14663 nq=$abc$71600$new_n14671
.subckt and21nor_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14672
.subckt nand2_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14406 nq=$abc$71600$new_n14673
.subckt or21nand_x0 i0=$abc$71600$new_n14651 i1=$abc$71600$new_n14671 i2=$abc$71600$new_n14672 nq=$abc$71600$new_n14674
.subckt and3_x1 i0=$abc$71600$new_n14586 i1=$abc$71600$new_n14364 i2=reset_n q=$abc$71600$new_n14675
.subckt nand3_x0 i0=$abc$71600$new_n14586 i1=$abc$71600$new_n14364 i2=reset_n nq=$abc$71600$new_n14676
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14676 nq=$abc$71600$new_n14677
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14675 nq=$abc$71600$new_n14678
.subckt and3_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 i2=$abc$71600$new_n14364 q=$abc$71600$new_n14679
.subckt nand3_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14680
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14680 nq=$abc$71600$new_n14681
.subckt and3_x1 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14682
.subckt nand3_x0 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14683
.subckt and2_x1 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 q=$abc$71600$new_n14684
.subckt nand2_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 nq=$abc$71600$new_n14685
.subckt and4_x1 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n14686
.subckt nand4_x0 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14687
.subckt and3_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14688
.subckt nand3_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14689
.subckt and4_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14585 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14690
.subckt nand4_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14585 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14691
.subckt nor3_x0 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14692
.subckt or3_x1 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14693
.subckt nand2_x0 i0=$abc$71600$new_n14693 i1=$abc$71600$new_n14687 nq=$abc$71600$new_n14694
.subckt and21nor_x0 i0=$abc$71600$new_n14693 i1=$abc$71600$new_n14687 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n14695
.subckt or21nand_x0 i0=$abc$71600$new_n14692 i1=$abc$71600$new_n14686 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14696
.subckt and3_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 q=$abc$71600$new_n14697
.subckt nand3_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n14698
.subckt nand3_x0 i0=memory_registers_m.micro_pc[1] i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14699
.subckt and4_x1 i0=$abc$71600$new_n14620 i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14700
.subckt nand4_x0 i0=$abc$71600$new_n14620 i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14701
.subckt and4_x1 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14620 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14702
.subckt nand4_x0 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14620 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14703
.subckt and2_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 q=$abc$71600$new_n14704
.subckt nand2_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 nq=$abc$71600$new_n14705
.subckt nor3_x0 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14452 nq=$abc$71600$new_n14706
.subckt or3_x1 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14452 q=$abc$71600$new_n14707
.subckt nor4_x0 i0=$abc$71600$new_n14705 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 i3=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14708
.subckt or4_x1 i0=$abc$71600$new_n14705 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 i3=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14709
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14710
.subckt nand2_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14711
.subckt nand4_x0 i0=$abc$71600$new_n14628 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=$abc$71600$new_n14364 nq=$abc$71600$new_n14712
.subckt nand2_x0 i0=$abc$71600$new_n14712 i1=$abc$71600$new_n14709 nq=$abc$71600$new_n14713
.subckt nand3_x0 i0=$abc$71600$new_n14633 i1=$abc$71600$new_n14621 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14714
.subckt nand3_x0 i0=$abc$71600$new_n14714 i1=$abc$71600$new_n14712 i2=$abc$71600$new_n14709 nq=$abc$71600$new_n14715
.subckt and21nor_x0 i0=$abc$71600$new_n14715 i1=$abc$71600$new_n14697 i2=$abc$71600$new_n14695 nq=$abc$71600$new_n14716
.subckt and21nor_x0 i0=$abc$71600$new_n14497 i1=$abc$71600$new_n14499 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n14717
.subckt nand3_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14718
.subckt and4_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14406 q=$abc$71600$new_n14719
.subckt and21nor_x0 i0=$abc$71600$new_n14716 i1=$abc$71600$new_n14674 i2=$abc$71600$new_n14273 nq=$abc$71600$new_n14720
.subckt and2_x1 i0=$abc$71600$new_n14406 i1=$abc$71600$new_n14273 q=$abc$71600$new_n14721
.subckt nand2_x0 i0=$abc$71600$new_n14406 i1=$abc$71600$new_n14273 nq=$abc$71600$new_n14722
.subckt and3_x1 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14499 i2=$abc$71600$new_n14497 q=$abc$71600$new_n14723
.subckt nand3_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14499 i2=$abc$71600$new_n14497 nq=$abc$71600$new_n14724
.subckt and4_x1 i0=$abc$71600$new_n14618 i1=$abc$71600$new_n14616 i2=$abc$71600$new_n14586 i3=reset_n q=$abc$71600$new_n14725
.subckt nand4_x0 i0=$abc$71600$new_n14618 i1=$abc$71600$new_n14616 i2=$abc$71600$new_n14586 i3=reset_n nq=$abc$71600$new_n14726
.subckt and2_x1 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14619 q=$abc$71600$new_n14727
.subckt nand2_x0 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14619 nq=$abc$71600$new_n14728
.subckt and4_x1 i0=$abc$71600$new_n14619 i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14729
.subckt nand4_x0 i0=$abc$71600$new_n14619 i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14730
.subckt nor2_x0 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14731
.subckt or2_x1 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14732
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14647 q=$abc$71600$new_n14733
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14646 q=$abc$71600$new_n14734
.subckt and2_x1 i0=$abc$71600$new_n14734 i1=$abc$71600$new_n14723 q=$abc$71600$new_n14735
.subckt or3_x1 i0=$abc$71600$new_n14629 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n14736
.subckt nor4_x0 i0=$abc$71600$new_n14629 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=$abc$71600$new_n14364 nq=$abc$71600$new_n14737
.subckt or4_x1 i0=$abc$71600$new_n14629 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=$abc$71600$new_n14364 q=$abc$71600$new_n14738
.subckt and3_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14739
.subckt nand3_x0 i0=$abc$71600$new_n14640 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14740
.subckt nand3_x0 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14741
.subckt mux2_x1 cmd=$abc$71600$new_n14531 i0=$abc$71600$new_n14741 i1=$abc$71600$new_n14738 q=$abc$71600$new_n14742
.subckt and3_x1 i0=$abc$71600$new_n14586 i1=memory_registers_m.micro_pc[2] i2=reset_n q=$abc$71600$new_n14743
.subckt nand3_x0 i0=$abc$71600$new_n14586 i1=memory_registers_m.micro_pc[2] i2=reset_n nq=$abc$71600$new_n14744
.subckt and3_x1 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14745
.subckt nand3_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14746
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14585 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14747
.subckt or21nand_x0 i0=$abc$71600$new_n14621 i1=$abc$71600$new_n14586 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14748
.subckt nor2_x0 i0=$abc$71600$new_n14747 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14749
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14747 i2=$abc$71600$new_n14746 nq=$abc$71600$new_n14750
.subckt and4_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14498 i3=$abc$71600$new_n14494 q=$abc$71600$new_n14751
.subckt nand4_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14498 i3=$abc$71600$new_n14494 nq=$abc$71600$new_n14752
.subckt and3_x1 i0=$abc$71600$new_n14652 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14753
.subckt nand3_x0 i0=$abc$71600$new_n14652 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14754
.subckt and2_x1 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n14750 q=$abc$71600$new_n14755
.subckt nand2_x0 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n14750 nq=$abc$71600$new_n14756
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14746 nq=$abc$71600$new_n14757
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14745 nq=$abc$71600$new_n14758
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14759
.subckt nand2_x0 i0=$abc$71600$new_n14705 i1=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14760
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14759 nq=$abc$71600$new_n14761
.subckt nor2_x0 i0=$abc$71600$new_n14664 i1=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14762
.subckt or2_x1 i0=$abc$71600$new_n14664 i1=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14763
.subckt and3_x1 i0=$abc$71600$new_n14763 i1=$abc$71600$new_n14760 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14764
.subckt nand3_x0 i0=$abc$71600$new_n14763 i1=$abc$71600$new_n14760 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14765
.subckt and2_x1 i0=$abc$71600$new_n14764 i1=$abc$71600$new_n14684 q=$abc$71600$new_n14766
.subckt and21nor_x0 i0=$abc$71600$new_n14754 i1=$abc$71600$new_n14755 i2=$abc$71600$new_n14766 nq=$abc$71600$new_n14767
.subckt nand2_x0 i0=$abc$71600$new_n14767 i1=$abc$71600$new_n14742 nq=$abc$71600$new_n14768
.subckt nand3_x0 i0=$abc$71600$new_n14760 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14769
.subckt nand4_x0 i0=$abc$71600$new_n14763 i1=$abc$71600$new_n14760 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14770
.subckt and21nor_x0 i0=$abc$71600$new_n14770 i1=$abc$71600$new_n14738 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n14771
.subckt nand4_x0 i0=$abc$71600$new_n14679 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14772
.subckt or21nand_x0 i0=$abc$71600$new_n14753 i1=$abc$71600$new_n14756 i2=$abc$71600$new_n14772 nq=$abc$71600$new_n14773
.subckt or3_x1 i0=$abc$71600$new_n14773 i1=$abc$71600$new_n14771 i2=$abc$71600$new_n14735 q=$abc$71600$new_n14774
.subckt nand2_x0 i0=$abc$71600$new_n14774 i1=$abc$71600$new_n14721 nq=$abc$71600$new_n14775
.subckt and2_x1 i0=memory_registers_m.micro_pc[6] i1=$abc$71600$new_n14273 q=$abc$71600$new_n14776
.subckt nand2_x0 i0=memory_registers_m.micro_pc[6] i1=$abc$71600$new_n14273 nq=$abc$71600$new_n14777
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14585 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14778
.subckt or21nand_x0 i0=$abc$71600$new_n14621 i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14779
.subckt and21nor_x0 i0=reset_n i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14780
.subckt nor2_x0 i0=memory_registers_m.micro_pc[0] i1=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14781
.subckt or2_x1 i0=memory_registers_m.micro_pc[0] i1=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14782
.subckt and2_x1 i0=$abc$71600$new_n14781 i1=$abc$71600$new_n14587 q=$abc$71600$new_n14783
.subckt nand2_x0 i0=$abc$71600$new_n14781 i1=$abc$71600$new_n14587 nq=$abc$71600$new_n14784
.subckt nand2_x0 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14655 nq=$abc$71600$new_n14785
.subckt nand2_x0 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14786
.subckt and2_x1 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14787
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14780 nq=$abc$71600$new_n14788
.subckt and2_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14789
.subckt nand2_x0 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14790
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14655 i2=$abc$71600$new_n14784 nq=$abc$71600$new_n14791
.subckt nand2_x0 i0=$abc$71600$new_n14791 i1=$abc$71600$new_n14717 nq=$abc$71600$new_n14792
.subckt or3_x1 i0=$abc$71600$new_n14665 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14793
.subckt nor3_x0 i0=$abc$71600$new_n14752 i1=$abc$71600$new_n14665 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14794
.subckt or3_x1 i0=$abc$71600$new_n14752 i1=$abc$71600$new_n14665 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14795
.subckt nand2_x0 i0=$abc$71600$new_n14795 i1=$abc$71600$new_n14792 nq=$abc$71600$new_n14796
.subckt nand2_x0 i0=$abc$71600$new_n14796 i1=$abc$71600$new_n14776 nq=$abc$71600$new_n14797
.subckt and21nor_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n14798
.subckt nand2_x0 i0=$abc$71600$new_n14531 i1=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14799
.subckt and2_x1 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14531 q=$abc$71600$new_n14800
.subckt nand2_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n14801
.subckt and3_x1 i0=$abc$71600$new_n14633 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14802
.subckt nand4_x0 i0=$abc$71600$new_n14633 i1=$abc$71600$new_n14621 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14803
.subckt and2_x1 i0=$abc$71600$new_n14803 i1=$abc$71600$new_n14736 q=$abc$71600$new_n14804
.subckt or2_x1 i0=$abc$71600$new_n14804 i1=$abc$71600$new_n14801 q=$abc$71600$new_n14805
.subckt and2_x1 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14806
.subckt nand2_x0 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14807
.subckt and21nor_x0 i0=$abc$71600$new_n14619 i1=memory_registers_m.micro_pc[1] i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14808
.subckt or21nand_x0 i0=$abc$71600$new_n14620 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14809
.subckt and2_x1 i0=$abc$71600$new_n14809 i1=$abc$71600$new_n14779 q=$abc$71600$new_n14810
.subckt nand2_x0 i0=$abc$71600$new_n14809 i1=$abc$71600$new_n14779 nq=$abc$71600$new_n14811
.subckt and3_x1 i0=$abc$71600$new_n14809 i1=$abc$71600$new_n14779 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14812
.subckt mux2_x1 cmd=memory_registers_m.micro_pc[3] i0=$abc$71600$new_n14810 i1=$abc$71600$new_n14628 q=$abc$71600$new_n14813
.subckt and3_x1 i0=$abc$71600$new_n14798 i1=$abc$71600$new_n14499 i2=$abc$71600$new_n14497 q=$abc$71600$new_n14814
.subckt nand3_x0 i0=$abc$71600$new_n14798 i1=$abc$71600$new_n14499 i2=$abc$71600$new_n14497 nq=$abc$71600$new_n14815
.subckt and4_x1 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14499 i3=$abc$71600$new_n14497 q=$abc$71600$new_n14816
.subckt nand2_x0 i0=$abc$71600$new_n14813 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n14817
.subckt nand3_x0 i0=$abc$71600$new_n14813 i1=$abc$71600$new_n14776 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n14818
.subckt and3_x1 i0=$abc$71600$new_n14818 i1=$abc$71600$new_n14805 i2=$abc$71600$new_n14797 q=$abc$71600$new_n14819
.subckt nand2_x0 i0=$abc$71600$new_n14819 i1=$abc$71600$new_n14775 nq=$abc$71600$new_n14820
.subckt or21nand_x0 i0=$abc$71600$new_n14820 i1=$abc$71600$new_n14720 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n14821
.subckt and3_x1 i0=$abc$71600$new_n14680 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14822
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14823
.subckt nand2_x0 i0=$abc$71600$new_n14705 i1=$abc$71600$new_n14364 nq=$abc$71600$new_n14824
.subckt mux2_x1 cmd=$abc$71600$new_n14586 i0=$abc$71600$new_n14652 i1=$abc$71600$new_n14640 q=$abc$71600$new_n14825
.subckt mux2_x1 cmd=$abc$71600$new_n14586 i0=$abc$71600$new_n14653 i1=$abc$71600$new_n14641 q=$abc$71600$new_n14826
.subckt or3_x1 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14827
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14825 i1=$abc$71600$new_n14623 q=$abc$71600$new_n14828
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14826 i1=$abc$71600$new_n14624 q=$abc$71600$new_n14829
.subckt and3_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=memory_registers_m.micro_pc[6] q=$abc$71600$new_n14830
.subckt nand3_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14831
.subckt and2_x1 i0=$abc$71600$new_n14292 i1=$abc$71600$new_n14273 q=$abc$71600$new_n14832
.subckt nand2_x0 i0=$abc$71600$new_n14292 i1=$abc$71600$new_n14273 nq=$abc$71600$new_n14833
.subckt and4_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=memory_registers_m.micro_pc[6] i3=$abc$71600$new_n14273 q=$abc$71600$new_n14834
.subckt nand4_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=memory_registers_m.micro_pc[6] i3=$abc$71600$new_n14273 nq=$abc$71600$new_n14835
.subckt and4_x1 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14530 i2=$abc$71600$new_n14527 i3=memory_registers_m.micro_pc[6] q=$abc$71600$new_n14836
.subckt nand4_x0 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14530 i2=$abc$71600$new_n14527 i3=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14837
.subckt and4_x1 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14838
.subckt nand4_x0 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14839
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14840
.subckt or21nand_x0 i0=$abc$71600$new_n14806 i1=$abc$71600$new_n14840 i2=$abc$71600$new_n14836 nq=$abc$71600$new_n14841
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n14829 i2=$abc$71600$new_n14841 nq=$abc$71600$new_n14842
.subckt and2_x1 i0=$abc$71600$new_n14292 i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n14843
.subckt nand2_x0 i0=$abc$71600$new_n14292 i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n14844
.subckt nor3_x0 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14452 nq=$abc$71600$new_n14845
.subckt nor3_x0 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14846
.subckt or3_x1 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14847
.subckt or3_x1 i0=$abc$71600$new_n14676 i1=$abc$71600$new_n14620 i2=$abc$71600$new_n14500 q=$abc$71600$new_n14848
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14728 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14849
.subckt and3_x1 i0=$abc$71600$new_n14849 i1=$abc$71600$new_n14847 i2=memory_registers_m.micro_pc[5] q=$abc$71600$new_n14850
.subckt nand3_x0 i0=$abc$71600$new_n14849 i1=$abc$71600$new_n14847 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n14851
.subckt and3_x1 i0=$abc$71600$new_n14743 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n14852
.subckt nor4_x0 i0=$abc$71600$new_n14744 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14853
.subckt or4_x1 i0=$abc$71600$new_n14744 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n14854
.subckt and21nor_x0 i0=$abc$71600$new_n14854 i1=$abc$71600$new_n14851 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14855
.subckt or21nand_x0 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14646 i2=memory_registers_m.micro_pc[3] nq=$abc$71600$new_n14856
.subckt and21nor_x0 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14857
.subckt nand3_x0 i0=$abc$71600$new_n14654 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14858
.subckt nor2_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14664 nq=$abc$71600$new_n14859
.subckt or2_x1 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14664 q=$abc$71600$new_n14860
.subckt and2_x1 i0=$abc$71600$new_n14860 i1=$abc$71600$new_n14364 q=$abc$71600$new_n14861
.subckt or21nand_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14664 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14862
.subckt and2_x1 i0=$abc$71600$new_n14862 i1=$abc$71600$new_n14655 q=$abc$71600$new_n14863
.subckt nand2_x0 i0=$abc$71600$new_n14862 i1=$abc$71600$new_n14655 nq=$abc$71600$new_n14864
.subckt nand2_x0 i0=$abc$71600$new_n14864 i1=$abc$71600$new_n14656 nq=$abc$71600$new_n14865
.subckt and3_x1 i0=$abc$71600$new_n14679 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n14866
.subckt nand3_x0 i0=$abc$71600$new_n14679 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14867
.subckt and3_x1 i0=$abc$71600$new_n14867 i1=$abc$71600$new_n14858 i2=$abc$71600$new_n14856 q=$abc$71600$new_n14868
.subckt and21nor_x0 i0=$abc$71600$new_n14868 i1=$abc$71600$new_n14865 i2=$abc$71600$new_n14673 nq=$abc$71600$new_n14869
.subckt nand4_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14870
.subckt or4_x1 i0=$abc$71600$new_n14705 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=memory_registers_m.micro_pc[2] q=$abc$71600$new_n14871
.subckt and2_x1 i0=$abc$71600$new_n14743 i1=$abc$71600$new_n14619 q=$abc$71600$new_n14872
.subckt nand2_x0 i0=$abc$71600$new_n14743 i1=$abc$71600$new_n14619 nq=$abc$71600$new_n14873
.subckt and3_x1 i0=$abc$71600$new_n14743 i1=$abc$71600$new_n14619 i2=$abc$71600$new_n14500 q=$abc$71600$new_n14874
.subckt nand3_x0 i0=$abc$71600$new_n14743 i1=$abc$71600$new_n14619 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14875
.subckt nand3_x0 i0=$abc$71600$new_n14745 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14876
.subckt nor4_x0 i0=$abc$71600$new_n14676 i1=$abc$71600$new_n14619 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14877
.subckt nand3_x0 i0=$abc$71600$new_n14876 i1=$abc$71600$new_n14875 i2=$abc$71600$new_n14871 nq=$abc$71600$new_n14878
.subckt nand2_x0 i0=$abc$71600$new_n14878 i1=$abc$71600$new_n14798 nq=$abc$71600$new_n14879
.subckt nor3_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n14880
.subckt or3_x1 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14406 q=$abc$71600$new_n14881
.subckt nand2_x0 i0=$abc$71600$new_n14880 i1=$abc$71600$new_n14791 nq=$abc$71600$new_n14882
.subckt nor3_x0 i0=$abc$71600$new_n14784 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14883
.subckt or4_x1 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n14884
.subckt nand4_x0 i0=$abc$71600$new_n14727 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14885
.subckt and3_x1 i0=$abc$71600$new_n14885 i1=$abc$71600$new_n14884 i2=$abc$71600$new_n14882 q=$abc$71600$new_n14886
.subckt and3_x1 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14887
.subckt nand3_x0 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14888
.subckt and4_x1 i0=$abc$71600$new_n14727 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n14889
.subckt nand2_x0 i0=$abc$71600$new_n14886 i1=$abc$71600$new_n14879 nq=$abc$71600$new_n14890
.subckt and3_x1 i0=$abc$71600$new_n14781 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14500 q=$abc$71600$new_n14891
.subckt nand3_x0 i0=$abc$71600$new_n14781 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14892
.subckt or2_x1 i0=$abc$71600$new_n14892 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14893
.subckt or3_x1 i0=$abc$71600$new_n14890 i1=$abc$71600$new_n14869 i2=$abc$71600$new_n14855 q=$abc$71600$new_n14894
.subckt and21nor_x0 i0=$abc$71600$new_n14894 i1=$abc$71600$new_n14843 i2=$abc$71600$new_n14842 nq=$abc$71600$new_n14895
.subckt nand2_x0 i0=$abc$71600$new_n14895 i1=$abc$71600$new_n14821 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[0]
.subckt nand4_x0 i0=$abc$71600$new_n14652 i1=$abc$71600$new_n14585 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n14897
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14898
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14655 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n14899
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14679 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n14900
.subckt nor3_x0 i0=$abc$71600$new_n14728 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14901
.subckt or3_x1 i0=$abc$71600$new_n14728 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14460 q=$abc$71600$new_n14902
.subckt and2_x1 i0=$abc$71600$new_n14724 i1=$abc$71600$new_n14683 q=$abc$71600$new_n14903
.subckt nand2_x0 i0=$abc$71600$new_n14724 i1=$abc$71600$new_n14683 nq=$abc$71600$new_n14904
.subckt nand2_x0 i0=$abc$71600$new_n14903 i1=$abc$71600$new_n14902 nq=$abc$71600$new_n14905
.subckt and2_x1 i0=$abc$71600$new_n14903 i1=$abc$71600$new_n14902 q=$abc$71600$new_n14906
.subckt and2_x1 i0=$abc$71600$new_n14874 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14907
.subckt nand2_x0 i0=$abc$71600$new_n14874 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14908
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14744 nq=$abc$71600$new_n14909
.subckt and2_x1 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14460 q=$abc$71600$new_n14910
.subckt nand2_x0 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n14911
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n14912
.subckt and3_x1 i0=$abc$71600$new_n14874 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14460 q=$abc$71600$new_n14913
.subckt nand3_x0 i0=$abc$71600$new_n14874 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14914
.subckt nor4_x0 i0=memory_registers_m.micro_pc[0] i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14364 nq=$abc$71600$new_n14915
.subckt nand3_x0 i0=$abc$71600$new_n14646 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14916
.subckt and4_x1 i0=$abc$71600$new_n14646 i1=memory_registers_m.micro_pc[5] i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n14917
.subckt nand4_x0 i0=$abc$71600$new_n14646 i1=memory_registers_m.micro_pc[5] i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14918
.subckt and21nor_x0 i0=$abc$71600$new_n14899 i1=$abc$71600$new_n14905 i2=$abc$71600$new_n14917 nq=$abc$71600$new_n14919
.subckt or21nand_x0 i0=$abc$71600$new_n14898 i1=$abc$71600$new_n14906 i2=$abc$71600$new_n14918 nq=$abc$71600$new_n14920
.subckt and2_x1 i0=memory_registers_m.micro_pc[8] i1=$abc$71600$new_n14273 q=$abc$71600$new_n14921
.subckt nand2_x0 i0=memory_registers_m.micro_pc[8] i1=$abc$71600$new_n14273 nq=$abc$71600$new_n14922
.subckt and2_x1 i0=$abc$71600$new_n14921 i1=$abc$71600$new_n14406 q=$abc$71600$new_n14923
.subckt or21nand_x0 i0=$abc$71600$new_n14913 i1=$abc$71600$new_n14920 i2=$abc$71600$new_n14923 nq=$abc$71600$new_n14924
.subckt or21nand_x0 i0=$abc$71600$new_n14904 i1=$abc$71600$new_n14901 i2=$abc$71600$new_n14764 nq=$abc$71600$new_n14925
.subckt nand3_x0 i0=$abc$71600$new_n14925 i1=$abc$71600$new_n14919 i2=$abc$71600$new_n14914 nq=$abc$71600$new_n14926
.subckt nand2_x0 i0=$abc$71600$new_n14926 i1=$abc$71600$new_n14923 nq=$abc$71600$new_n14927
.subckt and21nor_x0 i0=$abc$71600$new_n14619 i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14928
.subckt or21nand_x0 i0=$abc$71600$new_n14620 i1=$abc$71600$new_n14587 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n14929
.subckt and2_x1 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14824 q=$abc$71600$new_n14930
.subckt nand2_x0 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14824 nq=$abc$71600$new_n14931
.subckt nand4_x0 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14824 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14932
.subckt and21nor_x0 i0=$abc$71600$new_n14703 i1=$abc$71600$new_n14932 i2=$abc$71600$new_n14831 nq=$abc$71600$new_n14933
.subckt and2_x1 i0=$abc$71600$new_n14798 i1=$abc$71600$new_n14500 q=$abc$71600$new_n14934
.subckt nand3_x0 i0=$abc$71600$new_n14781 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n14935
.subckt and4_x1 i0=$abc$71600$new_n14781 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n14936
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14642 q=$abc$71600$new_n14937
.subckt and2_x1 i0=$abc$71600$new_n14937 i1=$abc$71600$new_n14934 q=$abc$71600$new_n14938
.subckt nor3_x0 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14673 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14939
.subckt and4_x1 i0=$abc$71600$new_n14798 i1=$abc$71600$new_n14628 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n14940
.subckt and4_x1 i0=$abc$71600$new_n14697 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n14941
.subckt or4_x1 i0=$abc$71600$new_n14941 i1=$abc$71600$new_n14940 i2=$abc$71600$new_n14939 i3=$abc$71600$new_n14938 q=$abc$71600$new_n14942
.subckt or2_x1 i0=$abc$71600$new_n14942 i1=$abc$71600$new_n14933 q=$abc$71600$new_n14943
.subckt and2_x1 i0=$abc$71600$new_n14809 i1=$abc$71600$new_n14760 q=$abc$71600$new_n14944
.subckt nand4_x0 i0=$abc$71600$new_n14809 i1=$abc$71600$new_n14760 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n14945
.subckt nand3_x0 i0=$abc$71600$new_n14944 i1=$abc$71600$new_n14798 i2=$abc$71600$new_n14656 nq=$abc$71600$new_n14946
.subckt nand4_x0 i0=$abc$71600$new_n14944 i1=$abc$71600$new_n14921 i2=$abc$71600$new_n14798 i3=$abc$71600$new_n14656 nq=$abc$71600$new_n14947
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14745 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n14948
.subckt and2_x1 i0=$abc$71600$new_n14948 i1=$abc$71600$new_n14732 q=$abc$71600$new_n14949
.subckt nand2_x0 i0=$abc$71600$new_n14899 i1=$abc$71600$new_n14830 nq=$abc$71600$new_n14950
.subckt and2_x1 i0=$abc$71600$new_n14899 i1=$abc$71600$new_n14836 q=$abc$71600$new_n14951
.subckt nand2_x0 i0=$abc$71600$new_n14899 i1=$abc$71600$new_n14836 nq=$abc$71600$new_n14952
.subckt or21nand_x0 i0=$abc$71600$new_n14952 i1=$abc$71600$new_n14949 i2=$abc$71600$new_n14947 nq=$abc$71600$new_n14953
.subckt and21nor_x0 i0=$abc$71600$new_n14843 i1=$abc$71600$new_n14943 i2=$abc$71600$new_n14953 nq=$abc$71600$new_n14954
.subckt nand2_x0 i0=$abc$71600$new_n14954 i1=$abc$71600$new_n14927 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[1]
.subckt and2_x1 i0=memory_registers_m.micro_pc[6] i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n14956
.subckt nand2_x0 i0=memory_registers_m.micro_pc[6] i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n14957
.subckt or3_x1 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14958
.subckt nor3_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14664 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n14959
.subckt or3_x1 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14664 i2=$abc$71600$new_n14364 q=$abc$71600$new_n14960
.subckt or3_x1 i0=$abc$71600$new_n14747 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n14961
.subckt or21nand_x0 i0=$abc$71600$new_n14961 i1=$abc$71600$new_n14959 i2=$abc$71600$new_n14958 nq=$abc$71600$new_n14962
.subckt and2_x1 i0=$abc$71600$new_n14962 i1=$abc$71600$new_n14531 q=$abc$71600$new_n14963
.subckt mux2_x1 cmd=memory_registers_m.micro_pc[5] i0=$abc$71600$new_n14962 i1=$abc$71600$new_n14690 q=$abc$71600$new_n14964
.subckt and2_x1 i0=$abc$71600$new_n14964 i1=$abc$71600$new_n14956 q=$abc$71600$new_n14965
.subckt and2_x1 i0=$abc$71600$new_n14406 i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n14966
.subckt nand2_x0 i0=$abc$71600$new_n14406 i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n14967
.subckt and21nor_x0 i0=$abc$71600$new_n14364 i1=$abc$71600$new_n14460 i2=$abc$71600$new_n14726 nq=$abc$71600$new_n14968
.subckt nand4_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14364 nq=$abc$71600$new_n14969
.subckt and4_x1 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14530 i2=$abc$71600$new_n14527 i3=$abc$71600$new_n14500 q=$abc$71600$new_n14970
.subckt and2_x1 i0=$abc$71600$new_n14891 i1=memory_registers_m.micro_pc[5] q=$abc$71600$new_n14971
.subckt and21nor_x0 i0=$abc$71600$new_n14723 i1=$abc$71600$new_n14968 i2=$abc$71600$new_n14971 nq=$abc$71600$new_n14972
.subckt nand2_x0 i0=$abc$71600$new_n14972 i1=$abc$71600$new_n14914 nq=$abc$71600$new_n14973
.subckt nand2_x0 i0=$abc$71600$new_n14973 i1=$abc$71600$new_n14966 nq=$abc$71600$new_n14974
.subckt nor3_x0 i0=$abc$71600$new_n14647 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14975
.subckt or3_x1 i0=$abc$71600$new_n14647 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14976
.subckt or21nand_x0 i0=$abc$71600$new_n14737 i1=$abc$71600$new_n14975 i2=$abc$71600$new_n14834 nq=$abc$71600$new_n14977
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14745 q=$abc$71600$new_n14978
.subckt nor3_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n14979
.subckt or3_x1 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 i2=memory_registers_m.micro_pc[6] q=$abc$71600$new_n14980
.subckt nor3_x0 i0=$abc$71600$new_n14722 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14981
.subckt and2_x1 i0=$abc$71600$new_n14978 i1=$abc$71600$new_n14751 q=$abc$71600$new_n14982
.subckt nand2_x0 i0=$abc$71600$new_n14981 i1=$abc$71600$new_n14978 nq=$abc$71600$new_n14983
.subckt nor3_x0 i0=$abc$71600$new_n14967 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n14984
.subckt nand2_x0 i0=$abc$71600$new_n14984 i1=$abc$71600$new_n14937 nq=$abc$71600$new_n14985
.subckt and3_x1 i0=$abc$71600$new_n14985 i1=$abc$71600$new_n14983 i2=$abc$71600$new_n14977 q=$abc$71600$new_n14986
.subckt nand2_x0 i0=$abc$71600$new_n14937 i1=$abc$71600$new_n14751 nq=$abc$71600$new_n14987
.subckt nor3_x0 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14752 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14988
.subckt or3_x1 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14752 i2=$abc$71600$new_n14460 q=$abc$71600$new_n14989
.subckt nand2_x0 i0=$abc$71600$new_n14968 i1=$abc$71600$new_n14719 nq=$abc$71600$new_n14990
.subckt nand3_x0 i0=$abc$71600$new_n14646 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n14991
.subckt and3_x1 i0=$abc$71600$new_n14916 i1=$abc$71600$new_n14793 i2=$abc$71600$new_n14736 q=$abc$71600$new_n14992
.subckt or21nand_x0 i0=$abc$71600$new_n14673 i1=$abc$71600$new_n14992 i2=$abc$71600$new_n14990 nq=$abc$71600$new_n14993
.subckt nand2_x0 i0=$abc$71600$new_n14993 i1=$abc$71600$new_n14832 nq=$abc$71600$new_n14994
.subckt and3_x1 i0=$abc$71600$new_n14836 i1=$abc$71600$new_n14710 i2=$abc$71600$new_n14646 q=$abc$71600$new_n14995
.subckt nand3_x0 i0=$abc$71600$new_n14836 i1=$abc$71600$new_n14710 i2=$abc$71600$new_n14646 nq=$abc$71600$new_n14996
.subckt nand4_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14710 i2=$abc$71600$new_n14646 i3=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n14997
.subckt and21nor_x0 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14993 i2=$abc$71600$new_n14995 nq=$abc$71600$new_n14998
.subckt nand2_x0 i0=$abc$71600$new_n14996 i1=$abc$71600$new_n14994 nq=$abc$71600$new_n14999
.subckt and2_x1 i0=$abc$71600$new_n14843 i1=$abc$71600$new_n14406 q=$abc$71600$new_n15000
.subckt nand2_x0 i0=$abc$71600$new_n14843 i1=$abc$71600$new_n14406 nq=$abc$71600$new_n15001
.subckt nor3_x0 i0=$abc$71600$new_n14823 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14452 nq=$abc$71600$new_n15002
.subckt nor4_x0 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14823 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15003
.subckt or4_x1 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14823 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15004
.subckt and3_x1 i0=$abc$71600$new_n14727 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15005
.subckt nand3_x0 i0=$abc$71600$new_n14727 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15006
.subckt and21nor_x0 i0=$abc$71600$new_n15006 i1=$abc$71600$new_n15004 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15007
.subckt and3_x1 i0=$abc$71600$new_n14964 i1=$abc$71600$new_n14956 i2=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15008
.subckt and21nor_x0 i0=$abc$71600$new_n14986 i1=$abc$71600$new_n14974 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n15009
.subckt or21nand_x0 i0=$abc$71600$new_n14682 i1=$abc$71600$new_n14988 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15010
.subckt or21nand_x0 i0=$abc$71600$new_n15005 i1=$abc$71600$new_n15003 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15011
.subckt or21nand_x0 i0=$abc$71600$new_n14273 i1=$abc$71600$new_n15011 i2=$abc$71600$new_n15010 nq=$abc$71600$new_n15012
.subckt and2_x1 i0=$abc$71600$new_n15012 i1=$abc$71600$new_n14292 q=$abc$71600$new_n15013
.subckt or4_x1 i0=$abc$71600$new_n15013 i1=$abc$71600$new_n15009 i2=$abc$71600$new_n15008 i3=$abc$71600$new_n14999 q=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[2]
.subckt nor2_x0 i0=$abc$71600$new_n14859 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15015
.subckt nor2_x0 i0=$abc$71600$new_n14862 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15016
.subckt or2_x1 i0=$abc$71600$new_n14862 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15017
.subckt nor3_x0 i0=$abc$71600$new_n14862 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15018
.subckt or3_x1 i0=$abc$71600$new_n14862 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15019
.subckt or21nand_x0 i0=$abc$71600$new_n15018 i1=$abc$71600$new_n14907 i2=$abc$71600$new_n14798 nq=$abc$71600$new_n15020
.subckt nand4_x0 i0=$abc$71600$new_n14860 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=$abc$71600$new_n14364 nq=$abc$71600$new_n15021
.subckt or21nand_x0 i0=$abc$71600$new_n14667 i1=$abc$71600$new_n14710 i2=$abc$71600$new_n14861 nq=$abc$71600$new_n15022
.subckt and21nor_x0 i0=$abc$71600$new_n14668 i1=$abc$71600$new_n14711 i2=$abc$71600$new_n14862 nq=$abc$71600$new_n15023
.subckt or4_x1 i0=$abc$71600$new_n14778 i1=$abc$71600$new_n14762 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15024
.subckt nand2_x0 i0=$abc$71600$new_n15024 i1=$abc$71600$new_n14888 nq=$abc$71600$new_n15025
.subckt nand3_x0 i0=$abc$71600$new_n15024 i1=$abc$71600$new_n15022 i2=$abc$71600$new_n14888 nq=$abc$71600$new_n15026
.subckt nand2_x0 i0=$abc$71600$new_n15026 i1=$abc$71600$new_n14830 nq=$abc$71600$new_n15027
.subckt and3_x1 i0=$abc$71600$new_n14824 i1=$abc$71600$new_n14779 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15028
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n15028 i2=$abc$71600$new_n14838 nq=$abc$71600$new_n15029
.subckt or3_x1 i0=$abc$71600$new_n14647 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15030
.subckt nand2_x0 i0=$abc$71600$new_n15029 i1=$abc$71600$new_n14865 nq=$abc$71600$new_n15031
.subckt nand2_x0 i0=$abc$71600$new_n15031 i1=$abc$71600$new_n14672 nq=$abc$71600$new_n15032
.subckt or21nand_x0 i0=$abc$71600$new_n14852 i1=$abc$71600$new_n14812 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15033
.subckt and21nor_x0 i0=$abc$71600$new_n14707 i1=$abc$71600$new_n14848 i2=$abc$71600$new_n14845 nq=$abc$71600$new_n15034
.subckt nand2_x0 i0=$abc$71600$new_n15033 i1=$abc$71600$new_n14893 nq=$abc$71600$new_n15035
.subckt or21nand_x0 i0=$abc$71600$new_n15035 i1=$abc$71600$new_n15034 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15036
.subckt and2_x1 i0=$abc$71600$new_n15036 i1=$abc$71600$new_n15027 q=$abc$71600$new_n15037
.subckt nand3_x0 i0=$abc$71600$new_n15037 i1=$abc$71600$new_n15032 i2=$abc$71600$new_n15020 nq=$abc$71600$new_n15038
.subckt or4_x1 i0=$abc$71600$new_n14780 i1=memory_registers_m.micro_pc[0] i2=$abc$71600$new_n14458 i3=$abc$71600$new_n14452 q=$abc$71600$new_n15039
.subckt and21nor_x0 i0=$abc$71600$new_n15039 i1=$abc$71600$new_n14639 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15040
.subckt or21nand_x0 i0=$abc$71600$new_n14671 i1=$abc$71600$new_n15040 i2=$abc$71600$new_n14672 nq=$abc$71600$new_n15041
.subckt and2_x1 i0=$abc$71600$new_n14676 i1=$abc$71600$new_n14621 q=$abc$71600$new_n15042
.subckt nand3_x0 i0=$abc$71600$new_n15042 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15043
.subckt and2_x1 i0=$abc$71600$new_n15042 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15044
.subckt nand2_x0 i0=$abc$71600$new_n15043 i1=$abc$71600$new_n15030 nq=$abc$71600$new_n15045
.subckt or21nand_x0 i0=$abc$71600$new_n15045 i1=$abc$71600$new_n14713 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15046
.subckt nand3_x0 i0=$abc$71600$new_n15046 i1=$abc$71600$new_n15041 i2=$abc$71600$new_n14696 nq=$abc$71600$new_n15047
.subckt and2_x1 i0=memory_registers_m.micro_pc[8] i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n15048
.subckt nand2_x0 i0=memory_registers_m.micro_pc[8] i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15049
.subckt nor3_x0 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15050
.subckt or3_x1 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15051
.subckt nand4_x0 i0=$abc$71600$new_n14860 i1=$abc$71600$new_n14763 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15052
.subckt and21nor_x0 i0=$abc$71600$new_n15052 i1=$abc$71600$new_n15051 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15053
.subckt and2_x1 i0=$abc$71600$new_n14921 i1=memory_registers_m.micro_pc[6] q=$abc$71600$new_n15054
.subckt nand2_x0 i0=$abc$71600$new_n14921 i1=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15055
.subckt or3_x1 i0=$abc$71600$new_n14752 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15056
.subckt nor2_x0 i0=$abc$71600$new_n14628 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15057
.subckt nor3_x0 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15058
.subckt or3_x1 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15059
.subckt nand3_x0 i0=$abc$71600$new_n15006 i1=$abc$71600$new_n14803 i2=$abc$71600$new_n14691 nq=$abc$71600$new_n15060
.subckt and3_x1 i0=$abc$71600$new_n14624 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15061
.subckt nor4_x0 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14458 i3=$abc$71600$new_n14452 nq=$abc$71600$new_n15062
.subckt or21nand_x0 i0=$abc$71600$new_n15053 i1=$abc$71600$new_n14768 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n15063
.subckt and21nor_x0 i0=$abc$71600$new_n15056 i1=$abc$71600$new_n14792 i2=$abc$71600$new_n14777 nq=$abc$71600$new_n15064
.subckt and21nor_x0 i0=$abc$71600$new_n14800 i1=$abc$71600$new_n15060 i2=$abc$71600$new_n15064 nq=$abc$71600$new_n15065
.subckt and2_x1 i0=$abc$71600$new_n15065 i1=$abc$71600$new_n15063 q=$abc$71600$new_n15066
.subckt nor3_x0 i0=$abc$71600$new_n15062 i1=$abc$71600$new_n15061 i2=$abc$71600$new_n14841 nq=$abc$71600$new_n15067
.subckt and21nor_x0 i0=$abc$71600$new_n14843 i1=$abc$71600$new_n15038 i2=$abc$71600$new_n15067 nq=$abc$71600$new_n15068
.subckt nand2_x0 i0=$abc$71600$new_n15047 i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15069
.subckt nand2_x0 i0=$abc$71600$new_n15069 i1=$abc$71600$new_n15066 nq=$abc$71600$new_n15070
.subckt nand2_x0 i0=$abc$71600$new_n15070 i1=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15071
.subckt nand2_x0 i0=$abc$71600$new_n15071 i1=$abc$71600$new_n15068 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[3]
.subckt and3_x1 i0=$abc$71600$new_n14872 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15073
.subckt nand3_x0 i0=$abc$71600$new_n14872 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15074
.subckt and21nor_x0 i0=$abc$71600$new_n14703 i1=$abc$71600$new_n15074 i2=$abc$71600$new_n14831 nq=$abc$71600$new_n15075
.subckt and4_x1 i0=$abc$71600$new_n14798 i1=$abc$71600$new_n14652 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15076
.subckt nor2_x0 i0=$abc$71600$new_n14840 i1=$abc$71600$new_n14727 nq=$abc$71600$new_n15077
.subckt or3_x1 i0=$abc$71600$new_n14840 i1=$abc$71600$new_n14757 i2=$abc$71600$new_n14727 q=$abc$71600$new_n15078
.subckt nand2_x0 i0=$abc$71600$new_n15078 i1=$abc$71600$new_n14951 nq=$abc$71600$new_n15079
.subckt or4_x1 i0=$abc$71600$new_n15055 i1=$abc$71600$new_n14784 i2=$abc$71600$new_n14752 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15080
.subckt or3_x1 i0=$abc$71600$new_n14655 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15081
.subckt nor4_x0 i0=$abc$71600$new_n14655 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15082
.subckt or4_x1 i0=$abc$71600$new_n14655 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15083
.subckt or21nand_x0 i0=$abc$71600$new_n14901 i1=$abc$71600$new_n15082 i2=$abc$71600$new_n15000 nq=$abc$71600$new_n15084
.subckt or21nand_x0 i0=$abc$71600$new_n14769 i1=$abc$71600$new_n14808 i2=$abc$71600$new_n14858 nq=$abc$71600$new_n15085
.subckt and2_x1 i0=$abc$71600$new_n15085 i1=$abc$71600$new_n14531 q=$abc$71600$new_n15086
.subckt nand3_x0 i0=$abc$71600$new_n15085 i1=$abc$71600$new_n15054 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15087
.subckt and2_x1 i0=$abc$71600$new_n15087 i1=$abc$71600$new_n15080 q=$abc$71600$new_n15088
.subckt and2_x1 i0=$abc$71600$new_n15088 i1=$abc$71600$new_n15079 q=$abc$71600$new_n15089
.subckt or2_x1 i0=$abc$71600$new_n15075 i1=$abc$71600$new_n14938 q=$abc$71600$new_n15090
.subckt or21nand_x0 i0=$abc$71600$new_n15090 i1=$abc$71600$new_n15076 i2=$abc$71600$new_n14843 nq=$abc$71600$new_n15091
.subckt and2_x1 i0=$abc$71600$new_n15091 i1=$abc$71600$new_n15084 q=$abc$71600$new_n15092
.subckt nand3_x0 i0=$abc$71600$new_n15092 i1=$abc$71600$new_n15089 i2=$abc$71600$new_n14924 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[4]
.subckt and2_x1 i0=$abc$71600$new_n14966 i1=$abc$71600$new_n14531 q=$abc$71600$new_n15094
.subckt nand2_x0 i0=$abc$71600$new_n14966 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n15095
.subckt and4_x1 i0=$abc$71600$new_n14966 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14499 i3=$abc$71600$new_n14497 q=$abc$71600$new_n15096
.subckt nand3_x0 i0=$abc$71600$new_n14966 i1=$abc$71600$new_n14872 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n15097
.subckt nand4_x0 i0=$abc$71600$new_n14640 i1=$abc$71600$new_n14585 i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n15098
.subckt nor3_x0 i0=$abc$71600$new_n14643 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15099
.subckt or3_x1 i0=$abc$71600$new_n14643 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15100
.subckt or21nand_x0 i0=$abc$71600$new_n14692 i1=$abc$71600$new_n15099 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n15101
.subckt and2_x1 i0=$abc$71600$new_n15101 i1=$abc$71600$new_n15097 q=$abc$71600$new_n15102
.subckt nand4_x0 i0=$abc$71600$new_n15102 i1=$abc$71600$new_n14985 i2=$abc$71600$new_n14983 i3=$abc$71600$new_n14977 nq=$abc$71600$new_n15103
.subckt nand2_x0 i0=$abc$71600$new_n15103 i1=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15104
.subckt and2_x1 i0=$abc$71600$new_n15007 i1=$abc$71600$new_n15000 q=$abc$71600$new_n15105
.subckt and3_x1 i0=$abc$71600$new_n14785 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14697 q=$abc$71600$new_n15106
.subckt nand3_x0 i0=$abc$71600$new_n14785 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15107
.subckt and3_x1 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14672 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15108
.subckt nand3_x0 i0=$abc$71600$new_n14785 i1=$abc$71600$new_n14706 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15109
.subckt or3_x1 i0=$abc$71600$new_n15108 i1=$abc$71600$new_n15106 i2=$abc$71600$new_n14938 q=$abc$71600$new_n15110
.subckt and21nor_x0 i0=$abc$71600$new_n14843 i1=$abc$71600$new_n15110 i2=$abc$71600$new_n15105 nq=$abc$71600$new_n15111
.subckt nand3_x0 i0=$abc$71600$new_n15111 i1=$abc$71600$new_n15104 i2=$abc$71600$new_n14998 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[5]
.subckt or21nand_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14664 i2=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n15113
.subckt and21nor_x0 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15114
.subckt or3_x1 i0=$abc$71600$new_n14859 i1=$abc$71600$new_n14460 i2=$abc$71600$new_n14364 q=$abc$71600$new_n15115
.subckt or2_x1 i0=$abc$71600$new_n15114 i1=memory_registers_m.micro_pc[4] q=$abc$71600$new_n15116
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14784 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15117
.subckt nand2_x0 i0=$abc$71600$new_n15117 i1=$abc$71600$new_n14798 nq=$abc$71600$new_n15118
.subckt and3_x1 i0=$abc$71600$new_n15117 i1=$abc$71600$new_n15116 i2=$abc$71600$new_n14798 q=$abc$71600$new_n15119
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14642 i2=$abc$71600$new_n14646 nq=$abc$71600$new_n15120
.subckt nand2_x0 i0=$abc$71600$new_n14647 i1=$abc$71600$new_n14645 nq=$abc$71600$new_n15121
.subckt or21nand_x0 i0=$abc$71600$new_n15121 i1=$abc$71600$new_n14731 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n15122
.subckt nor3_x0 i0=$abc$71600$new_n14685 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15123
.subckt or3_x1 i0=$abc$71600$new_n14685 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15124
.subckt nand4_x0 i0=$abc$71600$new_n15042 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15125
.subckt or4_x1 i0=$abc$71600$new_n14665 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15126
.subckt and2_x1 i0=$abc$71600$new_n15126 i1=$abc$71600$new_n15125 q=$abc$71600$new_n15127
.subckt nand2_x0 i0=$abc$71600$new_n15126 i1=$abc$71600$new_n15125 nq=$abc$71600$new_n15128
.subckt or3_x1 i0=$abc$71600$new_n14647 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15129
.subckt and2_x1 i0=$abc$71600$new_n15126 i1=$abc$71600$new_n15124 q=$abc$71600$new_n15130
.subckt nand3_x0 i0=$abc$71600$new_n15127 i1=$abc$71600$new_n15124 i2=$abc$71600$new_n15122 nq=$abc$71600$new_n15131
.subckt and2_x1 i0=$abc$71600$new_n15131 i1=$abc$71600$new_n14406 q=$abc$71600$new_n15132
.subckt or21nand_x0 i0=$abc$71600$new_n15132 i1=$abc$71600$new_n15119 i2=$abc$71600$new_n15048 nq=$abc$71600$new_n15133
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14872 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15134
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14873 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15135
.subckt and21nor_x0 i0=$abc$71600$new_n14364 i1=$abc$71600$new_n14586 i2=$abc$71600$new_n14621 nq=$abc$71600$new_n15136
.subckt nand2_x0 i0=$abc$71600$new_n15136 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15137
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n15136 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15138
.subckt nor2_x0 i0=$abc$71600$new_n15138 i1=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15139
.subckt and2_x1 i0=$abc$71600$new_n15139 i1=$abc$71600$new_n15135 q=$abc$71600$new_n15140
.subckt nand2_x0 i0=$abc$71600$new_n15139 i1=$abc$71600$new_n15135 nq=$abc$71600$new_n15141
.subckt and4_x1 i0=$abc$71600$new_n14706 i1=$abc$71600$new_n14704 i2=memory_registers_m.micro_pc[5] i3=$abc$71600$new_n14364 q=$abc$71600$new_n15142
.subckt or21nand_x0 i0=$abc$71600$new_n15142 i1=$abc$71600$new_n15140 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n15143
.subckt and4_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=memory_registers_m.micro_pc[6] i3=memory_registers_m.micro_pc[7] q=$abc$71600$new_n15144
.subckt nand3_x0 i0=$abc$71600$new_n15144 i1=$abc$71600$new_n14930 i2=$abc$71600$new_n14710 nq=$abc$71600$new_n15145
.subckt and2_x1 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14500 q=$abc$71600$new_n15146
.subckt nand2_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14500 nq=$abc$71600$new_n15147
.subckt and4_x1 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14530 i2=$abc$71600$new_n14527 i3=$abc$71600$new_n14500 q=$abc$71600$new_n15148
.subckt or21nand_x0 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14978 i2=$abc$71600$new_n15148 nq=$abc$71600$new_n15149
.subckt nand4_x0 i0=$abc$71600$new_n14697 i1=$abc$71600$new_n14660 i2=$abc$71600$new_n14500 i3=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15150
.subckt and3_x1 i0=$abc$71600$new_n15150 i1=$abc$71600$new_n15149 i2=$abc$71600$new_n15145 q=$abc$71600$new_n15151
.subckt and4_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 i3=memory_registers_m.micro_pc[7] q=$abc$71600$new_n15152
.subckt nand4_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 i3=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15153
.subckt nand2_x0 i0=$abc$71600$new_n15151 i1=$abc$71600$new_n15143 nq=$abc$71600$new_n15154
.subckt nand2_x0 i0=$abc$71600$new_n15154 i1=$abc$71600$new_n14292 nq=$abc$71600$new_n15155
.subckt nand2_x0 i0=$abc$71600$new_n14784 i1=$abc$71600$new_n14500 nq=$abc$71600$new_n15156
.subckt and21nor_x0 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14790 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15157
.subckt or21nand_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n14789 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15158
.subckt and4_x1 i0=$abc$71600$new_n15156 i1=$abc$71600$new_n15117 i2=$abc$71600$new_n14668 i3=memory_registers_m.micro_pc[5] q=$abc$71600$new_n15159
.subckt or21nand_x0 i0=$abc$71600$new_n15159 i1=$abc$71600$new_n15086 i2=$abc$71600$new_n15054 nq=$abc$71600$new_n15160
.subckt nand4_x0 i0=$abc$71600$new_n15160 i1=$abc$71600$new_n15155 i2=$abc$71600$new_n15133 i3=$abc$71600$new_n14927 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[6]
.subckt and21nor_x0 i0=$abc$71600$new_n14706 i1=$abc$71600$new_n14654 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15162
.subckt nor2_x0 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15163
.subckt or2_x1 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15164
.subckt or4_x1 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14778 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15165
.subckt and3_x1 i0=$abc$71600$new_n14860 i1=$abc$71600$new_n14624 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15166
.subckt nand4_x0 i0=$abc$71600$new_n14860 i1=$abc$71600$new_n14624 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15167
.subckt and2_x1 i0=$abc$71600$new_n15165 i1=$abc$71600$new_n15052 q=$abc$71600$new_n15168
.subckt nand3_x0 i0=$abc$71600$new_n15168 i1=$abc$71600$new_n15167 i2=$abc$71600$new_n15162 nq=$abc$71600$new_n15169
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14874 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15170
.subckt and21nor_x0 i0=$abc$71600$new_n14647 i1=$abc$71600$new_n14643 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15171
.subckt or21nand_x0 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14646 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15172
.subckt nand4_x0 i0=$abc$71600$new_n14860 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=memory_registers_m.micro_pc[2] nq=$abc$71600$new_n15173
.subckt and4_x1 i0=$abc$71600$new_n14860 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 i3=memory_registers_m.micro_pc[2] q=$abc$71600$new_n15174
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n15171 i2=$abc$71600$new_n15174 nq=$abc$71600$new_n15175
.subckt and21nor_x0 i0=$abc$71600$new_n15175 i1=$abc$71600$new_n15170 i2=$abc$71600$new_n14722 nq=$abc$71600$new_n15176
.subckt nand2_x0 i0=$abc$71600$new_n15176 i1=$abc$71600$new_n15169 nq=$abc$71600$new_n15177
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14628 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15178
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14629 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15179
.subckt nor3_x0 i0=$abc$71600$new_n15179 i1=$abc$71600$new_n14806 i2=$abc$71600$new_n14660 nq=$abc$71600$new_n15180
.subckt or3_x1 i0=$abc$71600$new_n15179 i1=$abc$71600$new_n14806 i2=$abc$71600$new_n14660 q=$abc$71600$new_n15181
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14654 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15182
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14655 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15183
.subckt and2_x1 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15184
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14664 nq=$abc$71600$new_n15185
.subckt and2_x1 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15186
.subckt or21nand_x0 i0=$abc$71600$new_n14760 i1=$abc$71600$new_n14664 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15187
.subckt or2_x1 i0=$abc$71600$new_n15187 i1=$abc$71600$new_n14808 q=$abc$71600$new_n15188
.subckt and21nor_x0 i0=$abc$71600$new_n15188 i1=$abc$71600$new_n15182 i2=$abc$71600$new_n14801 nq=$abc$71600$new_n15189
.subckt nand2_x0 i0=$abc$71600$new_n15189 i1=$abc$71600$new_n15181 nq=$abc$71600$new_n15190
.subckt and4_x1 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15191
.subckt nand4_x0 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15192
.subckt and2_x1 i0=$abc$71600$new_n15192 i1=$abc$71600$new_n15124 q=$abc$71600$new_n15193
.subckt and2_x1 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15194
.subckt nand2_x0 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15195
.subckt and3_x1 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14653 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15196
.subckt nand3_x0 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14653 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15197
.subckt nand2_x0 i0=$abc$71600$new_n15197 i1=$abc$71600$new_n15039 nq=$abc$71600$new_n15198
.subckt and21nor_x0 i0=$abc$71600$new_n15197 i1=$abc$71600$new_n15039 i2=$abc$71600$new_n14724 nq=$abc$71600$new_n15199
.subckt nand2_x0 i0=$abc$71600$new_n15198 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n15200
.subckt nand4_x0 i0=$abc$71600$new_n15200 i1=$abc$71600$new_n15193 i2=$abc$71600$new_n15127 i3=$abc$71600$new_n14987 nq=$abc$71600$new_n15201
.subckt and2_x1 i0=$abc$71600$new_n15201 i1=$abc$71600$new_n14966 q=$abc$71600$new_n15202
.subckt nand2_x0 i0=$abc$71600$new_n15190 i1=$abc$71600$new_n14797 nq=$abc$71600$new_n15203
.subckt nor2_x0 i0=$abc$71600$new_n15203 i1=$abc$71600$new_n14965 nq=$abc$71600$new_n15204
.subckt nand2_x0 i0=$abc$71600$new_n15204 i1=$abc$71600$new_n15177 nq=$abc$71600$new_n15205
.subckt or21nand_x0 i0=$abc$71600$new_n15205 i1=$abc$71600$new_n15202 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15206
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14655 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15207
.subckt nor2_x0 i0=$abc$71600$new_n15207 i1=$abc$71600$new_n14861 nq=$abc$71600$new_n15208
.subckt or3_x1 i0=$abc$71600$new_n15207 i1=$abc$71600$new_n14910 i2=$abc$71600$new_n14861 q=$abc$71600$new_n15209
.subckt and21nor_x0 i0=$abc$71600$new_n15208 i1=$abc$71600$new_n14911 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15210
.subckt nand2_x0 i0=$abc$71600$new_n15209 i1=$abc$71600$new_n14718 nq=$abc$71600$new_n15211
.subckt nand2_x0 i0=$abc$71600$new_n15019 i1=$abc$71600$new_n14888 nq=$abc$71600$new_n15212
.subckt nor2_x0 i0=$abc$71600$new_n15212 i1=$abc$71600$new_n15210 nq=$abc$71600$new_n15213
.subckt nor4_x0 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14762 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15214
.subckt or4_x1 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14762 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15215
.subckt and3_x1 i0=$abc$71600$new_n14642 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15216
.subckt nand3_x0 i0=$abc$71600$new_n14642 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15217
.subckt and3_x1 i0=$abc$71600$new_n15136 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15218
.subckt or2_x1 i0=$abc$71600$new_n15218 i1=memory_registers_m.micro_pc[5] q=$abc$71600$new_n15219
.subckt or3_x1 i0=$abc$71600$new_n15219 i1=$abc$71600$new_n15216 i2=$abc$71600$new_n15214 q=$abc$71600$new_n15220
.subckt nand2_x0 i0=$abc$71600$new_n15220 i1=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15221
.subckt nor4_x0 i0=$abc$71600$new_n14823 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14458 i3=$abc$71600$new_n14452 nq=$abc$71600$new_n15222
.subckt or21nand_x0 i0=$abc$71600$new_n15028 i1=$abc$71600$new_n14838 i2=$abc$71600$new_n14672 nq=$abc$71600$new_n15223
.subckt or4_x1 i0=$abc$71600$new_n14823 i1=$abc$71600$new_n14633 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15224
.subckt and21nor_x0 i0=$abc$71600$new_n14849 i1=$abc$71600$new_n14847 i2=$abc$71600$new_n14662 nq=$abc$71600$new_n15225
.subckt and21nor_x0 i0=$abc$71600$new_n15225 i1=$abc$71600$new_n15224 i2=$abc$71600$new_n14698 nq=$abc$71600$new_n15226
.subckt or21nand_x0 i0=$abc$71600$new_n15213 i1=$abc$71600$new_n15221 i2=$abc$71600$new_n15223 nq=$abc$71600$new_n15227
.subckt or21nand_x0 i0=$abc$71600$new_n15227 i1=$abc$71600$new_n15226 i2=$abc$71600$new_n14843 nq=$abc$71600$new_n15228
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14646 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15229
.subckt nand2_x0 i0=$abc$71600$new_n14649 i1=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15230
.subckt nand3_x0 i0=$abc$71600$new_n15230 i1=$abc$71600$new_n15078 i2=$abc$71600$new_n14836 nq=$abc$71600$new_n15231
.subckt and2_x1 i0=$abc$71600$new_n15231 i1=$abc$71600$new_n14994 q=$abc$71600$new_n15232
.subckt and2_x1 i0=$abc$71600$new_n15232 i1=$abc$71600$new_n15228 q=$abc$71600$new_n15233
.subckt nand2_x0 i0=$abc$71600$new_n15233 i1=$abc$71600$new_n15206 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[7]
.subckt nand3_x0 i0=$abc$71600$new_n15059 i1=$abc$71600$new_n15006 i2=$abc$71600$new_n14738 nq=$abc$71600$new_n15235
.subckt mux2_x1 cmd=memory_registers_m.micro_pc[5] i0=$abc$71600$new_n15235 i1=$abc$71600$new_n14891 q=$abc$71600$new_n15236
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n15055 nq=$abc$71600$new_n15237
.subckt nand2_x0 i0=$abc$71600$new_n15237 i1=$abc$71600$new_n15236 nq=$abc$71600$new_n15238
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14727 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15239
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14643 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15240
.subckt or4_x1 i0=$abc$71600$new_n14762 i1=$abc$71600$new_n14759 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15241
.subckt nand4_x0 i0=$abc$71600$new_n14763 i1=$abc$71600$new_n14760 i2=$abc$71600$new_n14667 i3=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15242
.subckt nor2_x0 i0=$abc$71600$new_n15239 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n15243
.subckt nand2_x0 i0=$abc$71600$new_n15243 i1=$abc$71600$new_n15240 nq=$abc$71600$new_n15244
.subckt nand3_x0 i0=$abc$71600$new_n15244 i1=$abc$71600$new_n15242 i2=$abc$71600$new_n14902 nq=$abc$71600$new_n15245
.subckt nand2_x0 i0=$abc$71600$new_n15245 i1=$abc$71600$new_n14966 nq=$abc$71600$new_n15246
.subckt and21nor_x0 i0=$abc$71600$new_n14911 i1=$abc$71600$new_n14703 i2=$abc$71600$new_n14685 nq=$abc$71600$new_n15247
.subckt and4_x1 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14654 i3=memory_registers_m.micro_pc[5] q=$abc$71600$new_n15248
.subckt and21nor_x0 i0=$abc$71600$new_n14956 i1=$abc$71600$new_n15247 i2=$abc$71600$new_n15248 nq=$abc$71600$new_n15249
.subckt nand2_x0 i0=$abc$71600$new_n15249 i1=$abc$71600$new_n14292 nq=$abc$71600$new_n15250
.subckt or21nand_x0 i0=$abc$71600$new_n14877 i1=$abc$71600$new_n15025 i2=$abc$71600$new_n15144 nq=$abc$71600$new_n15251
.subckt nand2_x0 i0=$abc$71600$new_n15251 i1=$abc$71600$new_n15246 nq=$abc$71600$new_n15252
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[5] i1=$abc$71600$new_n14708 i2=$abc$71600$new_n15191 nq=$abc$71600$new_n15253
.subckt or21nand_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14709 i2=$abc$71600$new_n15192 nq=$abc$71600$new_n15254
.subckt nand2_x0 i0=$abc$71600$new_n15254 i1=$abc$71600$new_n14966 nq=$abc$71600$new_n15255
.subckt nand3_x0 i0=$abc$71600$new_n14956 i1=$abc$71600$new_n14684 i2=$abc$71600$new_n14681 nq=$abc$71600$new_n15256
.subckt and4_x1 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 i3=$abc$71600$new_n14273 q=$abc$71600$new_n15257
.subckt nand4_x0 i0=$abc$71600$new_n14530 i1=$abc$71600$new_n14527 i2=$abc$71600$new_n14406 i3=$abc$71600$new_n14273 nq=$abc$71600$new_n15258
.subckt or3_x1 i0=$abc$71600$new_n14643 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15259
.subckt or4_x1 i0=$abc$71600$new_n15258 i1=$abc$71600$new_n14643 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15260
.subckt and4_x1 i0=$abc$71600$new_n14800 i1=$abc$71600$new_n14656 i2=$abc$71600$new_n14623 i3=$abc$71600$new_n14587 q=$abc$71600$new_n15261
.subckt nand4_x0 i0=$abc$71600$new_n14800 i1=$abc$71600$new_n14656 i2=$abc$71600$new_n14623 i3=$abc$71600$new_n14587 nq=$abc$71600$new_n15262
.subckt and4_x1 i0=$abc$71600$new_n15262 i1=$abc$71600$new_n15260 i2=$abc$71600$new_n15256 i3=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15263
.subckt nand4_x0 i0=$abc$71600$new_n14656 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14621 i3=$abc$71600$new_n14531 nq=$abc$71600$new_n15264
.subckt or4_x1 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 i3=memory_registers_m.micro_pc[2] q=$abc$71600$new_n15265
.subckt nand2_x0 i0=$abc$71600$new_n15263 i1=$abc$71600$new_n15255 nq=$abc$71600$new_n15266
.subckt or21nand_x0 i0=$abc$71600$new_n15250 i1=$abc$71600$new_n15252 i2=$abc$71600$new_n15266 nq=$abc$71600$new_n15267
.subckt nand2_x0 i0=$abc$71600$new_n15267 i1=$abc$71600$new_n15238 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[9]
.subckt and3_x1 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n15269
.subckt nor3_x0 i0=$abc$71600$new_n14746 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15270
.subckt or3_x1 i0=$abc$71600$new_n14746 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15271
.subckt or21nand_x0 i0=$abc$71600$new_n15270 i1=$abc$71600$new_n15174 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15272
.subckt or21nand_x0 i0=$abc$71600$new_n15005 i1=$abc$71600$new_n14883 i2=$abc$71600$new_n14798 nq=$abc$71600$new_n15273
.subckt and4_x1 i0=$abc$71600$new_n14710 i1=$abc$71600$new_n14628 i2=$abc$71600$new_n14531 i3=$abc$71600$new_n14364 q=$abc$71600$new_n15274
.subckt nand3_x0 i0=$abc$71600$new_n14723 i1=$abc$71600$new_n14642 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15275
.subckt nand4_x0 i0=$abc$71600$new_n14723 i1=$abc$71600$new_n14642 i2=$abc$71600$new_n14460 i3=$abc$71600$new_n14406 nq=$abc$71600$new_n15276
.subckt and2_x1 i0=$abc$71600$new_n15276 i1=$abc$71600$new_n15273 q=$abc$71600$new_n15277
.subckt nand2_x0 i0=$abc$71600$new_n15277 i1=$abc$71600$new_n15272 nq=$abc$71600$new_n15278
.subckt nand2_x0 i0=$abc$71600$new_n15278 i1=$abc$71600$new_n15048 nq=$abc$71600$new_n15279
.subckt and2_x1 i0=$abc$71600$new_n15021 i1=$abc$71600$new_n14908 q=$abc$71600$new_n15280
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n14681 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15281
.subckt nand2_x0 i0=$abc$71600$new_n15281 i1=$abc$71600$new_n14740 nq=$abc$71600$new_n15282
.subckt and21nor_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n15280 i2=$abc$71600$new_n14722 nq=$abc$71600$new_n15283
.subckt and2_x1 i0=$abc$71600$new_n15283 i1=$abc$71600$new_n15282 q=$abc$71600$new_n15284
.subckt or2_x1 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15285
.subckt nand2_x0 i0=$abc$71600$new_n14655 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15286
.subckt nand3_x0 i0=$abc$71600$new_n15286 i1=$abc$71600$new_n15285 i2=$abc$71600$new_n14816 nq=$abc$71600$new_n15287
.subckt nor3_x0 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15288
.subckt or3_x1 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15289
.subckt nor4_x0 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14799 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15290
.subckt or4_x1 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14799 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15291
.subckt nand4_x0 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14798 i2=$abc$71600$new_n14706 i3=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15292
.subckt nand4_x0 i0=$abc$71600$new_n15152 i1=$abc$71600$new_n14872 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15293
.subckt nand3_x0 i0=$abc$71600$new_n15293 i1=$abc$71600$new_n15292 i2=$abc$71600$new_n15287 nq=$abc$71600$new_n15294
.subckt or21nand_x0 i0=$abc$71600$new_n15294 i1=$abc$71600$new_n15284 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n15295
.subckt and2_x1 i0=$abc$71600$new_n14703 i1=$abc$71600$new_n14661 q=$abc$71600$new_n15296
.subckt nand2_x0 i0=$abc$71600$new_n14703 i1=$abc$71600$new_n14661 nq=$abc$71600$new_n15297
.subckt or21nand_x0 i0=$abc$71600$new_n14702 i1=$abc$71600$new_n14660 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15298
.subckt and21nor_x0 i0=$abc$71600$new_n14661 i1=$abc$71600$new_n14703 i2=$abc$71600$new_n14718 nq=$abc$71600$new_n15299
.subckt or2_x1 i0=$abc$71600$new_n15114 i1=$abc$71600$new_n14644 q=$abc$71600$new_n15300
.subckt and2_x1 i0=$abc$71600$new_n15300 i1=$abc$71600$new_n14751 q=$abc$71600$new_n15301
.subckt or21nand_x0 i0=$abc$71600$new_n15301 i1=$abc$71600$new_n15299 i2=$abc$71600$new_n15054 nq=$abc$71600$new_n15302
.subckt nand3_x0 i0=$abc$71600$new_n15302 i1=$abc$71600$new_n15295 i2=$abc$71600$new_n15279 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[11]
.subckt nor2_x0 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14364 nq=$abc$71600$new_n15304
.subckt or2_x1 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14364 q=$abc$71600$new_n15305
.subckt and3_x1 i0=$abc$71600$new_n15305 i1=$abc$71600$new_n14824 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15306
.subckt nand3_x0 i0=$abc$71600$new_n15305 i1=$abc$71600$new_n14824 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15307
.subckt and2_x1 i0=$abc$71600$new_n15306 i1=$abc$71600$new_n14717 q=$abc$71600$new_n15308
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14743 q=$abc$71600$new_n15309
.subckt and2_x1 i0=$abc$71600$new_n15309 i1=$abc$71600$new_n14684 q=$abc$71600$new_n15310
.subckt nand3_x0 i0=$abc$71600$new_n14783 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15311
.subckt and4_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14672 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15312
.subckt or4_x1 i0=$abc$71600$new_n14799 i1=$abc$71600$new_n14728 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15313
.subckt or21nand_x0 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14648 i2=$abc$71600$new_n15152 nq=$abc$71600$new_n15314
.subckt or3_x1 i0=$abc$71600$new_n15314 i1=$abc$71600$new_n14733 i2=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15315
.subckt and2_x1 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14406 q=$abc$71600$new_n15316
.subckt nand2_x0 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14406 nq=$abc$71600$new_n15317
.subckt or21nand_x0 i0=$abc$71600$new_n15308 i1=$abc$71600$new_n15310 i2=$abc$71600$new_n15316 nq=$abc$71600$new_n15318
.subckt and2_x1 i0=$abc$71600$new_n15318 i1=$abc$71600$new_n15315 q=$abc$71600$new_n15319
.subckt and3_x1 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15320
.subckt nand3_x0 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15321
.subckt or4_x1 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15322
.subckt and4_x1 i0=$abc$71600$new_n15322 i1=$abc$71600$new_n15321 i2=$abc$71600$new_n15275 i3=$abc$71600$new_n15192 q=$abc$71600$new_n15323
.subckt and21nor_x0 i0=$abc$71600$new_n15323 i1=$abc$71600$new_n15083 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15324
.subckt or2_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15325
.subckt nor2_x0 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15326
.subckt and2_x1 i0=$abc$71600$new_n15286 i1=$abc$71600$new_n14934 q=$abc$71600$new_n15327
.subckt and2_x1 i0=$abc$71600$new_n15327 i1=$abc$71600$new_n15325 q=$abc$71600$new_n15328
.subckt or21nand_x0 i0=$abc$71600$new_n15328 i1=$abc$71600$new_n15324 i2=$abc$71600$new_n15048 nq=$abc$71600$new_n15329
.subckt and4_x1 i0=$abc$71600$new_n14979 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14621 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15330
.subckt nand4_x0 i0=$abc$71600$new_n14979 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14621 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15331
.subckt and21nor_x0 i0=$abc$71600$new_n14976 i1=$abc$71600$new_n14871 i2=$abc$71600$new_n14831 nq=$abc$71600$new_n15332
.subckt or21nand_x0 i0=$abc$71600$new_n15332 i1=$abc$71600$new_n15330 i2=$abc$71600$new_n14921 nq=$abc$71600$new_n15333
.subckt and4_x1 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14531 i3=memory_registers_m.micro_pc[6] q=$abc$71600$new_n15334
.subckt or21nand_x0 i0=$abc$71600$new_n15334 i1=$abc$71600$new_n15312 i2=$abc$71600$new_n14832 nq=$abc$71600$new_n15335
.subckt and2_x1 i0=$abc$71600$new_n15335 i1=$abc$71600$new_n15333 q=$abc$71600$new_n15336
.subckt nand3_x0 i0=$abc$71600$new_n15336 i1=$abc$71600$new_n15329 i2=$abc$71600$new_n15319 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[12]
.subckt and21nor_x0 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14667 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15338
.subckt nand3_x0 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14809 i2=$abc$71600$new_n14710 nq=$abc$71600$new_n15339
.subckt nand2_x0 i0=$abc$71600$new_n15339 i1=$abc$71600$new_n15338 nq=$abc$71600$new_n15340
.subckt nor3_x0 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15341
.subckt and21nor_x0 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14706 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15342
.subckt or21nand_x0 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14707 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15343
.subckt and3_x1 i0=$abc$71600$new_n15343 i1=$abc$71600$new_n15340 i2=$abc$71600$new_n14406 q=$abc$71600$new_n15344
.subckt or3_x1 i0=$abc$71600$new_n14831 i1=$abc$71600$new_n14726 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15345
.subckt nand2_x0 i0=$abc$71600$new_n15345 i1=$abc$71600$new_n15273 nq=$abc$71600$new_n15346
.subckt or21nand_x0 i0=$abc$71600$new_n15346 i1=$abc$71600$new_n15344 i2=$abc$71600$new_n15048 nq=$abc$71600$new_n15347
.subckt or3_x1 i0=$abc$71600$new_n14779 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15348
.subckt nand2_x0 i0=$abc$71600$new_n15348 i1=$abc$71600$new_n14712 nq=$abc$71600$new_n15349
.subckt or21nand_x0 i0=$abc$71600$new_n15349 i1=$abc$71600$new_n15003 i2=$abc$71600$new_n14830 nq=$abc$71600$new_n15350
.subckt and2_x1 i0=$abc$71600$new_n15331 i1=$abc$71600$new_n15107 q=$abc$71600$new_n15351
.subckt nand2_x0 i0=$abc$71600$new_n15351 i1=$abc$71600$new_n15350 nq=$abc$71600$new_n15352
.subckt nand2_x0 i0=$abc$71600$new_n15352 i1=$abc$71600$new_n14921 nq=$abc$71600$new_n15353
.subckt and3_x1 i0=$abc$71600$new_n15311 i1=$abc$71600$new_n15030 i2=$abc$71600$new_n14908 q=$abc$71600$new_n15354
.subckt nand3_x0 i0=$abc$71600$new_n15311 i1=$abc$71600$new_n15030 i2=$abc$71600$new_n14908 nq=$abc$71600$new_n15355
.subckt and2_x1 i0=$abc$71600$new_n15355 i1=$abc$71600$new_n14672 q=$abc$71600$new_n15356
.subckt and21nor_x0 i0=$abc$71600$new_n14457 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14664 nq=$abc$71600$new_n15357
.subckt nand2_x0 i0=$abc$71600$new_n14665 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15358
.subckt and3_x1 i0=$abc$71600$new_n14759 i1=$abc$71600$new_n14665 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15359
.subckt nand3_x0 i0=$abc$71600$new_n14759 i1=$abc$71600$new_n14665 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15360
.subckt nand2_x0 i0=$abc$71600$new_n15359 i1=$abc$71600$new_n14814 nq=$abc$71600$new_n15361
.subckt or4_x1 i0=$abc$71600$new_n14799 i1=$abc$71600$new_n14784 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15362
.subckt nand4_x0 i0=$abc$71600$new_n14697 i1=$abc$71600$new_n14679 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15363
.subckt nand3_x0 i0=$abc$71600$new_n14880 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15364
.subckt nand4_x0 i0=$abc$71600$new_n15364 i1=$abc$71600$new_n15363 i2=$abc$71600$new_n15362 i3=$abc$71600$new_n15361 nq=$abc$71600$new_n15365
.subckt or21nand_x0 i0=$abc$71600$new_n15365 i1=$abc$71600$new_n15356 i2=$abc$71600$new_n14832 nq=$abc$71600$new_n15366
.subckt nand3_x0 i0=$abc$71600$new_n15338 i1=$abc$71600$new_n15259 i2=$abc$71600$new_n14932 nq=$abc$71600$new_n15367
.subckt nand2_x0 i0=$abc$71600$new_n14649 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n15368
.subckt and21nor_x0 i0=$abc$71600$new_n14649 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15369
.subckt and2_x1 i0=$abc$71600$new_n15369 i1=$abc$71600$new_n15367 q=$abc$71600$new_n15370
.subckt or21nand_x0 i0=$abc$71600$new_n15370 i1=$abc$71600$new_n15290 i2=$abc$71600$new_n14843 nq=$abc$71600$new_n15371
.subckt nand4_x0 i0=$abc$71600$new_n15371 i1=$abc$71600$new_n15366 i2=$abc$71600$new_n15353 i3=$abc$71600$new_n15347 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[13]
.subckt and3_x1 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15373
.subckt nand3_x0 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15374
.subckt and2_x1 i0=$abc$71600$new_n15374 i1=$abc$71600$new_n14531 q=$abc$71600$new_n15375
.subckt and2_x1 i0=$abc$71600$new_n15375 i1=$abc$71600$new_n15030 q=$abc$71600$new_n15376
.subckt nand3_x0 i0=$abc$71600$new_n15375 i1=$abc$71600$new_n15311 i2=$abc$71600$new_n15030 nq=$abc$71600$new_n15377
.subckt and2_x1 i0=$abc$71600$new_n14803 i1=memory_registers_m.micro_pc[5] q=$abc$71600$new_n15378
.subckt nand2_x0 i0=$abc$71600$new_n14803 i1=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15379
.subckt nand3_x0 i0=$abc$71600$new_n15379 i1=$abc$71600$new_n15377 i2=$abc$71600$new_n15316 nq=$abc$71600$new_n15380
.subckt nand4_x0 i0=$abc$71600$new_n15152 i1=$abc$71600$new_n14646 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15381
.subckt and2_x1 i0=$abc$71600$new_n15381 i1=$abc$71600$new_n14292 q=$abc$71600$new_n15382
.subckt nand3_x0 i0=$abc$71600$new_n15359 i1=$abc$71600$new_n14776 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n15383
.subckt nand2_x0 i0=$abc$71600$new_n15383 i1=$abc$71600$new_n15382 nq=$abc$71600$new_n15384
.subckt and21nor_x0 i0=$abc$71600$new_n15148 i1=$abc$71600$new_n14658 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n15385
.subckt or21nand_x0 i0=$abc$71600$new_n15274 i1=$abc$71600$new_n15191 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15386
.subckt nand2_x0 i0=$abc$71600$new_n15386 i1=$abc$71600$new_n15385 nq=$abc$71600$new_n15387
.subckt nand2_x0 i0=$abc$71600$new_n15387 i1=$abc$71600$new_n15384 nq=$abc$71600$new_n15388
.subckt nand2_x0 i0=$abc$71600$new_n15388 i1=$abc$71600$new_n15380 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[14]
.subckt and21nor_x0 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14643 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15390
.subckt or3_x1 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14747 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15391
.subckt or4_x1 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14752 i2=$abc$71600$new_n14747 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15392
.subckt nor4_x0 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14747 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15393
.subckt or4_x1 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14747 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15394
.subckt nand2_x0 i0=$abc$71600$new_n15392 i1=$abc$71600$new_n14914 nq=$abc$71600$new_n15395
.subckt and21nor_x0 i0=$abc$71600$new_n14899 i1=$abc$71600$new_n14905 i2=$abc$71600$new_n15395 nq=$abc$71600$new_n15396
.subckt and2_x1 i0=$abc$71600$new_n15396 i1=$abc$71600$new_n14925 q=$abc$71600$new_n15397
.subckt nand2_x0 i0=$abc$71600$new_n15307 i1=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15398
.subckt and21nor_x0 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14790 i2=$abc$71600$new_n15153 nq=$abc$71600$new_n15399
.subckt and2_x1 i0=$abc$71600$new_n15399 i1=$abc$71600$new_n15398 q=$abc$71600$new_n15400
.subckt nor3_x0 i0=$abc$71600$new_n14777 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15401
.subckt or4_x1 i0=$abc$71600$new_n14777 i1=$abc$71600$new_n14752 i2=$abc$71600$new_n14746 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15402
.subckt and3_x1 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 q=$abc$71600$new_n15403
.subckt nand3_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15404
.subckt and3_x1 i0=$abc$71600$new_n14800 i1=$abc$71600$new_n14667 i2=$abc$71600$new_n14642 q=$abc$71600$new_n15405
.subckt nand3_x0 i0=$abc$71600$new_n14800 i1=$abc$71600$new_n14667 i2=$abc$71600$new_n14642 nq=$abc$71600$new_n15406
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14780 q=$abc$71600$new_n15407
.subckt and2_x1 i0=$abc$71600$new_n15407 i1=$abc$71600$new_n15401 q=$abc$71600$new_n15408
.subckt nor4_x0 i0=$abc$71600$new_n15408 i1=$abc$71600$new_n15405 i2=$abc$71600$new_n15400 i3=$abc$71600$new_n15261 nq=$abc$71600$new_n15409
.subckt or21nand_x0 i0=$abc$71600$new_n14722 i1=$abc$71600$new_n15397 i2=$abc$71600$new_n15409 nq=$abc$71600$new_n15410
.subckt nand2_x0 i0=$abc$71600$new_n15410 i1=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15411
.subckt and3_x1 i0=$abc$71600$new_n14760 i1=$abc$71600$new_n14748 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15412
.subckt nand3_x0 i0=$abc$71600$new_n14760 i1=$abc$71600$new_n14748 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15413
.subckt or21nand_x0 i0=$abc$71600$new_n15412 i1=$abc$71600$new_n15390 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n15414
.subckt nand4_x0 i0=$abc$71600$new_n14656 i1=$abc$71600$new_n14640 i2=$abc$71600$new_n14585 i3=$abc$71600$new_n14531 nq=$abc$71600$new_n15415
.subckt nand3_x0 i0=$abc$71600$new_n15415 i1=$abc$71600$new_n15414 i2=$abc$71600$new_n15109 nq=$abc$71600$new_n15416
.subckt and2_x1 i0=$abc$71600$new_n15416 i1=memory_registers_m.micro_pc[6] q=$abc$71600$new_n15417
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14665 i2=$abc$71600$new_n14980 nq=$abc$71600$new_n15418
.subckt and2_x1 i0=$abc$71600$new_n15418 i1=$abc$71600$new_n15285 q=$abc$71600$new_n15419
.subckt or21nand_x0 i0=$abc$71600$new_n15419 i1=$abc$71600$new_n15417 i2=$abc$71600$new_n14843 nq=$abc$71600$new_n15420
.subckt nand2_x0 i0=$abc$71600$new_n15420 i1=$abc$71600$new_n15411 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[15]
.subckt nand4_x0 i0=$abc$71600$new_n14679 i1=$abc$71600$new_n14672 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15422
.subckt and2_x1 i0=$abc$71600$new_n14721 i1=$abc$71600$new_n14531 q=$abc$71600$new_n15423
.subckt nand2_x0 i0=$abc$71600$new_n14721 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n15424
.subckt nand3_x0 i0=$abc$71600$new_n15423 i1=$abc$71600$new_n14679 i2=$abc$71600$new_n14656 nq=$abc$71600$new_n15425
.subckt and21nor_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n15394 i2=$abc$71600$new_n14957 nq=$abc$71600$new_n15426
.subckt nand2_x0 i0=$abc$71600$new_n15426 i1=$abc$71600$new_n15379 nq=$abc$71600$new_n15427
.subckt and2_x1 i0=$abc$71600$new_n15427 i1=$abc$71600$new_n15425 q=$abc$71600$new_n15428
.subckt or21nand_x0 i0=memory_registers_m.micro_pc[8] i1=$abc$71600$new_n15428 i2=$abc$71600$new_n15080 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[16]
.subckt and2_x1 i0=$abc$71600$new_n15425 i1=$abc$71600$new_n15292 q=$abc$71600$new_n15430
.subckt or2_x1 i0=$abc$71600$new_n15430 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15431
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14642 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15432
.subckt nor2_x0 i0=$abc$71600$new_n15432 i1=$abc$71600$new_n14777 nq=$abc$71600$new_n15433
.subckt nand2_x0 i0=$abc$71600$new_n15433 i1=$abc$71600$new_n15157 nq=$abc$71600$new_n15434
.subckt nand3_x0 i0=$abc$71600$new_n14800 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14654 nq=$abc$71600$new_n15435
.subckt and2_x1 i0=$abc$71600$new_n15435 i1=$abc$71600$new_n15381 q=$abc$71600$new_n15436
.subckt nand2_x0 i0=$abc$71600$new_n15436 i1=$abc$71600$new_n15434 nq=$abc$71600$new_n15437
.subckt nand2_x0 i0=$abc$71600$new_n15437 i1=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15438
.subckt nand2_x0 i0=$abc$71600$new_n15438 i1=$abc$71600$new_n15431 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[17]
.subckt nand2_x0 i0=$abc$71600$new_n15236 i1=$abc$71600$new_n14776 nq=$abc$71600$new_n15440
.subckt nand3_x0 i0=$abc$71600$new_n15168 i1=$abc$71600$new_n15167 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15441
.subckt or21nand_x0 i0=$abc$71600$new_n14757 i1=$abc$71600$new_n14646 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15442
.subckt and21nor_x0 i0=$abc$71600$new_n14758 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15443
.subckt and21nor_x0 i0=$abc$71600$new_n15442 i1=$abc$71600$new_n15170 i2=$abc$71600$new_n14722 nq=$abc$71600$new_n15444
.subckt nand2_x0 i0=$abc$71600$new_n15444 i1=$abc$71600$new_n15441 nq=$abc$71600$new_n15445
.subckt nor3_x0 i0=$abc$71600$new_n14759 i1=$abc$71600$new_n14747 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15446
.subckt or3_x1 i0=$abc$71600$new_n14759 i1=$abc$71600$new_n14747 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15447
.subckt and2_x1 i0=$abc$71600$new_n15447 i1=$abc$71600$new_n14900 q=$abc$71600$new_n15448
.subckt or3_x1 i0=$abc$71600$new_n14980 i1=$abc$71600$new_n14862 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15449
.subckt or21nand_x0 i0=$abc$71600$new_n15118 i1=$abc$71600$new_n15448 i2=$abc$71600$new_n15449 nq=$abc$71600$new_n15450
.subckt nand2_x0 i0=$abc$71600$new_n15450 i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15451
.subckt or21nand_x0 i0=$abc$71600$new_n15128 i1=$abc$71600$new_n15123 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15452
.subckt or21nand_x0 i0=$abc$71600$new_n14857 i1=$abc$71600$new_n15196 i2=$abc$71600$new_n15096 nq=$abc$71600$new_n15453
.subckt and2_x1 i0=$abc$71600$new_n15453 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15454
.subckt and2_x1 i0=$abc$71600$new_n15454 i1=$abc$71600$new_n15452 q=$abc$71600$new_n15455
.subckt nand4_x0 i0=$abc$71600$new_n15455 i1=$abc$71600$new_n15451 i2=$abc$71600$new_n15445 i3=$abc$71600$new_n15440 nq=$abc$71600$new_n15456
.subckt or4_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14679 i2=$abc$71600$new_n14654 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15457
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14873 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n15458
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14864 i2=$abc$71600$new_n15458 nq=$abc$71600$new_n15459
.subckt and2_x1 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14862 q=$abc$71600$new_n15460
.subckt and21nor_x0 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14862 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15461
.subckt or2_x1 i0=$abc$71600$new_n15461 i1=memory_registers_m.micro_pc[4] q=$abc$71600$new_n15462
.subckt and3_x1 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14748 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15463
.subckt or21nand_x0 i0=$abc$71600$new_n15463 i1=$abc$71600$new_n15462 i2=$abc$71600$new_n15139 nq=$abc$71600$new_n15464
.subckt nand2_x0 i0=$abc$71600$new_n15464 i1=$abc$71600$new_n15459 nq=$abc$71600$new_n15465
.subckt and21nor_x0 i0=$abc$71600$new_n15464 i1=$abc$71600$new_n15459 i2=$abc$71600$new_n14957 nq=$abc$71600$new_n15466
.subckt and2_x1 i0=$abc$71600$new_n14862 i1=$abc$71600$new_n14744 q=$abc$71600$new_n15467
.subckt nand2_x0 i0=$abc$71600$new_n14862 i1=$abc$71600$new_n14744 nq=$abc$71600$new_n15468
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n15467 i1=$abc$71600$new_n14811 q=$abc$71600$new_n15469
.subckt or21nand_x0 i0=$abc$71600$new_n14718 i1=$abc$71600$new_n15469 i2=$abc$71600$new_n14851 nq=$abc$71600$new_n15470
.subckt nand2_x0 i0=$abc$71600$new_n15470 i1=$abc$71600$new_n14966 nq=$abc$71600$new_n15471
.subckt nand2_x0 i0=$abc$71600$new_n15471 i1=$abc$71600$new_n14292 nq=$abc$71600$new_n15472
.subckt and21nor_x0 i0=$abc$71600$new_n15465 i1=$abc$71600$new_n14956 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15473
.subckt and4_x1 i0=$abc$71600$new_n14721 i1=$abc$71600$new_n14530 i2=$abc$71600$new_n14527 i3=$abc$71600$new_n14500 q=$abc$71600$new_n15474
.subckt and3_x1 i0=$abc$71600$new_n15257 i1=$abc$71600$new_n14872 i2=$abc$71600$new_n14500 q=$abc$71600$new_n15475
.subckt or21nand_x0 i0=$abc$71600$new_n15099 i1=$abc$71600$new_n14915 i2=$abc$71600$new_n14672 nq=$abc$71600$new_n15476
.subckt or21nand_x0 i0=$abc$71600$new_n14950 i1=$abc$71600$new_n15077 i2=$abc$71600$new_n15476 nq=$abc$71600$new_n15477
.subckt and21nor_x0 i0=$abc$71600$new_n14273 i1=$abc$71600$new_n15477 i2=$abc$71600$new_n15475 nq=$abc$71600$new_n15478
.subckt nand3_x0 i0=$abc$71600$new_n15478 i1=$abc$71600$new_n15473 i2=$abc$71600$new_n15471 nq=$abc$71600$new_n15479
.subckt and2_x1 i0=$abc$71600$new_n15479 i1=$abc$71600$new_n15456 q=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[22]
.subckt and21nor_x0 i0=$abc$71600$new_n14865 i1=$abc$71600$new_n14868 i2=$abc$71600$new_n15095 nq=$abc$71600$new_n15481
.subckt and2_x1 i0=$abc$71600$new_n14880 i1=$abc$71600$new_n14828 q=$abc$71600$new_n15482
.subckt or21nand_x0 i0=$abc$71600$new_n15482 i1=$abc$71600$new_n14993 i2=$abc$71600$new_n14273 nq=$abc$71600$new_n15483
.subckt nand4_x0 i0=$abc$71600$new_n15144 i1=$abc$71600$new_n14727 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15484
.subckt nand2_x0 i0=$abc$71600$new_n15484 i1=$abc$71600$new_n15483 nq=$abc$71600$new_n15485
.subckt nor4_x0 i0=$abc$71600$new_n15485 i1=$abc$71600$new_n15481 i2=$abc$71600$new_n15472 i3=$abc$71600$new_n15466 nq=$abc$71600$new_n15486
.subckt or21nand_x0 i0=$abc$71600$new_n14657 i1=$abc$71600$new_n14931 i2=$abc$71600$new_n14991 nq=$abc$71600$new_n15487
.subckt or21nand_x0 i0=$abc$71600$new_n15487 i1=$abc$71600$new_n15393 i2=$abc$71600$new_n15257 nq=$abc$71600$new_n15488
.subckt nor3_x0 i0=$abc$71600$new_n15187 i1=$abc$71600$new_n14808 i2=$abc$71600$new_n14685 nq=$abc$71600$new_n15489
.subckt and21nor_x0 i0=$abc$71600$new_n15098 i1=$abc$71600$new_n15188 i2=$abc$71600$new_n15404 nq=$abc$71600$new_n15490
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14862 i2=$abc$71600$new_n14645 nq=$abc$71600$new_n15491
.subckt and2_x1 i0=$abc$71600$new_n15491 i1=$abc$71600$new_n14751 q=$abc$71600$new_n15492
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14783 q=$abc$71600$new_n15493
.subckt and21nor_x0 i0=$abc$71600$new_n14717 i1=$abc$71600$new_n15493 i2=$abc$71600$new_n14794 nq=$abc$71600$new_n15494
.subckt nand2_x0 i0=$abc$71600$new_n15494 i1=$abc$71600$new_n14817 nq=$abc$71600$new_n15495
.subckt or21nand_x0 i0=$abc$71600$new_n15166 i1=$abc$71600$new_n14731 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n15496
.subckt or21nand_x0 i0=$abc$71600$new_n15164 i1=$abc$71600$new_n14778 i2=$abc$71600$new_n14765 nq=$abc$71600$new_n15497
.subckt nand2_x0 i0=$abc$71600$new_n15497 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n15498
.subckt nand2_x0 i0=$abc$71600$new_n15498 i1=$abc$71600$new_n15496 nq=$abc$71600$new_n15499
.subckt and21nor_x0 i0=$abc$71600$new_n14670 i1=$abc$71600$new_n14663 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15500
.subckt nor4_x0 i0=$abc$71600$new_n15500 i1=$abc$71600$new_n15492 i2=$abc$71600$new_n15199 i3=$abc$71600$new_n15128 nq=$abc$71600$new_n15501
.subckt or2_x1 i0=$abc$71600$new_n15501 i1=$abc$71600$new_n14967 q=$abc$71600$new_n15502
.subckt or21nand_x0 i0=$abc$71600$new_n14694 i1=$abc$71600$new_n14963 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n15503
.subckt and21nor_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n15495 i2=$abc$71600$new_n15490 nq=$abc$71600$new_n15504
.subckt and21nor_x0 i0=$abc$71600$new_n15499 i1=$abc$71600$new_n14721 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n15505
.subckt and4_x1 i0=$abc$71600$new_n15505 i1=$abc$71600$new_n15504 i2=$abc$71600$new_n15503 i3=$abc$71600$new_n15488 q=$abc$71600$new_n15506
.subckt and2_x1 i0=$abc$71600$new_n15506 i1=$abc$71600$new_n15502 q=$abc$71600$new_n15507
.subckt nor2_x0 i0=$abc$71600$new_n15507 i1=$abc$71600$new_n15486 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[23]
.subckt or21nand_x0 i0=$abc$71600$new_n14850 i1=$abc$71600$new_n14853 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15509
.subckt nand4_x0 i0=$abc$71600$new_n14642 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15510
.subckt nand3_x0 i0=$abc$71600$new_n15510 i1=$abc$71600$new_n15459 i2=$abc$71600$new_n15141 nq=$abc$71600$new_n15511
.subckt nand2_x0 i0=$abc$71600$new_n15511 i1=$abc$71600$new_n14956 nq=$abc$71600$new_n15512
.subckt nand4_x0 i0=$abc$71600$new_n14779 i1=$abc$71600$new_n14763 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15513
.subckt nand3_x0 i0=$abc$71600$new_n15513 i1=$abc$71600$new_n14858 i2=$abc$71600$new_n14856 nq=$abc$71600$new_n15514
.subckt or21nand_x0 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15515
.subckt nand3_x0 i0=$abc$71600$new_n14911 i1=$abc$71600$new_n14703 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15516
.subckt and21nor_x0 i0=$abc$71600$new_n14732 i1=$abc$71600$new_n14948 i2=$abc$71600$new_n14835 nq=$abc$71600$new_n15517
.subckt and2_x1 i0=$abc$71600$new_n15517 i1=$abc$71600$new_n15516 q=$abc$71600$new_n15518
.subckt and21nor_x0 i0=$abc$71600$new_n15094 i1=$abc$71600$new_n15514 i2=$abc$71600$new_n15518 nq=$abc$71600$new_n15519
.subckt nand3_x0 i0=$abc$71600$new_n15519 i1=$abc$71600$new_n15512 i2=$abc$71600$new_n15509 nq=$abc$71600$new_n15520
.subckt nand2_x0 i0=$abc$71600$new_n15520 i1=$abc$71600$new_n14292 nq=$abc$71600$new_n15521
.subckt nand2_x0 i0=$abc$71600$new_n14817 i1=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15522
.subckt and21nor_x0 i0=$abc$71600$new_n14406 i1=$abc$71600$new_n15496 i2=$abc$71600$new_n14922 nq=$abc$71600$new_n15523
.subckt nand2_x0 i0=$abc$71600$new_n15523 i1=$abc$71600$new_n15522 nq=$abc$71600$new_n15524
.subckt nand2_x0 i0=$abc$71600$new_n15524 i1=$abc$71600$new_n15521 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[24]
.subckt nand4_x0 i0=$abc$71600$new_n15257 i1=$abc$71600$new_n14929 i2=$abc$71600$new_n14749 i3=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15526
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n14649 i2=$abc$71600$new_n15424 nq=$abc$71600$new_n15527
.subckt nand2_x0 i0=$abc$71600$new_n15527 i1=$abc$71600$new_n15183 nq=$abc$71600$new_n15528
.subckt nand2_x0 i0=$abc$71600$new_n15528 i1=$abc$71600$new_n15526 nq=$abc$71600$new_n15529
.subckt or21nand_x0 i0=$abc$71600$new_n15529 i1=$abc$71600$new_n15490 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15530
.subckt nand3_x0 i0=$abc$71600$new_n15023 i1=$abc$71600$new_n14843 i2=$abc$71600$new_n14830 nq=$abc$71600$new_n15531
.subckt nand2_x0 i0=$abc$71600$new_n15531 i1=$abc$71600$new_n15530 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[25]
.subckt and3_x1 i0=$abc$71600$new_n14979 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15533
.subckt nand3_x0 i0=$abc$71600$new_n14979 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15534
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n14655 i2=$abc$71600$new_n14799 nq=$abc$71600$new_n15535
.subckt nand2_x0 i0=$abc$71600$new_n15535 i1=$abc$71600$new_n15156 nq=$abc$71600$new_n15536
.subckt nand4_x0 i0=$abc$71600$new_n14672 i1=$abc$71600$new_n14656 i2=$abc$71600$new_n14640 i3=$abc$71600$new_n14585 nq=$abc$71600$new_n15537
.subckt nand3_x0 i0=$abc$71600$new_n15537 i1=$abc$71600$new_n15536 i2=$abc$71600$new_n15534 nq=$abc$71600$new_n15538
.subckt nand2_x0 i0=$abc$71600$new_n15538 i1=$abc$71600$new_n15048 nq=$abc$71600$new_n15539
.subckt xor2_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 q=$abc$71600$new_n15540
.subckt nexor2_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 nq=$abc$71600$new_n15541
.subckt nand2_x0 i0=$abc$71600$new_n15541 i1=$abc$71600$new_n14806 nq=$abc$71600$new_n15542
.subckt nand4_x0 i0=$abc$71600$new_n14783 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15543
.subckt and21nor_x0 i0=$abc$71600$new_n15543 i1=$abc$71600$new_n15542 i2=$abc$71600$new_n15317 nq=$abc$71600$new_n15544
.subckt and2_x1 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14798 q=$abc$71600$new_n15545
.subckt nand2_x0 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14798 nq=$abc$71600$new_n15546
.subckt and3_x1 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14798 i2=$abc$71600$new_n14500 q=$abc$71600$new_n15547
.subckt nand3_x0 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n14798 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15548
.subckt and4_x1 i0=$abc$71600$new_n15547 i1=$abc$71600$new_n14675 i2=$abc$71600$new_n14620 i3=memory_registers_m.micro_pc[3] q=$abc$71600$new_n15549
.subckt nor3_x0 i0=$abc$71600$new_n14777 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n15550
.subckt and3_x1 i0=$abc$71600$new_n15550 i1=$abc$71600$new_n14710 i2=$abc$71600$new_n14646 q=$abc$71600$new_n15551
.subckt nor3_x0 i0=$abc$71600$new_n15551 i1=$abc$71600$new_n15549 i2=$abc$71600$new_n15544 nq=$abc$71600$new_n15552
.subckt nand2_x0 i0=$abc$71600$new_n15552 i1=$abc$71600$new_n15539 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[34]
.subckt and3_x1 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15554
.subckt or3_x1 i0=$abc$71600$new_n14928 i1=$abc$71600$new_n14781 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15555
.subckt and2_x1 i0=$abc$71600$new_n14725 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15556
.subckt nand2_x0 i0=$abc$71600$new_n14725 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15557
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14725 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15558
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14727 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15559
.subckt nand2_x0 i0=$abc$71600$new_n14807 i1=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15560
.subckt and21nor_x0 i0=$abc$71600$new_n15558 i1=$abc$71600$new_n15555 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n15561
.subckt and21nor_x0 i0=$abc$71600$new_n15561 i1=$abc$71600$new_n15560 i2=$abc$71600$new_n15554 nq=$abc$71600$new_n15562
.subckt or21nand_x0 i0=$abc$71600$new_n14406 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14832 nq=$abc$71600$new_n15563
.subckt and2_x1 i0=$abc$71600$new_n15048 i1=$abc$71600$new_n14672 q=$abc$71600$new_n15564
.subckt nand4_x0 i0=$abc$71600$new_n15564 i1=$abc$71600$new_n14656 i2=$abc$71600$new_n14633 i3=$abc$71600$new_n14621 nq=$abc$71600$new_n15565
.subckt or21nand_x0 i0=$abc$71600$new_n15562 i1=$abc$71600$new_n15563 i2=$abc$71600$new_n15565 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[35]
.subckt nand3_x0 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n14727 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15567
.subckt or4_x1 i0=$abc$71600$new_n14746 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15568
.subckt nand2_x0 i0=$abc$71600$new_n15568 i1=$abc$71600$new_n15567 nq=$abc$71600$new_n15569
.subckt nand2_x0 i0=$abc$71600$new_n15569 i1=$abc$71600$new_n14406 nq=$abc$71600$new_n15570
.subckt nand2_x0 i0=$abc$71600$new_n15570 i1=$abc$71600$new_n15345 nq=$abc$71600$new_n15571
.subckt nand2_x0 i0=$abc$71600$new_n15571 i1=$abc$71600$new_n15048 nq=$abc$71600$new_n15572
.subckt and4_x1 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14672 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15573
.subckt nand4_x0 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14672 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15574
.subckt nand2_x0 i0=$abc$71600$new_n15574 i1=$abc$71600$new_n15362 nq=$abc$71600$new_n15575
.subckt or21nand_x0 i0=$abc$71600$new_n15575 i1=$abc$71600$new_n15554 i2=$abc$71600$new_n14832 nq=$abc$71600$new_n15576
.subckt or2_x1 i0=$abc$71600$new_n14875 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15577
.subckt or3_x1 i0=$abc$71600$new_n14875 i1=$abc$71600$new_n14831 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15578
.subckt and21nor_x0 i0=$abc$71600$new_n15578 i1=$abc$71600$new_n15107 i2=$abc$71600$new_n14922 nq=$abc$71600$new_n15579
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14704 nq=$abc$71600$new_n15580
.subckt and3_x1 i0=$abc$71600$new_n14704 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15581
.subckt or21nand_x0 i0=$abc$71600$new_n15581 i1=$abc$71600$new_n15058 i2=$abc$71600$new_n14364 nq=$abc$71600$new_n15582
.subckt and21nor_x0 i0=$abc$71600$new_n15582 i1=$abc$71600$new_n15338 i2=$abc$71600$new_n15001 nq=$abc$71600$new_n15583
.subckt and21nor_x0 i0=$abc$71600$new_n15368 i1=$abc$71600$new_n15583 i2=$abc$71600$new_n15579 nq=$abc$71600$new_n15584
.subckt nand3_x0 i0=$abc$71600$new_n15584 i1=$abc$71600$new_n15576 i2=$abc$71600$new_n15572 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[36]
.subckt nand3_x0 i0=$abc$71600$new_n15316 i1=$abc$71600$new_n14684 i2=$abc$71600$new_n14681 nq=$abc$71600$new_n15586
.subckt and2_x1 i0=$abc$71600$new_n15056 i1=$abc$71600$new_n14687 q=$abc$71600$new_n15587
.subckt or21nand_x0 i0=$abc$71600$new_n15056 i1=$abc$71600$new_n15317 i2=$abc$71600$new_n15586 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70263
.subckt nand3_x0 i0=$abc$71600$new_n15545 i1=$abc$71600$new_n14681 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15589
.subckt and4_x1 i0=$abc$71600$new_n15048 i1=$abc$71600$new_n14530 i2=$abc$71600$new_n14527 i3=memory_registers_m.micro_pc[6] q=$abc$71600$new_n15590
.subckt nand2_x0 i0=$abc$71600$new_n15590 i1=$abc$71600$new_n14631 nq=$abc$71600$new_n15591
.subckt and3_x1 i0=$abc$71600$new_n15257 i1=$abc$71600$new_n14500 i2=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15592
.subckt or21nand_x0 i0=$abc$71600$new_n15592 i1=$abc$71600$new_n15590 i2=$abc$71600$new_n14631 nq=$abc$71600$new_n15593
.subckt and2_x1 i0=$abc$71600$new_n15593 i1=$abc$71600$new_n15589 q=$abc$71600$new_n15594
.subckt or21nand_x0 i0=$abc$71600$new_n15317 i1=$abc$71600$new_n15587 i2=$abc$71600$new_n15594 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[37]
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14642 q=$abc$71600$new_n15596
.subckt nand2_x0 i0=$abc$71600$new_n15596 i1=$abc$71600$new_n15592 nq=$abc$71600$new_n15597
.subckt nand4_x0 i0=$abc$71600$new_n15257 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14642 i3=$abc$71600$new_n14292 nq=$abc$71600$new_n15598
.subckt and2_x1 i0=$abc$71600$new_n15598 i1=$abc$71600$new_n15591 q=$abc$71600$new_n15599
.subckt nand2_x0 i0=$abc$71600$new_n15599 i1=$abc$71600$new_n15597 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[38]
.subckt or21nand_x0 i0=$abc$71600$new_n14631 i1=$abc$71600$new_n14637 i2=$abc$71600$new_n15590 nq=$abc$71600$new_n15601
.subckt nand2_x0 i0=$abc$71600$new_n15601 i1=$abc$71600$new_n15598 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[39]
.subckt nor4_x0 i0=$abc$71600$new_n14722 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15603
.subckt nand4_x0 i0=$abc$71600$new_n15316 i1=$abc$71600$new_n14751 i2=$abc$71600$new_n14654 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15604
.subckt inv_x0 i=$abc$71600$new_n15604 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70689
.subckt nand4_x0 i0=$abc$71600$new_n15054 i1=$abc$71600$new_n14723 i2=$abc$71600$new_n14642 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15606
.subckt nand3_x0 i0=$abc$71600$new_n15606 i1=$abc$71600$new_n15604 i2=$abc$71600$new_n15586 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[53]
.subckt and4_x1 i0=$abc$71600$new_n15316 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15608
.subckt nand4_x0 i0=$abc$71600$new_n15316 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15609
.subckt nand2_x0 i0=$abc$71600$new_n15608 i1=$abc$71600$new_n14727 nq=$abc$71600$new_n15610
.subckt inv_x0 i=$abc$71600$new_n15610 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69873
.subckt nand3_x0 i0=$abc$71600$new_n15564 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14667 nq=$abc$71600$new_n15612
.subckt or21nand_x0 i0=$abc$71600$new_n14728 i1=$abc$71600$new_n15609 i2=$abc$71600$new_n15612 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[65]
.subckt nand3_x0 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15614
.subckt nand2_x0 i0=$abc$71600$new_n14685 i1=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15615
.subckt and21nor_x0 i0=$abc$71600$new_n15129 i1=$abc$71600$new_n15614 i2=$abc$71600$new_n15615 nq=$abc$71600$new_n15616
.subckt or21nand_x0 i0=$abc$71600$new_n15616 i1=$abc$71600$new_n15573 i2=$abc$71600$new_n14832 nq=$abc$71600$new_n15617
.subckt nand2_x0 i0=$abc$71600$new_n15617 i1=$abc$71600$new_n15612 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[66]
.subckt nor3_x0 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14759 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15619
.subckt or3_x1 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14759 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15620
.subckt or21nand_x0 i0=$abc$71600$new_n15619 i1=$abc$71600$new_n15463 i2=$abc$71600$new_n14934 nq=$abc$71600$new_n15621
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14930 i2=$abc$71600$new_n15556 nq=$abc$71600$new_n15622
.subckt or2_x1 i0=$abc$71600$new_n15622 i1=$abc$71600$new_n14815 q=$abc$71600$new_n15623
.subckt nand2_x0 i0=$abc$71600$new_n15623 i1=$abc$71600$new_n15621 nq=$abc$71600$new_n15624
.subckt nand2_x0 i0=$abc$71600$new_n15135 i1=$abc$71600$new_n14672 nq=$abc$71600$new_n15625
.subckt and21nor_x0 i0=$abc$71600$new_n14839 i1=$abc$71600$new_n15559 i2=$abc$71600$new_n15625 nq=$abc$71600$new_n15626
.subckt or21nand_x0 i0=$abc$71600$new_n15626 i1=$abc$71600$new_n15624 i2=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15627
.subckt nand2_x0 i0=$abc$71600$new_n15443 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n15628
.subckt or21nand_x0 i0=$abc$71600$new_n14644 i1=$abc$71600$new_n14910 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n15629
.subckt nor2_x0 i0=$abc$71600$new_n14725 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15630
.subckt nor2_x0 i0=$abc$71600$new_n15630 i1=$abc$71600$new_n14752 nq=$abc$71600$new_n15631
.subckt nand2_x0 i0=$abc$71600$new_n15631 i1=$abc$71600$new_n15286 nq=$abc$71600$new_n15632
.subckt and2_x1 i0=$abc$71600$new_n15632 i1=$abc$71600$new_n15628 q=$abc$71600$new_n15633
.subckt and3_x1 i0=$abc$71600$new_n15633 i1=$abc$71600$new_n15629 i2=$abc$71600$new_n15130 q=$abc$71600$new_n15634
.subckt or2_x1 i0=$abc$71600$new_n15634 i1=$abc$71600$new_n14777 q=$abc$71600$new_n15635
.subckt or21nand_x0 i0=$abc$71600$new_n14660 i1=$abc$71600$new_n14702 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15636
.subckt nand2_x0 i0=$abc$71600$new_n15636 i1=$abc$71600$new_n15568 nq=$abc$71600$new_n15637
.subckt nand2_x0 i0=$abc$71600$new_n15637 i1=$abc$71600$new_n14721 nq=$abc$71600$new_n15638
.subckt and21nor_x0 i0=$abc$71600$new_n15394 i1=$abc$71600$new_n15354 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15639
.subckt and4_x1 i0=$abc$71600$new_n14725 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15640
.subckt or21nand_x0 i0=$abc$71600$new_n15640 i1=$abc$71600$new_n15639 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15641
.subckt and3_x1 i0=$abc$71600$new_n15641 i1=$abc$71600$new_n15638 i2=$abc$71600$new_n15627 q=$abc$71600$new_n15642
.subckt and2_x1 i0=$abc$71600$new_n15642 i1=$abc$71600$new_n15635 q=$abc$71600$new_n15643
.subckt or21nand_x0 i0=$abc$71600$new_n14718 i1=$abc$71600$new_n15296 i2=$abc$71600$new_n15129 nq=$abc$71600$new_n15644
.subckt and2_x1 i0=$abc$71600$new_n15644 i1=$abc$71600$new_n14406 q=$abc$71600$new_n15645
.subckt nand2_x0 i0=$abc$71600$new_n15644 i1=$abc$71600$new_n14406 nq=$abc$71600$new_n15646
.subckt nand2_x0 i0=$abc$71600$new_n14870 i1=$abc$71600$new_n14867 nq=$abc$71600$new_n15647
.subckt or21nand_x0 i0=$abc$71600$new_n14662 i1=$abc$71600$new_n15647 i2=$abc$71600$new_n14830 nq=$abc$71600$new_n15648
.subckt nand3_x0 i0=$abc$71600$new_n15051 i1=$abc$71600$new_n15019 i2=$abc$71600$new_n14803 nq=$abc$71600$new_n15649
.subckt nand2_x0 i0=$abc$71600$new_n15649 i1=$abc$71600$new_n14798 nq=$abc$71600$new_n15650
.subckt nand2_x0 i0=$abc$71600$new_n15650 i1=$abc$71600$new_n15648 nq=$abc$71600$new_n15651
.subckt or21nand_x0 i0=$abc$71600$new_n15651 i1=$abc$71600$new_n15645 i2=$abc$71600$new_n14843 nq=$abc$71600$new_n15652
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n15166 i2=$abc$71600$new_n15288 nq=$abc$71600$new_n15653
.subckt nand2_x0 i0=$abc$71600$new_n15653 i1=$abc$71600$new_n15376 nq=$abc$71600$new_n15654
.subckt and2_x1 i0=$abc$71600$new_n15311 i1=$abc$71600$new_n15100 q=$abc$71600$new_n15655
.subckt nand2_x0 i0=$abc$71600$new_n15311 i1=$abc$71600$new_n15100 nq=$abc$71600$new_n15656
.subckt and21nor_x0 i0=$abc$71600$new_n15655 i1=$abc$71600$new_n15378 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15657
.subckt and2_x1 i0=$abc$71600$new_n15657 i1=$abc$71600$new_n15654 q=$abc$71600$new_n15658
.subckt nand3_x0 i0=$abc$71600$new_n15657 i1=$abc$71600$new_n15654 i2=$abc$71600$new_n14832 nq=$abc$71600$new_n15659
.subckt or2_x1 i0=$abc$71600$new_n14899 i1=$abc$71600$new_n14644 q=$abc$71600$new_n15660
.subckt and21nor_x0 i0=$abc$71600$new_n14624 i1=$abc$71600$new_n14656 i2=$abc$71600$new_n14837 nq=$abc$71600$new_n15661
.subckt or3_x1 i0=$abc$71600$new_n14872 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 q=$abc$71600$new_n15662
.subckt and2_x1 i0=$abc$71600$new_n15662 i1=$abc$71600$new_n15661 q=$abc$71600$new_n15663
.subckt and4_x1 i0=$abc$71600$new_n15603 i1=$abc$71600$new_n14675 i2=$abc$71600$new_n14620 i3=memory_registers_m.micro_pc[3] q=$abc$71600$new_n15664
.subckt and21nor_x0 i0=$abc$71600$new_n15660 i1=$abc$71600$new_n15663 i2=$abc$71600$new_n15664 nq=$abc$71600$new_n15665
.subckt and3_x1 i0=$abc$71600$new_n15665 i1=$abc$71600$new_n15659 i2=$abc$71600$new_n15652 q=$abc$71600$new_n15666
.subckt or21nand_x0 i0=$abc$71600$new_n14292 i1=$abc$71600$new_n15643 i2=$abc$71600$new_n15666 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[71]
.subckt or21nand_x0 i0=$abc$71600$new_n14806 i1=$abc$71600$new_n14899 i2=$abc$71600$new_n14830 nq=$abc$71600$new_n15668
.subckt and21nor_x0 i0=$abc$71600$new_n15134 i1=$abc$71600$new_n15172 i2=$abc$71600$new_n15668 nq=$abc$71600$new_n15669
.subckt or21nand_x0 i0=$abc$71600$new_n15656 i1=$abc$71600$new_n14802 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15670
.subckt and21nor_x0 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n14667 i2=$abc$71600$new_n15373 nq=$abc$71600$new_n15671
.subckt nand2_x0 i0=$abc$71600$new_n15671 i1=$abc$71600$new_n15653 nq=$abc$71600$new_n15672
.subckt and21nor_x0 i0=$abc$71600$new_n14672 i1=$abc$71600$new_n15672 i2=$abc$71600$new_n15669 nq=$abc$71600$new_n15673
.subckt nand2_x0 i0=$abc$71600$new_n15673 i1=$abc$71600$new_n15670 nq=$abc$71600$new_n15674
.subckt nand3_x0 i0=$abc$71600$new_n15051 i1=$abc$71600$new_n15019 i2=$abc$71600$new_n14663 nq=$abc$71600$new_n15675
.subckt nand2_x0 i0=$abc$71600$new_n15675 i1=$abc$71600$new_n14798 nq=$abc$71600$new_n15676
.subckt nand2_x0 i0=$abc$71600$new_n15298 i1=$abc$71600$new_n14867 nq=$abc$71600$new_n15677
.subckt and21nor_x0 i0=$abc$71600$new_n14830 i1=$abc$71600$new_n15677 i2=$abc$71600$new_n15533 nq=$abc$71600$new_n15678
.subckt nand3_x0 i0=$abc$71600$new_n15678 i1=$abc$71600$new_n15676 i2=$abc$71600$new_n15646 nq=$abc$71600$new_n15679
.subckt mux2_x1 cmd=$abc$71600$new_n14273 i0=$abc$71600$new_n15679 i1=$abc$71600$new_n15674 q=$abc$71600$new_n15680
.subckt nand2_x0 i0=$abc$71600$new_n15680 i1=$abc$71600$new_n14292 nq=$abc$71600$new_n15681
.subckt nand3_x0 i0=$abc$71600$new_n15271 i1=$abc$71600$new_n15173 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15682
.subckt and2_x1 i0=$abc$71600$new_n14888 i1=$abc$71600$new_n14670 q=$abc$71600$new_n15683
.subckt and21nor_x0 i0=$abc$71600$new_n14710 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15684
.subckt and2_x1 i0=$abc$71600$new_n15684 i1=$abc$71600$new_n15289 q=$abc$71600$new_n15685
.subckt and21nor_x0 i0=$abc$71600$new_n15685 i1=$abc$71600$new_n15683 i2=$abc$71600$new_n14777 nq=$abc$71600$new_n15686
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14931 i2=$abc$71600$new_n15558 nq=$abc$71600$new_n15687
.subckt and4_x1 i0=$abc$71600$new_n14721 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14499 i3=$abc$71600$new_n14497 q=$abc$71600$new_n15688
.subckt nand4_x0 i0=$abc$71600$new_n14721 i1=$abc$71600$new_n14531 i2=$abc$71600$new_n14499 i3=$abc$71600$new_n14497 nq=$abc$71600$new_n15689
.subckt and21nor_x0 i0=$abc$71600$new_n14807 i1=$abc$71600$new_n15447 i2=$abc$71600$new_n15689 nq=$abc$71600$new_n15690
.subckt or21nand_x0 i0=$abc$71600$new_n14806 i1=$abc$71600$new_n15446 i2=$abc$71600$new_n15688 nq=$abc$71600$new_n15691
.subckt and21nor_x0 i0=$abc$71600$new_n15682 i1=$abc$71600$new_n15686 i2=$abc$71600$new_n15690 nq=$abc$71600$new_n15692
.subckt and21nor_x0 i0=$abc$71600$new_n15559 i1=$abc$71600$new_n14839 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15693
.subckt and2_x1 i0=$abc$71600$new_n15693 i1=$abc$71600$new_n15687 q=$abc$71600$new_n15694
.subckt or21nand_x0 i0=$abc$71600$new_n15694 i1=$abc$71600$new_n15639 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15695
.subckt nand2_x0 i0=$abc$71600$new_n15695 i1=$abc$71600$new_n15692 nq=$abc$71600$new_n15696
.subckt or4_x1 i0=$abc$71600$new_n14831 i1=$abc$71600$new_n14619 i2=$abc$71600$new_n14587 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15697
.subckt nand4_x0 i0=$abc$71600$new_n14798 i1=$abc$71600$new_n14675 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15698
.subckt and2_x1 i0=$abc$71600$new_n15698 i1=$abc$71600$new_n15697 q=$abc$71600$new_n15699
.subckt nand3_x0 i0=$abc$71600$new_n15699 i1=$abc$71600$new_n15623 i2=$abc$71600$new_n15621 nq=$abc$71600$new_n15700
.subckt and2_x1 i0=$abc$71600$new_n15700 i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n15701
.subckt or21nand_x0 i0=$abc$71600$new_n15701 i1=$abc$71600$new_n15696 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15702
.subckt nand2_x0 i0=$abc$71600$new_n15702 i1=$abc$71600$new_n15681 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[72]
.subckt nor3_x0 i0=$abc$71600$new_n15114 i1=$abc$71600$new_n14910 i2=$abc$71600$new_n14644 nq=$abc$71600$new_n15704
.subckt or3_x1 i0=$abc$71600$new_n15114 i1=$abc$71600$new_n14910 i2=$abc$71600$new_n14644 q=$abc$71600$new_n15705
.subckt or21nand_x0 i0=memory_registers_m.micro_pc[4] i1=$abc$71600$new_n15704 i2=$abc$71600$new_n15173 nq=$abc$71600$new_n15706
.subckt or21nand_x0 i0=$abc$71600$new_n15706 i1=$abc$71600$new_n15341 i2=$abc$71600$new_n14800 nq=$abc$71600$new_n15707
.subckt nor2_x0 i0=$abc$71600$new_n14866 i1=$abc$71600$new_n14802 nq=$abc$71600$new_n15708
.subckt and21nor_x0 i0=$abc$71600$new_n14630 i1=$abc$71600$new_n14703 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n15709
.subckt or4_x1 i0=$abc$71600$new_n15050 i1=$abc$71600$new_n14866 i2=$abc$71600$new_n14802 i3=memory_registers_m.micro_pc[5] q=$abc$71600$new_n15710
.subckt and2_x1 i0=$abc$71600$new_n15710 i1=memory_registers_m.micro_pc[6] q=$abc$71600$new_n15711
.subckt or4_x1 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14759 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15712
.subckt and21nor_x0 i0=$abc$71600$new_n14500 i1=$abc$71600$new_n14660 i2=$abc$71600$new_n14831 nq=$abc$71600$new_n15713
.subckt and21nor_x0 i0=$abc$71600$new_n15713 i1=$abc$71600$new_n15712 i2=$abc$71600$new_n14844 nq=$abc$71600$new_n15714
.subckt or21nand_x0 i0=$abc$71600$new_n15709 i1=$abc$71600$new_n15711 i2=$abc$71600$new_n15714 nq=$abc$71600$new_n15715
.subckt and3_x1 i0=$abc$71600$new_n15146 i1=memory_registers_m.micro_pc[5] i2=$abc$71600$new_n14292 q=$abc$71600$new_n15716
.subckt nand3_x0 i0=$abc$71600$new_n15716 i1=$abc$71600$new_n15304 i2=$abc$71600$new_n14689 nq=$abc$71600$new_n15717
.subckt and2_x1 i0=$abc$71600$new_n15717 i1=$abc$71600$new_n15715 q=$abc$71600$new_n15718
.subckt nand2_x0 i0=$abc$71600$new_n15094 i1=$abc$71600$new_n15073 nq=$abc$71600$new_n15719
.subckt nand3_x0 i0=$abc$71600$new_n15253 i1=$abc$71600$new_n15242 i2=$abc$71600$new_n15124 nq=$abc$71600$new_n15720
.subckt nand2_x0 i0=$abc$71600$new_n15720 i1=$abc$71600$new_n14721 nq=$abc$71600$new_n15721
.subckt nand3_x0 i0=$abc$71600$new_n15721 i1=$abc$71600$new_n15719 i2=$abc$71600$new_n15707 nq=$abc$71600$new_n15722
.subckt nand2_x0 i0=$abc$71600$new_n15722 i1=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15723
.subckt nand2_x0 i0=$abc$71600$new_n15723 i1=$abc$71600$new_n15718 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[73]
.subckt and2_x1 i0=$abc$71600$new_n15019 i1=$abc$71600$new_n14531 q=$abc$71600$new_n15725
.subckt nand3_x0 i0=$abc$71600$new_n15725 i1=$abc$71600$new_n15708 i2=$abc$71600$new_n15051 nq=$abc$71600$new_n15726
.subckt nand3_x0 i0=$abc$71600$new_n15712 i1=$abc$71600$new_n15298 i2=$abc$71600$new_n15281 nq=$abc$71600$new_n15727
.subckt nand3_x0 i0=$abc$71600$new_n15727 i1=$abc$71600$new_n15726 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n15728
.subckt and21nor_x0 i0=$abc$71600$new_n14703 i1=$abc$71600$new_n15137 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n15729
.subckt or21nand_x0 i0=$abc$71600$new_n15729 i1=$abc$71600$new_n15644 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n15730
.subckt and2_x1 i0=$abc$71600$new_n14823 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15731
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n14823 nq=$abc$71600$new_n15732
.subckt and3_x1 i0=$abc$71600$new_n14823 i1=$abc$71600$new_n14665 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15733
.subckt or21nand_x0 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n15732 i2=$abc$71600$new_n14897 nq=$abc$71600$new_n15734
.subckt nand2_x0 i0=$abc$71600$new_n15734 i1=$abc$71600$new_n14880 nq=$abc$71600$new_n15735
.subckt or4_x1 i0=$abc$71600$new_n14831 i1=$abc$71600$new_n14746 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15736
.subckt nand2_x0 i0=$abc$71600$new_n15736 i1=$abc$71600$new_n15735 nq=$abc$71600$new_n15737
.subckt or21nand_x0 i0=$abc$71600$new_n15737 i1=$abc$71600$new_n15658 i2=$abc$71600$new_n14273 nq=$abc$71600$new_n15738
.subckt and2_x1 i0=$abc$71600$new_n15730 i1=$abc$71600$new_n14292 q=$abc$71600$new_n15739
.subckt and2_x1 i0=$abc$71600$new_n15739 i1=$abc$71600$new_n15728 q=$abc$71600$new_n15740
.subckt nand2_x0 i0=$abc$71600$new_n14634 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15741
.subckt nand3_x0 i0=$abc$71600$new_n14634 i1=$abc$71600$new_n14621 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15742
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14931 i2=$abc$71600$new_n15742 nq=$abc$71600$new_n15743
.subckt nand2_x0 i0=$abc$71600$new_n15743 i1=$abc$71600$new_n14684 nq=$abc$71600$new_n15744
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14725 q=$abc$71600$new_n15745
.subckt and2_x1 i0=$abc$71600$new_n15745 i1=$abc$71600$new_n15540 q=$abc$71600$new_n15746
.subckt nand2_x0 i0=$abc$71600$new_n15515 i1=$abc$71600$new_n15391 nq=$abc$71600$new_n15747
.subckt and21nor_x0 i0=$abc$71600$new_n14751 i1=$abc$71600$new_n15747 i2=$abc$71600$new_n15746 nq=$abc$71600$new_n15748
.subckt and21nor_x0 i0=$abc$71600$new_n15748 i1=$abc$71600$new_n15744 i2=$abc$71600$new_n14967 nq=$abc$71600$new_n15749
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[7] i1=$abc$71600$new_n15700 i2=$abc$71600$new_n15749 nq=$abc$71600$new_n15750
.subckt or21nand_x0 i0=$abc$71600$new_n14729 i1=$abc$71600$new_n14812 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15751
.subckt and2_x1 i0=$abc$71600$new_n15568 i1=$abc$71600$new_n15126 q=$abc$71600$new_n15752
.subckt nand2_x0 i0=$abc$71600$new_n15752 i1=$abc$71600$new_n15751 nq=$abc$71600$new_n15753
.subckt nand2_x0 i0=$abc$71600$new_n15753 i1=$abc$71600$new_n14776 nq=$abc$71600$new_n15754
.subckt or21nand_x0 i0=$abc$71600$new_n15191 i1=$abc$71600$new_n15123 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n15755
.subckt and2_x1 i0=$abc$71600$new_n15755 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15756
.subckt and2_x1 i0=$abc$71600$new_n15756 i1=$abc$71600$new_n15754 q=$abc$71600$new_n15757
.subckt and2_x1 i0=$abc$71600$new_n15757 i1=$abc$71600$new_n15750 q=$abc$71600$new_n15758
.subckt and21nor_x0 i0=$abc$71600$new_n15738 i1=$abc$71600$new_n15740 i2=$abc$71600$new_n15758 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[74]
.subckt nand2_x0 i0=$abc$71600$new_n15705 i1=$abc$71600$new_n14684 nq=$abc$71600$new_n15760
.subckt or21nand_x0 i0=$abc$71600$new_n14887 i1=$abc$71600$new_n14669 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15761
.subckt and3_x1 i0=$abc$71600$new_n15761 i1=$abc$71600$new_n15751 i2=$abc$71600$new_n15628 q=$abc$71600$new_n15762
.subckt nand2_x0 i0=$abc$71600$new_n15762 i1=$abc$71600$new_n15760 nq=$abc$71600$new_n15763
.subckt and2_x1 i0=$abc$71600$new_n14858 i1=$abc$71600$new_n14709 q=$abc$71600$new_n15764
.subckt and21nor_x0 i0=$abc$71600$new_n15241 i1=$abc$71600$new_n15764 i2=$abc$71600$new_n15258 nq=$abc$71600$new_n15765
.subckt and21nor_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n15763 i2=$abc$71600$new_n15765 nq=$abc$71600$new_n15766
.subckt nand3_x0 i0=$abc$71600$new_n15766 i1=$abc$71600$new_n15750 i2=$abc$71600$new_n15691 nq=$abc$71600$new_n15767
.subckt and2_x1 i0=$abc$71600$new_n15767 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15768
.subckt nand3_x0 i0=$abc$71600$new_n14911 i1=$abc$71600$new_n14701 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15769
.subckt or21nand_x0 i0=$abc$71600$new_n14531 i1=$abc$71600$new_n14500 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15770
.subckt and21nor_x0 i0=$abc$71600$new_n15019 i1=$abc$71600$new_n15162 i2=$abc$71600$new_n15770 nq=$abc$71600$new_n15771
.subckt and21nor_x0 i0=$abc$71600$new_n15771 i1=$abc$71600$new_n15769 i2=$abc$71600$new_n15533 nq=$abc$71600$new_n15772
.subckt or2_x1 i0=$abc$71600$new_n15772 i1=$abc$71600$new_n14844 q=$abc$71600$new_n15773
.subckt nand3_x0 i0=$abc$71600$new_n15297 i1=$abc$71600$new_n15000 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15774
.subckt and2_x1 i0=$abc$71600$new_n15774 i1=$abc$71600$new_n15659 q=$abc$71600$new_n15775
.subckt nand2_x0 i0=$abc$71600$new_n15775 i1=$abc$71600$new_n15773 nq=$abc$71600$new_n15776
.subckt or2_x1 i0=$abc$71600$new_n15776 i1=$abc$71600$new_n15768 q=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[75]
.subckt and21nor_x0 i0=$abc$71600$new_n14364 i1=$abc$71600$new_n14860 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15778
.subckt or3_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14679 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15779
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14704 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15780
.subckt and2_x1 i0=$abc$71600$new_n15780 i1=$abc$71600$new_n14788 q=$abc$71600$new_n15781
.subckt nand2_x0 i0=$abc$71600$new_n15781 i1=$abc$71600$new_n15779 nq=$abc$71600$new_n15782
.subckt nor3_x0 i0=$abc$71600$new_n15461 i1=$abc$71600$new_n15196 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15783
.subckt nor2_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14623 nq=$abc$71600$new_n15784
.subckt mux2_x1 cmd=memory_registers_m.micro_pc[0] i0=memory_registers_m.micro_pc[2] i1=$abc$71600$new_n14586 q=$abc$71600$new_n15785
.subckt or3_x1 i0=$abc$71600$new_n15785 i1=$abc$71600$new_n14783 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15786
.subckt and2_x1 i0=$abc$71600$new_n15786 i1=$abc$71600$new_n15138 q=$abc$71600$new_n15787
.subckt nand3_x0 i0=$abc$71600$new_n15782 i1=$abc$71600$new_n15211 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15788
.subckt or21nand_x0 i0=$abc$71600$new_n15787 i1=$abc$71600$new_n15783 i2=$abc$71600$new_n14798 nq=$abc$71600$new_n15789
.subckt and2_x1 i0=$abc$71600$new_n15239 i1=$abc$71600$new_n14636 q=$abc$71600$new_n15790
.subckt nand2_x0 i0=$abc$71600$new_n15239 i1=$abc$71600$new_n14636 nq=$abc$71600$new_n15791
.subckt or3_x1 i0=$abc$71600$new_n14628 i1=$abc$71600$new_n14623 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15792
.subckt and2_x1 i0=$abc$71600$new_n15792 i1=$abc$71600$new_n15790 q=$abc$71600$new_n15793
.subckt and3_x1 i0=$abc$71600$new_n14824 i1=$abc$71600$new_n14746 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15794
.subckt nor2_x0 i0=$abc$71600$new_n15794 i1=$abc$71600$new_n15179 nq=$abc$71600$new_n15795
.subckt or21nand_x0 i0=$abc$71600$new_n15795 i1=$abc$71600$new_n15793 i2=$abc$71600$new_n14697 nq=$abc$71600$new_n15796
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14673 nq=$abc$71600$new_n15797
.subckt or21nand_x0 i0=memory_registers_m.micro_pc[2] i1=$abc$71600$new_n14586 i2=memory_registers_m.micro_pc[0] nq=$abc$71600$new_n15798
.subckt nand2_x0 i0=$abc$71600$new_n14705 i1=$abc$71600$new_n14653 nq=$abc$71600$new_n15799
.subckt and3_x1 i0=$abc$71600$new_n15798 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n15800
.subckt nand2_x0 i0=$abc$71600$new_n15798 i1=$abc$71600$new_n14784 nq=$abc$71600$new_n15801
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n15801 i2=$abc$71600$new_n15797 nq=$abc$71600$new_n15802
.subckt and2_x1 i0=$abc$71600$new_n15802 i1=$abc$71600$new_n15796 q=$abc$71600$new_n15803
.subckt nand3_x0 i0=$abc$71600$new_n15803 i1=$abc$71600$new_n15789 i2=$abc$71600$new_n15788 nq=$abc$71600$new_n15804
.subckt and2_x1 i0=$abc$71600$new_n15804 i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n15805
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14748 q=$abc$71600$new_n15806
.subckt nand2_x0 i0=$abc$71600$new_n15806 i1=$abc$71600$new_n14751 nq=$abc$71600$new_n15807
.subckt nand3_x0 i0=$abc$71600$new_n14944 i1=$abc$71600$new_n14656 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15808
.subckt or4_x1 i0=$abc$71600$new_n14725 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n15809
.subckt and2_x1 i0=$abc$71600$new_n15809 i1=$abc$71600$new_n15808 q=$abc$71600$new_n15810
.subckt and3_x1 i0=$abc$71600$new_n15809 i1=$abc$71600$new_n15808 i2=$abc$71600$new_n15807 q=$abc$71600$new_n15811
.subckt or21nand_x0 i0=$abc$71600$new_n15733 i1=$abc$71600$new_n14846 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n15812
.subckt nand2_x0 i0=$abc$71600$new_n15741 i1=$abc$71600$new_n15042 nq=$abc$71600$new_n15813
.subckt nand2_x0 i0=$abc$71600$new_n15813 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n15814
.subckt and2_x1 i0=$abc$71600$new_n15814 i1=$abc$71600$new_n15264 q=$abc$71600$new_n15815
.subckt nand3_x0 i0=$abc$71600$new_n15815 i1=$abc$71600$new_n15812 i2=$abc$71600$new_n15811 nq=$abc$71600$new_n15816
.subckt and2_x1 i0=$abc$71600$new_n15816 i1=$abc$71600$new_n14721 q=$abc$71600$new_n15817
.subckt and2_x1 i0=$abc$71600$new_n15558 i1=$abc$71600$new_n14655 q=$abc$71600$new_n15818
.subckt nand2_x0 i0=$abc$71600$new_n15558 i1=$abc$71600$new_n14655 nq=$abc$71600$new_n15819
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14780 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15820
.subckt nand2_x0 i0=$abc$71600$new_n14788 i1=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15821
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14745 i2=$abc$71600$new_n15821 nq=$abc$71600$new_n15822
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14746 i2=$abc$71600$new_n15820 nq=$abc$71600$new_n15823
.subckt and21nor_x0 i0=$abc$71600$new_n15823 i1=$abc$71600$new_n15819 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15824
.subckt or21nand_x0 i0=$abc$71600$new_n15822 i1=$abc$71600$new_n15818 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15825
.subckt or2_x1 i0=$abc$71600$new_n14959 i1=$abc$71600$new_n14786 q=$abc$71600$new_n15826
.subckt nor3_x0 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15827
.subckt or3_x1 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15828
.subckt and21nor_x0 i0=$abc$71600$new_n15828 i1=$abc$71600$new_n15826 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n15829
.subckt or21nand_x0 i0=$abc$71600$new_n15829 i1=$abc$71600$new_n15824 i2=$abc$71600$new_n14776 nq=$abc$71600$new_n15830
.subckt or4_x1 i0=$abc$71600$new_n14840 i1=$abc$71600$new_n14831 i2=$abc$71600$new_n14757 i3=$abc$71600$new_n14727 q=$abc$71600$new_n15831
.subckt nor4_x0 i0=$abc$71600$new_n14840 i1=$abc$71600$new_n14835 i2=$abc$71600$new_n14757 i3=$abc$71600$new_n14727 nq=$abc$71600$new_n15832
.subckt or4_x1 i0=$abc$71600$new_n14840 i1=$abc$71600$new_n14835 i2=$abc$71600$new_n14757 i3=$abc$71600$new_n14727 q=$abc$71600$new_n15833
.subckt and2_x1 i0=$abc$71600$new_n15833 i1=$abc$71600$new_n14292 q=$abc$71600$new_n15834
.subckt nand2_x0 i0=$abc$71600$new_n15834 i1=$abc$71600$new_n15830 nq=$abc$71600$new_n15835
.subckt or3_x1 i0=$abc$71600$new_n15835 i1=$abc$71600$new_n15817 i2=$abc$71600$new_n15805 q=$abc$71600$new_n15836
.subckt nor3_x0 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14628 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15837
.subckt or3_x1 i0=$abc$71600$new_n14675 i1=$abc$71600$new_n14628 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15838
.subckt nand3_x0 i0=$abc$71600$new_n15784 i1=$abc$71600$new_n14784 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15839
.subckt nand2_x0 i0=$abc$71600$new_n15839 i1=$abc$71600$new_n14500 nq=$abc$71600$new_n15840
.subckt nor2_x0 i0=$abc$71600$new_n15840 i1=$abc$71600$new_n15837 nq=$abc$71600$new_n15841
.subckt or2_x1 i0=$abc$71600$new_n15840 i1=$abc$71600$new_n15837 q=$abc$71600$new_n15842
.subckt nand2_x0 i0=$abc$71600$new_n15163 i1=$abc$71600$new_n14960 nq=$abc$71600$new_n15843
.subckt and2_x1 i0=$abc$71600$new_n15197 i1=memory_registers_m.micro_pc[4] q=$abc$71600$new_n15844
.subckt and2_x1 i0=$abc$71600$new_n15844 i1=$abc$71600$new_n15843 q=$abc$71600$new_n15845
.subckt nand2_x0 i0=$abc$71600$new_n15844 i1=$abc$71600$new_n15843 nq=$abc$71600$new_n15846
.subckt and21nor_x0 i0=$abc$71600$new_n15846 i1=$abc$71600$new_n15842 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15847
.subckt or21nand_x0 i0=$abc$71600$new_n15845 i1=$abc$71600$new_n15841 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15848
.subckt and3_x1 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14862 i2=memory_registers_m.micro_pc[3] q=$abc$71600$new_n15849
.subckt nand3_x0 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14862 i2=memory_registers_m.micro_pc[3] nq=$abc$71600$new_n15850
.subckt or21nand_x0 i0=$abc$71600$new_n15849 i1=$abc$71600$new_n15463 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15851
.subckt and21nor_x0 i0=$abc$71600$new_n15851 i1=$abc$71600$new_n15848 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15852
.subckt nor3_x0 i0=$abc$71600$new_n14859 i1=$abc$71600$new_n14762 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15853
.subckt and21nor_x0 i0=$abc$71600$new_n14763 i1=$abc$71600$new_n15015 i2=$abc$71600$new_n15044 nq=$abc$71600$new_n15854
.subckt and2_x1 i0=$abc$71600$new_n15854 i1=$abc$71600$new_n14719 q=$abc$71600$new_n15855
.subckt nand2_x0 i0=$abc$71600$new_n15854 i1=$abc$71600$new_n14719 nq=$abc$71600$new_n15856
.subckt nor2_x0 i0=$abc$71600$new_n15855 i1=$abc$71600$new_n15852 nq=$abc$71600$new_n15857
.subckt or2_x1 i0=$abc$71600$new_n14968 i1=$abc$71600$new_n14831 q=$abc$71600$new_n15858
.subckt and2_x1 i0=$abc$71600$new_n15172 i1=$abc$71600$new_n14788 q=$abc$71600$new_n15859
.subckt nand2_x0 i0=$abc$71600$new_n15859 i1=$abc$71600$new_n15850 nq=$abc$71600$new_n15860
.subckt nand2_x0 i0=$abc$71600$new_n15860 i1=$abc$71600$new_n14814 nq=$abc$71600$new_n15861
.subckt and3_x1 i0=$abc$71600$new_n15113 i1=$abc$71600$new_n14845 i2=$abc$71600$new_n14684 q=$abc$71600$new_n15862
.subckt or21nand_x0 i0=$abc$71600$new_n15862 i1=$abc$71600$new_n15489 i2=memory_registers_m.micro_pc[6] nq=$abc$71600$new_n15863
.subckt and3_x1 i0=$abc$71600$new_n15863 i1=$abc$71600$new_n15861 i2=$abc$71600$new_n15858 q=$abc$71600$new_n15864
.subckt nand3_x0 i0=$abc$71600$new_n15863 i1=$abc$71600$new_n15861 i2=$abc$71600$new_n15858 nq=$abc$71600$new_n15865
.subckt nand2_x0 i0=$abc$71600$new_n15864 i1=$abc$71600$new_n15857 nq=$abc$71600$new_n15866
.subckt or4_x1 i0=$abc$71600$new_n14808 i1=$abc$71600$new_n14623 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15867
.subckt and4_x1 i0=$abc$71600$new_n15867 i1=$abc$71600$new_n15168 i2=$abc$71600$new_n15167 i3=$abc$71600$new_n14531 q=$abc$71600$new_n15868
.subckt nand4_x0 i0=$abc$71600$new_n15867 i1=$abc$71600$new_n15168 i2=$abc$71600$new_n15167 i3=$abc$71600$new_n14531 nq=$abc$71600$new_n15869
.subckt and2_x1 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14845 q=$abc$71600$new_n15870
.subckt nand2_x0 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14845 nq=$abc$71600$new_n15871
.subckt nand3_x0 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14845 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15872
.subckt and21nor_x0 i0=$abc$71600$new_n15871 i1=$abc$71600$new_n15358 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n15873
.subckt or21nand_x0 i0=$abc$71600$new_n15870 i1=$abc$71600$new_n15357 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15874
.subckt or21nand_x0 i0=$abc$71600$new_n15873 i1=$abc$71600$new_n15868 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n15875
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14628 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15876
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14629 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15877
.subckt and2_x1 i0=$abc$71600$new_n15876 i1=$abc$71600$new_n15188 q=$abc$71600$new_n15878
.subckt or21nand_x0 i0=$abc$71600$new_n15878 i1=$abc$71600$new_n15180 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n15879
.subckt nand3_x0 i0=$abc$71600$new_n15784 i1=$abc$71600$new_n15326 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15880
.subckt nand2_x0 i0=$abc$71600$new_n15880 i1=$abc$71600$new_n15879 nq=$abc$71600$new_n15881
.subckt nand2_x0 i0=$abc$71600$new_n15881 i1=$abc$71600$new_n14776 nq=$abc$71600$new_n15882
.subckt and3_x1 i0=$abc$71600$new_n14824 i1=$abc$71600$new_n14634 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15883
.subckt nand3_x0 i0=$abc$71600$new_n14824 i1=$abc$71600$new_n14634 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15884
.subckt and21nor_x0 i0=$abc$71600$new_n14621 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14640 nq=$abc$71600$new_n15885
.subckt or2_x1 i0=$abc$71600$new_n15885 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15886
.subckt nand2_x0 i0=$abc$71600$new_n15886 i1=$abc$71600$new_n15884 nq=$abc$71600$new_n15887
.subckt and21nor_x0 i0=$abc$71600$new_n15886 i1=$abc$71600$new_n15884 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15888
.subckt nand2_x0 i0=$abc$71600$new_n15887 i1=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n15889
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[1] i1=$abc$71600$new_n14619 i2=$abc$71600$new_n14640 nq=$abc$71600$new_n15890
.subckt or21nand_x0 i0=$abc$71600$new_n14587 i1=$abc$71600$new_n14620 i2=$abc$71600$new_n14641 nq=$abc$71600$new_n15891
.subckt and3_x1 i0=$abc$71600$new_n15891 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15892
.subckt or21nand_x0 i0=$abc$71600$new_n15892 i1=$abc$71600$new_n15888 i2=$abc$71600$new_n14834 nq=$abc$71600$new_n15893
.subckt nor2_x0 i0=$abc$71600$new_n14930 i1=$abc$71600$new_n14786 nq=$abc$71600$new_n15894
.subckt or21nand_x0 i0=$abc$71600$new_n14845 i1=$abc$71600$new_n15894 i2=$abc$71600$new_n15474 nq=$abc$71600$new_n15895
.subckt and3_x1 i0=$abc$71600$new_n15895 i1=$abc$71600$new_n15893 i2=memory_registers_m.micro_pc[8] q=$abc$71600$new_n15896
.subckt nand2_x0 i0=$abc$71600$new_n15896 i1=$abc$71600$new_n15882 nq=$abc$71600$new_n15897
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[7] i1=$abc$71600$new_n15866 i2=$abc$71600$new_n15897 nq=$abc$71600$new_n15898
.subckt nand2_x0 i0=$abc$71600$new_n15898 i1=$abc$71600$new_n15875 nq=$abc$71600$new_n15899
.subckt and2_x1 i0=$abc$71600$new_n15899 i1=$abc$71600$new_n15836 q=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[76]
.subckt and21nor_x0 i0=$abc$71600$new_n14621 i1=$abc$71600$new_n14676 i2=$abc$71600$new_n14679 nq=$abc$71600$new_n15901
.subckt or21nand_x0 i0=memory_registers_m.micro_pc[0] i1=$abc$71600$new_n14675 i2=$abc$71600$new_n14680 nq=$abc$71600$new_n15902
.subckt nor3_x0 i0=$abc$71600$new_n15902 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15903
.subckt or2_x1 i0=$abc$71600$new_n15903 i1=$abc$71600$new_n15888 q=$abc$71600$new_n15904
.subckt and2_x1 i0=$abc$71600$new_n15904 i1=$abc$71600$new_n14830 q=$abc$71600$new_n15905
.subckt or21nand_x0 i0=$abc$71600$new_n15894 i1=$abc$71600$new_n14846 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15906
.subckt nand3_x0 i0=$abc$71600$new_n15906 i1=$abc$71600$new_n15874 i2=$abc$71600$new_n15869 nq=$abc$71600$new_n15907
.subckt and21nor_x0 i0=$abc$71600$new_n14406 i1=$abc$71600$new_n15907 i2=$abc$71600$new_n15905 nq=$abc$71600$new_n15908
.subckt or2_x1 i0=$abc$71600$new_n15908 i1=$abc$71600$new_n14922 q=$abc$71600$new_n15909
.subckt and3_x1 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14680 i2=$abc$71600$new_n14460 q=$abc$71600$new_n15910
.subckt nand3_x0 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14680 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15911
.subckt or21nand_x0 i0=$abc$71600$new_n15910 i1=$abc$71600$new_n15630 i2=$abc$71600$new_n14830 nq=$abc$71600$new_n15912
.subckt and3_x1 i0=$abc$71600$new_n15912 i1=$abc$71600$new_n15863 i2=$abc$71600$new_n15861 q=$abc$71600$new_n15913
.subckt nand3_x0 i0=$abc$71600$new_n15912 i1=$abc$71600$new_n15863 i2=$abc$71600$new_n15861 nq=$abc$71600$new_n15914
.subckt nand2_x0 i0=$abc$71600$new_n15913 i1=$abc$71600$new_n15857 nq=$abc$71600$new_n15915
.subckt nand2_x0 i0=$abc$71600$new_n15915 i1=$abc$71600$new_n15048 nq=$abc$71600$new_n15916
.subckt or3_x1 i0=$abc$71600$new_n14673 i1=$abc$71600$new_n14635 i2=$abc$71600$new_n14625 q=$abc$71600$new_n15917
.subckt and2_x1 i0=$abc$71600$new_n15917 i1=$abc$71600$new_n15796 q=$abc$71600$new_n15918
.subckt nand3_x0 i0=$abc$71600$new_n15918 i1=$abc$71600$new_n15789 i2=$abc$71600$new_n15788 nq=$abc$71600$new_n15919
.subckt nand2_x0 i0=$abc$71600$new_n15919 i1=$abc$71600$new_n14843 nq=$abc$71600$new_n15920
.subckt and2_x1 i0=$abc$71600$new_n14762 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15921
.subckt or21nand_x0 i0=$abc$71600$new_n15921 i1=$abc$71600$new_n14846 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n15922
.subckt nand3_x0 i0=$abc$71600$new_n15922 i1=$abc$71600$new_n15815 i2=$abc$71600$new_n15811 nq=$abc$71600$new_n15923
.subckt and2_x1 i0=$abc$71600$new_n14989 i1=$abc$71600$new_n14406 q=$abc$71600$new_n15924
.subckt nand2_x0 i0=$abc$71600$new_n15924 i1=$abc$71600$new_n15923 nq=$abc$71600$new_n15925
.subckt and21nor_x0 i0=$abc$71600$new_n15823 i1=$abc$71600$new_n15819 i2=$abc$71600$new_n14799 nq=$abc$71600$new_n15926
.subckt and4_x1 i0=$abc$71600$new_n14744 i1=memory_registers_m.micro_pc[0] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 q=$abc$71600$new_n15927
.subckt and21nor_x0 i0=$abc$71600$new_n14688 i1=$abc$71600$new_n14744 i2=$abc$71600$new_n14881 nq=$abc$71600$new_n15928
.subckt nand2_x0 i0=$abc$71600$new_n15928 i1=$abc$71600$new_n15360 nq=$abc$71600$new_n15929
.subckt nand2_x0 i0=$abc$71600$new_n15929 i1=$abc$71600$new_n15831 nq=$abc$71600$new_n15930
.subckt nor2_x0 i0=$abc$71600$new_n15930 i1=$abc$71600$new_n15926 nq=$abc$71600$new_n15931
.subckt nand2_x0 i0=$abc$71600$new_n15931 i1=$abc$71600$new_n15925 nq=$abc$71600$new_n15932
.subckt or3_x1 i0=$abc$71600$new_n14786 i1=$abc$71600$new_n14718 i2=$abc$71600$new_n14652 q=$abc$71600$new_n15933
.subckt and21nor_x0 i0=$abc$71600$new_n15933 i1=$abc$71600$new_n15879 i2=$abc$71600$new_n14777 nq=$abc$71600$new_n15934
.subckt and21nor_x0 i0=$abc$71600$new_n15933 i1=$abc$71600$new_n15879 i2=$abc$71600$new_n15055 nq=$abc$71600$new_n15935
.subckt and21nor_x0 i0=$abc$71600$new_n14832 i1=$abc$71600$new_n15932 i2=$abc$71600$new_n15935 nq=$abc$71600$new_n15936
.subckt nand4_x0 i0=$abc$71600$new_n15936 i1=$abc$71600$new_n15920 i2=$abc$71600$new_n15916 i3=$abc$71600$new_n15909 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[77]
.subckt or2_x1 i0=$abc$71600$new_n14910 i1=$abc$71600$new_n14787 q=$abc$71600$new_n15938
.subckt nor2_x0 i0=$abc$71600$new_n15938 i1=$abc$71600$new_n15849 nq=$abc$71600$new_n15939
.subckt nor2_x0 i0=$abc$71600$new_n15939 i1=$abc$71600$new_n14752 nq=$abc$71600$new_n15940
.subckt or21nand_x0 i0=$abc$71600$new_n15940 i1=$abc$71600$new_n15847 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n15941
.subckt nand2_x0 i0=$abc$71600$new_n15941 i1=$abc$71600$new_n15856 nq=$abc$71600$new_n15942
.subckt or21nand_x0 i0=$abc$71600$new_n15942 i1=$abc$71600$new_n15914 i2=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15943
.subckt or21nand_x0 i0=$abc$71600$new_n15910 i1=$abc$71600$new_n15326 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15944
.subckt and2_x1 i0=$abc$71600$new_n14647 i1=$abc$71600$new_n14460 q=$abc$71600$new_n15945
.subckt or21nand_x0 i0=$abc$71600$new_n15945 i1=$abc$71600$new_n15870 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15946
.subckt nand2_x0 i0=$abc$71600$new_n15946 i1=$abc$71600$new_n15944 nq=$abc$71600$new_n15947
.subckt or21nand_x0 i0=$abc$71600$new_n15947 i1=$abc$71600$new_n15868 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n15948
.subckt nand2_x0 i0=$abc$71600$new_n15460 i1=$abc$71600$new_n14667 nq=$abc$71600$new_n15949
.subckt and21nor_x0 i0=$abc$71600$new_n15949 i1=$abc$71600$new_n15889 i2=$abc$71600$new_n14835 nq=$abc$71600$new_n15950
.subckt nor2_x0 i0=$abc$71600$new_n15950 i1=$abc$71600$new_n15934 nq=$abc$71600$new_n15951
.subckt and2_x1 i0=$abc$71600$new_n15951 i1=$abc$71600$new_n15948 q=$abc$71600$new_n15952
.subckt nand3_x0 i0=$abc$71600$new_n15952 i1=$abc$71600$new_n15943 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n15953
.subckt nor4_x0 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14743 i2=$abc$71600$new_n14679 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n15954
.subckt or4_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14743 i2=$abc$71600$new_n14679 i3=$abc$71600$new_n14460 q=$abc$71600$new_n15955
.subckt and2_x1 i0=$abc$71600$new_n15955 i1=$abc$71600$new_n15138 q=$abc$71600$new_n15956
.subckt or21nand_x0 i0=$abc$71600$new_n15956 i1=$abc$71600$new_n15783 i2=$abc$71600$new_n14798 nq=$abc$71600$new_n15957
.subckt or3_x1 i0=$abc$71600$new_n15800 i1=$abc$71600$new_n14673 i2=$abc$71600$new_n14635 q=$abc$71600$new_n15958
.subckt and2_x1 i0=$abc$71600$new_n15958 i1=$abc$71600$new_n15796 q=$abc$71600$new_n15959
.subckt nand3_x0 i0=$abc$71600$new_n15959 i1=$abc$71600$new_n15957 i2=$abc$71600$new_n15788 nq=$abc$71600$new_n15960
.subckt and2_x1 i0=$abc$71600$new_n15960 i1=memory_registers_m.micro_pc[7] q=$abc$71600$new_n15961
.subckt nand2_x0 i0=$abc$71600$new_n15960 i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n15962
.subckt nand3_x0 i0=$abc$71600$new_n15806 i1=$abc$71600$new_n14751 i2=$abc$71600$new_n14661 nq=$abc$71600$new_n15963
.subckt and4_x1 i0=$abc$71600$new_n15963 i1=$abc$71600$new_n15922 i2=$abc$71600$new_n15815 i3=$abc$71600$new_n15810 q=$abc$71600$new_n15964
.subckt nor2_x0 i0=$abc$71600$new_n15964 i1=$abc$71600$new_n14722 nq=$abc$71600$new_n15965
.subckt or21nand_x0 i0=$abc$71600$new_n14786 i1=$abc$71600$new_n14959 i2=$abc$71600$new_n15838 nq=$abc$71600$new_n15966
.subckt and2_x1 i0=$abc$71600$new_n15966 i1=$abc$71600$new_n14751 q=$abc$71600$new_n15967
.subckt or21nand_x0 i0=$abc$71600$new_n15967 i1=$abc$71600$new_n15824 i2=$abc$71600$new_n14776 nq=$abc$71600$new_n15968
.subckt nand2_x0 i0=$abc$71600$new_n15968 i1=$abc$71600$new_n15834 nq=$abc$71600$new_n15969
.subckt or3_x1 i0=$abc$71600$new_n15969 i1=$abc$71600$new_n15965 i2=$abc$71600$new_n15961 q=$abc$71600$new_n15970
.subckt and2_x1 i0=$abc$71600$new_n15970 i1=$abc$71600$new_n15953 q=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[78]
.subckt or21nand_x0 i0=$abc$71600$new_n15837 i1=$abc$71600$new_n15186 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n15972
.subckt and21nor_x0 i0=$abc$71600$new_n15972 i1=$abc$71600$new_n15825 i2=$abc$71600$new_n14777 nq=$abc$71600$new_n15973
.subckt and21nor_x0 i0=$abc$71600$new_n14721 i1=$abc$71600$new_n15923 i2=$abc$71600$new_n15832 nq=$abc$71600$new_n15974
.subckt nand2_x0 i0=$abc$71600$new_n15974 i1=$abc$71600$new_n15962 nq=$abc$71600$new_n15975
.subckt or21nand_x0 i0=$abc$71600$new_n15975 i1=$abc$71600$new_n15973 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n15976
.subckt and3_x1 i0=$abc$71600$new_n14641 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 q=$abc$71600$new_n15977
.subckt nor4_x0 i0=$abc$71600$new_n14640 i1=$abc$71600$new_n14633 i2=$abc$71600$new_n14458 i3=$abc$71600$new_n14452 nq=$abc$71600$new_n15978
.subckt and21nor_x0 i0=$abc$71600$new_n14634 i1=$abc$71600$new_n15977 i2=$abc$71600$new_n14881 nq=$abc$71600$new_n15979
.subckt and2_x1 i0=$abc$71600$new_n15979 i1=$abc$71600$new_n15911 q=$abc$71600$new_n15980
.subckt and21nor_x0 i0=$abc$71600$new_n14406 i1=$abc$71600$new_n15907 i2=$abc$71600$new_n15980 nq=$abc$71600$new_n15981
.subckt or2_x1 i0=$abc$71600$new_n15981 i1=$abc$71600$new_n14922 q=$abc$71600$new_n15982
.subckt or21nand_x0 i0=$abc$71600$new_n15954 i1=$abc$71600$new_n15921 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15983
.subckt nand2_x0 i0=$abc$71600$new_n15983 i1=$abc$71600$new_n15879 nq=$abc$71600$new_n15984
.subckt nand2_x0 i0=$abc$71600$new_n15984 i1=$abc$71600$new_n15054 nq=$abc$71600$new_n15985
.subckt or21nand_x0 i0=$abc$71600$new_n15942 i1=$abc$71600$new_n15865 i2=$abc$71600$new_n15048 nq=$abc$71600$new_n15986
.subckt and2_x1 i0=$abc$71600$new_n15986 i1=$abc$71600$new_n15985 q=$abc$71600$new_n15987
.subckt and2_x1 i0=$abc$71600$new_n15987 i1=$abc$71600$new_n15982 q=$abc$71600$new_n15988
.subckt nand2_x0 i0=$abc$71600$new_n15988 i1=$abc$71600$new_n15976 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[79]
.subckt or21nand_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14779 i2=$abc$71600$new_n14809 nq=$abc$71600$new_n15990
.subckt or21nand_x0 i0=$abc$71600$new_n15990 i1=$abc$71600$new_n14852 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n15991
.subckt and21nor_x0 i0=$abc$71600$new_n15229 i1=$abc$71600$new_n14627 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n15992
.subckt and2_x1 i0=$abc$71600$new_n15992 i1=$abc$71600$new_n15991 q=$abc$71600$new_n15993
.subckt or21nand_x0 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n15994
.subckt nand2_x0 i0=$abc$71600$new_n14788 i1=$abc$71600$new_n14758 nq=$abc$71600$new_n15995
.subckt nor2_x0 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n15996
.subckt or21nand_x0 i0=$abc$71600$new_n15996 i1=$abc$71600$new_n15995 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n15997
.subckt nand2_x0 i0=$abc$71600$new_n15620 i1=$abc$71600$new_n14636 nq=$abc$71600$new_n15998
.subckt nand2_x0 i0=$abc$71600$new_n15998 i1=$abc$71600$new_n14751 nq=$abc$71600$new_n15999
.subckt nand2_x0 i0=$abc$71600$new_n15999 i1=$abc$71600$new_n15997 nq=$abc$71600$new_n16000
.subckt or21nand_x0 i0=$abc$71600$new_n16000 i1=$abc$71600$new_n15993 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n16001
.subckt nand2_x0 i0=$abc$71600$new_n14859 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n16002
.subckt nor4_x0 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14759 i2=$abc$71600$new_n14679 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n16003
.subckt or4_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14759 i2=$abc$71600$new_n14679 i3=$abc$71600$new_n14460 q=$abc$71600$new_n16004
.subckt nand2_x0 i0=$abc$71600$new_n16004 i1=$abc$71600$new_n16002 nq=$abc$71600$new_n16005
.subckt nand2_x0 i0=$abc$71600$new_n16005 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n16006
.subckt or21nand_x0 i0=$abc$71600$new_n14664 i1=$abc$71600$new_n15732 i2=$abc$71600$new_n14699 nq=$abc$71600$new_n16007
.subckt and2_x1 i0=$abc$71600$new_n16007 i1=$abc$71600$new_n14684 q=$abc$71600$new_n16008
.subckt or21nand_x0 i0=$abc$71600$new_n15016 i1=$abc$71600$new_n14838 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n16009
.subckt nand2_x0 i0=$abc$71600$new_n16009 i1=$abc$71600$new_n16006 nq=$abc$71600$new_n16010
.subckt nand2_x0 i0=$abc$71600$new_n15806 i1=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n16011
.subckt or21nand_x0 i0=$abc$71600$new_n16011 i1=$abc$71600$new_n15016 i2=$abc$71600$new_n14945 nq=$abc$71600$new_n16012
.subckt or21nand_x0 i0=$abc$71600$new_n16010 i1=$abc$71600$new_n16008 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n16013
.subckt nand2_x0 i0=$abc$71600$new_n16012 i1=$abc$71600$new_n15257 nq=$abc$71600$new_n16014
.subckt and2_x1 i0=$abc$71600$new_n16014 i1=$abc$71600$new_n16013 q=$abc$71600$new_n16015
.subckt nor4_x0 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14679 i2=$abc$71600$new_n14633 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n16016
.subckt or4_x1 i0=$abc$71600$new_n14783 i1=$abc$71600$new_n14679 i2=$abc$71600$new_n14633 i3=$abc$71600$new_n14460 q=$abc$71600$new_n16017
.subckt or21nand_x0 i0=$abc$71600$new_n16016 i1=$abc$71600$new_n14761 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n16018
.subckt and3_x1 i0=$abc$71600$new_n15178 i1=$abc$71600$new_n14788 i2=$abc$71600$new_n14754 q=$abc$71600$new_n16019
.subckt or21nand_x0 i0=$abc$71600$new_n16019 i1=$abc$71600$new_n15818 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n16020
.subckt or4_x1 i0=$abc$71600$new_n15305 i1=$abc$71600$new_n14531 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n16021
.subckt and2_x1 i0=$abc$71600$new_n16021 i1=$abc$71600$new_n16018 q=$abc$71600$new_n16022
.subckt nand2_x0 i0=$abc$71600$new_n16022 i1=$abc$71600$new_n16020 nq=$abc$71600$new_n16023
.subckt or21nand_x0 i0=$abc$71600$new_n16023 i1=$abc$71600$new_n14970 i2=$abc$71600$new_n14776 nq=$abc$71600$new_n16024
.subckt and21nor_x0 i0=$abc$71600$new_n14627 i1=$abc$71600$new_n15413 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n16025
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14652 i1=$abc$71600$new_n14725 q=$abc$71600$new_n16026
.subckt nand2_x0 i0=$abc$71600$new_n16026 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n16027
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14718 nq=$abc$71600$new_n16028
.subckt nand3_x0 i0=$abc$71600$new_n16028 i1=$abc$71600$new_n14782 i2=$abc$71600$new_n14636 nq=$abc$71600$new_n16029
.subckt nand2_x0 i0=$abc$71600$new_n16029 i1=$abc$71600$new_n16027 nq=$abc$71600$new_n16030
.subckt or21nand_x0 i0=$abc$71600$new_n16030 i1=$abc$71600$new_n16025 i2=$abc$71600$new_n14966 nq=$abc$71600$new_n16031
.subckt and2_x1 i0=$abc$71600$new_n16031 i1=$abc$71600$new_n14292 q=$abc$71600$new_n16032
.subckt nand4_x0 i0=$abc$71600$new_n16032 i1=$abc$71600$new_n16024 i2=$abc$71600$new_n16015 i3=$abc$71600$new_n16001 nq=$abc$71600$new_n16033
.subckt and4_x1 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14624 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n16034
.subckt or21nand_x0 i0=$abc$71600$new_n14822 i1=$abc$71600$new_n15840 i2=$abc$71600$new_n15024 nq=$abc$71600$new_n16035
.subckt or21nand_x0 i0=$abc$71600$new_n16035 i1=$abc$71600$new_n16034 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n16036
.subckt and2_x1 i0=$abc$71600$new_n14705 i1=$abc$71600$new_n14676 q=$abc$71600$new_n16037
.subckt nand2_x0 i0=$abc$71600$new_n16037 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n16038
.subckt and2_x1 i0=$abc$71600$new_n16038 i1=$abc$71600$new_n14717 q=$abc$71600$new_n16039
.subckt or2_x1 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14460 q=$abc$71600$new_n16040
.subckt nand3_x0 i0=$abc$71600$new_n16040 i1=$abc$71600$new_n16039 i2=$abc$71600$new_n15115 nq=$abc$71600$new_n16041
.subckt and3_x1 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14763 i2=$abc$71600$new_n14460 q=$abc$71600$new_n16042
.subckt or21nand_x0 i0=$abc$71600$new_n16042 i1=$abc$71600$new_n15849 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n16043
.subckt and2_x1 i0=$abc$71600$new_n16043 i1=$abc$71600$new_n16041 q=$abc$71600$new_n16044
.subckt and21nor_x0 i0=$abc$71600$new_n16044 i1=$abc$71600$new_n16036 i2=$abc$71600$new_n14967 nq=$abc$71600$new_n16045
.subckt or21nand_x0 i0=$abc$71600$new_n14677 i1=$abc$71600$new_n15849 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n16046
.subckt nor2_x0 i0=$abc$71600$new_n15195 i1=$abc$71600$new_n14959 nq=$abc$71600$new_n16047
.subckt or21nand_x0 i0=$abc$71600$new_n16047 i1=$abc$71600$new_n15853 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n16048
.subckt nand2_x0 i0=$abc$71600$new_n16048 i1=$abc$71600$new_n16046 nq=$abc$71600$new_n16049
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14826 i2=$abc$71600$new_n15884 nq=$abc$71600$new_n16050
.subckt nand2_x0 i0=$abc$71600$new_n16050 i1=$abc$71600$new_n14751 nq=$abc$71600$new_n16051
.subckt nand2_x0 i0=$abc$71600$new_n16051 i1=$abc$71600$new_n15760 nq=$abc$71600$new_n16052
.subckt or21nand_x0 i0=$abc$71600$new_n16052 i1=$abc$71600$new_n16049 i2=$abc$71600$new_n14776 nq=$abc$71600$new_n16053
.subckt or2_x1 i0=$abc$71600$new_n15359 i1=memory_registers_m.micro_pc[4] q=$abc$71600$new_n16054
.subckt or2_x1 i0=$abc$71600$new_n15359 i1=$abc$71600$new_n14840 q=$abc$71600$new_n16055
.subckt or2_x1 i0=$abc$71600$new_n15240 i1=$abc$71600$new_n14677 q=$abc$71600$new_n16056
.subckt and2_x1 i0=$abc$71600$new_n16056 i1=$abc$71600$new_n14531 q=$abc$71600$new_n16057
.subckt nand2_x0 i0=$abc$71600$new_n16057 i1=$abc$71600$new_n16055 nq=$abc$71600$new_n16058
.subckt nand3_x0 i0=$abc$71600$new_n14640 i1=$abc$71600$new_n14459 i2=$abc$71600$new_n14457 nq=$abc$71600$new_n16059
.subckt nor2_x0 i0=$abc$71600$new_n15890 i1=$abc$71600$new_n14460 nq=$abc$71600$new_n16060
.subckt or21nand_x0 i0=$abc$71600$new_n16060 i1=$abc$71600$new_n15733 i2=$abc$71600$new_n14717 nq=$abc$71600$new_n16061
.subckt and21nor_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14859 i2=$abc$71600$new_n14679 nq=$abc$71600$new_n16062
.subckt or2_x1 i0=$abc$71600$new_n16062 i1=$abc$71600$new_n14752 q=$abc$71600$new_n16063
.subckt and2_x1 i0=$abc$71600$new_n16063 i1=$abc$71600$new_n16061 q=$abc$71600$new_n16064
.subckt and21nor_x0 i0=$abc$71600$new_n16064 i1=$abc$71600$new_n16058 i2=$abc$71600$new_n14722 nq=$abc$71600$new_n16065
.subckt or3_x1 i0=$abc$71600$new_n14685 i1=$abc$71600$new_n14676 i2=$abc$71600$new_n14460 q=$abc$71600$new_n16066
.subckt or21nand_x0 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14745 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n16067
.subckt nand2_x0 i0=$abc$71600$new_n16067 i1=$abc$71600$new_n16066 nq=$abc$71600$new_n16068
.subckt or21nand_x0 i0=$abc$71600$new_n16068 i1=$abc$71600$new_n15489 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n16069
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14860 i1=$abc$71600$new_n14823 q=$abc$71600$new_n16070
.subckt or21nand_x0 i0=$abc$71600$new_n14635 i1=$abc$71600$new_n16070 i2=$abc$71600$new_n15144 nq=$abc$71600$new_n16071
.subckt and2_x1 i0=$abc$71600$new_n16071 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n16072
.subckt and2_x1 i0=$abc$71600$new_n16072 i1=$abc$71600$new_n16069 q=$abc$71600$new_n16073
.subckt nor2_x0 i0=$abc$71600$new_n16065 i1=$abc$71600$new_n16045 nq=$abc$71600$new_n16074
.subckt nand3_x0 i0=$abc$71600$new_n16074 i1=$abc$71600$new_n16073 i2=$abc$71600$new_n16053 nq=$abc$71600$new_n16075
.subckt and2_x1 i0=$abc$71600$new_n16075 i1=$abc$71600$new_n16033 q=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[80]
.subckt or2_x1 i0=$abc$71600$new_n15877 i1=$abc$71600$new_n14764 q=$abc$71600$new_n16077
.subckt nand2_x0 i0=$abc$71600$new_n14863 i1=$abc$71600$new_n14706 nq=$abc$71600$new_n16078
.subckt and21nor_x0 i0=$abc$71600$new_n14710 i1=$abc$71600$new_n14811 i2=$abc$71600$new_n15095 nq=$abc$71600$new_n16079
.subckt nand3_x0 i0=$abc$71600$new_n16079 i1=$abc$71600$new_n16078 i2=$abc$71600$new_n16077 nq=$abc$71600$new_n16080
.subckt nand2_x0 i0=$abc$71600$new_n15955 i1=$abc$71600$new_n15859 nq=$abc$71600$new_n16081
.subckt nand2_x0 i0=$abc$71600$new_n16081 i1=$abc$71600$new_n15474 nq=$abc$71600$new_n16082
.subckt nand3_x0 i0=$abc$71600$new_n15163 i1=$abc$71600$new_n15148 i2=$abc$71600$new_n14960 nq=$abc$71600$new_n16083
.subckt nor4_x0 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14759 i2=$abc$71600$new_n14458 i3=$abc$71600$new_n14452 nq=$abc$71600$new_n16084
.subckt and3_x1 i0=$abc$71600$new_n14779 i1=$abc$71600$new_n14641 i2=$abc$71600$new_n14460 q=$abc$71600$new_n16085
.subckt or21nand_x0 i0=$abc$71600$new_n16085 i1=$abc$71600$new_n16084 i2=$abc$71600$new_n14981 nq=$abc$71600$new_n16086
.subckt and2_x1 i0=$abc$71600$new_n16086 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n16087
.subckt and3_x1 i0=$abc$71600$new_n16087 i1=$abc$71600$new_n16083 i2=$abc$71600$new_n16082 q=$abc$71600$new_n16088
.subckt nand3_x0 i0=$abc$71600$new_n15901 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n16089
.subckt nand4_x0 i0=$abc$71600$new_n14929 i1=$abc$71600$new_n14763 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n16090
.subckt nand4_x0 i0=$abc$71600$new_n16090 i1=$abc$71600$new_n16089 i2=$abc$71600$new_n15712 i3=$abc$71600$new_n15165 nq=$abc$71600$new_n16091
.subckt nand2_x0 i0=$abc$71600$new_n16091 i1=$abc$71600$new_n15152 nq=$abc$71600$new_n16092
.subckt and4_x1 i0=$abc$71600$new_n15784 i1=$abc$71600$new_n14784 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n16093
.subckt nand4_x0 i0=$abc$71600$new_n15784 i1=$abc$71600$new_n14784 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n16094
.subckt and4_x1 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14587 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n16095
.subckt or2_x1 i0=$abc$71600$new_n16093 i1=$abc$71600$new_n15461 q=$abc$71600$new_n16096
.subckt or21nand_x0 i0=$abc$71600$new_n16096 i1=$abc$71600$new_n16095 i2=$abc$71600$new_n15423 nq=$abc$71600$new_n16097
.subckt and2_x1 i0=$abc$71600$new_n16097 i1=$abc$71600$new_n16092 q=$abc$71600$new_n16098
.subckt nand3_x0 i0=$abc$71600$new_n16098 i1=$abc$71600$new_n16088 i2=$abc$71600$new_n16080 nq=$abc$71600$new_n16099
.subckt nand3_x0 i0=$abc$71600$new_n14960 i1=$abc$71600$new_n14912 i2=$abc$71600$new_n14782 nq=$abc$71600$new_n16100
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14825 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n16101
.subckt or21nand_x0 i0=$abc$71600$new_n14460 i1=$abc$71600$new_n14826 i2=$abc$71600$new_n14948 nq=$abc$71600$new_n16102
.subckt nor3_x0 i0=$abc$71600$new_n15184 i1=$abc$71600$new_n15171 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n16103
.subckt nand2_x0 i0=$abc$71600$new_n16102 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n16104
.subckt or21nand_x0 i0=$abc$71600$new_n16104 i1=$abc$71600$new_n16103 i2=$abc$71600$new_n16100 nq=$abc$71600$new_n16105
.subckt and2_x1 i0=$abc$71600$new_n16105 i1=$abc$71600$new_n14956 q=$abc$71600$new_n16106
.subckt and4_x1 i0=$abc$71600$new_n14824 i1=$abc$71600$new_n14746 i2=$abc$71600$new_n14647 i3=$abc$71600$new_n14460 q=$abc$71600$new_n16107
.subckt nand4_x0 i0=$abc$71600$new_n14824 i1=$abc$71600$new_n14746 i2=$abc$71600$new_n14647 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n16108
.subckt or21nand_x0 i0=$abc$71600$new_n16107 i1=$abc$71600$new_n15978 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n16109
.subckt or21nand_x0 i0=$abc$71600$new_n14681 i1=$abc$71600$new_n15927 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n16110
.subckt or21nand_x0 i0=$abc$71600$new_n14452 i1=$abc$71600$new_n14458 i2=$abc$71600$new_n15785 nq=$abc$71600$new_n16111
.subckt nand4_x0 i0=$abc$71600$new_n14641 i1=memory_registers_m.micro_pc[1] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n16112
.subckt and21nor_x0 i0=$abc$71600$new_n16112 i1=$abc$71600$new_n16111 i2=$abc$71600$new_n14724 nq=$abc$71600$new_n16113
.subckt nor3_x0 i0=$abc$71600$new_n15799 i1=$abc$71600$new_n14786 i2=$abc$71600$new_n14718 nq=$abc$71600$new_n16114
.subckt nor2_x0 i0=$abc$71600$new_n16114 i1=$abc$71600$new_n16113 nq=$abc$71600$new_n16115
.subckt nand3_x0 i0=$abc$71600$new_n16115 i1=$abc$71600$new_n16110 i2=$abc$71600$new_n16109 nq=$abc$71600$new_n16116
.subckt and2_x1 i0=$abc$71600$new_n16116 i1=$abc$71600$new_n14776 q=$abc$71600$new_n16117
.subckt nor3_x0 i0=$abc$71600$new_n16117 i1=$abc$71600$new_n16106 i2=$abc$71600$new_n16099 nq=$abc$71600$new_n16118
.subckt and21nor_x0 i0=$abc$71600$new_n15194 i1=$abc$71600$new_n14960 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n16119
.subckt or2_x1 i0=$abc$71600$new_n15877 i1=$abc$71600$new_n15166 q=$abc$71600$new_n16120
.subckt and21nor_x0 i0=$abc$71600$new_n16119 i1=$abc$71600$new_n15457 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n16121
.subckt nand2_x0 i0=$abc$71600$new_n16121 i1=$abc$71600$new_n16120 nq=$abc$71600$new_n16122
.subckt nand3_x0 i0=$abc$71600$new_n15557 i1=$abc$71600$new_n15017 i2=$abc$71600$new_n14839 nq=$abc$71600$new_n16123
.subckt nand2_x0 i0=$abc$71600$new_n16123 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n16124
.subckt nand2_x0 i0=$abc$71600$new_n15580 i1=$abc$71600$new_n14659 nq=$abc$71600$new_n16125
.subckt or21nand_x0 i0=$abc$71600$new_n16125 i1=$abc$71600$new_n15849 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n16126
.subckt nand3_x0 i0=$abc$71600$new_n16126 i1=$abc$71600$new_n16124 i2=$abc$71600$new_n16122 nq=$abc$71600$new_n16127
.subckt nand2_x0 i0=$abc$71600$new_n16127 i1=$abc$71600$new_n14956 nq=$abc$71600$new_n16128
.subckt nand4_x0 i0=$abc$71600$new_n14748 i1=$abc$71600$new_n14746 i2=$abc$71600$new_n14647 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n16129
.subckt and2_x1 i0=$abc$71600$new_n16129 i1=$abc$71600$new_n14666 q=$abc$71600$new_n16130
.subckt and21nor_x0 i0=$abc$71600$new_n16130 i1=$abc$71600$new_n16059 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n16131
.subckt and3_x1 i0=$abc$71600$new_n15015 i1=$abc$71600$new_n14763 i2=$abc$71600$new_n14717 q=$abc$71600$new_n16132
.subckt and3_x1 i0=$abc$71600$new_n15305 i1=$abc$71600$new_n14782 i2=$abc$71600$new_n14460 q=$abc$71600$new_n16133
.subckt or21nand_x0 i0=$abc$71600$new_n14646 i1=$abc$71600$new_n14640 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n16134
.subckt or21nand_x0 i0=$abc$71600$new_n16133 i1=$abc$71600$new_n14700 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n16135
.subckt or21nand_x0 i0=$abc$71600$new_n14623 i1=$abc$71600$new_n15164 i2=$abc$71600$new_n15557 nq=$abc$71600$new_n16136
.subckt nand2_x0 i0=$abc$71600$new_n16136 i1=$abc$71600$new_n14723 nq=$abc$71600$new_n16137
.subckt nand2_x0 i0=$abc$71600$new_n16137 i1=$abc$71600$new_n16135 nq=$abc$71600$new_n16138
.subckt or3_x1 i0=$abc$71600$new_n16138 i1=$abc$71600$new_n16132 i2=$abc$71600$new_n16131 q=$abc$71600$new_n16139
.subckt nand2_x0 i0=$abc$71600$new_n16139 i1=$abc$71600$new_n14721 nq=$abc$71600$new_n16140
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n15468 i2=$abc$71600$new_n15794 nq=$abc$71600$new_n16141
.subckt or2_x1 i0=$abc$71600$new_n16141 i1=$abc$71600$new_n14718 q=$abc$71600$new_n16142
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14823 q=$abc$71600$new_n16143
.subckt or21nand_x0 i0=$abc$71600$new_n14626 i1=$abc$71600$new_n16143 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n16144
.subckt or21nand_x0 i0=$abc$71600$new_n15581 i1=$abc$71600$new_n15058 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n16145
.subckt and2_x1 i0=$abc$71600$new_n16145 i1=$abc$71600$new_n16144 q=$abc$71600$new_n16146
.subckt nand2_x0 i0=$abc$71600$new_n16146 i1=$abc$71600$new_n16142 nq=$abc$71600$new_n16147
.subckt nand2_x0 i0=$abc$71600$new_n16147 i1=$abc$71600$new_n14776 nq=$abc$71600$new_n16148
.subckt nand3_x0 i0=$abc$71600$new_n15115 i1=$abc$71600$new_n14935 i2=$abc$71600$new_n14639 nq=$abc$71600$new_n16149
.subckt nand2_x0 i0=$abc$71600$new_n16149 i1=$abc$71600$new_n15403 nq=$abc$71600$new_n16150
.subckt and21nor_x0 i0=$abc$71600$new_n15820 i1=$abc$71600$new_n15620 i2=$abc$71600$new_n15153 nq=$abc$71600$new_n16151
.subckt or21nand_x0 i0=$abc$71600$new_n14910 i1=$abc$71600$new_n15183 i2=$abc$71600$new_n16151 nq=$abc$71600$new_n16152
.subckt or21nand_x0 i0=$abc$71600$new_n14757 i1=$abc$71600$new_n15927 i2=$abc$71600$new_n15094 nq=$abc$71600$new_n16153
.subckt and4_x1 i0=$abc$71600$new_n16153 i1=$abc$71600$new_n16152 i2=$abc$71600$new_n16150 i3=$abc$71600$new_n14292 q=$abc$71600$new_n16154
.subckt and3_x1 i0=$abc$71600$new_n16154 i1=$abc$71600$new_n16148 i2=$abc$71600$new_n16140 q=$abc$71600$new_n16155
.subckt and2_x1 i0=$abc$71600$new_n16155 i1=$abc$71600$new_n16128 q=$abc$71600$new_n16156
.subckt nor2_x0 i0=$abc$71600$new_n16156 i1=$abc$71600$new_n16118 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[81]
.subckt and4_x1 i0=$abc$71600$new_n15712 i1=$abc$71600$new_n15074 i2=$abc$71600$new_n15004 i3=$abc$71600$new_n14741 q=$abc$71600$new_n16158
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14762 i1=$abc$71600$new_n14860 q=$abc$71600$new_n16159
.subckt nand2_x0 i0=$abc$71600$new_n16159 i1=$abc$71600$new_n14500 nq=$abc$71600$new_n16160
.subckt and2_x1 i0=$abc$71600$new_n16160 i1=$abc$71600$new_n15265 q=$abc$71600$new_n16161
.subckt and21nor_x0 i0=$abc$71600$new_n16161 i1=$abc$71600$new_n15021 i2=$abc$71600$new_n14673 nq=$abc$71600$new_n16162
.subckt nand3_x0 i0=$abc$71600$new_n15113 i1=$abc$71600$new_n15002 i2=$abc$71600$new_n14934 nq=$abc$71600$new_n16163
.subckt and3_x1 i0=$abc$71600$new_n14641 i1=$abc$71600$new_n14624 i2=$abc$71600$new_n14460 q=$abc$71600$new_n16164
.subckt or21nand_x0 i0=$abc$71600$new_n16164 i1=$abc$71600$new_n15015 i2=$abc$71600$new_n14830 nq=$abc$71600$new_n16165
.subckt nand2_x0 i0=$abc$71600$new_n15861 i1=$abc$71600$new_n14946 nq=$abc$71600$new_n16166
.subckt and2_x1 i0=$abc$71600$new_n16165 i1=$abc$71600$new_n16163 q=$abc$71600$new_n16167
.subckt or21nand_x0 i0=$abc$71600$new_n14698 i1=$abc$71600$new_n16158 i2=$abc$71600$new_n16167 nq=$abc$71600$new_n16168
.subckt nor3_x0 i0=$abc$71600$new_n16168 i1=$abc$71600$new_n16166 i2=$abc$71600$new_n16162 nq=$abc$71600$new_n16169
.subckt and2_x1 i0=$abc$71600$new_n15620 i1=$abc$71600$new_n14900 q=$abc$71600$new_n16170
.subckt or21nand_x0 i0=$abc$71600$new_n15883 i1=$abc$71600$new_n14899 i2=memory_registers_m.micro_pc[5] nq=$abc$71600$new_n16171
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14629 i1=$abc$71600$new_n14780 q=$abc$71600$new_n16172
.subckt or21nand_x0 i0=$abc$71600$new_n16172 i1=$abc$71600$new_n16133 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n16173
.subckt nor2_x0 i0=$abc$71600$new_n15359 i1=$abc$71600$new_n14787 nq=$abc$71600$new_n16174
.subckt or2_x1 i0=$abc$71600$new_n15359 i1=$abc$71600$new_n14787 q=$abc$71600$new_n16175
.subckt or4_x1 i0=$abc$71600$new_n14780 i1=$abc$71600$new_n14652 i2=$abc$71600$new_n14458 i3=$abc$71600$new_n14452 q=$abc$71600$new_n16176
.subckt and21nor_x0 i0=$abc$71600$new_n16176 i1=$abc$71600$new_n16174 i2=$abc$71600$new_n14685 nq=$abc$71600$new_n16177
.subckt or21nand_x0 i0=$abc$71600$new_n16170 i1=$abc$71600$new_n16171 i2=$abc$71600$new_n16173 nq=$abc$71600$new_n16178
.subckt or21nand_x0 i0=$abc$71600$new_n16178 i1=$abc$71600$new_n16177 i2=$abc$71600$new_n14776 nq=$abc$71600$new_n16179
.subckt or2_x1 i0=$abc$71600$new_n15791 i1=$abc$71600$new_n15222 q=$abc$71600$new_n16180
.subckt or21nand_x0 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14640 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n16181
.subckt and21nor_x0 i0=$abc$71600$new_n14845 i1=$abc$71600$new_n14760 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n16182
.subckt and21nor_x0 i0=$abc$71600$new_n16182 i1=$abc$71600$new_n16181 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n16183
.subckt and3_x1 i0=$abc$71600$new_n14859 i1=$abc$71600$new_n14634 i2=$abc$71600$new_n14460 q=$abc$71600$new_n16184
.subckt or21nand_x0 i0=$abc$71600$new_n16184 i1=$abc$71600$new_n15827 i2=$abc$71600$new_n14684 nq=$abc$71600$new_n16185
.subckt and21nor_x0 i0=$abc$71600$new_n16108 i1=$abc$71600$new_n15886 i2=$abc$71600$new_n14724 nq=$abc$71600$new_n16186
.subckt and21nor_x0 i0=$abc$71600$new_n16180 i1=$abc$71600$new_n16183 i2=$abc$71600$new_n16186 nq=$abc$71600$new_n16187
.subckt and21nor_x0 i0=$abc$71600$new_n16187 i1=$abc$71600$new_n16185 i2=$abc$71600$new_n14722 nq=$abc$71600$new_n16188
.subckt or21nand_x0 i0=$abc$71600$new_n14273 i1=$abc$71600$new_n16169 i2=$abc$71600$new_n16179 nq=$abc$71600$new_n16189
.subckt nor3_x0 i0=$abc$71600$new_n16189 i1=$abc$71600$new_n16188 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n16190
.subckt or21nand_x0 i0=$abc$71600$new_n15778 i1=$abc$71600$new_n14739 i2=$abc$71600$new_n14634 nq=$abc$71600$new_n16191
.subckt and21nor_x0 i0=$abc$71600$new_n16191 i1=$abc$71600$new_n16094 i2=$abc$71600$new_n14831 nq=$abc$71600$new_n16192
.subckt mux2_x1 cmd=memory_registers_m.micro_pc[3] i0=$abc$71600$new_n14785 i1=$abc$71600$new_n14652 q=$abc$71600$new_n16193
.subckt nand2_x0 i0=$abc$71600$new_n16193 i1=$abc$71600$new_n14684 nq=$abc$71600$new_n16194
.subckt nand2_x0 i0=$abc$71600$new_n15185 i1=$abc$71600$new_n14678 nq=$abc$71600$new_n16195
.subckt or21nand_x0 i0=$abc$71600$new_n16195 i1=$abc$71600$new_n14852 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n16196
.subckt and21nor_x0 i0=$abc$71600$new_n16196 i1=$abc$71600$new_n16194 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n16197
.subckt and21nor_x0 i0=$abc$71600$new_n15732 i1=$abc$71600$new_n15447 i2=$abc$71600$new_n14673 nq=$abc$71600$new_n16198
.subckt mux2_x1 cmd=$abc$71600$new_n14587 i0=$abc$71600$new_n14364 i1=$abc$71600$new_n14623 q=$abc$71600$new_n16199
.subckt nand4_x0 i0=$abc$71600$new_n16199 i1=memory_registers_m.micro_pc[4] i2=$abc$71600$new_n14459 i3=$abc$71600$new_n14457 nq=$abc$71600$new_n16200
.subckt nand3_x0 i0=$abc$71600$new_n16200 i1=$abc$71600$new_n15994 i2=$abc$71600$new_n14738 nq=$abc$71600$new_n16201
.subckt and2_x1 i0=$abc$71600$new_n16201 i1=$abc$71600$new_n14697 q=$abc$71600$new_n16202
.subckt or4_x1 i0=$abc$71600$new_n16202 i1=$abc$71600$new_n16198 i2=$abc$71600$new_n16197 i3=$abc$71600$new_n16192 q=$abc$71600$new_n16203
.subckt nand2_x0 i0=$abc$71600$new_n16203 i1=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n16204
.subckt and21nor_x0 i0=$abc$71600$new_n14655 i1=$abc$71600$new_n15558 i2=$abc$71600$new_n16134 nq=$abc$71600$new_n16205
.subckt or3_x1 i0=$abc$71600$new_n15556 i1=$abc$71600$new_n15057 i2=$abc$71600$new_n14969 q=$abc$71600$new_n16206
.subckt or21nand_x0 i0=$abc$71600$new_n14681 i1=$abc$71600$new_n16003 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n16207
.subckt and2_x1 i0=$abc$71600$new_n16207 i1=$abc$71600$new_n16206 q=$abc$71600$new_n16208
.subckt or21nand_x0 i0=$abc$71600$new_n15825 i1=$abc$71600$new_n16205 i2=$abc$71600$new_n16208 nq=$abc$71600$new_n16209
.subckt and2_x1 i0=$abc$71600$new_n15877 i1=memory_registers_m.micro_pc[5] q=$abc$71600$new_n16210
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14675 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n16211
.subckt nand3_x0 i0=$abc$71600$new_n16211 i1=$abc$71600$new_n14730 i2=$abc$71600$new_n14639 nq=$abc$71600$new_n16212
.subckt and2_x1 i0=$abc$71600$new_n16212 i1=$abc$71600$new_n16210 q=$abc$71600$new_n16213
.subckt or21nand_x0 i0=$abc$71600$new_n14700 i1=$abc$71600$new_n15166 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n16214
.subckt or2_x1 i0=$abc$71600$new_n15120 i1=$abc$71600$new_n14685 q=$abc$71600$new_n16215
.subckt nand2_x0 i0=$abc$71600$new_n16215 i1=$abc$71600$new_n16214 nq=$abc$71600$new_n16216
.subckt or21nand_x0 i0=$abc$71600$new_n16216 i1=$abc$71600$new_n16213 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n16217
.subckt nand2_x0 i0=$abc$71600$new_n16217 i1=$abc$71600$new_n14292 nq=$abc$71600$new_n16218
.subckt and21nor_x0 i0=$abc$71600$new_n14776 i1=$abc$71600$new_n16209 i2=$abc$71600$new_n16218 nq=$abc$71600$new_n16219
.subckt and21nor_x0 i0=$abc$71600$new_n16219 i1=$abc$71600$new_n16204 i2=$abc$71600$new_n16190 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[82]
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14655 q=$abc$71600$new_n16221
.subckt and2_x1 i0=$abc$71600$new_n16221 i1=$abc$71600$new_n14500 q=$abc$71600$new_n16222
.subckt and21nor_x0 i0=$abc$71600$new_n14701 i1=$abc$71600$new_n15559 i2=$abc$71600$new_n16222 nq=$abc$71600$new_n16223
.subckt and2_x1 i0=$abc$71600$new_n16223 i1=$abc$71600$new_n14531 q=$abc$71600$new_n16224
.subckt nand2_x0 i0=$abc$71600$new_n16017 i1=$abc$71600$new_n15432 nq=$abc$71600$new_n16225
.subckt and21nor_x0 i0=$abc$71600$new_n15780 i1=$abc$71600$new_n15098 i2=$abc$71600$new_n14531 nq=$abc$71600$new_n16226
.subckt and2_x1 i0=$abc$71600$new_n16226 i1=$abc$71600$new_n16225 q=$abc$71600$new_n16227
.subckt or21nand_x0 i0=$abc$71600$new_n16227 i1=$abc$71600$new_n16224 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n16228
.subckt nand2_x0 i0=$abc$71600$new_n14958 i1=$abc$71600$new_n14741 nq=$abc$71600$new_n16229
.subckt nand3_x0 i0=$abc$71600$new_n15306 i1=$abc$71600$new_n14776 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n16230
.subckt nand2_x0 i0=$abc$71600$new_n16229 i1=$abc$71600$new_n14834 nq=$abc$71600$new_n16231
.subckt or21nand_x0 i0=$abc$71600$new_n15954 i1=$abc$71600$new_n14909 i2=$abc$71600$new_n14751 nq=$abc$71600$new_n16232
.subckt nand2_x0 i0=$abc$71600$new_n16232 i1=$abc$71600$new_n14888 nq=$abc$71600$new_n16233
.subckt nand2_x0 i0=$abc$71600$new_n16233 i1=$abc$71600$new_n14721 nq=$abc$71600$new_n16234
.subckt or4_x1 i0=$abc$71600$new_n14760 i1=$abc$71600$new_n14664 i2=$abc$71600$new_n14531 i3=$abc$71600$new_n14460 q=$abc$71600$new_n16235
.subckt and21nor_x0 i0=memory_registers_m.micro_pc[3] i1=$abc$71600$new_n14781 i2=$abc$71600$new_n14500 nq=$abc$71600$new_n16236
.subckt nand2_x0 i0=$abc$71600$new_n16236 i1=$abc$71600$new_n15732 nq=$abc$71600$new_n16237
.subckt or21nand_x0 i0=$abc$71600$new_n14936 i1=$abc$71600$new_n15166 i2=$abc$71600$new_n15094 nq=$abc$71600$new_n16238
.subckt and21nor_x0 i0=$abc$71600$new_n16235 i1=$abc$71600$new_n15158 i2=$abc$71600$new_n14967 nq=$abc$71600$new_n16239
.subckt nand2_x0 i0=$abc$71600$new_n16239 i1=$abc$71600$new_n16237 nq=$abc$71600$new_n16240
.subckt and3_x1 i0=$abc$71600$new_n16230 i1=$abc$71600$new_n14997 i2=$abc$71600$new_n14292 q=$abc$71600$new_n16241
.subckt and4_x1 i0=$abc$71600$new_n16241 i1=$abc$71600$new_n16240 i2=$abc$71600$new_n16238 i3=$abc$71600$new_n16231 q=$abc$71600$new_n16242
.subckt and3_x1 i0=$abc$71600$new_n16242 i1=$abc$71600$new_n16234 i2=$abc$71600$new_n16228 q=$abc$71600$new_n16243
.subckt or21nand_x0 i0=$abc$71600$new_n15164 i1=$abc$71600$new_n14959 i2=$abc$71600$new_n14650 nq=$abc$71600$new_n16244
.subckt nand2_x0 i0=$abc$71600$new_n16244 i1=$abc$71600$new_n14717 nq=$abc$71600$new_n16245
.subckt nand2_x0 i0=$abc$71600$new_n16245 i1=$abc$71600$new_n15872 nq=$abc$71600$new_n16246
.subckt nand4_x0 i0=$abc$71600$new_n15217 i1=$abc$71600$new_n15215 i2=$abc$71600$new_n14858 i3=$abc$71600$new_n14709 nq=$abc$71600$new_n16247
.subckt nand3_x0 i0=$abc$71600$new_n15374 i1=$abc$71600$new_n15289 i2=$abc$71600$new_n15100 nq=$abc$71600$new_n16248
.subckt and2_x1 i0=$abc$71600$new_n15596 i1=$abc$71600$new_n14979 q=$abc$71600$new_n16249
.subckt and21nor_x0 i0=$abc$71600$new_n14672 i1=$abc$71600$new_n16248 i2=$abc$71600$new_n16249 nq=$abc$71600$new_n16250
.subckt and21nor_x0 i0=$abc$71600$new_n14639 i1=$abc$71600$new_n14691 i2=$abc$71600$new_n14831 nq=$abc$71600$new_n16251
.subckt or21nand_x0 i0=$abc$71600$new_n14789 i1=$abc$71600$new_n15240 i2=$abc$71600$new_n14798 nq=$abc$71600$new_n16252
.subckt nor2_x0 i0=$abc$71600$new_n15165 i1=$abc$71600$new_n14531 nq=$abc$71600$new_n16253
.subckt or21nand_x0 i0=$abc$71600$new_n16253 i1=$abc$71600$new_n14982 i2=$abc$71600$new_n14776 nq=$abc$71600$new_n16254
.subckt nand3_x0 i0=$abc$71600$new_n16112 i1=$abc$71600$new_n15307 i2=memory_registers_m.micro_pc[4] nq=$abc$71600$new_n16255
.subckt or2_x1 i0=$abc$71600$new_n16054 i1=$abc$71600$new_n14729 q=$abc$71600$new_n16256
.subckt and2_x1 i0=$abc$71600$new_n16255 i1=$abc$71600$new_n14800 q=$abc$71600$new_n16257
.subckt nand2_x0 i0=$abc$71600$new_n16257 i1=$abc$71600$new_n16256 nq=$abc$71600$new_n16258
.subckt or21nand_x0 i0=$abc$71600$new_n16246 i1=$abc$71600$new_n15320 i2=$abc$71600$new_n14721 nq=$abc$71600$new_n16259
.subckt nand2_x0 i0=$abc$71600$new_n16247 i1=$abc$71600$new_n15423 nq=$abc$71600$new_n16260
.subckt or21nand_x0 i0=$abc$71600$new_n16101 i1=$abc$71600$new_n16252 i2=$abc$71600$new_n16250 nq=$abc$71600$new_n16261
.subckt or21nand_x0 i0=$abc$71600$new_n16261 i1=$abc$71600$new_n16251 i2=memory_registers_m.micro_pc[7] nq=$abc$71600$new_n16262
.subckt and2_x1 i0=$abc$71600$new_n16258 i1=$abc$71600$new_n16254 q=$abc$71600$new_n16263
.subckt and2_x1 i0=$abc$71600$new_n16259 i1=memory_registers_m.micro_pc[8] q=$abc$71600$new_n16264
.subckt and3_x1 i0=$abc$71600$new_n16264 i1=$abc$71600$new_n16263 i2=$abc$71600$new_n16260 q=$abc$71600$new_n16265
.subckt and21nor_x0 i0=$abc$71600$new_n16265 i1=$abc$71600$new_n16262 i2=$abc$71600$new_n16243 nq=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[83]
.subckt mux2_x1 cmd=$abc$71600$new_n3706 i0=$abc$71600$new_n3468 i1=$abc$71600$new_n3508 q=$abc$71600$new_n16267
.subckt mux2_x1 cmd=memory_registers_m.micro_data[68] i0=registers_m.ea_reg[0] i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n16268
.subckt nor2_x0 i0=$abc$71600$new_n16268 i1=memory_registers_m.micro_data[69] nq=$abc$71600$new_n16269
.subckt or2_x1 i0=$abc$71600$new_n16268 i1=memory_registers_m.micro_data[69] q=$abc$71600$new_n16270
.subckt mux2_x1 cmd=$abc$71600$new_n3706 i0=$abc$71600$new_n3469 i1=$abc$71600$new_n3509 q=$abc$71600$new_n16271
.subckt mux2_x1 cmd=memory_registers_m.micro_data[68] i0=registers_m.ea_reg[1] i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n16272
.subckt nor2_x0 i0=$abc$71600$new_n16272 i1=memory_registers_m.micro_data[69] nq=$abc$71600$new_n16273
.subckt mux2_x1 cmd=memory_registers_m.micro_data[68] i0=registers_m.ea_reg[2] i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n16274
.subckt mux2_x1 cmd=$abc$71600$new_n3706 i0=$abc$71600$new_n3470 i1=$abc$71600$new_n3510 q=$abc$71600$new_n16275
.subckt nor2_x0 i0=$abc$71600$new_n16274 i1=memory_registers_m.micro_data[69] nq=$abc$71600$new_n16276
.subckt or2_x1 i0=$abc$71600$new_n16274 i1=memory_registers_m.micro_data[69] q=$abc$71600$new_n16277
.subckt and21nor_x0 i0=$abc$71600$new_n3707 i1=$abc$71600$new_n16271 i2=$abc$71600$new_n16276 nq=$abc$71600$new_n16278
.subckt and21nor_x0 i0=$abc$71600$new_n16274 i1=$abc$71600$new_n16272 i2=memory_registers_m.micro_data[69] nq=$abc$71600$new_n16279
.subckt mux2_x1 cmd=memory_registers_m.micro_data[69] i0=$abc$71600$auto$ff.cc:721:flip_bits$68670 i1=$abc$71600$new_n3706 q=$abc$71600$new_n16280
.subckt mux2_x1 cmd=memory_registers_m.micro_data[69] i0=$abc$71600$new_n3102 i1=memory_registers_m.micro_data[68] q=$abc$71600$new_n16281
.subckt and3_x1 i0=$abc$71600$new_n16280 i1=$abc$71600$new_n16278 i2=$abc$71600$new_n16270 q=$abc$71600$new_n16282
.subckt nand3_x0 i0=$abc$71600$new_n16280 i1=$abc$71600$new_n16278 i2=$abc$71600$new_n16270 nq=$abc$71600$new_n16283
.subckt nand2_x0 i0=$abc$71600$new_n3709 i1=memory_registers_m.micro_data[71] nq=$abc$71600$new_n16284
.subckt and2_x1 i0=memory_registers_m.micro_data[72] i1=$abc$71600$new_n3708 q=$abc$71600$new_n16285
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[0] i1=bus_control_m.prefetch_ir_o[48] q=$abc$71600$new_n16286
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[0] i1=$abc$71600$new_n16286 q=$abc$71600$new_n16287
.subckt and2_x1 i0=$abc$71600$new_n16287 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16288
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][0] nq=$abc$71600$new_n16289
.subckt nor3_x0 i0=$abc$71600$new_n16274 i1=$abc$71600$new_n16272 i2=memory_registers_m.micro_data[69] nq=$abc$71600$new_n16290
.subckt nor4_x0 i0=$abc$71600$new_n16274 i1=$abc$71600$new_n16272 i2=$abc$71600$new_n16268 i3=memory_registers_m.micro_data[69] nq=$abc$71600$new_n16291
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][0] nq=$abc$71600$new_n16292
.subckt and4_x1 i0=$abc$71600$new_n16277 i1=$abc$71600$new_n16271 i2=$abc$71600$new_n16267 i3=$abc$71600$new_n3707 q=$abc$71600$new_n16293
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][0] nq=$abc$71600$new_n16294
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3574 q=$abc$71600$new_n16295
.subckt and4_x1 i0=$abc$71600$new_n16295 i1=$abc$71600$new_n16294 i2=$abc$71600$new_n16292 i3=$abc$71600$new_n16289 q=$abc$71600$new_n16296
.subckt and4_x1 i0=$abc$71600$new_n16277 i1=$abc$71600$new_n16271 i2=$abc$71600$new_n16268 i3=$abc$71600$new_n3707 q=$abc$71600$new_n16297
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][0] nq=$abc$71600$new_n16298
.subckt and2_x1 i0=$abc$71600$new_n16276 i1=$abc$71600$new_n16272 q=$abc$71600$new_n16299
.subckt and4_x1 i0=$abc$71600$new_n16276 i1=$abc$71600$new_n16272 i2=$abc$71600$new_n16267 i3=$abc$71600$new_n3707 q=$abc$71600$new_n16300
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][0] nq=$abc$71600$new_n16301
.subckt and4_x1 i0=$abc$71600$new_n16275 i1=$abc$71600$new_n16271 i2=$abc$71600$new_n16268 i3=$abc$71600$new_n3707 q=$abc$71600$new_n16302
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][0] nq=$abc$71600$new_n16303
.subckt and4_x1 i0=$abc$71600$new_n16275 i1=$abc$71600$new_n16272 i2=$abc$71600$new_n16268 i3=$abc$71600$new_n3707 q=$abc$71600$new_n16304
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][0] nq=$abc$71600$new_n16305
.subckt and4_x1 i0=$abc$71600$new_n16305 i1=$abc$71600$new_n16303 i2=$abc$71600$new_n16301 i3=$abc$71600$new_n16298 q=$abc$71600$new_n16306
.subckt and21nor_x0 i0=$abc$71600$new_n16306 i1=$abc$71600$new_n16296 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16307
.subckt or21nand_x0 i0=$abc$71600$new_n16307 i1=$abc$71600$new_n16288 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16308
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16287 i1=memory_registers_m.usp[0] q=$abc$71600$new_n16309
.subckt nand2_x0 i0=$abc$71600$new_n16309 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16310
.subckt nand2_x0 i0=$abc$71600$new_n16310 i1=$abc$71600$new_n16308 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][0]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[1] i1=bus_control_m.prefetch_ir_o[49] q=$abc$71600$new_n16312
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[1] i1=$abc$71600$new_n16312 q=$abc$71600$new_n16313
.subckt and2_x1 i0=$abc$71600$new_n16313 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16314
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][1] nq=$abc$71600$new_n16315
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3575 q=$abc$71600$new_n16316
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][1] nq=$abc$71600$new_n16317
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][1] nq=$abc$71600$new_n16318
.subckt and4_x1 i0=$abc$71600$new_n16318 i1=$abc$71600$new_n16317 i2=$abc$71600$new_n16316 i3=$abc$71600$new_n16315 q=$abc$71600$new_n16319
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][1] nq=$abc$71600$new_n16320
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][1] nq=$abc$71600$new_n16321
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][1] nq=$abc$71600$new_n16322
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][1] nq=$abc$71600$new_n16323
.subckt and4_x1 i0=$abc$71600$new_n16323 i1=$abc$71600$new_n16322 i2=$abc$71600$new_n16321 i3=$abc$71600$new_n16320 q=$abc$71600$new_n16324
.subckt and21nor_x0 i0=$abc$71600$new_n16324 i1=$abc$71600$new_n16319 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16325
.subckt or21nand_x0 i0=$abc$71600$new_n16325 i1=$abc$71600$new_n16314 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16326
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16313 i1=memory_registers_m.usp[1] q=$abc$71600$new_n16327
.subckt nand2_x0 i0=$abc$71600$new_n16327 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16328
.subckt nand2_x0 i0=$abc$71600$new_n16328 i1=$abc$71600$new_n16326 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][1]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[2] i1=bus_control_m.prefetch_ir_o[50] q=$abc$71600$new_n16330
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[2] i1=$abc$71600$new_n16330 q=$abc$71600$new_n16331
.subckt and2_x1 i0=$abc$71600$new_n16331 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16332
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][2] nq=$abc$71600$new_n16333
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][2] nq=$abc$71600$new_n16334
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][2] nq=$abc$71600$new_n16335
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3576 q=$abc$71600$new_n16336
.subckt and4_x1 i0=$abc$71600$new_n16336 i1=$abc$71600$new_n16335 i2=$abc$71600$new_n16334 i3=$abc$71600$new_n16333 q=$abc$71600$new_n16337
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][2] nq=$abc$71600$new_n16338
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][2] nq=$abc$71600$new_n16339
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][2] nq=$abc$71600$new_n16340
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][2] nq=$abc$71600$new_n16341
.subckt and4_x1 i0=$abc$71600$new_n16341 i1=$abc$71600$new_n16340 i2=$abc$71600$new_n16339 i3=$abc$71600$new_n16338 q=$abc$71600$new_n16342
.subckt and21nor_x0 i0=$abc$71600$new_n16342 i1=$abc$71600$new_n16337 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16343
.subckt or21nand_x0 i0=$abc$71600$new_n16343 i1=$abc$71600$new_n16332 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16344
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16331 i1=memory_registers_m.usp[2] q=$abc$71600$new_n16345
.subckt nand2_x0 i0=$abc$71600$new_n16345 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16346
.subckt nand2_x0 i0=$abc$71600$new_n16346 i1=$abc$71600$new_n16344 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][2]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[3] i1=bus_control_m.prefetch_ir_o[51] q=$abc$71600$new_n16348
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[3] i1=$abc$71600$new_n16348 q=$abc$71600$new_n16349
.subckt and2_x1 i0=$abc$71600$new_n16349 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16350
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][3] nq=$abc$71600$new_n16351
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][3] nq=$abc$71600$new_n16352
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][3] nq=$abc$71600$new_n16353
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][3] nq=$abc$71600$new_n16354
.subckt and4_x1 i0=$abc$71600$new_n16354 i1=$abc$71600$new_n16353 i2=$abc$71600$new_n16352 i3=$abc$71600$new_n16351 q=$abc$71600$new_n16355
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3577 q=$abc$71600$new_n16356
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][3] nq=$abc$71600$new_n16357
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][3] nq=$abc$71600$new_n16358
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][3] nq=$abc$71600$new_n16359
.subckt and4_x1 i0=$abc$71600$new_n16359 i1=$abc$71600$new_n16358 i2=$abc$71600$new_n16357 i3=$abc$71600$new_n16356 q=$abc$71600$new_n16360
.subckt and21nor_x0 i0=$abc$71600$new_n16360 i1=$abc$71600$new_n16355 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16361
.subckt or21nand_x0 i0=$abc$71600$new_n16361 i1=$abc$71600$new_n16350 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16362
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16349 i1=memory_registers_m.usp[3] q=$abc$71600$new_n16363
.subckt nand2_x0 i0=$abc$71600$new_n16363 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16364
.subckt nand2_x0 i0=$abc$71600$new_n16364 i1=$abc$71600$new_n16362 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][3]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[4] i1=bus_control_m.prefetch_ir_o[52] q=$abc$71600$new_n16366
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[4] i1=$abc$71600$new_n16366 q=$abc$71600$new_n16367
.subckt and2_x1 i0=$abc$71600$new_n16367 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16368
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][4] nq=$abc$71600$new_n16369
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][4] nq=$abc$71600$new_n16370
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][4] nq=$abc$71600$new_n16371
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3578 q=$abc$71600$new_n16372
.subckt and4_x1 i0=$abc$71600$new_n16372 i1=$abc$71600$new_n16371 i2=$abc$71600$new_n16370 i3=$abc$71600$new_n16369 q=$abc$71600$new_n16373
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][4] nq=$abc$71600$new_n16374
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][4] nq=$abc$71600$new_n16375
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][4] nq=$abc$71600$new_n16376
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][4] nq=$abc$71600$new_n16377
.subckt and4_x1 i0=$abc$71600$new_n16377 i1=$abc$71600$new_n16376 i2=$abc$71600$new_n16375 i3=$abc$71600$new_n16374 q=$abc$71600$new_n16378
.subckt and21nor_x0 i0=$abc$71600$new_n16378 i1=$abc$71600$new_n16373 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16379
.subckt or21nand_x0 i0=$abc$71600$new_n16379 i1=$abc$71600$new_n16368 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16380
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16367 i1=memory_registers_m.usp[4] q=$abc$71600$new_n16381
.subckt nand2_x0 i0=$abc$71600$new_n16381 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16382
.subckt nand2_x0 i0=$abc$71600$new_n16382 i1=$abc$71600$new_n16380 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][4]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[5] i1=bus_control_m.prefetch_ir_o[53] q=$abc$71600$new_n16384
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[5] i1=$abc$71600$new_n16384 q=$abc$71600$new_n16385
.subckt and2_x1 i0=$abc$71600$new_n16385 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16386
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][5] nq=$abc$71600$new_n16387
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][5] nq=$abc$71600$new_n16388
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3579 q=$abc$71600$new_n16389
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][5] nq=$abc$71600$new_n16390
.subckt and4_x1 i0=$abc$71600$new_n16390 i1=$abc$71600$new_n16389 i2=$abc$71600$new_n16388 i3=$abc$71600$new_n16387 q=$abc$71600$new_n16391
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][5] nq=$abc$71600$new_n16392
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][5] nq=$abc$71600$new_n16393
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][5] nq=$abc$71600$new_n16394
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][5] nq=$abc$71600$new_n16395
.subckt and4_x1 i0=$abc$71600$new_n16395 i1=$abc$71600$new_n16394 i2=$abc$71600$new_n16393 i3=$abc$71600$new_n16392 q=$abc$71600$new_n16396
.subckt and21nor_x0 i0=$abc$71600$new_n16396 i1=$abc$71600$new_n16391 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16397
.subckt or21nand_x0 i0=$abc$71600$new_n16397 i1=$abc$71600$new_n16386 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16398
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16385 i1=memory_registers_m.usp[5] q=$abc$71600$new_n16399
.subckt nand2_x0 i0=$abc$71600$new_n16399 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16400
.subckt nand2_x0 i0=$abc$71600$new_n16400 i1=$abc$71600$new_n16398 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][5]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[6] i1=bus_control_m.prefetch_ir_o[54] q=$abc$71600$new_n16402
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[6] i1=$abc$71600$new_n16402 q=$abc$71600$new_n16403
.subckt and2_x1 i0=$abc$71600$new_n16403 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16404
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][6] nq=$abc$71600$new_n16405
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][6] nq=$abc$71600$new_n16406
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][6] nq=$abc$71600$new_n16407
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3580 q=$abc$71600$new_n16408
.subckt and4_x1 i0=$abc$71600$new_n16408 i1=$abc$71600$new_n16407 i2=$abc$71600$new_n16406 i3=$abc$71600$new_n16405 q=$abc$71600$new_n16409
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][6] nq=$abc$71600$new_n16410
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][6] nq=$abc$71600$new_n16411
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][6] nq=$abc$71600$new_n16412
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][6] nq=$abc$71600$new_n16413
.subckt and4_x1 i0=$abc$71600$new_n16413 i1=$abc$71600$new_n16412 i2=$abc$71600$new_n16411 i3=$abc$71600$new_n16410 q=$abc$71600$new_n16414
.subckt and21nor_x0 i0=$abc$71600$new_n16414 i1=$abc$71600$new_n16409 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16415
.subckt or21nand_x0 i0=$abc$71600$new_n16415 i1=$abc$71600$new_n16404 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16416
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16403 i1=memory_registers_m.usp[6] q=$abc$71600$new_n16417
.subckt nand2_x0 i0=$abc$71600$new_n16417 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16418
.subckt nand2_x0 i0=$abc$71600$new_n16418 i1=$abc$71600$new_n16416 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][6]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[7] i1=bus_control_m.prefetch_ir_o[55] q=$abc$71600$new_n16420
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[7] i1=$abc$71600$new_n16420 q=$abc$71600$new_n16421
.subckt and2_x1 i0=$abc$71600$new_n16421 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16422
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][7] nq=$abc$71600$new_n16423
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3581 q=$abc$71600$new_n16424
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][7] nq=$abc$71600$new_n16425
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][7] nq=$abc$71600$new_n16426
.subckt and4_x1 i0=$abc$71600$new_n16426 i1=$abc$71600$new_n16425 i2=$abc$71600$new_n16424 i3=$abc$71600$new_n16423 q=$abc$71600$new_n16427
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][7] nq=$abc$71600$new_n16428
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][7] nq=$abc$71600$new_n16429
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][7] nq=$abc$71600$new_n16430
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][7] nq=$abc$71600$new_n16431
.subckt and4_x1 i0=$abc$71600$new_n16431 i1=$abc$71600$new_n16430 i2=$abc$71600$new_n16429 i3=$abc$71600$new_n16428 q=$abc$71600$new_n16432
.subckt and21nor_x0 i0=$abc$71600$new_n16432 i1=$abc$71600$new_n16427 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16433
.subckt or21nand_x0 i0=$abc$71600$new_n16433 i1=$abc$71600$new_n16422 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16434
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16421 i1=memory_registers_m.usp[7] q=$abc$71600$new_n16435
.subckt nand2_x0 i0=$abc$71600$new_n16435 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16436
.subckt nand2_x0 i0=$abc$71600$new_n16436 i1=$abc$71600$new_n16434 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][7]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[8] i1=bus_control_m.prefetch_ir_o[56] q=$abc$71600$new_n16438
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[8] i1=$abc$71600$new_n16438 q=$abc$71600$new_n16439
.subckt and2_x1 i0=$abc$71600$new_n16439 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16440
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][8] nq=$abc$71600$new_n16441
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][8] nq=$abc$71600$new_n16442
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][8] nq=$abc$71600$new_n16443
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3582 q=$abc$71600$new_n16444
.subckt and4_x1 i0=$abc$71600$new_n16444 i1=$abc$71600$new_n16443 i2=$abc$71600$new_n16442 i3=$abc$71600$new_n16441 q=$abc$71600$new_n16445
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][8] nq=$abc$71600$new_n16446
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][8] nq=$abc$71600$new_n16447
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][8] nq=$abc$71600$new_n16448
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][8] nq=$abc$71600$new_n16449
.subckt and4_x1 i0=$abc$71600$new_n16449 i1=$abc$71600$new_n16448 i2=$abc$71600$new_n16447 i3=$abc$71600$new_n16446 q=$abc$71600$new_n16450
.subckt and21nor_x0 i0=$abc$71600$new_n16450 i1=$abc$71600$new_n16445 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16451
.subckt or21nand_x0 i0=$abc$71600$new_n16451 i1=$abc$71600$new_n16440 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16452
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16439 i1=memory_registers_m.usp[8] q=$abc$71600$new_n16453
.subckt nand2_x0 i0=$abc$71600$new_n16453 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16454
.subckt nand2_x0 i0=$abc$71600$new_n16454 i1=$abc$71600$new_n16452 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][8]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[9] i1=bus_control_m.prefetch_ir_o[57] q=$abc$71600$new_n16456
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[9] i1=$abc$71600$new_n16456 q=$abc$71600$new_n16457
.subckt and2_x1 i0=$abc$71600$new_n16457 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16458
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][9] nq=$abc$71600$new_n16459
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][9] nq=$abc$71600$new_n16460
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][9] nq=$abc$71600$new_n16461
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][9] nq=$abc$71600$new_n16462
.subckt and4_x1 i0=$abc$71600$new_n16462 i1=$abc$71600$new_n16461 i2=$abc$71600$new_n16460 i3=$abc$71600$new_n16459 q=$abc$71600$new_n16463
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][9] nq=$abc$71600$new_n16464
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][9] nq=$abc$71600$new_n16465
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3583 q=$abc$71600$new_n16466
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][9] nq=$abc$71600$new_n16467
.subckt and4_x1 i0=$abc$71600$new_n16467 i1=$abc$71600$new_n16466 i2=$abc$71600$new_n16465 i3=$abc$71600$new_n16464 q=$abc$71600$new_n16468
.subckt and21nor_x0 i0=$abc$71600$new_n16468 i1=$abc$71600$new_n16463 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16469
.subckt or21nand_x0 i0=$abc$71600$new_n16469 i1=$abc$71600$new_n16458 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16470
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16457 i1=memory_registers_m.usp[9] q=$abc$71600$new_n16471
.subckt nand2_x0 i0=$abc$71600$new_n16471 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16472
.subckt nand2_x0 i0=$abc$71600$new_n16472 i1=$abc$71600$new_n16470 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][9]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[10] i1=bus_control_m.prefetch_ir_o[58] q=$abc$71600$new_n16474
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[10] i1=$abc$71600$new_n16474 q=$abc$71600$new_n16475
.subckt and2_x1 i0=$abc$71600$new_n16475 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16476
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][10] nq=$abc$71600$new_n16477
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][10] nq=$abc$71600$new_n16478
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][10] nq=$abc$71600$new_n16479
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3584 q=$abc$71600$new_n16480
.subckt and4_x1 i0=$abc$71600$new_n16480 i1=$abc$71600$new_n16479 i2=$abc$71600$new_n16478 i3=$abc$71600$new_n16477 q=$abc$71600$new_n16481
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][10] nq=$abc$71600$new_n16482
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][10] nq=$abc$71600$new_n16483
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][10] nq=$abc$71600$new_n16484
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][10] nq=$abc$71600$new_n16485
.subckt and4_x1 i0=$abc$71600$new_n16485 i1=$abc$71600$new_n16484 i2=$abc$71600$new_n16483 i3=$abc$71600$new_n16482 q=$abc$71600$new_n16486
.subckt and21nor_x0 i0=$abc$71600$new_n16486 i1=$abc$71600$new_n16481 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16487
.subckt or21nand_x0 i0=$abc$71600$new_n16487 i1=$abc$71600$new_n16476 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16488
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16475 i1=memory_registers_m.usp[10] q=$abc$71600$new_n16489
.subckt nand2_x0 i0=$abc$71600$new_n16489 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16490
.subckt nand2_x0 i0=$abc$71600$new_n16490 i1=$abc$71600$new_n16488 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][10]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[11] i1=bus_control_m.prefetch_ir_o[59] q=$abc$71600$new_n16492
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[11] i1=$abc$71600$new_n16492 q=$abc$71600$new_n16493
.subckt and2_x1 i0=$abc$71600$new_n16493 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16494
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][11] nq=$abc$71600$new_n16495
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][11] nq=$abc$71600$new_n16496
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][11] nq=$abc$71600$new_n16497
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][11] nq=$abc$71600$new_n16498
.subckt and4_x1 i0=$abc$71600$new_n16498 i1=$abc$71600$new_n16497 i2=$abc$71600$new_n16496 i3=$abc$71600$new_n16495 q=$abc$71600$new_n16499
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3585 q=$abc$71600$new_n16500
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][11] nq=$abc$71600$new_n16501
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][11] nq=$abc$71600$new_n16502
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][11] nq=$abc$71600$new_n16503
.subckt and4_x1 i0=$abc$71600$new_n16503 i1=$abc$71600$new_n16502 i2=$abc$71600$new_n16501 i3=$abc$71600$new_n16500 q=$abc$71600$new_n16504
.subckt and21nor_x0 i0=$abc$71600$new_n16504 i1=$abc$71600$new_n16499 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16505
.subckt or21nand_x0 i0=$abc$71600$new_n16505 i1=$abc$71600$new_n16494 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16506
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16493 i1=memory_registers_m.usp[11] q=$abc$71600$new_n16507
.subckt nand2_x0 i0=$abc$71600$new_n16507 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16508
.subckt nand2_x0 i0=$abc$71600$new_n16508 i1=$abc$71600$new_n16506 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][11]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[12] i1=bus_control_m.prefetch_ir_o[60] q=$abc$71600$new_n16510
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[12] i1=$abc$71600$new_n16510 q=$abc$71600$new_n16511
.subckt and2_x1 i0=$abc$71600$new_n16511 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16512
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][12] nq=$abc$71600$new_n16513
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][12] nq=$abc$71600$new_n16514
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][12] nq=$abc$71600$new_n16515
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3586 q=$abc$71600$new_n16516
.subckt and4_x1 i0=$abc$71600$new_n16516 i1=$abc$71600$new_n16515 i2=$abc$71600$new_n16514 i3=$abc$71600$new_n16513 q=$abc$71600$new_n16517
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][12] nq=$abc$71600$new_n16518
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][12] nq=$abc$71600$new_n16519
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][12] nq=$abc$71600$new_n16520
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][12] nq=$abc$71600$new_n16521
.subckt and4_x1 i0=$abc$71600$new_n16521 i1=$abc$71600$new_n16520 i2=$abc$71600$new_n16519 i3=$abc$71600$new_n16518 q=$abc$71600$new_n16522
.subckt and21nor_x0 i0=$abc$71600$new_n16522 i1=$abc$71600$new_n16517 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16523
.subckt or21nand_x0 i0=$abc$71600$new_n16523 i1=$abc$71600$new_n16512 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16524
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16511 i1=memory_registers_m.usp[12] q=$abc$71600$new_n16525
.subckt nand2_x0 i0=$abc$71600$new_n16525 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16526
.subckt nand2_x0 i0=$abc$71600$new_n16526 i1=$abc$71600$new_n16524 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][12]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[13] i1=bus_control_m.prefetch_ir_o[61] q=$abc$71600$new_n16528
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[13] i1=$abc$71600$new_n16528 q=$abc$71600$new_n16529
.subckt and2_x1 i0=$abc$71600$new_n16529 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16530
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][13] nq=$abc$71600$new_n16531
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][13] nq=$abc$71600$new_n16532
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3587 q=$abc$71600$new_n16533
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][13] nq=$abc$71600$new_n16534
.subckt and4_x1 i0=$abc$71600$new_n16534 i1=$abc$71600$new_n16533 i2=$abc$71600$new_n16532 i3=$abc$71600$new_n16531 q=$abc$71600$new_n16535
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][13] nq=$abc$71600$new_n16536
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][13] nq=$abc$71600$new_n16537
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][13] nq=$abc$71600$new_n16538
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][13] nq=$abc$71600$new_n16539
.subckt and4_x1 i0=$abc$71600$new_n16539 i1=$abc$71600$new_n16538 i2=$abc$71600$new_n16537 i3=$abc$71600$new_n16536 q=$abc$71600$new_n16540
.subckt and21nor_x0 i0=$abc$71600$new_n16540 i1=$abc$71600$new_n16535 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16541
.subckt or21nand_x0 i0=$abc$71600$new_n16541 i1=$abc$71600$new_n16530 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16542
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16529 i1=memory_registers_m.usp[13] q=$abc$71600$new_n16543
.subckt nand2_x0 i0=$abc$71600$new_n16543 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16544
.subckt nand2_x0 i0=$abc$71600$new_n16544 i1=$abc$71600$new_n16542 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][13]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[14] i1=bus_control_m.prefetch_ir_o[62] q=$abc$71600$new_n16546
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[14] i1=$abc$71600$new_n16546 q=$abc$71600$new_n16547
.subckt and2_x1 i0=$abc$71600$new_n16547 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16548
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][14] nq=$abc$71600$new_n16549
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3588 q=$abc$71600$new_n16550
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][14] nq=$abc$71600$new_n16551
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][14] nq=$abc$71600$new_n16552
.subckt and4_x1 i0=$abc$71600$new_n16552 i1=$abc$71600$new_n16551 i2=$abc$71600$new_n16550 i3=$abc$71600$new_n16549 q=$abc$71600$new_n16553
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][14] nq=$abc$71600$new_n16554
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][14] nq=$abc$71600$new_n16555
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][14] nq=$abc$71600$new_n16556
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][14] nq=$abc$71600$new_n16557
.subckt and4_x1 i0=$abc$71600$new_n16557 i1=$abc$71600$new_n16556 i2=$abc$71600$new_n16555 i3=$abc$71600$new_n16554 q=$abc$71600$new_n16558
.subckt and21nor_x0 i0=$abc$71600$new_n16558 i1=$abc$71600$new_n16553 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16559
.subckt or21nand_x0 i0=$abc$71600$new_n16559 i1=$abc$71600$new_n16548 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16560
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16547 i1=memory_registers_m.usp[14] q=$abc$71600$new_n16561
.subckt nand2_x0 i0=$abc$71600$new_n16561 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16562
.subckt nand2_x0 i0=$abc$71600$new_n16562 i1=$abc$71600$new_n16560 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][14]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[15] i1=bus_control_m.prefetch_ir_o[63] q=$abc$71600$new_n16564
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[15] i1=$abc$71600$new_n16564 q=$abc$71600$new_n16565
.subckt and2_x1 i0=$abc$71600$new_n16565 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16566
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][15] nq=$abc$71600$new_n16567
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][15] nq=$abc$71600$new_n16568
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][15] nq=$abc$71600$new_n16569
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][15] nq=$abc$71600$new_n16570
.subckt and4_x1 i0=$abc$71600$new_n16570 i1=$abc$71600$new_n16569 i2=$abc$71600$new_n16568 i3=$abc$71600$new_n16567 q=$abc$71600$new_n16571
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3589 q=$abc$71600$new_n16572
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][15] nq=$abc$71600$new_n16573
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][15] nq=$abc$71600$new_n16574
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][15] nq=$abc$71600$new_n16575
.subckt and4_x1 i0=$abc$71600$new_n16575 i1=$abc$71600$new_n16574 i2=$abc$71600$new_n16573 i3=$abc$71600$new_n16572 q=$abc$71600$new_n16576
.subckt and21nor_x0 i0=$abc$71600$new_n16576 i1=$abc$71600$new_n16571 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16577
.subckt or21nand_x0 i0=$abc$71600$new_n16577 i1=$abc$71600$new_n16566 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16578
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16565 i1=memory_registers_m.usp[15] q=$abc$71600$new_n16579
.subckt nand2_x0 i0=$abc$71600$new_n16579 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16580
.subckt nand2_x0 i0=$abc$71600$new_n16580 i1=$abc$71600$new_n16578 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][15]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[16] i1=bus_control_m.prefetch_ir_o[64] q=$abc$71600$new_n16582
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[16] i1=$abc$71600$new_n16582 q=$abc$71600$new_n16583
.subckt and2_x1 i0=$abc$71600$new_n16583 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16584
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3590 q=$abc$71600$new_n16585
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][16] nq=$abc$71600$new_n16586
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][16] nq=$abc$71600$new_n16587
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][16] nq=$abc$71600$new_n16588
.subckt and4_x1 i0=$abc$71600$new_n16588 i1=$abc$71600$new_n16587 i2=$abc$71600$new_n16586 i3=$abc$71600$new_n16585 q=$abc$71600$new_n16589
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][16] nq=$abc$71600$new_n16590
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][16] nq=$abc$71600$new_n16591
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][16] nq=$abc$71600$new_n16592
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][16] nq=$abc$71600$new_n16593
.subckt and4_x1 i0=$abc$71600$new_n16593 i1=$abc$71600$new_n16592 i2=$abc$71600$new_n16591 i3=$abc$71600$new_n16590 q=$abc$71600$new_n16594
.subckt and21nor_x0 i0=$abc$71600$new_n16594 i1=$abc$71600$new_n16589 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16595
.subckt or21nand_x0 i0=$abc$71600$new_n16595 i1=$abc$71600$new_n16584 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16596
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16583 i1=memory_registers_m.usp[16] q=$abc$71600$new_n16597
.subckt nand2_x0 i0=$abc$71600$new_n16597 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16598
.subckt nand2_x0 i0=$abc$71600$new_n16598 i1=$abc$71600$new_n16596 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][16]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[17] i1=bus_control_m.prefetch_ir_o[65] q=$abc$71600$new_n16600
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[17] i1=$abc$71600$new_n16600 q=$abc$71600$new_n16601
.subckt and2_x1 i0=$abc$71600$new_n16601 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16602
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][17] nq=$abc$71600$new_n16603
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3591 q=$abc$71600$new_n16604
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][17] nq=$abc$71600$new_n16605
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][17] nq=$abc$71600$new_n16606
.subckt and4_x1 i0=$abc$71600$new_n16606 i1=$abc$71600$new_n16605 i2=$abc$71600$new_n16604 i3=$abc$71600$new_n16603 q=$abc$71600$new_n16607
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][17] nq=$abc$71600$new_n16608
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][17] nq=$abc$71600$new_n16609
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][17] nq=$abc$71600$new_n16610
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][17] nq=$abc$71600$new_n16611
.subckt and4_x1 i0=$abc$71600$new_n16611 i1=$abc$71600$new_n16610 i2=$abc$71600$new_n16609 i3=$abc$71600$new_n16608 q=$abc$71600$new_n16612
.subckt and21nor_x0 i0=$abc$71600$new_n16612 i1=$abc$71600$new_n16607 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16613
.subckt or21nand_x0 i0=$abc$71600$new_n16613 i1=$abc$71600$new_n16602 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16614
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16601 i1=memory_registers_m.usp[17] q=$abc$71600$new_n16615
.subckt nand2_x0 i0=$abc$71600$new_n16615 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16616
.subckt nand2_x0 i0=$abc$71600$new_n16616 i1=$abc$71600$new_n16614 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][17]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[18] i1=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n16618
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[18] i1=$abc$71600$new_n16618 q=$abc$71600$new_n16619
.subckt and2_x1 i0=$abc$71600$new_n16619 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16620
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][18] nq=$abc$71600$new_n16621
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][18] nq=$abc$71600$new_n16622
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][18] nq=$abc$71600$new_n16623
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3592 q=$abc$71600$new_n16624
.subckt and4_x1 i0=$abc$71600$new_n16624 i1=$abc$71600$new_n16623 i2=$abc$71600$new_n16622 i3=$abc$71600$new_n16621 q=$abc$71600$new_n16625
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][18] nq=$abc$71600$new_n16626
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][18] nq=$abc$71600$new_n16627
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][18] nq=$abc$71600$new_n16628
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][18] nq=$abc$71600$new_n16629
.subckt and4_x1 i0=$abc$71600$new_n16629 i1=$abc$71600$new_n16628 i2=$abc$71600$new_n16627 i3=$abc$71600$new_n16626 q=$abc$71600$new_n16630
.subckt and21nor_x0 i0=$abc$71600$new_n16630 i1=$abc$71600$new_n16625 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16631
.subckt or21nand_x0 i0=$abc$71600$new_n16631 i1=$abc$71600$new_n16620 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16632
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16619 i1=memory_registers_m.usp[18] q=$abc$71600$new_n16633
.subckt nand2_x0 i0=$abc$71600$new_n16633 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16634
.subckt nand2_x0 i0=$abc$71600$new_n16634 i1=$abc$71600$new_n16632 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][18]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[19] i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n16636
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[19] i1=$abc$71600$new_n16636 q=$abc$71600$new_n16637
.subckt and2_x1 i0=$abc$71600$new_n16637 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16638
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][19] nq=$abc$71600$new_n16639
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][19] nq=$abc$71600$new_n16640
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][19] nq=$abc$71600$new_n16641
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][19] nq=$abc$71600$new_n16642
.subckt and4_x1 i0=$abc$71600$new_n16642 i1=$abc$71600$new_n16641 i2=$abc$71600$new_n16640 i3=$abc$71600$new_n16639 q=$abc$71600$new_n16643
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3593 q=$abc$71600$new_n16644
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][19] nq=$abc$71600$new_n16645
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][19] nq=$abc$71600$new_n16646
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][19] nq=$abc$71600$new_n16647
.subckt and4_x1 i0=$abc$71600$new_n16647 i1=$abc$71600$new_n16646 i2=$abc$71600$new_n16645 i3=$abc$71600$new_n16644 q=$abc$71600$new_n16648
.subckt and21nor_x0 i0=$abc$71600$new_n16648 i1=$abc$71600$new_n16643 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16649
.subckt or21nand_x0 i0=$abc$71600$new_n16649 i1=$abc$71600$new_n16638 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16650
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16637 i1=memory_registers_m.usp[19] q=$abc$71600$new_n16651
.subckt nand2_x0 i0=$abc$71600$new_n16651 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16652
.subckt nand2_x0 i0=$abc$71600$new_n16652 i1=$abc$71600$new_n16650 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][19]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[20] i1=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n16654
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[20] i1=$abc$71600$new_n16654 q=$abc$71600$new_n16655
.subckt and2_x1 i0=$abc$71600$new_n16655 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16656
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][20] nq=$abc$71600$new_n16657
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][20] nq=$abc$71600$new_n16658
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][20] nq=$abc$71600$new_n16659
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3594 q=$abc$71600$new_n16660
.subckt and4_x1 i0=$abc$71600$new_n16660 i1=$abc$71600$new_n16659 i2=$abc$71600$new_n16658 i3=$abc$71600$new_n16657 q=$abc$71600$new_n16661
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][20] nq=$abc$71600$new_n16662
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][20] nq=$abc$71600$new_n16663
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][20] nq=$abc$71600$new_n16664
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][20] nq=$abc$71600$new_n16665
.subckt and4_x1 i0=$abc$71600$new_n16665 i1=$abc$71600$new_n16664 i2=$abc$71600$new_n16663 i3=$abc$71600$new_n16662 q=$abc$71600$new_n16666
.subckt and21nor_x0 i0=$abc$71600$new_n16666 i1=$abc$71600$new_n16661 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16667
.subckt or21nand_x0 i0=$abc$71600$new_n16667 i1=$abc$71600$new_n16656 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16668
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16655 i1=memory_registers_m.usp[20] q=$abc$71600$new_n16669
.subckt nand2_x0 i0=$abc$71600$new_n16669 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16670
.subckt nand2_x0 i0=$abc$71600$new_n16670 i1=$abc$71600$new_n16668 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][20]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[21] i1=bus_control_m.prefetch_ir_o[69] q=$abc$71600$new_n16672
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[21] i1=$abc$71600$new_n16672 q=$abc$71600$new_n16673
.subckt and2_x1 i0=$abc$71600$new_n16673 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16674
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][21] nq=$abc$71600$new_n16675
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][21] nq=$abc$71600$new_n16676
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3595 q=$abc$71600$new_n16677
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][21] nq=$abc$71600$new_n16678
.subckt and4_x1 i0=$abc$71600$new_n16678 i1=$abc$71600$new_n16677 i2=$abc$71600$new_n16676 i3=$abc$71600$new_n16675 q=$abc$71600$new_n16679
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][21] nq=$abc$71600$new_n16680
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][21] nq=$abc$71600$new_n16681
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][21] nq=$abc$71600$new_n16682
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][21] nq=$abc$71600$new_n16683
.subckt and4_x1 i0=$abc$71600$new_n16683 i1=$abc$71600$new_n16682 i2=$abc$71600$new_n16681 i3=$abc$71600$new_n16680 q=$abc$71600$new_n16684
.subckt and21nor_x0 i0=$abc$71600$new_n16684 i1=$abc$71600$new_n16679 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16685
.subckt or21nand_x0 i0=$abc$71600$new_n16685 i1=$abc$71600$new_n16674 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16686
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16673 i1=memory_registers_m.usp[21] q=$abc$71600$new_n16687
.subckt nand2_x0 i0=$abc$71600$new_n16687 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16688
.subckt nand2_x0 i0=$abc$71600$new_n16688 i1=$abc$71600$new_n16686 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][21]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[22] i1=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n16690
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[22] i1=$abc$71600$new_n16690 q=$abc$71600$new_n16691
.subckt and2_x1 i0=$abc$71600$new_n16691 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16692
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][22] nq=$abc$71600$new_n16693
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][22] nq=$abc$71600$new_n16694
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][22] nq=$abc$71600$new_n16695
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3596 q=$abc$71600$new_n16696
.subckt and4_x1 i0=$abc$71600$new_n16696 i1=$abc$71600$new_n16695 i2=$abc$71600$new_n16694 i3=$abc$71600$new_n16693 q=$abc$71600$new_n16697
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][22] nq=$abc$71600$new_n16698
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][22] nq=$abc$71600$new_n16699
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][22] nq=$abc$71600$new_n16700
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][22] nq=$abc$71600$new_n16701
.subckt and4_x1 i0=$abc$71600$new_n16701 i1=$abc$71600$new_n16700 i2=$abc$71600$new_n16699 i3=$abc$71600$new_n16698 q=$abc$71600$new_n16702
.subckt and21nor_x0 i0=$abc$71600$new_n16702 i1=$abc$71600$new_n16697 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16703
.subckt or21nand_x0 i0=$abc$71600$new_n16703 i1=$abc$71600$new_n16692 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16704
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16691 i1=memory_registers_m.usp[22] q=$abc$71600$new_n16705
.subckt nand2_x0 i0=$abc$71600$new_n16705 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16706
.subckt nand2_x0 i0=$abc$71600$new_n16706 i1=$abc$71600$new_n16704 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][22]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[23] i1=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n16708
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[23] i1=$abc$71600$new_n16708 q=$abc$71600$new_n16709
.subckt and2_x1 i0=$abc$71600$new_n16709 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16710
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][23] nq=$abc$71600$new_n16711
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][23] nq=$abc$71600$new_n16712
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][23] nq=$abc$71600$new_n16713
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][23] nq=$abc$71600$new_n16714
.subckt and4_x1 i0=$abc$71600$new_n16714 i1=$abc$71600$new_n16713 i2=$abc$71600$new_n16712 i3=$abc$71600$new_n16711 q=$abc$71600$new_n16715
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3597 q=$abc$71600$new_n16716
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][23] nq=$abc$71600$new_n16717
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][23] nq=$abc$71600$new_n16718
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][23] nq=$abc$71600$new_n16719
.subckt and4_x1 i0=$abc$71600$new_n16719 i1=$abc$71600$new_n16718 i2=$abc$71600$new_n16717 i3=$abc$71600$new_n16716 q=$abc$71600$new_n16720
.subckt and21nor_x0 i0=$abc$71600$new_n16720 i1=$abc$71600$new_n16715 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16721
.subckt or21nand_x0 i0=$abc$71600$new_n16721 i1=$abc$71600$new_n16710 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16722
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16709 i1=memory_registers_m.usp[23] q=$abc$71600$new_n16723
.subckt nand2_x0 i0=$abc$71600$new_n16723 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16724
.subckt nand2_x0 i0=$abc$71600$new_n16724 i1=$abc$71600$new_n16722 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][23]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[24] i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n16726
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[24] i1=$abc$71600$new_n16726 q=$abc$71600$new_n16727
.subckt and2_x1 i0=$abc$71600$new_n16727 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16728
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][24] nq=$abc$71600$new_n16729
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][24] nq=$abc$71600$new_n16730
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][24] nq=$abc$71600$new_n16731
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3598 q=$abc$71600$new_n16732
.subckt and4_x1 i0=$abc$71600$new_n16732 i1=$abc$71600$new_n16731 i2=$abc$71600$new_n16730 i3=$abc$71600$new_n16729 q=$abc$71600$new_n16733
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][24] nq=$abc$71600$new_n16734
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][24] nq=$abc$71600$new_n16735
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][24] nq=$abc$71600$new_n16736
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][24] nq=$abc$71600$new_n16737
.subckt and4_x1 i0=$abc$71600$new_n16737 i1=$abc$71600$new_n16736 i2=$abc$71600$new_n16735 i3=$abc$71600$new_n16734 q=$abc$71600$new_n16738
.subckt and21nor_x0 i0=$abc$71600$new_n16738 i1=$abc$71600$new_n16733 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16739
.subckt or21nand_x0 i0=$abc$71600$new_n16739 i1=$abc$71600$new_n16728 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16740
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16727 i1=memory_registers_m.usp[24] q=$abc$71600$new_n16741
.subckt nand2_x0 i0=$abc$71600$new_n16741 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16742
.subckt nand2_x0 i0=$abc$71600$new_n16742 i1=$abc$71600$new_n16740 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][24]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[25] i1=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n16744
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[25] i1=$abc$71600$new_n16744 q=$abc$71600$new_n16745
.subckt and2_x1 i0=$abc$71600$new_n16745 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16746
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3599 q=$abc$71600$new_n16747
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][25] nq=$abc$71600$new_n16748
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][25] nq=$abc$71600$new_n16749
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][25] nq=$abc$71600$new_n16750
.subckt and4_x1 i0=$abc$71600$new_n16750 i1=$abc$71600$new_n16749 i2=$abc$71600$new_n16748 i3=$abc$71600$new_n16747 q=$abc$71600$new_n16751
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][25] nq=$abc$71600$new_n16752
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][25] nq=$abc$71600$new_n16753
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][25] nq=$abc$71600$new_n16754
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][25] nq=$abc$71600$new_n16755
.subckt and4_x1 i0=$abc$71600$new_n16755 i1=$abc$71600$new_n16754 i2=$abc$71600$new_n16753 i3=$abc$71600$new_n16752 q=$abc$71600$new_n16756
.subckt and21nor_x0 i0=$abc$71600$new_n16756 i1=$abc$71600$new_n16751 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16757
.subckt or21nand_x0 i0=$abc$71600$new_n16757 i1=$abc$71600$new_n16746 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16758
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16745 i1=memory_registers_m.usp[25] q=$abc$71600$new_n16759
.subckt nand2_x0 i0=$abc$71600$new_n16759 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16760
.subckt nand2_x0 i0=$abc$71600$new_n16760 i1=$abc$71600$new_n16758 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][25]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[26] i1=bus_control_m.prefetch_ir_o[74] q=$abc$71600$new_n16762
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[26] i1=$abc$71600$new_n16762 q=$abc$71600$new_n16763
.subckt and2_x1 i0=$abc$71600$new_n16763 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16764
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][26] nq=$abc$71600$new_n16765
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][26] nq=$abc$71600$new_n16766
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][26] nq=$abc$71600$new_n16767
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3600 q=$abc$71600$new_n16768
.subckt and4_x1 i0=$abc$71600$new_n16768 i1=$abc$71600$new_n16767 i2=$abc$71600$new_n16766 i3=$abc$71600$new_n16765 q=$abc$71600$new_n16769
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][26] nq=$abc$71600$new_n16770
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][26] nq=$abc$71600$new_n16771
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][26] nq=$abc$71600$new_n16772
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][26] nq=$abc$71600$new_n16773
.subckt and4_x1 i0=$abc$71600$new_n16773 i1=$abc$71600$new_n16772 i2=$abc$71600$new_n16771 i3=$abc$71600$new_n16770 q=$abc$71600$new_n16774
.subckt and21nor_x0 i0=$abc$71600$new_n16774 i1=$abc$71600$new_n16769 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16775
.subckt or21nand_x0 i0=$abc$71600$new_n16775 i1=$abc$71600$new_n16764 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16776
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16763 i1=memory_registers_m.usp[26] q=$abc$71600$new_n16777
.subckt nand2_x0 i0=$abc$71600$new_n16777 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16778
.subckt nand2_x0 i0=$abc$71600$new_n16778 i1=$abc$71600$new_n16776 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][26]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[27] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n16780
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[27] i1=$abc$71600$new_n16780 q=$abc$71600$new_n16781
.subckt and2_x1 i0=$abc$71600$new_n16781 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16782
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][27] nq=$abc$71600$new_n16783
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][27] nq=$abc$71600$new_n16784
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][27] nq=$abc$71600$new_n16785
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3601 q=$abc$71600$new_n16786
.subckt and4_x1 i0=$abc$71600$new_n16786 i1=$abc$71600$new_n16785 i2=$abc$71600$new_n16784 i3=$abc$71600$new_n16783 q=$abc$71600$new_n16787
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][27] nq=$abc$71600$new_n16788
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][27] nq=$abc$71600$new_n16789
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][27] nq=$abc$71600$new_n16790
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][27] nq=$abc$71600$new_n16791
.subckt and4_x1 i0=$abc$71600$new_n16791 i1=$abc$71600$new_n16790 i2=$abc$71600$new_n16789 i3=$abc$71600$new_n16788 q=$abc$71600$new_n16792
.subckt and21nor_x0 i0=$abc$71600$new_n16792 i1=$abc$71600$new_n16787 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16793
.subckt or21nand_x0 i0=$abc$71600$new_n16793 i1=$abc$71600$new_n16782 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16794
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16781 i1=memory_registers_m.usp[27] q=$abc$71600$new_n16795
.subckt nand2_x0 i0=$abc$71600$new_n16795 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16796
.subckt nand2_x0 i0=$abc$71600$new_n16796 i1=$abc$71600$new_n16794 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][27]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[28] i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n16798
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[28] i1=$abc$71600$new_n16798 q=$abc$71600$new_n16799
.subckt and2_x1 i0=$abc$71600$new_n16799 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16800
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][28] nq=$abc$71600$new_n16801
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][28] nq=$abc$71600$new_n16802
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][28] nq=$abc$71600$new_n16803
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3602 q=$abc$71600$new_n16804
.subckt and4_x1 i0=$abc$71600$new_n16804 i1=$abc$71600$new_n16803 i2=$abc$71600$new_n16802 i3=$abc$71600$new_n16801 q=$abc$71600$new_n16805
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][28] nq=$abc$71600$new_n16806
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][28] nq=$abc$71600$new_n16807
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][28] nq=$abc$71600$new_n16808
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][28] nq=$abc$71600$new_n16809
.subckt and4_x1 i0=$abc$71600$new_n16809 i1=$abc$71600$new_n16808 i2=$abc$71600$new_n16807 i3=$abc$71600$new_n16806 q=$abc$71600$new_n16810
.subckt and21nor_x0 i0=$abc$71600$new_n16810 i1=$abc$71600$new_n16805 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16811
.subckt or21nand_x0 i0=$abc$71600$new_n16811 i1=$abc$71600$new_n16800 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16812
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16799 i1=memory_registers_m.usp[28] q=$abc$71600$new_n16813
.subckt nand2_x0 i0=$abc$71600$new_n16813 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16814
.subckt nand2_x0 i0=$abc$71600$new_n16814 i1=$abc$71600$new_n16812 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][28]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[29] i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n16816
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[29] i1=$abc$71600$new_n16816 q=$abc$71600$new_n16817
.subckt and2_x1 i0=$abc$71600$new_n16817 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16818
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][29] nq=$abc$71600$new_n16819
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][29] nq=$abc$71600$new_n16820
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][29] nq=$abc$71600$new_n16821
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][29] nq=$abc$71600$new_n16822
.subckt and4_x1 i0=$abc$71600$new_n16822 i1=$abc$71600$new_n16821 i2=$abc$71600$new_n16820 i3=$abc$71600$new_n16819 q=$abc$71600$new_n16823
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][29] nq=$abc$71600$new_n16824
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][29] nq=$abc$71600$new_n16825
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3603 q=$abc$71600$new_n16826
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][29] nq=$abc$71600$new_n16827
.subckt and4_x1 i0=$abc$71600$new_n16827 i1=$abc$71600$new_n16826 i2=$abc$71600$new_n16825 i3=$abc$71600$new_n16824 q=$abc$71600$new_n16828
.subckt and21nor_x0 i0=$abc$71600$new_n16828 i1=$abc$71600$new_n16823 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16829
.subckt or21nand_x0 i0=$abc$71600$new_n16829 i1=$abc$71600$new_n16818 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16830
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16817 i1=memory_registers_m.usp[29] q=$abc$71600$new_n16831
.subckt nand2_x0 i0=$abc$71600$new_n16831 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16832
.subckt nand2_x0 i0=$abc$71600$new_n16832 i1=$abc$71600$new_n16830 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][29]
.subckt mux2_x1 cmd=$abc$71600$new_n16285 i0=alu_m.result[30] i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n16834
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[30] i1=$abc$71600$new_n16834 q=$abc$71600$new_n16835
.subckt and2_x1 i0=$abc$71600$new_n16835 i1=memory_registers_m.micro_data[70] q=$abc$71600$new_n16836
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][30] nq=$abc$71600$new_n16837
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3604 q=$abc$71600$new_n16838
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][30] nq=$abc$71600$new_n16839
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][30] nq=$abc$71600$new_n16840
.subckt and4_x1 i0=$abc$71600$new_n16840 i1=$abc$71600$new_n16839 i2=$abc$71600$new_n16838 i3=$abc$71600$new_n16837 q=$abc$71600$new_n16841
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][30] nq=$abc$71600$new_n16842
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][30] nq=$abc$71600$new_n16843
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][30] nq=$abc$71600$new_n16844
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][30] nq=$abc$71600$new_n16845
.subckt and4_x1 i0=$abc$71600$new_n16845 i1=$abc$71600$new_n16844 i2=$abc$71600$new_n16843 i3=$abc$71600$new_n16842 q=$abc$71600$new_n16846
.subckt and21nor_x0 i0=$abc$71600$new_n16846 i1=$abc$71600$new_n16841 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16847
.subckt or21nand_x0 i0=$abc$71600$new_n16847 i1=$abc$71600$new_n16836 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16848
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16835 i1=memory_registers_m.usp[30] q=$abc$71600$new_n16849
.subckt nand2_x0 i0=$abc$71600$new_n16849 i1=$abc$71600$new_n16282 nq=$abc$71600$new_n16850
.subckt nand2_x0 i0=$abc$71600$new_n16850 i1=$abc$71600$new_n16848 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][30]
.subckt and3_x1 i0=memory_registers_m.micro_data[72] i1=$abc$71600$new_n3708 i2=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n16852
.subckt nand3_x0 i0=memory_registers_m.micro_data[72] i1=$abc$71600$new_n3708 i2=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n16853
.subckt and21nor_x0 i0=memory_registers_m.micro_data[72] i1=$abc$71600$new_n3708 i2=$abc$71600$new_n3180 nq=$abc$71600$new_n16854
.subckt or21nand_x0 i0=$abc$71600$new_n3709 i1=memory_registers_m.micro_data[71] i2=alu_m.result[31] nq=$abc$71600$new_n16855
.subckt nand2_x0 i0=$abc$71600$new_n16855 i1=$abc$71600$new_n16853 nq=$abc$71600$new_n16856
.subckt or21nand_x0 i0=$abc$71600$new_n16854 i1=$abc$71600$new_n16852 i2=$abc$71600$new_n16284 nq=$abc$71600$new_n16857
.subckt nand3_x0 i0=$abc$71600$new_n3709 i1=memory_registers_m.micro_data[71] i2=registers_m.address[31] nq=$abc$71600$new_n16858
.subckt mux2_x1 cmd=$abc$71600$new_n16284 i0=registers_m.address[31] i1=$abc$71600$new_n16856 q=$abc$71600$new_n16859
.subckt and21nor_x0 i0=$abc$71600$new_n16858 i1=$abc$71600$new_n16857 i2=$abc$71600$new_n3511 nq=$abc$71600$new_n16860
.subckt nand2_x0 i0=$abc$71600$new_n16304 i1=memory_registers_m.An[3][31] nq=$abc$71600$new_n16861
.subckt nand2_x0 i0=$abc$71600$new_n16291 i1=memory_registers_m.An[0][31] nq=$abc$71600$new_n16862
.subckt nand2_x0 i0=$abc$71600$new_n16302 i1=memory_registers_m.An[1][31] nq=$abc$71600$new_n16863
.subckt or4_x1 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3605 q=$abc$71600$new_n16864
.subckt and4_x1 i0=$abc$71600$new_n16864 i1=$abc$71600$new_n16863 i2=$abc$71600$new_n16862 i3=$abc$71600$new_n16861 q=$abc$71600$new_n16865
.subckt nand2_x0 i0=$abc$71600$new_n16297 i1=memory_registers_m.An[5][31] nq=$abc$71600$new_n16866
.subckt nand2_x0 i0=$abc$71600$new_n16300 i1=memory_registers_m.An[2][31] nq=$abc$71600$new_n16867
.subckt nand3_x0 i0=$abc$71600$new_n16278 i1=$abc$71600$new_n16270 i2=memory_registers_m.An[7][31] nq=$abc$71600$new_n16868
.subckt nand2_x0 i0=$abc$71600$new_n16293 i1=memory_registers_m.An[4][31] nq=$abc$71600$new_n16869
.subckt and4_x1 i0=$abc$71600$new_n16869 i1=$abc$71600$new_n16868 i2=$abc$71600$new_n16867 i3=$abc$71600$new_n16866 q=$abc$71600$new_n16870
.subckt and21nor_x0 i0=$abc$71600$new_n16870 i1=$abc$71600$new_n16865 i2=memory_registers_m.micro_data[70] nq=$abc$71600$new_n16871
.subckt or21nand_x0 i0=$abc$71600$new_n16871 i1=$abc$71600$new_n16860 i2=$abc$71600$new_n16283 nq=$abc$71600$new_n16872
.subckt and2_x1 i0=memory_registers_m.usp[31] i1=$abc$71600$new_n3511 q=$abc$71600$new_n16873
.subckt mux2_x1 cmd=$abc$71600$new_n3511 i0=$abc$71600$new_n16859 i1=memory_registers_m.usp[31] q=$abc$71600$new_n16874
.subckt or21nand_x0 i0=$abc$71600$new_n16873 i1=$abc$71600$new_n16860 i2=$abc$71600$new_n16282 nq=$abc$71600$new_n16875
.subckt nand2_x0 i0=$abc$71600$new_n16875 i1=$abc$71600$new_n16872 nq=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][31]
.subckt and2_x1 i0=$abc$71600$new_n15603 i1=$abc$71600$new_n15171 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69477
.subckt mux2_x1 cmd=$abc$71600$new_n3699 i0=$abc$71600$new_n3469 i1=$abc$71600$new_n3509 q=$abc$71600$new_n16878
.subckt mux2_x1 cmd=memory_registers_m.micro_data[73] i0=registers_m.ea_reg[1] i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n16879
.subckt mux2_x1 cmd=$abc$71600$new_n3699 i0=$abc$71600$new_n3470 i1=$abc$71600$new_n3510 q=$abc$71600$new_n16880
.subckt mux2_x1 cmd=memory_registers_m.micro_data[73] i0=registers_m.ea_reg[2] i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n16881
.subckt mux2_x1 cmd=$abc$71600$new_n3699 i0=$abc$71600$new_n3468 i1=$abc$71600$new_n3508 q=$abc$71600$new_n16882
.subckt mux2_x1 cmd=memory_registers_m.micro_data[73] i0=registers_m.ea_reg[0] i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n16883
.subckt nand3_x0 i0=$abc$71600$new_n12188 i1=memory_registers_m.micro_data[74] i2=$abc$71600$new_n3177 nq=$abc$71600$new_n16884
.subckt or4_x1 i0=$abc$71600$new_n16884 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16879 q=$abc$71600$new_n16885
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[8] i1=memory_registers_m.Dn[5][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69479
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[9] i1=memory_registers_m.Dn[5][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69481
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[10] i1=memory_registers_m.Dn[5][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69483
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[11] i1=memory_registers_m.Dn[5][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69485
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[12] i1=memory_registers_m.Dn[5][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69487
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[13] i1=memory_registers_m.Dn[5][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69489
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[14] i1=memory_registers_m.Dn[5][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69491
.subckt mux2_x1 cmd=$abc$71600$new_n16885 i0=alu_m.result[15] i1=memory_registers_m.Dn[5][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69493
.subckt and4_x1 i0=$abc$71600$new_n16277 i1=$abc$71600$new_n16273 i2=$abc$71600$new_n16267 i3=memory_registers_m.micro_data[70] q=$abc$71600$new_n16894
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69495
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69497
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69499
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69501
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69503
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69505
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69507
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69509
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69511
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69513
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69515
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69517
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69519
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69521
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69523
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69525
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69527
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69529
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69531
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69533
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69535
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69537
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69539
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69541
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69543
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69545
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69547
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69549
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69551
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69553
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69555
.subckt mux2_x1 cmd=$abc$71600$new_n16894 i0=memory_registers_m.An[4][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69557
.subckt and2_x1 i0=$abc$71600$new_n16881 i1=$abc$71600$new_n16879 q=$abc$71600$new_n16927
.subckt nand2_x0 i0=$abc$71600$new_n16881 i1=$abc$71600$new_n16879 nq=$abc$71600$new_n16928
.subckt or3_x1 i0=$abc$71600$new_n16928 i1=$abc$71600$new_n16884 i2=$abc$71600$new_n16883 q=$abc$71600$new_n16929
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[8] i1=memory_registers_m.Dn[6][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69559
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[9] i1=memory_registers_m.Dn[6][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69561
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[10] i1=memory_registers_m.Dn[6][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69563
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[11] i1=memory_registers_m.Dn[6][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69565
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[12] i1=memory_registers_m.Dn[6][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69567
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[13] i1=memory_registers_m.Dn[6][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69569
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[14] i1=memory_registers_m.Dn[6][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69571
.subckt mux2_x1 cmd=$abc$71600$new_n16929 i0=alu_m.result[15] i1=memory_registers_m.Dn[6][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69573
.subckt and2_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] q=$abc$71600$new_n16938
.subckt nand4_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16879 nq=$abc$71600$new_n16939
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[0] q=$abc$71600$new_n16940
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[0] i1=memory_registers_m.Dn[2][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69575
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[1] q=$abc$71600$new_n16942
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[1] i1=memory_registers_m.Dn[2][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69577
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[2] q=$abc$71600$new_n16944
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[2] i1=memory_registers_m.Dn[2][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69579
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[3] q=$abc$71600$new_n16946
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[3] i1=memory_registers_m.Dn[2][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69581
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[4] q=$abc$71600$new_n16948
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[4] i1=memory_registers_m.Dn[2][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69583
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[5] q=$abc$71600$new_n16950
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[5] i1=memory_registers_m.Dn[2][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69585
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[6] q=$abc$71600$new_n16952
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[6] i1=memory_registers_m.Dn[2][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69587
.subckt and3_x1 i0=$abc$71600$new_n12189 i1=memory_registers_m.micro_data[74] i2=alu_m.result[7] q=$abc$71600$new_n16954
.subckt mux2_x1 cmd=$abc$71600$new_n16939 i0=alu_m.result[7] i1=memory_registers_m.Dn[2][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69589
.subckt or4_x1 i0=$abc$71600$new_n16884 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16879 q=$abc$71600$new_n16956
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[8] i1=memory_registers_m.Dn[0][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69591
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[9] i1=memory_registers_m.Dn[0][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69593
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[10] i1=memory_registers_m.Dn[0][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69595
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[11] i1=memory_registers_m.Dn[0][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69597
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[12] i1=memory_registers_m.Dn[0][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69599
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[13] i1=memory_registers_m.Dn[0][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69601
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[14] i1=memory_registers_m.Dn[0][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69603
.subckt mux2_x1 cmd=$abc$71600$new_n16956 i0=alu_m.result[15] i1=memory_registers_m.Dn[0][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69605
.subckt and3_x1 i0=$abc$71600$new_n16290 i1=$abc$71600$new_n16269 i2=memory_registers_m.micro_data[70] q=$abc$71600$new_n16965
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69607
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69609
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69611
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69613
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69615
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69617
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69619
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69621
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69623
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69625
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69627
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69629
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69631
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69633
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69635
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69637
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69639
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69641
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69643
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69645
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69647
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69649
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69651
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69653
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69655
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69657
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69659
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69661
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69663
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69665
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69667
.subckt mux2_x1 cmd=$abc$71600$new_n16965 i0=memory_registers_m.An[0][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69669
.subckt and3_x1 i0=$abc$71600$new_n16299 i1=$abc$71600$new_n16269 i2=memory_registers_m.micro_data[70] q=$abc$71600$new_n16998
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69671
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69673
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69675
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69677
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69679
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69681
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69683
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69685
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69687
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69689
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69691
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69693
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69695
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69697
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69699
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69701
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69703
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69705
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69707
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69709
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69711
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69713
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69715
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69717
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69719
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69721
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69723
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69725
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69727
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69729
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69731
.subckt mux2_x1 cmd=$abc$71600$new_n16998 i0=memory_registers_m.An[2][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69733
.subckt and4_x1 i0=$abc$71600$new_n16276 i1=$abc$71600$new_n16272 i2=$abc$71600$new_n16270 i3=memory_registers_m.micro_data[70] q=$abc$71600$new_n17031
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69735
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69737
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69739
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69741
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69743
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69745
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69747
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69749
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69751
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69753
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69755
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69757
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69759
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69761
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69763
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69765
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69767
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69769
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69771
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69773
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69775
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69777
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69779
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69781
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69783
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69785
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69787
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69789
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69791
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69793
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69795
.subckt mux2_x1 cmd=$abc$71600$new_n17031 i0=memory_registers_m.An[3][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69797
.subckt and3_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] q=$abc$71600$new_n17064
.subckt and4_x1 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16878 q=$abc$71600$new_n17065
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69799
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69801
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69803
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69805
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69807
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69809
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69811
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69813
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69815
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69817
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69819
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69821
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69823
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69825
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69827
.subckt mux2_x1 cmd=$abc$71600$new_n17065 i0=memory_registers_m.Dn[0][31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69829
.subckt nand4_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16878 nq=$abc$71600$new_n17082
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[0] i1=memory_registers_m.Dn[1][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69831
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[1] i1=memory_registers_m.Dn[1][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69833
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[2] i1=memory_registers_m.Dn[1][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69835
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[3] i1=memory_registers_m.Dn[1][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69837
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[4] i1=memory_registers_m.Dn[1][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69839
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[5] i1=memory_registers_m.Dn[1][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69841
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[6] i1=memory_registers_m.Dn[1][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69843
.subckt mux2_x1 cmd=$abc$71600$new_n17082 i0=alu_m.result[7] i1=memory_registers_m.Dn[1][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69845
.subckt nand4_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16878 nq=$abc$71600$new_n17091
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[0] i1=memory_registers_m.Dn[0][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69847
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[1] i1=memory_registers_m.Dn[0][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69849
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[2] i1=memory_registers_m.Dn[0][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69851
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[3] i1=memory_registers_m.Dn[0][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69853
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[4] i1=memory_registers_m.Dn[0][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69855
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[5] i1=memory_registers_m.Dn[0][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69857
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[6] i1=memory_registers_m.Dn[0][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69859
.subckt mux2_x1 cmd=$abc$71600$new_n17091 i0=alu_m.result[7] i1=memory_registers_m.Dn[0][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69861
.subckt and2_x1 i0=$abc$71600$new_n15458 i1=$abc$71600$new_n14776 q=$abc$71600$new_n17100
.subckt nand2_x0 i0=$abc$71600$new_n15458 i1=$abc$71600$new_n14776 nq=$abc$71600$new_n17101
.subckt and2_x1 i0=$abc$71600$new_n17100 i1=$abc$71600$new_n14827 q=$abc$71600$new_n17102
.subckt and21nor_x0 i0=$abc$71600$new_n15094 i1=$abc$71600$new_n15514 i2=$abc$71600$new_n17102 nq=$abc$71600$new_n17103
.subckt or2_x1 i0=$abc$71600$new_n15082 i1=$abc$71600$new_n14889 q=$abc$71600$new_n17104
.subckt or21nand_x0 i0=$abc$71600$new_n17104 i1=$abc$71600$new_n15247 i2=$abc$71600$new_n14956 nq=$abc$71600$new_n17105
.subckt and21nor_x0 i0=$abc$71600$new_n17105 i1=$abc$71600$new_n17103 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69863
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14783 q=$abc$71600$new_n17107
.subckt and2_x1 i0=$abc$71600$new_n15000 i1=$abc$71600$new_n14723 q=$abc$71600$new_n17108
.subckt nand2_x0 i0=$abc$71600$new_n17108 i1=$abc$71600$new_n17107 nq=$abc$71600$new_n17109
.subckt or4_x1 i0=$abc$71600$new_n14673 i1=$abc$71600$new_n14647 i2=$abc$71600$new_n14500 i3=$abc$71600$new_n14460 q=$abc$71600$new_n17110
.subckt or4_x1 i0=$abc$71600$new_n14873 i1=$abc$71600$new_n14698 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 q=$abc$71600$new_n17111
.subckt and2_x1 i0=$abc$71600$new_n17111 i1=$abc$71600$new_n17110 q=$abc$71600$new_n17112
.subckt nand2_x0 i0=$abc$71600$new_n17111 i1=$abc$71600$new_n17110 nq=$abc$71600$new_n17113
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14760 q=$abc$71600$new_n17114
.subckt and2_x1 i0=$abc$71600$new_n17114 i1=$abc$71600$new_n14717 q=$abc$71600$new_n17115
.subckt and21nor_x0 i0=$abc$71600$new_n14665 i1=$abc$71600$new_n15731 i2=$abc$71600$new_n14752 nq=$abc$71600$new_n17116
.subckt or21nand_x0 i0=$abc$71600$new_n17116 i1=$abc$71600$new_n17115 i2=$abc$71600$new_n15081 nq=$abc$71600$new_n17117
.subckt nand3_x0 i0=$abc$71600$new_n14704 i1=$abc$71600$new_n14500 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n17118
.subckt and2_x1 i0=$abc$71600$new_n17118 i1=$abc$71600$new_n14871 q=$abc$71600$new_n17119
.subckt and21nor_x0 i0=$abc$71600$new_n17119 i1=$abc$71600$new_n15342 i2=$abc$71600$new_n14406 nq=$abc$71600$new_n17120
.subckt and21nor_x0 i0=$abc$71600$new_n17120 i1=$abc$71600$new_n17117 i2=$abc$71600$new_n17113 nq=$abc$71600$new_n17121
.subckt or21nand_x0 i0=$abc$71600$new_n14833 i1=$abc$71600$new_n17121 i2=$abc$71600$new_n17109 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69865
.subckt and21nor_x0 i0=$abc$71600$new_n15577 i1=$abc$71600$new_n15217 i2=$abc$71600$new_n15095 nq=$abc$71600$new_n17123
.subckt nor2_x0 i0=$abc$71600$new_n15977 i1=$abc$71600$new_n15147 nq=$abc$71600$new_n17124
.subckt and21nor_x0 i0=$abc$71600$new_n14786 i1=$abc$71600$new_n17124 i2=$abc$71600$new_n14834 nq=$abc$71600$new_n17125
.subckt nor3_x0 i0=$abc$71600$new_n17125 i1=$abc$71600$new_n17116 i2=$abc$71600$new_n17115 nq=$abc$71600$new_n17126
.subckt or2_x1 i0=$abc$71600$new_n17126 i1=$abc$71600$new_n17123 q=$abc$71600$new_n17127
.subckt and2_x1 i0=$abc$71600$new_n17127 i1=$abc$71600$new_n14292 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69867
.subckt nand3_x0 i0=$abc$71600$new_n15286 i1=$abc$71600$new_n14966 i2=$abc$71600$new_n14723 nq=$abc$71600$new_n17129
.subckt or21nand_x0 i0=$abc$71600$new_n14745 i1=$abc$71600$new_n14460 i2=$abc$71600$new_n14292 nq=$abc$71600$new_n17130
.subckt and21nor_x0 i0=$abc$71600$new_n17101 i1=$abc$71600$new_n17129 i2=$abc$71600$new_n17130 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$69869
.subckt or21nand_x0 i0=$abc$71600$new_n14746 i1=$abc$71600$new_n14707 i2=$abc$71600$new_n14663 nq=$abc$71600$new_n17132
.subckt and21nor_x0 i0=$abc$71600$new_n15402 i1=$abc$71600$new_n15095 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$new_n17133
.subckt and2_x1 i0=$abc$71600$new_n17133 i1=$abc$71600$new_n17132 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69871
.subckt and4_x1 i0=$abc$71600$new_n16276 i1=$abc$71600$new_n16271 i2=$abc$71600$new_n16270 i3=memory_registers_m.micro_data[70] q=$abc$71600$new_n17135
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69875
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69877
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69879
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69881
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69883
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69885
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69887
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69889
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69891
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69893
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69895
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69897
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69899
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69901
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69903
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69905
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69907
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69909
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69911
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69913
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69915
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69917
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69919
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69921
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69923
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69925
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69927
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69929
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69931
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69933
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69935
.subckt mux2_x1 cmd=$abc$71600$new_n17135 i0=memory_registers_m.An[1][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69937
.subckt or4_x1 i0=$abc$71600$new_n16884 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16879 q=$abc$71600$new_n17168
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[8] i1=memory_registers_m.Dn[4][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69939
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[9] i1=memory_registers_m.Dn[4][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69941
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[10] i1=memory_registers_m.Dn[4][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69943
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[11] i1=memory_registers_m.Dn[4][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69945
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[12] i1=memory_registers_m.Dn[4][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69947
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[13] i1=memory_registers_m.Dn[4][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69949
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[14] i1=memory_registers_m.Dn[4][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69951
.subckt mux2_x1 cmd=$abc$71600$new_n17168 i0=alu_m.result[15] i1=memory_registers_m.Dn[4][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69953
.subckt and4_x1 i0=$abc$71600$new_n16281 i1=$abc$71600$new_n16278 i2=$abc$71600$new_n16270 i3=memory_registers_m.micro_data[70] q=$abc$71600$new_n17177
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69955
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69957
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69959
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69961
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69963
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69965
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69967
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69969
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69971
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69973
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69975
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69977
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69979
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69981
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69983
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69985
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69987
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69989
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69991
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69993
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69995
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69997
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$69999
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70001
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70003
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70005
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70007
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70009
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70011
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70013
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70015
.subckt mux2_x1 cmd=$abc$71600$new_n17177 i0=memory_registers_m.An[7][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70017
.subckt and4_x1 i0=$abc$71600$new_n15545 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14704 i3=$abc$71600$new_n14364 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70019
.subckt or4_x1 i0=$abc$71600$new_n15317 i1=$abc$71600$new_n14752 i2=$abc$71600$new_n14744 i3=$abc$71600$new_n14460 q=$abc$71600$new_n17211
.subckt or2_x1 i0=$abc$71600$new_n15977 i1=$abc$71600$new_n15548 q=$abc$71600$new_n17212
.subckt or21nand_x0 i0=$abc$71600$new_n16175 i1=$abc$71600$new_n17212 i2=$abc$71600$new_n17211 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70021
.subckt nand2_x0 i0=$abc$71600$new_n15135 i1=$abc$71600$new_n14798 nq=$abc$71600$new_n17214
.subckt or2_x1 i0=$abc$71600$new_n17214 i1=$abc$71600$new_n15559 q=$abc$71600$new_n17215
.subckt and21nor_x0 i0=$abc$71600$new_n17215 i1=$abc$71600$new_n17112 i2=$abc$71600$new_n14833 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70023
.subckt and21nor_x0 i0=$abc$71600$new_n15422 i1=$abc$71600$new_n15313 i2=$abc$71600$new_n14833 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70025
.subckt and21nor_x0 i0=$abc$71600$new_n15422 i1=$abc$71600$new_n15291 i2=$abc$71600$new_n14833 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70027
.subckt nor2_x0 i0=$abc$71600$new_n15820 i1=$abc$71600$new_n15546 nq=$abc$71600$new_n17219
.subckt nand2_x0 i0=$abc$71600$new_n17219 i1=$abc$71600$new_n16054 nq=$abc$71600$new_n17220
.subckt nand2_x0 i0=$abc$71600$new_n17220 i1=$abc$71600$new_n15610 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70029
.subckt nand3_x0 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16927 i2=$abc$71600$new_n16882 nq=$abc$71600$new_n17222
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[16] i1=memory_registers_m.Dn[6][16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70031
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[17] i1=memory_registers_m.Dn[6][17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70033
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[18] i1=memory_registers_m.Dn[6][18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70035
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[19] i1=memory_registers_m.Dn[6][19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70037
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[20] i1=memory_registers_m.Dn[6][20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70039
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[21] i1=memory_registers_m.Dn[6][21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70041
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[22] i1=memory_registers_m.Dn[6][22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70043
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[23] i1=memory_registers_m.Dn[6][23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70045
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[24] i1=memory_registers_m.Dn[6][24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70047
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[25] i1=memory_registers_m.Dn[6][25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70049
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[26] i1=memory_registers_m.Dn[6][26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70051
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[27] i1=memory_registers_m.Dn[6][27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70053
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[28] i1=memory_registers_m.Dn[6][28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70055
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[29] i1=memory_registers_m.Dn[6][29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70057
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[30] i1=memory_registers_m.Dn[6][30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70059
.subckt mux2_x1 cmd=$abc$71600$new_n17222 i0=alu_m.result[31] i1=memory_registers_m.Dn[6][31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70061
.subckt nor4_x0 i0=$abc$71600$new_n15317 i1=$abc$71600$new_n14752 i2=$abc$71600$new_n14728 i3=$abc$71600$new_n14460 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70063
.subckt and3_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 q=$abc$71600$new_n17240
.subckt nand3_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 nq=$abc$71600$new_n17241
.subckt nand2_x0 i0=$abc$71600$new_n17240 i1=$abc$71600$new_n17064 nq=$abc$71600$new_n17242
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[16] i1=memory_registers_m.Dn[7][16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70065
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[17] i1=memory_registers_m.Dn[7][17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70067
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[18] i1=memory_registers_m.Dn[7][18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70069
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[19] i1=memory_registers_m.Dn[7][19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70071
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[20] i1=memory_registers_m.Dn[7][20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70073
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[21] i1=memory_registers_m.Dn[7][21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70075
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[22] i1=memory_registers_m.Dn[7][22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70077
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[23] i1=memory_registers_m.Dn[7][23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70079
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[24] i1=memory_registers_m.Dn[7][24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70081
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[25] i1=memory_registers_m.Dn[7][25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70083
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[26] i1=memory_registers_m.Dn[7][26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70085
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[27] i1=memory_registers_m.Dn[7][27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70087
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[28] i1=memory_registers_m.Dn[7][28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70089
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[29] i1=memory_registers_m.Dn[7][29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70091
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[30] i1=memory_registers_m.Dn[7][30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70093
.subckt mux2_x1 cmd=$abc$71600$new_n17242 i0=alu_m.result[31] i1=memory_registers_m.Dn[7][31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70095
.subckt and4_x1 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16878 q=$abc$71600$new_n17259
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70097
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70099
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70101
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70103
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70105
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70107
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70109
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70111
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70113
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70115
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70117
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70119
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70121
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70123
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70125
.subckt mux2_x1 cmd=$abc$71600$new_n17259 i0=memory_registers_m.Dn[1][31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70127
.subckt nand2_x0 i0=$abc$71600$new_n15289 i1=$abc$71600$new_n14741 nq=$abc$71600$new_n17276
.subckt nand2_x0 i0=$abc$71600$new_n17276 i1=$abc$71600$new_n15257 nq=$abc$71600$new_n17277
.subckt nand4_x0 i0=$abc$71600$new_n14727 i1=$abc$71600$new_n14723 i2=$abc$71600$new_n14721 i3=memory_registers_m.micro_pc[3] nq=$abc$71600$new_n17278
.subckt nand3_x0 i0=$abc$71600$new_n15094 i1=$abc$71600$new_n14783 i2=$abc$71600$new_n14667 nq=$abc$71600$new_n17279
.subckt and3_x1 i0=$abc$71600$new_n17279 i1=$abc$71600$new_n17278 i2=$abc$71600$new_n15406 q=$abc$71600$new_n17280
.subckt and21nor_x0 i0=$abc$71600$new_n17280 i1=$abc$71600$new_n17277 i2=$abc$71600$new_n14292 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70129
.subckt and4_x1 i0=$abc$71600$new_n16277 i1=$abc$71600$new_n16273 i2=$abc$71600$new_n16268 i3=memory_registers_m.micro_data[70] q=$abc$71600$new_n17282
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70131
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70133
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70135
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70137
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70139
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70141
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70143
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70145
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70147
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70149
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70151
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70153
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70155
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70157
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70159
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70161
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70163
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70165
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70167
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70169
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70171
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70173
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70175
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70177
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70179
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70181
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70183
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70185
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70187
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70189
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70191
.subckt mux2_x1 cmd=$abc$71600$new_n17282 i0=memory_registers_m.An[5][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70193
.subckt nor4_x0 i0=$abc$71600$new_n16279 i1=$abc$71600$new_n16268 i2=memory_registers_m.micro_data[69] i3=$abc$71600$new_n3511 nq=$abc$71600$new_n17315
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][0] i1=$abc$71600$new_n16287 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70195
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][1] i1=$abc$71600$new_n16313 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70197
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][2] i1=$abc$71600$new_n16331 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70199
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][3] i1=$abc$71600$new_n16349 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70201
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][4] i1=$abc$71600$new_n16367 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70203
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][5] i1=$abc$71600$new_n16385 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70205
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][6] i1=$abc$71600$new_n16403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70207
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][7] i1=$abc$71600$new_n16421 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70209
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][8] i1=$abc$71600$new_n16439 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70211
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][9] i1=$abc$71600$new_n16457 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70213
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][10] i1=$abc$71600$new_n16475 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70215
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][11] i1=$abc$71600$new_n16493 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70217
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][12] i1=$abc$71600$new_n16511 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70219
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][13] i1=$abc$71600$new_n16529 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70221
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][14] i1=$abc$71600$new_n16547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70223
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][15] i1=$abc$71600$new_n16565 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70225
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][16] i1=$abc$71600$new_n16583 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70227
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][17] i1=$abc$71600$new_n16601 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70229
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][18] i1=$abc$71600$new_n16619 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70231
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][19] i1=$abc$71600$new_n16637 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70233
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][20] i1=$abc$71600$new_n16655 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70235
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][21] i1=$abc$71600$new_n16673 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70237
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][22] i1=$abc$71600$new_n16691 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70239
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][23] i1=$abc$71600$new_n16709 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70241
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][24] i1=$abc$71600$new_n16727 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70243
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][25] i1=$abc$71600$new_n16745 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70245
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][26] i1=$abc$71600$new_n16763 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70247
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][27] i1=$abc$71600$new_n16781 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70249
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][28] i1=$abc$71600$new_n16799 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70251
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][29] i1=$abc$71600$new_n16817 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70253
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][30] i1=$abc$71600$new_n16835 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70255
.subckt mux2_x1 cmd=$abc$71600$new_n17315 i0=memory_registers_m.An[6][31] i1=$abc$71600$new_n16859 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70257
.subckt nand3_x0 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14751 i2=$abc$71600$new_n14460 nq=$abc$71600$new_n17348
.subckt and2_x1 i0=$abc$71600$new_n17348 i1=$abc$71600$new_n15056 q=$abc$71600$new_n17349
.subckt and21nor_x0 i0=$abc$71600$new_n14687 i1=$abc$71600$new_n17349 i2=$abc$71600$new_n15317 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70259
.subckt nand3_x0 i0=$abc$71600$new_n15458 i1=$abc$71600$new_n15325 i2=$abc$71600$new_n15316 nq=$abc$71600$new_n17351
.subckt nand2_x0 i0=$abc$71600$new_n17351 i1=$abc$71600$new_n15586 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70261
.subckt nand2_x0 i0=$abc$71600$new_n17240 i1=$abc$71600$new_n16938 nq=$abc$71600$new_n17353
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[0] i1=memory_registers_m.Dn[7][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70265
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[1] i1=memory_registers_m.Dn[7][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70267
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[2] i1=memory_registers_m.Dn[7][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70269
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[3] i1=memory_registers_m.Dn[7][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70271
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[4] i1=memory_registers_m.Dn[7][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70273
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[5] i1=memory_registers_m.Dn[7][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70275
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[6] i1=memory_registers_m.Dn[7][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70277
.subckt mux2_x1 cmd=$abc$71600$new_n17353 i0=alu_m.result[7] i1=memory_registers_m.Dn[7][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70279
.subckt and4_x1 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16879 q=$abc$71600$new_n17362
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70281
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70283
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70285
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70287
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70289
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70291
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70293
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70295
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70297
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70299
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70301
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70303
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70305
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70307
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70309
.subckt mux2_x1 cmd=$abc$71600$new_n17362 i0=memory_registers_m.Dn[2][31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70311
.subckt and21nor_x0 i0=$abc$71600$new_n14712 i1=$abc$71600$new_n14908 i2=$abc$71600$new_n15546 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70313
.subckt nand4_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16879 nq=$abc$71600$new_n17380
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[0] i1=memory_registers_m.Dn[3][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70315
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[1] i1=memory_registers_m.Dn[3][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70317
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[2] i1=memory_registers_m.Dn[3][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70319
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[3] i1=memory_registers_m.Dn[3][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70321
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[4] i1=memory_registers_m.Dn[3][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70323
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[5] i1=memory_registers_m.Dn[3][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70325
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[6] i1=memory_registers_m.Dn[3][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70327
.subckt mux2_x1 cmd=$abc$71600$new_n17380 i0=alu_m.result[7] i1=memory_registers_m.Dn[3][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70329
.subckt and2_x1 i0=$abc$71600$new_n15608 i1=$abc$71600$new_n14646 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70331
.subckt and4_x1 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16878 q=$abc$71600$new_n17390
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70333
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70335
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70337
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70339
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70341
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70343
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70345
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70347
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70349
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70351
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70353
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70355
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70357
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70359
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70361
.subckt mux2_x1 cmd=$abc$71600$new_n17390 i0=memory_registers_m.Dn[5][31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70363
.subckt and3_x1 i0=$abc$71600$new_n14836 i1=$abc$71600$new_n14787 i2=$abc$71600$new_n14500 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70365
.subckt or4_x1 i0=$abc$71600$new_n16884 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16879 q=$abc$71600$new_n17408
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[8] i1=memory_registers_m.Dn[1][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70367
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[9] i1=memory_registers_m.Dn[1][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70369
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[10] i1=memory_registers_m.Dn[1][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70371
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[11] i1=memory_registers_m.Dn[1][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70373
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[12] i1=memory_registers_m.Dn[1][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70375
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[13] i1=memory_registers_m.Dn[1][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70377
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[14] i1=memory_registers_m.Dn[1][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70379
.subckt mux2_x1 cmd=$abc$71600$new_n17408 i0=alu_m.result[15] i1=memory_registers_m.Dn[1][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70381
.subckt and3_x1 i0=$abc$71600$new_n15545 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14642 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70383
.subckt or4_x1 i0=$abc$71600$new_n16884 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16878 q=$abc$71600$new_n17418
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[8] i1=memory_registers_m.Dn[2][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70385
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[9] i1=memory_registers_m.Dn[2][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70387
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[10] i1=memory_registers_m.Dn[2][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70389
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[11] i1=memory_registers_m.Dn[2][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70391
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[12] i1=memory_registers_m.Dn[2][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70393
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[13] i1=memory_registers_m.Dn[2][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70395
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[14] i1=memory_registers_m.Dn[2][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70397
.subckt mux2_x1 cmd=$abc$71600$new_n17418 i0=alu_m.result[15] i1=memory_registers_m.Dn[2][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70399
.subckt nand4_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16878 nq=$abc$71600$new_n17427
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[0] i1=memory_registers_m.Dn[4][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70401
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[1] i1=memory_registers_m.Dn[4][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70403
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[2] i1=memory_registers_m.Dn[4][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70405
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[3] i1=memory_registers_m.Dn[4][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70407
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[4] i1=memory_registers_m.Dn[4][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70409
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[5] i1=memory_registers_m.Dn[4][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70411
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[6] i1=memory_registers_m.Dn[4][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70413
.subckt mux2_x1 cmd=$abc$71600$new_n17427 i0=alu_m.result[7] i1=memory_registers_m.Dn[4][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70415
.subckt nor4_x0 i0=$abc$71600$new_n15001 i1=$abc$71600$new_n14746 i2=$abc$71600$new_n14685 i3=$abc$71600$new_n14460 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70417
.subckt nand4_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16878 nq=$abc$71600$new_n17437
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[0] i1=memory_registers_m.Dn[5][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70419
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[1] i1=memory_registers_m.Dn[5][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70421
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[2] i1=memory_registers_m.Dn[5][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70423
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[3] i1=memory_registers_m.Dn[5][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70425
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[4] i1=memory_registers_m.Dn[5][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70427
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[5] i1=memory_registers_m.Dn[5][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70429
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[6] i1=memory_registers_m.Dn[5][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70431
.subckt mux2_x1 cmd=$abc$71600$new_n17437 i0=alu_m.result[7] i1=memory_registers_m.Dn[5][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70433
.subckt nand3_x0 i0=$abc$71600$new_n16938 i1=$abc$71600$new_n16927 i2=$abc$71600$new_n16882 nq=$abc$71600$new_n17446
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[0] i1=memory_registers_m.Dn[6][0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70435
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[1] i1=memory_registers_m.Dn[6][1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70437
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[2] i1=memory_registers_m.Dn[6][2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70439
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[3] i1=memory_registers_m.Dn[6][3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70441
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[4] i1=memory_registers_m.Dn[6][4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70443
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[5] i1=memory_registers_m.Dn[6][5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70445
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[6] i1=memory_registers_m.Dn[6][6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70447
.subckt mux2_x1 cmd=$abc$71600$new_n17446 i0=alu_m.result[7] i1=memory_registers_m.Dn[6][7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70449
.subckt and2_x1 i0=$abc$71600$new_n15608 i1=$abc$71600$new_n14785 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70451
.subckt nor2_x0 i0=$abc$71600$new_n17241 i1=$abc$71600$new_n16884 nq=$abc$71600$new_n17456
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][8] i1=alu_m.result[8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70453
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][9] i1=alu_m.result[9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70455
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][10] i1=alu_m.result[10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70457
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][11] i1=alu_m.result[11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70459
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][12] i1=alu_m.result[12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70461
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][13] i1=alu_m.result[13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70463
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][14] i1=alu_m.result[14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70465
.subckt mux2_x1 cmd=$abc$71600$new_n17456 i0=memory_registers_m.Dn[7][15] i1=alu_m.result[15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70467
.subckt and4_x1 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16883 i2=$abc$71600$new_n16880 i3=$abc$71600$new_n16879 q=$abc$71600$new_n17465
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70469
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70471
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70473
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70475
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70477
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70479
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70481
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70483
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70485
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70487
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70489
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70491
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70493
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70495
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70497
.subckt mux2_x1 cmd=$abc$71600$new_n17465 i0=memory_registers_m.Dn[3][31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70499
.subckt or4_x1 i0=$abc$71600$new_n16884 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16878 q=$abc$71600$new_n17482
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[8] i1=memory_registers_m.Dn[3][8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70501
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[9] i1=memory_registers_m.Dn[3][9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70503
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[10] i1=memory_registers_m.Dn[3][10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70505
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[11] i1=memory_registers_m.Dn[3][11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70507
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[12] i1=memory_registers_m.Dn[3][12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70509
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[13] i1=memory_registers_m.Dn[3][13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70511
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[14] i1=memory_registers_m.Dn[3][14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70513
.subckt mux2_x1 cmd=$abc$71600$new_n17482 i0=alu_m.result[15] i1=memory_registers_m.Dn[3][15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70515
.subckt and4_x1 i0=$abc$71600$new_n17064 i1=$abc$71600$new_n16882 i2=$abc$71600$new_n16881 i3=$abc$71600$new_n16878 q=$abc$71600$new_n17491
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70517
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70519
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70521
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70523
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70525
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70527
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70529
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70531
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70533
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70535
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70537
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70539
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70541
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70543
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70545
.subckt mux2_x1 cmd=$abc$71600$new_n17491 i0=memory_registers_m.Dn[4][31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70547
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[0] i1=$abc$71600$new_n16309 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70549
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[1] i1=$abc$71600$new_n16327 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70551
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[2] i1=$abc$71600$new_n16345 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70553
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[3] i1=$abc$71600$new_n16363 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70555
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[4] i1=$abc$71600$new_n16381 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70557
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[5] i1=$abc$71600$new_n16399 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70559
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[6] i1=$abc$71600$new_n16417 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70561
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[7] i1=$abc$71600$new_n16435 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70563
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[8] i1=$abc$71600$new_n16453 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70565
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[9] i1=$abc$71600$new_n16471 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70567
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[10] i1=$abc$71600$new_n16489 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70569
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[11] i1=$abc$71600$new_n16507 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70571
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[12] i1=$abc$71600$new_n16525 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70573
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[13] i1=$abc$71600$new_n16543 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70575
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[14] i1=$abc$71600$new_n16561 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70577
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[15] i1=$abc$71600$new_n16579 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70579
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[16] i1=$abc$71600$new_n16597 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70581
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[17] i1=$abc$71600$new_n16615 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70583
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[18] i1=$abc$71600$new_n16633 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70585
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[19] i1=$abc$71600$new_n16651 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70587
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[20] i1=$abc$71600$new_n16669 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70589
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[21] i1=$abc$71600$new_n16687 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70591
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[22] i1=$abc$71600$new_n16705 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70593
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[23] i1=$abc$71600$new_n16723 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70595
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[24] i1=$abc$71600$new_n16741 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70597
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[25] i1=$abc$71600$new_n16759 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70599
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[26] i1=$abc$71600$new_n16777 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70601
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[27] i1=$abc$71600$new_n16795 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70603
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[28] i1=$abc$71600$new_n16813 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70605
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[29] i1=$abc$71600$new_n16831 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70607
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[30] i1=$abc$71600$new_n16849 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70609
.subckt mux2_x1 cmd=$abc$71600$new_n16282 i0=memory_registers_m.usp[31] i1=$abc$71600$new_n16874 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70611
.subckt and4_x1 i0=$abc$71600$new_n15590 i1=$abc$71600$new_n14620 i2=memory_registers_m.micro_pc[1] i3=memory_registers_m.micro_pc[3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70613
.subckt and4_x1 i0=$abc$71600$new_n15048 i1=$abc$71600$new_n14872 i2=$abc$71600$new_n14830 i3=$abc$71600$new_n14460 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70615
.subckt nor4_x0 i0=$abc$71600$new_n15049 i1=$abc$71600$new_n14831 i2=$abc$71600$new_n14665 i3=$abc$71600$new_n14460 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70617
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3513 q=$abc$71600$new_n17543
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][0] nq=$abc$71600$new_n17544
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][0] nq=$abc$71600$new_n17545
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][0] nq=$abc$71600$new_n17546
.subckt and4_x1 i0=$abc$71600$new_n17546 i1=$abc$71600$new_n17545 i2=$abc$71600$new_n17544 i3=$abc$71600$new_n17543 q=$abc$71600$new_n17547
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][0] nq=$abc$71600$new_n17548
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][0] nq=$abc$71600$new_n17549
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][0] nq=$abc$71600$new_n17550
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][0] nq=$abc$71600$new_n17551
.subckt and4_x1 i0=$abc$71600$new_n17551 i1=$abc$71600$new_n17550 i2=$abc$71600$new_n17549 i3=$abc$71600$new_n17548 q=$abc$71600$new_n17552
.subckt and21nor_x0 i0=$abc$71600$new_n17552 i1=$abc$71600$new_n17547 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17553
.subckt nand3_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=$abc$71600$new_n3273 nq=$abc$71600$new_n17554
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[0] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17555
.subckt or2_x1 i0=$abc$71600$new_n17555 i1=$abc$71600$new_n16940 q=$abc$71600$new_n17556
.subckt or2_x1 i0=$abc$71600$new_n17556 i1=$abc$71600$new_n17553 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70619
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][1] nq=$abc$71600$new_n17558
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][1] nq=$abc$71600$new_n17559
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][1] nq=$abc$71600$new_n17560
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][1] nq=$abc$71600$new_n17561
.subckt and4_x1 i0=$abc$71600$new_n17561 i1=$abc$71600$new_n17560 i2=$abc$71600$new_n17559 i3=$abc$71600$new_n17558 q=$abc$71600$new_n17562
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][1] nq=$abc$71600$new_n17563
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][1] nq=$abc$71600$new_n17564
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][1] nq=$abc$71600$new_n17565
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3514 q=$abc$71600$new_n17566
.subckt and4_x1 i0=$abc$71600$new_n17566 i1=$abc$71600$new_n17565 i2=$abc$71600$new_n17564 i3=$abc$71600$new_n17563 q=$abc$71600$new_n17567
.subckt and21nor_x0 i0=$abc$71600$new_n17567 i1=$abc$71600$new_n17562 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17568
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[1] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17569
.subckt or2_x1 i0=$abc$71600$new_n17569 i1=$abc$71600$new_n16942 q=$abc$71600$new_n17570
.subckt or2_x1 i0=$abc$71600$new_n17570 i1=$abc$71600$new_n17568 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70621
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][2] nq=$abc$71600$new_n17572
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][2] nq=$abc$71600$new_n17573
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][2] nq=$abc$71600$new_n17574
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][2] nq=$abc$71600$new_n17575
.subckt and4_x1 i0=$abc$71600$new_n17575 i1=$abc$71600$new_n17574 i2=$abc$71600$new_n17573 i3=$abc$71600$new_n17572 q=$abc$71600$new_n17576
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3515 q=$abc$71600$new_n17577
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][2] nq=$abc$71600$new_n17578
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][2] nq=$abc$71600$new_n17579
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][2] nq=$abc$71600$new_n17580
.subckt and4_x1 i0=$abc$71600$new_n17580 i1=$abc$71600$new_n17579 i2=$abc$71600$new_n17578 i3=$abc$71600$new_n17577 q=$abc$71600$new_n17581
.subckt and21nor_x0 i0=$abc$71600$new_n17581 i1=$abc$71600$new_n17576 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17582
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[2] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17583
.subckt or2_x1 i0=$abc$71600$new_n17583 i1=$abc$71600$new_n16944 q=$abc$71600$new_n17584
.subckt or2_x1 i0=$abc$71600$new_n17584 i1=$abc$71600$new_n17582 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70623
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][3] nq=$abc$71600$new_n17586
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][3] nq=$abc$71600$new_n17587
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3516 q=$abc$71600$new_n17588
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][3] nq=$abc$71600$new_n17589
.subckt and4_x1 i0=$abc$71600$new_n17589 i1=$abc$71600$new_n17588 i2=$abc$71600$new_n17587 i3=$abc$71600$new_n17586 q=$abc$71600$new_n17590
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][3] nq=$abc$71600$new_n17591
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][3] nq=$abc$71600$new_n17592
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][3] nq=$abc$71600$new_n17593
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][3] nq=$abc$71600$new_n17594
.subckt and4_x1 i0=$abc$71600$new_n17594 i1=$abc$71600$new_n17593 i2=$abc$71600$new_n17592 i3=$abc$71600$new_n17591 q=$abc$71600$new_n17595
.subckt and21nor_x0 i0=$abc$71600$new_n17595 i1=$abc$71600$new_n17590 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17596
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[3] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17597
.subckt or2_x1 i0=$abc$71600$new_n17597 i1=$abc$71600$new_n16946 q=$abc$71600$new_n17598
.subckt or2_x1 i0=$abc$71600$new_n17598 i1=$abc$71600$new_n17596 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70625
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][4] nq=$abc$71600$new_n17600
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][4] nq=$abc$71600$new_n17601
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][4] nq=$abc$71600$new_n17602
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][4] nq=$abc$71600$new_n17603
.subckt and4_x1 i0=$abc$71600$new_n17603 i1=$abc$71600$new_n17602 i2=$abc$71600$new_n17601 i3=$abc$71600$new_n17600 q=$abc$71600$new_n17604
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][4] nq=$abc$71600$new_n17605
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3517 q=$abc$71600$new_n17606
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][4] nq=$abc$71600$new_n17607
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][4] nq=$abc$71600$new_n17608
.subckt and4_x1 i0=$abc$71600$new_n17608 i1=$abc$71600$new_n17607 i2=$abc$71600$new_n17606 i3=$abc$71600$new_n17605 q=$abc$71600$new_n17609
.subckt and21nor_x0 i0=$abc$71600$new_n17609 i1=$abc$71600$new_n17604 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17610
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[4] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17611
.subckt or2_x1 i0=$abc$71600$new_n17611 i1=$abc$71600$new_n16948 q=$abc$71600$new_n17612
.subckt or2_x1 i0=$abc$71600$new_n17612 i1=$abc$71600$new_n17610 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70627
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][5] nq=$abc$71600$new_n17614
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][5] nq=$abc$71600$new_n17615
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3518 q=$abc$71600$new_n17616
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][5] nq=$abc$71600$new_n17617
.subckt and4_x1 i0=$abc$71600$new_n17617 i1=$abc$71600$new_n17616 i2=$abc$71600$new_n17615 i3=$abc$71600$new_n17614 q=$abc$71600$new_n17618
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][5] nq=$abc$71600$new_n17619
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][5] nq=$abc$71600$new_n17620
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][5] nq=$abc$71600$new_n17621
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][5] nq=$abc$71600$new_n17622
.subckt and4_x1 i0=$abc$71600$new_n17622 i1=$abc$71600$new_n17621 i2=$abc$71600$new_n17620 i3=$abc$71600$new_n17619 q=$abc$71600$new_n17623
.subckt and21nor_x0 i0=$abc$71600$new_n17623 i1=$abc$71600$new_n17618 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17624
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[5] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17625
.subckt or2_x1 i0=$abc$71600$new_n17625 i1=$abc$71600$new_n16950 q=$abc$71600$new_n17626
.subckt or2_x1 i0=$abc$71600$new_n17626 i1=$abc$71600$new_n17624 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70629
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3519 q=$abc$71600$new_n17628
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][6] nq=$abc$71600$new_n17629
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][6] nq=$abc$71600$new_n17630
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][6] nq=$abc$71600$new_n17631
.subckt and4_x1 i0=$abc$71600$new_n17631 i1=$abc$71600$new_n17630 i2=$abc$71600$new_n17629 i3=$abc$71600$new_n17628 q=$abc$71600$new_n17632
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][6] nq=$abc$71600$new_n17633
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][6] nq=$abc$71600$new_n17634
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][6] nq=$abc$71600$new_n17635
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][6] nq=$abc$71600$new_n17636
.subckt and4_x1 i0=$abc$71600$new_n17636 i1=$abc$71600$new_n17635 i2=$abc$71600$new_n17634 i3=$abc$71600$new_n17633 q=$abc$71600$new_n17637
.subckt and21nor_x0 i0=$abc$71600$new_n17637 i1=$abc$71600$new_n17632 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17638
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[6] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17639
.subckt or2_x1 i0=$abc$71600$new_n17639 i1=$abc$71600$new_n16952 q=$abc$71600$new_n17640
.subckt or2_x1 i0=$abc$71600$new_n17640 i1=$abc$71600$new_n17638 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70631
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3520 q=$abc$71600$new_n17642
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][7] nq=$abc$71600$new_n17643
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][7] nq=$abc$71600$new_n17644
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][7] nq=$abc$71600$new_n17645
.subckt and4_x1 i0=$abc$71600$new_n17645 i1=$abc$71600$new_n17644 i2=$abc$71600$new_n17643 i3=$abc$71600$new_n17642 q=$abc$71600$new_n17646
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][7] nq=$abc$71600$new_n17647
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][7] nq=$abc$71600$new_n17648
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][7] nq=$abc$71600$new_n17649
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][7] nq=$abc$71600$new_n17650
.subckt and4_x1 i0=$abc$71600$new_n17650 i1=$abc$71600$new_n17649 i2=$abc$71600$new_n17648 i3=$abc$71600$new_n17647 q=$abc$71600$new_n17651
.subckt and21nor_x0 i0=$abc$71600$new_n17651 i1=$abc$71600$new_n17646 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17652
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[7] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17653
.subckt or2_x1 i0=$abc$71600$new_n17653 i1=$abc$71600$new_n16954 q=$abc$71600$new_n17654
.subckt or2_x1 i0=$abc$71600$new_n17654 i1=$abc$71600$new_n17652 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70633
.subckt nand3_x0 i0=memory_registers_m.micro_data[74] i1=$abc$71600$new_n3201 i2=$abc$71600$new_n3177 nq=$abc$71600$new_n17656
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][8] nq=$abc$71600$new_n17657
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3521 q=$abc$71600$new_n17658
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][8] nq=$abc$71600$new_n17659
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][8] nq=$abc$71600$new_n17660
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][8] nq=$abc$71600$new_n17661
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][8] nq=$abc$71600$new_n17662
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][8] nq=$abc$71600$new_n17663
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][8] nq=$abc$71600$new_n17664
.subckt and3_x1 i0=$abc$71600$new_n17663 i1=$abc$71600$new_n17660 i2=$abc$71600$new_n17658 q=$abc$71600$new_n17665
.subckt and2_x1 i0=$abc$71600$new_n17661 i1=$abc$71600$new_n17657 q=$abc$71600$new_n17666
.subckt and4_x1 i0=$abc$71600$new_n17664 i1=$abc$71600$new_n17662 i2=$abc$71600$new_n17659 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17667
.subckt nand3_x0 i0=$abc$71600$new_n17667 i1=$abc$71600$new_n17666 i2=$abc$71600$new_n17665 nq=$abc$71600$new_n17668
.subckt and2_x1 i0=$abc$71600$new_n17668 i1=$abc$71600$new_n17656 q=$abc$71600$new_n17669
.subckt mux2_x1 cmd=$abc$71600$new_n17554 i0=memory_registers_m.Dn_output[8] i1=$abc$71600$new_n17669 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70635
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][9] nq=$abc$71600$new_n17671
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][9] nq=$abc$71600$new_n17672
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3522 q=$abc$71600$new_n17673
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][9] nq=$abc$71600$new_n17674
.subckt and4_x1 i0=$abc$71600$new_n17674 i1=$abc$71600$new_n17673 i2=$abc$71600$new_n17672 i3=$abc$71600$new_n17671 q=$abc$71600$new_n17675
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][9] nq=$abc$71600$new_n17676
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][9] nq=$abc$71600$new_n17677
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][9] nq=$abc$71600$new_n17678
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][9] nq=$abc$71600$new_n17679
.subckt and4_x1 i0=$abc$71600$new_n17679 i1=$abc$71600$new_n17678 i2=$abc$71600$new_n17677 i3=$abc$71600$new_n17676 q=$abc$71600$new_n17680
.subckt and21nor_x0 i0=$abc$71600$new_n17680 i1=$abc$71600$new_n17675 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17681
.subckt and4_x1 i0=$abc$71600$new_n12188 i1=memory_registers_m.micro_data[74] i2=alu_m.result[9] i3=$abc$71600$new_n3177 q=$abc$71600$new_n17682
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[9] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17683
.subckt or2_x1 i0=$abc$71600$new_n17683 i1=$abc$71600$new_n17682 q=$abc$71600$new_n17684
.subckt or2_x1 i0=$abc$71600$new_n17684 i1=$abc$71600$new_n17681 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70637
.subckt nand3_x0 i0=memory_registers_m.micro_data[74] i1=$abc$71600$new_n3199 i2=$abc$71600$new_n3177 nq=$abc$71600$new_n17686
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][10] nq=$abc$71600$new_n17687
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3523 q=$abc$71600$new_n17688
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][10] nq=$abc$71600$new_n17689
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][10] nq=$abc$71600$new_n17690
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][10] nq=$abc$71600$new_n17691
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][10] nq=$abc$71600$new_n17692
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][10] nq=$abc$71600$new_n17693
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][10] nq=$abc$71600$new_n17694
.subckt and3_x1 i0=$abc$71600$new_n17693 i1=$abc$71600$new_n17690 i2=$abc$71600$new_n17688 q=$abc$71600$new_n17695
.subckt and2_x1 i0=$abc$71600$new_n17691 i1=$abc$71600$new_n17687 q=$abc$71600$new_n17696
.subckt and4_x1 i0=$abc$71600$new_n17694 i1=$abc$71600$new_n17692 i2=$abc$71600$new_n17689 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17697
.subckt nand3_x0 i0=$abc$71600$new_n17697 i1=$abc$71600$new_n17696 i2=$abc$71600$new_n17695 nq=$abc$71600$new_n17698
.subckt and2_x1 i0=$abc$71600$new_n17698 i1=$abc$71600$new_n17686 q=$abc$71600$new_n17699
.subckt mux2_x1 cmd=$abc$71600$new_n17554 i0=memory_registers_m.Dn_output[10] i1=$abc$71600$new_n17699 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70639
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][11] nq=$abc$71600$new_n17701
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][11] nq=$abc$71600$new_n17702
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][11] nq=$abc$71600$new_n17703
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][11] nq=$abc$71600$new_n17704
.subckt and4_x1 i0=$abc$71600$new_n17704 i1=$abc$71600$new_n17703 i2=$abc$71600$new_n17702 i3=$abc$71600$new_n17701 q=$abc$71600$new_n17705
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][11] nq=$abc$71600$new_n17706
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][11] nq=$abc$71600$new_n17707
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3524 q=$abc$71600$new_n17708
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][11] nq=$abc$71600$new_n17709
.subckt and4_x1 i0=$abc$71600$new_n17709 i1=$abc$71600$new_n17708 i2=$abc$71600$new_n17707 i3=$abc$71600$new_n17706 q=$abc$71600$new_n17710
.subckt and21nor_x0 i0=$abc$71600$new_n17710 i1=$abc$71600$new_n17705 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17711
.subckt and4_x1 i0=$abc$71600$new_n12188 i1=memory_registers_m.micro_data[74] i2=alu_m.result[11] i3=$abc$71600$new_n3177 q=$abc$71600$new_n17712
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[11] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17713
.subckt or2_x1 i0=$abc$71600$new_n17713 i1=$abc$71600$new_n17712 q=$abc$71600$new_n17714
.subckt or2_x1 i0=$abc$71600$new_n17714 i1=$abc$71600$new_n17711 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70641
.subckt nand3_x0 i0=memory_registers_m.micro_data[74] i1=$abc$71600$new_n3193 i2=$abc$71600$new_n3177 nq=$abc$71600$new_n17716
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][12] nq=$abc$71600$new_n17717
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3525 q=$abc$71600$new_n17718
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][12] nq=$abc$71600$new_n17719
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][12] nq=$abc$71600$new_n17720
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][12] nq=$abc$71600$new_n17721
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][12] nq=$abc$71600$new_n17722
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][12] nq=$abc$71600$new_n17723
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][12] nq=$abc$71600$new_n17724
.subckt and3_x1 i0=$abc$71600$new_n17723 i1=$abc$71600$new_n17720 i2=$abc$71600$new_n17718 q=$abc$71600$new_n17725
.subckt and2_x1 i0=$abc$71600$new_n17721 i1=$abc$71600$new_n17717 q=$abc$71600$new_n17726
.subckt and4_x1 i0=$abc$71600$new_n17724 i1=$abc$71600$new_n17722 i2=$abc$71600$new_n17719 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17727
.subckt nand3_x0 i0=$abc$71600$new_n17727 i1=$abc$71600$new_n17726 i2=$abc$71600$new_n17725 nq=$abc$71600$new_n17728
.subckt and2_x1 i0=$abc$71600$new_n17728 i1=$abc$71600$new_n17716 q=$abc$71600$new_n17729
.subckt mux2_x1 cmd=$abc$71600$new_n17554 i0=memory_registers_m.Dn_output[12] i1=$abc$71600$new_n17729 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70643
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][13] nq=$abc$71600$new_n17731
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3526 q=$abc$71600$new_n17732
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][13] nq=$abc$71600$new_n17733
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][13] nq=$abc$71600$new_n17734
.subckt and4_x1 i0=$abc$71600$new_n17734 i1=$abc$71600$new_n17733 i2=$abc$71600$new_n17732 i3=$abc$71600$new_n17731 q=$abc$71600$new_n17735
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][13] nq=$abc$71600$new_n17736
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][13] nq=$abc$71600$new_n17737
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][13] nq=$abc$71600$new_n17738
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][13] nq=$abc$71600$new_n17739
.subckt and4_x1 i0=$abc$71600$new_n17739 i1=$abc$71600$new_n17738 i2=$abc$71600$new_n17737 i3=$abc$71600$new_n17736 q=$abc$71600$new_n17740
.subckt and21nor_x0 i0=$abc$71600$new_n17740 i1=$abc$71600$new_n17735 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17741
.subckt and4_x1 i0=$abc$71600$new_n12188 i1=memory_registers_m.micro_data[74] i2=alu_m.result[13] i3=$abc$71600$new_n3177 q=$abc$71600$new_n17742
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[13] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17743
.subckt or2_x1 i0=$abc$71600$new_n17743 i1=$abc$71600$new_n17742 q=$abc$71600$new_n17744
.subckt or2_x1 i0=$abc$71600$new_n17744 i1=$abc$71600$new_n17741 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70645
.subckt nand3_x0 i0=memory_registers_m.micro_data[74] i1=$abc$71600$new_n3194 i2=$abc$71600$new_n3177 nq=$abc$71600$new_n17746
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][14] nq=$abc$71600$new_n17747
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][14] nq=$abc$71600$new_n17748
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][14] nq=$abc$71600$new_n17749
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3527 q=$abc$71600$new_n17750
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][14] nq=$abc$71600$new_n17751
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][14] nq=$abc$71600$new_n17752
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][14] nq=$abc$71600$new_n17753
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][14] nq=$abc$71600$new_n17754
.subckt and3_x1 i0=$abc$71600$new_n17753 i1=$abc$71600$new_n17750 i2=$abc$71600$new_n17748 q=$abc$71600$new_n17755
.subckt and2_x1 i0=$abc$71600$new_n17751 i1=$abc$71600$new_n17747 q=$abc$71600$new_n17756
.subckt and4_x1 i0=$abc$71600$new_n17754 i1=$abc$71600$new_n17752 i2=$abc$71600$new_n17749 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17757
.subckt nand3_x0 i0=$abc$71600$new_n17757 i1=$abc$71600$new_n17756 i2=$abc$71600$new_n17755 nq=$abc$71600$new_n17758
.subckt and2_x1 i0=$abc$71600$new_n17758 i1=$abc$71600$new_n17746 q=$abc$71600$new_n17759
.subckt mux2_x1 cmd=$abc$71600$new_n17554 i0=memory_registers_m.Dn_output[14] i1=$abc$71600$new_n17759 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70647
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][15] nq=$abc$71600$new_n17761
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][15] nq=$abc$71600$new_n17762
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][15] nq=$abc$71600$new_n17763
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][15] nq=$abc$71600$new_n17764
.subckt and4_x1 i0=$abc$71600$new_n17764 i1=$abc$71600$new_n17763 i2=$abc$71600$new_n17762 i3=$abc$71600$new_n17761 q=$abc$71600$new_n17765
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][15] nq=$abc$71600$new_n17766
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3528 q=$abc$71600$new_n17767
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][15] nq=$abc$71600$new_n17768
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][15] nq=$abc$71600$new_n17769
.subckt and4_x1 i0=$abc$71600$new_n17769 i1=$abc$71600$new_n17768 i2=$abc$71600$new_n17767 i3=$abc$71600$new_n17766 q=$abc$71600$new_n17770
.subckt and21nor_x0 i0=$abc$71600$new_n17770 i1=$abc$71600$new_n17765 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17771
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[15] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17772
.subckt and4_x1 i0=$abc$71600$new_n12188 i1=memory_registers_m.micro_data[74] i2=alu_m.result[15] i3=$abc$71600$new_n3177 q=$abc$71600$new_n17773
.subckt or2_x1 i0=$abc$71600$new_n17773 i1=$abc$71600$new_n17772 q=$abc$71600$new_n17774
.subckt or2_x1 i0=$abc$71600$new_n17774 i1=$abc$71600$new_n17771 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70649
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[16] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n17776
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[16] nq=$abc$71600$new_n17777
.subckt and3_x1 i0=$abc$71600$new_n17777 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17778
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][16] nq=$abc$71600$new_n17779
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3529 q=$abc$71600$new_n17780
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][16] nq=$abc$71600$new_n17781
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][16] nq=$abc$71600$new_n17782
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][16] nq=$abc$71600$new_n17783
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][16] nq=$abc$71600$new_n17784
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][16] nq=$abc$71600$new_n17785
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][16] nq=$abc$71600$new_n17786
.subckt and3_x1 i0=$abc$71600$new_n17783 i1=$abc$71600$new_n17782 i2=$abc$71600$new_n17780 q=$abc$71600$new_n17787
.subckt and2_x1 i0=$abc$71600$new_n17785 i1=$abc$71600$new_n17779 q=$abc$71600$new_n17788
.subckt and4_x1 i0=$abc$71600$new_n17786 i1=$abc$71600$new_n17784 i2=$abc$71600$new_n17781 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17789
.subckt and3_x1 i0=$abc$71600$new_n17789 i1=$abc$71600$new_n17788 i2=$abc$71600$new_n17787 q=$abc$71600$new_n17790
.subckt or21nand_x0 i0=$abc$71600$new_n17790 i1=$abc$71600$new_n17778 i2=$abc$71600$new_n17776 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70651
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][17] nq=$abc$71600$new_n17792
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][17] nq=$abc$71600$new_n17793
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][17] nq=$abc$71600$new_n17794
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][17] nq=$abc$71600$new_n17795
.subckt and4_x1 i0=$abc$71600$new_n17795 i1=$abc$71600$new_n17794 i2=$abc$71600$new_n17793 i3=$abc$71600$new_n17792 q=$abc$71600$new_n17796
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][17] nq=$abc$71600$new_n17797
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3530 q=$abc$71600$new_n17798
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][17] nq=$abc$71600$new_n17799
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][17] nq=$abc$71600$new_n17800
.subckt and4_x1 i0=$abc$71600$new_n17800 i1=$abc$71600$new_n17799 i2=$abc$71600$new_n17798 i3=$abc$71600$new_n17797 q=$abc$71600$new_n17801
.subckt and21nor_x0 i0=$abc$71600$new_n17801 i1=$abc$71600$new_n17796 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17802
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[17] nq=$abc$71600$new_n17803
.subckt or21nand_x0 i0=$abc$71600$new_n3608 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17803 nq=$abc$71600$new_n17804
.subckt or2_x1 i0=$abc$71600$new_n17804 i1=$abc$71600$new_n17802 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70653
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[18] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17806
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[18] nq=$abc$71600$new_n17807
.subckt and3_x1 i0=$abc$71600$new_n17807 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17808
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][18] nq=$abc$71600$new_n17809
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][18] nq=$abc$71600$new_n17810
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][18] nq=$abc$71600$new_n17811
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][18] nq=$abc$71600$new_n17812
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3531 q=$abc$71600$new_n17813
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][18] nq=$abc$71600$new_n17814
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][18] nq=$abc$71600$new_n17815
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][18] nq=$abc$71600$new_n17816
.subckt and3_x1 i0=$abc$71600$new_n17813 i1=$abc$71600$new_n17812 i2=$abc$71600$new_n17810 q=$abc$71600$new_n17817
.subckt and4_x1 i0=$abc$71600$new_n17816 i1=$abc$71600$new_n17814 i2=$abc$71600$new_n17811 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17818
.subckt and3_x1 i0=$abc$71600$new_n17818 i1=$abc$71600$new_n17817 i2=$abc$71600$new_n17815 q=$abc$71600$new_n17819
.subckt and21nor_x0 i0=$abc$71600$new_n17819 i1=$abc$71600$new_n17809 i2=$abc$71600$new_n17808 nq=$abc$71600$new_n17820
.subckt or2_x1 i0=$abc$71600$new_n17820 i1=$abc$71600$new_n17806 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70655
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][19] nq=$abc$71600$new_n17822
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][19] nq=$abc$71600$new_n17823
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][19] nq=$abc$71600$new_n17824
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3532 q=$abc$71600$new_n17825
.subckt and4_x1 i0=$abc$71600$new_n17825 i1=$abc$71600$new_n17824 i2=$abc$71600$new_n17823 i3=$abc$71600$new_n17822 q=$abc$71600$new_n17826
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][19] nq=$abc$71600$new_n17827
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][19] nq=$abc$71600$new_n17828
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][19] nq=$abc$71600$new_n17829
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][19] nq=$abc$71600$new_n17830
.subckt and4_x1 i0=$abc$71600$new_n17830 i1=$abc$71600$new_n17829 i2=$abc$71600$new_n17828 i3=$abc$71600$new_n17827 q=$abc$71600$new_n17831
.subckt and21nor_x0 i0=$abc$71600$new_n17831 i1=$abc$71600$new_n17826 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17832
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[19] nq=$abc$71600$new_n17833
.subckt or21nand_x0 i0=$abc$71600$new_n3609 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17833 nq=$abc$71600$new_n17834
.subckt or2_x1 i0=$abc$71600$new_n17834 i1=$abc$71600$new_n17832 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70657
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[20] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n17836
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[20] nq=$abc$71600$new_n17837
.subckt nand3_x0 i0=$abc$71600$new_n17837 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17838
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][20] nq=$abc$71600$new_n17839
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][20] nq=$abc$71600$new_n17840
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3533 q=$abc$71600$new_n17841
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][20] nq=$abc$71600$new_n17842
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][20] nq=$abc$71600$new_n17843
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][20] nq=$abc$71600$new_n17844
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][20] nq=$abc$71600$new_n17845
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][20] nq=$abc$71600$new_n17846
.subckt and3_x1 i0=$abc$71600$new_n17846 i1=$abc$71600$new_n17844 i2=$abc$71600$new_n17842 q=$abc$71600$new_n17847
.subckt and3_x1 i0=$abc$71600$new_n17843 i1=$abc$71600$new_n17841 i2=$abc$71600$new_n17840 q=$abc$71600$new_n17848
.subckt and2_x1 i0=$abc$71600$new_n17839 i1=$abc$71600$new_n3512 q=$abc$71600$new_n17849
.subckt and2_x1 i0=$abc$71600$new_n17849 i1=$abc$71600$new_n17845 q=$abc$71600$new_n17850
.subckt nand3_x0 i0=$abc$71600$new_n17850 i1=$abc$71600$new_n17848 i2=$abc$71600$new_n17847 nq=$abc$71600$new_n17851
.subckt nand2_x0 i0=$abc$71600$new_n17851 i1=$abc$71600$new_n17838 nq=$abc$71600$new_n17852
.subckt nand2_x0 i0=$abc$71600$new_n17852 i1=$abc$71600$new_n17836 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70659
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3534 q=$abc$71600$new_n17854
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][21] nq=$abc$71600$new_n17855
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][21] nq=$abc$71600$new_n17856
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][21] nq=$abc$71600$new_n17857
.subckt and4_x1 i0=$abc$71600$new_n17857 i1=$abc$71600$new_n17856 i2=$abc$71600$new_n17855 i3=$abc$71600$new_n17854 q=$abc$71600$new_n17858
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][21] nq=$abc$71600$new_n17859
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][21] nq=$abc$71600$new_n17860
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][21] nq=$abc$71600$new_n17861
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][21] nq=$abc$71600$new_n17862
.subckt and4_x1 i0=$abc$71600$new_n17862 i1=$abc$71600$new_n17861 i2=$abc$71600$new_n17860 i3=$abc$71600$new_n17859 q=$abc$71600$new_n17863
.subckt and21nor_x0 i0=$abc$71600$new_n17863 i1=$abc$71600$new_n17858 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17864
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[21] nq=$abc$71600$new_n17865
.subckt or21nand_x0 i0=$abc$71600$new_n3610 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17865 nq=$abc$71600$new_n17866
.subckt or2_x1 i0=$abc$71600$new_n17866 i1=$abc$71600$new_n17864 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70661
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[22] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n17868
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[22] nq=$abc$71600$new_n17869
.subckt and3_x1 i0=$abc$71600$new_n17869 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17870
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][22] nq=$abc$71600$new_n17871
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][22] nq=$abc$71600$new_n17872
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3535 q=$abc$71600$new_n17873
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][22] nq=$abc$71600$new_n17874
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][22] nq=$abc$71600$new_n17875
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][22] nq=$abc$71600$new_n17876
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][22] nq=$abc$71600$new_n17877
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][22] nq=$abc$71600$new_n17878
.subckt and3_x1 i0=$abc$71600$new_n17875 i1=$abc$71600$new_n17874 i2=$abc$71600$new_n17872 q=$abc$71600$new_n17879
.subckt and2_x1 i0=$abc$71600$new_n17877 i1=$abc$71600$new_n17871 q=$abc$71600$new_n17880
.subckt and4_x1 i0=$abc$71600$new_n17878 i1=$abc$71600$new_n17876 i2=$abc$71600$new_n17873 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17881
.subckt and3_x1 i0=$abc$71600$new_n17881 i1=$abc$71600$new_n17880 i2=$abc$71600$new_n17879 q=$abc$71600$new_n17882
.subckt or21nand_x0 i0=$abc$71600$new_n17882 i1=$abc$71600$new_n17870 i2=$abc$71600$new_n17868 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70663
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][23] nq=$abc$71600$new_n17884
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3536 q=$abc$71600$new_n17885
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][23] nq=$abc$71600$new_n17886
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][23] nq=$abc$71600$new_n17887
.subckt and4_x1 i0=$abc$71600$new_n17887 i1=$abc$71600$new_n17886 i2=$abc$71600$new_n17885 i3=$abc$71600$new_n17884 q=$abc$71600$new_n17888
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][23] nq=$abc$71600$new_n17889
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][23] nq=$abc$71600$new_n17890
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][23] nq=$abc$71600$new_n17891
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][23] nq=$abc$71600$new_n17892
.subckt and4_x1 i0=$abc$71600$new_n17892 i1=$abc$71600$new_n17891 i2=$abc$71600$new_n17890 i3=$abc$71600$new_n17889 q=$abc$71600$new_n17893
.subckt and21nor_x0 i0=$abc$71600$new_n17893 i1=$abc$71600$new_n17888 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17894
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[23] nq=$abc$71600$new_n17895
.subckt or21nand_x0 i0=$abc$71600$new_n3611 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17895 nq=$abc$71600$new_n17896
.subckt or2_x1 i0=$abc$71600$new_n17896 i1=$abc$71600$new_n17894 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70665
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[24] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n17898
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[24] nq=$abc$71600$new_n17899
.subckt and3_x1 i0=$abc$71600$new_n17899 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17900
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][24] nq=$abc$71600$new_n17901
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][24] nq=$abc$71600$new_n17902
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][24] nq=$abc$71600$new_n17903
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][24] nq=$abc$71600$new_n17904
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][24] nq=$abc$71600$new_n17905
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3537 q=$abc$71600$new_n17906
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][24] nq=$abc$71600$new_n17907
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][24] nq=$abc$71600$new_n17908
.subckt and3_x1 i0=$abc$71600$new_n17905 i1=$abc$71600$new_n17903 i2=$abc$71600$new_n17902 q=$abc$71600$new_n17909
.subckt and2_x1 i0=$abc$71600$new_n17904 i1=$abc$71600$new_n17901 q=$abc$71600$new_n17910
.subckt and4_x1 i0=$abc$71600$new_n17908 i1=$abc$71600$new_n17907 i2=$abc$71600$new_n17906 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17911
.subckt and3_x1 i0=$abc$71600$new_n17911 i1=$abc$71600$new_n17910 i2=$abc$71600$new_n17909 q=$abc$71600$new_n17912
.subckt or21nand_x0 i0=$abc$71600$new_n17912 i1=$abc$71600$new_n17900 i2=$abc$71600$new_n17898 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70667
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][25] nq=$abc$71600$new_n17914
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][25] nq=$abc$71600$new_n17915
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][25] nq=$abc$71600$new_n17916
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3538 q=$abc$71600$new_n17917
.subckt and4_x1 i0=$abc$71600$new_n17917 i1=$abc$71600$new_n17916 i2=$abc$71600$new_n17915 i3=$abc$71600$new_n17914 q=$abc$71600$new_n17918
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][25] nq=$abc$71600$new_n17919
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][25] nq=$abc$71600$new_n17920
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][25] nq=$abc$71600$new_n17921
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][25] nq=$abc$71600$new_n17922
.subckt and4_x1 i0=$abc$71600$new_n17922 i1=$abc$71600$new_n17921 i2=$abc$71600$new_n17920 i3=$abc$71600$new_n17919 q=$abc$71600$new_n17923
.subckt and21nor_x0 i0=$abc$71600$new_n17923 i1=$abc$71600$new_n17918 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17924
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[25] nq=$abc$71600$new_n17925
.subckt or21nand_x0 i0=$abc$71600$new_n3612 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17925 nq=$abc$71600$new_n17926
.subckt or2_x1 i0=$abc$71600$new_n17926 i1=$abc$71600$new_n17924 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70669
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[26] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n17928
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[26] nq=$abc$71600$new_n17929
.subckt and3_x1 i0=$abc$71600$new_n17929 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17930
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][26] nq=$abc$71600$new_n17931
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][26] nq=$abc$71600$new_n17932
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3539 q=$abc$71600$new_n17933
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][26] nq=$abc$71600$new_n17934
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][26] nq=$abc$71600$new_n17935
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][26] nq=$abc$71600$new_n17936
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][26] nq=$abc$71600$new_n17937
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][26] nq=$abc$71600$new_n17938
.subckt and3_x1 i0=$abc$71600$new_n17935 i1=$abc$71600$new_n17934 i2=$abc$71600$new_n17932 q=$abc$71600$new_n17939
.subckt and2_x1 i0=$abc$71600$new_n17937 i1=$abc$71600$new_n17931 q=$abc$71600$new_n17940
.subckt and4_x1 i0=$abc$71600$new_n17938 i1=$abc$71600$new_n17936 i2=$abc$71600$new_n17933 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17941
.subckt and3_x1 i0=$abc$71600$new_n17941 i1=$abc$71600$new_n17940 i2=$abc$71600$new_n17939 q=$abc$71600$new_n17942
.subckt or21nand_x0 i0=$abc$71600$new_n17942 i1=$abc$71600$new_n17930 i2=$abc$71600$new_n17928 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70671
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][27] nq=$abc$71600$new_n17944
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3540 q=$abc$71600$new_n17945
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][27] nq=$abc$71600$new_n17946
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][27] nq=$abc$71600$new_n17947
.subckt and4_x1 i0=$abc$71600$new_n17947 i1=$abc$71600$new_n17946 i2=$abc$71600$new_n17945 i3=$abc$71600$new_n17944 q=$abc$71600$new_n17948
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][27] nq=$abc$71600$new_n17949
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][27] nq=$abc$71600$new_n17950
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][27] nq=$abc$71600$new_n17951
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][27] nq=$abc$71600$new_n17952
.subckt and4_x1 i0=$abc$71600$new_n17952 i1=$abc$71600$new_n17951 i2=$abc$71600$new_n17950 i3=$abc$71600$new_n17949 q=$abc$71600$new_n17953
.subckt and21nor_x0 i0=$abc$71600$new_n17953 i1=$abc$71600$new_n17948 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17954
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[27] nq=$abc$71600$new_n17955
.subckt or21nand_x0 i0=$abc$71600$new_n3613 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17955 nq=$abc$71600$new_n17956
.subckt or2_x1 i0=$abc$71600$new_n17956 i1=$abc$71600$new_n17954 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70673
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[28] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 nq=$abc$71600$new_n17958
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[28] nq=$abc$71600$new_n17959
.subckt and3_x1 i0=$abc$71600$new_n17959 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17960
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][28] nq=$abc$71600$new_n17961
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][28] nq=$abc$71600$new_n17962
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][28] nq=$abc$71600$new_n17963
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][28] nq=$abc$71600$new_n17964
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3541 q=$abc$71600$new_n17965
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][28] nq=$abc$71600$new_n17966
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][28] nq=$abc$71600$new_n17967
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][28] nq=$abc$71600$new_n17968
.subckt and3_x1 i0=$abc$71600$new_n17965 i1=$abc$71600$new_n17963 i2=$abc$71600$new_n17962 q=$abc$71600$new_n17969
.subckt and2_x1 i0=$abc$71600$new_n17964 i1=$abc$71600$new_n17961 q=$abc$71600$new_n17970
.subckt and4_x1 i0=$abc$71600$new_n17968 i1=$abc$71600$new_n17967 i2=$abc$71600$new_n17966 i3=$abc$71600$new_n3512 q=$abc$71600$new_n17971
.subckt and3_x1 i0=$abc$71600$new_n17971 i1=$abc$71600$new_n17970 i2=$abc$71600$new_n17969 q=$abc$71600$new_n17972
.subckt or21nand_x0 i0=$abc$71600$new_n17972 i1=$abc$71600$new_n17960 i2=$abc$71600$new_n17958 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70675
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][29] nq=$abc$71600$new_n17974
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][29] nq=$abc$71600$new_n17975
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3542 q=$abc$71600$new_n17976
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][29] nq=$abc$71600$new_n17977
.subckt and4_x1 i0=$abc$71600$new_n17977 i1=$abc$71600$new_n17976 i2=$abc$71600$new_n17975 i3=$abc$71600$new_n17974 q=$abc$71600$new_n17978
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][29] nq=$abc$71600$new_n17979
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][29] nq=$abc$71600$new_n17980
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][29] nq=$abc$71600$new_n17981
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][29] nq=$abc$71600$new_n17982
.subckt and4_x1 i0=$abc$71600$new_n17982 i1=$abc$71600$new_n17981 i2=$abc$71600$new_n17980 i3=$abc$71600$new_n17979 q=$abc$71600$new_n17983
.subckt and21nor_x0 i0=$abc$71600$new_n17983 i1=$abc$71600$new_n17978 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n17984
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[29] nq=$abc$71600$new_n17985
.subckt or21nand_x0 i0=$abc$71600$new_n3614 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n17985 nq=$abc$71600$new_n17986
.subckt or2_x1 i0=$abc$71600$new_n17986 i1=$abc$71600$new_n17984 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70677
.subckt and4_x1 i0=$abc$71600$new_n4290 i1=memory_registers_m.Dn_output[30] i2=memory_registers_m.micro_data[74] i3=$abc$71600$new_n3273 q=$abc$71600$new_n17988
.subckt nand2_x0 i0=registers_m.size[2] i1=alu_m.result[30] nq=$abc$71600$new_n17989
.subckt and3_x1 i0=$abc$71600$new_n17989 i1=$abc$71600$new_n4290 i2=memory_registers_m.micro_data[74] q=$abc$71600$new_n17990
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][30] nq=$abc$71600$new_n17991
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][30] nq=$abc$71600$new_n17992
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3543 q=$abc$71600$new_n17993
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][30] nq=$abc$71600$new_n17994
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][30] nq=$abc$71600$new_n17995
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][30] nq=$abc$71600$new_n17996
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][30] nq=$abc$71600$new_n17997
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][30] nq=$abc$71600$new_n17998
.subckt and3_x1 i0=$abc$71600$new_n17995 i1=$abc$71600$new_n17993 i2=$abc$71600$new_n17992 q=$abc$71600$new_n17999
.subckt and4_x1 i0=$abc$71600$new_n17998 i1=$abc$71600$new_n17997 i2=$abc$71600$new_n17996 i3=$abc$71600$new_n3512 q=$abc$71600$new_n18000
.subckt and3_x1 i0=$abc$71600$new_n18000 i1=$abc$71600$new_n17999 i2=$abc$71600$new_n17994 q=$abc$71600$new_n18001
.subckt and21nor_x0 i0=$abc$71600$new_n18001 i1=$abc$71600$new_n17991 i2=$abc$71600$new_n17990 nq=$abc$71600$new_n18002
.subckt or2_x1 i0=$abc$71600$new_n18002 i1=$abc$71600$new_n17988 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70679
.subckt or4_x1 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=$abc$71600$new_n3544 q=$abc$71600$new_n18004
.subckt nand3_x0 i0=$abc$71600$new_n16927 i1=$abc$71600$new_n16882 i2=memory_registers_m.Dn[6][31] nq=$abc$71600$new_n18005
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[2][31] nq=$abc$71600$new_n18006
.subckt nand4_x0 i0=$abc$71600$new_n16882 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[4][31] nq=$abc$71600$new_n18007
.subckt and4_x1 i0=$abc$71600$new_n18007 i1=$abc$71600$new_n18006 i2=$abc$71600$new_n18005 i3=$abc$71600$new_n18004 q=$abc$71600$new_n18008
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[5][31] nq=$abc$71600$new_n18009
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[3][31] nq=$abc$71600$new_n18010
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16881 i2=$abc$71600$new_n16879 i3=memory_registers_m.Dn[7][31] nq=$abc$71600$new_n18011
.subckt nand4_x0 i0=$abc$71600$new_n16883 i1=$abc$71600$new_n16880 i2=$abc$71600$new_n16878 i3=memory_registers_m.Dn[1][31] nq=$abc$71600$new_n18012
.subckt and4_x1 i0=$abc$71600$new_n18012 i1=$abc$71600$new_n18011 i2=$abc$71600$new_n18010 i3=$abc$71600$new_n18009 q=$abc$71600$new_n18013
.subckt and21nor_x0 i0=$abc$71600$new_n18013 i1=$abc$71600$new_n18008 i2=memory_registers_m.micro_data[74] nq=$abc$71600$new_n18014
.subckt nand4_x0 i0=$abc$71600$new_n4290 i1=memory_registers_m.micro_data[74] i2=registers_m.size[2] i3=alu_m.result[31] nq=$abc$71600$new_n18015
.subckt or21nand_x0 i0=$abc$71600$new_n3615 i1=$abc$71600$new_n17554 i2=$abc$71600$new_n18015 nq=$abc$71600$new_n18016
.subckt or2_x1 i0=$abc$71600$new_n18016 i1=$abc$71600$new_n18014 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70681
.subckt nand4_x0 i0=$abc$71600$new_n14966 i1=$abc$71600$new_n14654 i2=$abc$71600$new_n14531 i3=$abc$71600$new_n14460 nq=$abc$71600$new_n18018
.subckt nand4_x0 i0=$abc$71600$new_n14872 i1=$abc$71600$new_n14834 i2=memory_registers_m.micro_pc[4] i3=$abc$71600$new_n14460 nq=$abc$71600$new_n18019
.subckt and21nor_x0 i0=$abc$71600$new_n18019 i1=$abc$71600$new_n18018 i2=memory_registers_m.micro_pc[8] nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70683
.subckt and2_x1 i0=$abc$71600$new_n17133 i1=$abc$71600$new_n15269 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70685
.subckt mux2_x1 cmd=$abc$71600$new_n14460 i0=$abc$71600$new_n14654 i1=$abc$71600$new_n14727 q=$abc$71600$new_n18022
.subckt and2_x1 i0=$abc$71600$new_n18022 i1=$abc$71600$new_n15547 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70687
.subckt and3_x1 i0=$abc$71600$new_n15545 i1=$abc$71600$new_n14706 i2=$abc$71600$new_n14654 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70691
.subckt and21nor_x0 i0=$abc$71600$new_n14663 i1=$abc$71600$new_n15311 i2=$abc$71600$new_n15546 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70693
.subckt nor4_x0 i0=$abc$71600$new_n15055 i1=$abc$71600$new_n14685 i2=$abc$71600$new_n14655 i3=$abc$71600$new_n14460 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70695
.subckt and2_x1 i0=$abc$71600$new_n14141 i1=$abc$71600$new_n14114 q=$abc$71600$new_n18027
.subckt and2_x1 i0=$abc$71600$new_n18027 i1=$abc$71600$new_n14111 q=$abc$71600$new_n18028
.subckt nand2_x0 i0=$abc$71600$new_n18027 i1=$abc$71600$new_n14111 nq=$abc$71600$new_n18029
.subckt and2_x1 i0=$abc$71600$new_n18028 i1=$abc$71600$new_n14136 q=$abc$71600$new_n18030
.subckt nand2_x0 i0=$abc$71600$new_n18028 i1=$abc$71600$new_n14136 nq=$abc$71600$new_n18031
.subckt or21nand_x0 i0=$abc$71600$new_n18031 i1=$abc$71600$new_n14569 i2=$abc$71600$new_n3625 nq=$abc$71600$new_n18032
.subckt nand4_x0 i0=$abc$71600$new_n3623 i1=memory_registers_m.micro_data[87] i2=$abc$71600$new_n3621 i3=memory_registers_m.micro_data[85] nq=$abc$71600$new_n18033
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=microcode_branch_m.micro_pc_0[0] i1=microcode_branch_m.micro_pc_2[0] q=$abc$71600$new_n18034
.subckt nand3_x0 i0=$abc$71600$new_n18034 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 nq=$abc$71600$new_n18035
.subckt or2_x1 i0=$abc$71600$new_n14148 i1=$abc$71600$new_n14122 q=$abc$71600$new_n18036
.subckt and3_x1 i0=$abc$71600$new_n14147 i1=$abc$71600$new_n14127 i2=$abc$71600$new_n14126 q=$abc$71600$new_n18037
.subckt nand3_x0 i0=$abc$71600$new_n14147 i1=$abc$71600$new_n14127 i2=$abc$71600$new_n14126 nq=$abc$71600$new_n18038
.subckt and2_x1 i0=$abc$71600$new_n18038 i1=$abc$71600$new_n14144 q=$abc$71600$new_n18039
.subckt nand2_x0 i0=$abc$71600$new_n18038 i1=$abc$71600$new_n18036 nq=$abc$71600$new_n18040
.subckt and2_x1 i0=$abc$71600$new_n18038 i1=$abc$71600$new_n18036 q=$abc$71600$new_n18041
.subckt and3_x1 i0=$abc$71600$new_n18038 i1=$abc$71600$new_n18036 i2=$abc$71600$new_n14144 q=$abc$71600$new_n18042
.subckt nand2_x0 i0=$abc$71600$new_n14067 i1=$abc$71600$new_n14045 nq=$abc$71600$new_n18043
.subckt and3_x1 i0=$abc$71600$new_n18043 i1=$abc$71600$new_n18033 i2=$abc$71600$new_n14061 q=$abc$71600$new_n18044
.subckt and4_x1 i0=$abc$71600$new_n18044 i1=$abc$71600$new_n18038 i2=$abc$71600$new_n18036 i3=$abc$71600$new_n14144 q=$abc$71600$new_n18045
.subckt nand4_x0 i0=$abc$71600$new_n18044 i1=$abc$71600$new_n18038 i2=$abc$71600$new_n18036 i3=$abc$71600$new_n14144 nq=$abc$71600$new_n18046
.subckt nand2_x0 i0=$abc$71600$new_n18045 i1=$abc$71600$new_n18030 nq=$abc$71600$new_n18047
.subckt and21nor_x0 i0=$abc$71600$new_n18045 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14038 nq=$abc$71600$new_n18048
.subckt or21nand_x0 i0=$abc$71600$new_n18046 i1=$abc$71600$new_n18031 i2=$abc$71600$new_n14037 nq=$abc$71600$new_n18049
.subckt mux2_x1 cmd=$abc$71600$new_n14144 i0=$abc$71600$new_n14107 i1=$abc$71600$new_n18041 q=$abc$71600$new_n18050
.subckt nand3_x0 i0=$abc$71600$new_n18050 i1=$abc$71600$new_n18035 i2=$abc$71600$new_n18032 nq=$abc$71600$new_n18051
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n18049 nq=$abc$71600$new_n18052
.subckt mux2_x1 cmd=$abc$71600$new_n14077 i0=$abc$71600$new_n18051 i1=$abc$71600$new_n14615 q=$abc$71600$new_n18053
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_1[0] i1=$abc$71600$new_n18053 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70697
.subckt nor3_x0 i0=$abc$71600$new_n14581 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18055
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n14329 nq=$abc$71600$new_n18056
.subckt and21nor_x0 i0=$abc$71600$new_n18030 i1=$abc$71600$new_n14570 i2=$abc$71600$new_n14546 nq=$abc$71600$new_n18057
.subckt and21nor_x0 i0=$abc$71600$new_n14107 i1=$abc$71600$new_n14143 i2=$abc$71600$new_n18037 nq=$abc$71600$new_n18058
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3633 i1=$abc$71600$new_n3650 q=$abc$71600$new_n18059
.subckt nand3_x0 i0=$abc$71600$new_n18059 i1=$abc$71600$new_n18028 i2=$abc$71600$new_n14136 nq=$abc$71600$new_n18060
.subckt nand2_x0 i0=$abc$71600$new_n18060 i1=$abc$71600$new_n18041 nq=$abc$71600$new_n18061
.subckt and21nor_x0 i0=$abc$71600$new_n18061 i1=$abc$71600$new_n18058 i2=$abc$71600$new_n18057 nq=$abc$71600$new_n18062
.subckt and4_x1 i0=$abc$71600$new_n18062 i1=$abc$71600$new_n18052 i2=$abc$71600$new_n14329 i3=$abc$71600$new_n14078 q=$abc$71600$new_n18063
.subckt nor2_x0 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3634 nq=$abc$71600$new_n18064
.subckt or3_x1 i0=$abc$71600$new_n18064 i1=$abc$71600$new_n18063 i2=$abc$71600$new_n18055 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70699
.subckt or3_x1 i0=$abc$71600$new_n14360 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18066
.subckt or21nand_x0 i0=$abc$71600$new_n18031 i1=$abc$71600$new_n14569 i2=$abc$71600$new_n14296 nq=$abc$71600$new_n18067
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3635 i1=$abc$71600$new_n3651 q=$abc$71600$new_n18068
.subckt nand3_x0 i0=$abc$71600$new_n18068 i1=$abc$71600$new_n18028 i2=$abc$71600$new_n14136 nq=$abc$71600$new_n18069
.subckt nand2_x0 i0=$abc$71600$new_n18069 i1=$abc$71600$new_n18041 nq=$abc$71600$new_n18070
.subckt nand2_x0 i0=$abc$71600$new_n18070 i1=$abc$71600$new_n18058 nq=$abc$71600$new_n18071
.subckt nand2_x0 i0=$abc$71600$new_n18071 i1=$abc$71600$new_n18067 nq=$abc$71600$new_n18072
.subckt or2_x1 i0=$abc$71600$new_n18072 i1=$abc$71600$new_n18056 q=$abc$71600$new_n18073
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=$abc$71600$new_n3636 i1=$abc$71600$new_n18073 q=$abc$71600$new_n18074
.subckt nand2_x0 i0=$abc$71600$new_n18074 i1=$abc$71600$new_n18066 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70701
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3637 i1=$abc$71600$new_n3652 q=$abc$71600$new_n18076
.subckt nand3_x0 i0=$abc$71600$new_n18076 i1=$abc$71600$new_n18028 i2=$abc$71600$new_n14136 nq=$abc$71600$new_n18077
.subckt or21nand_x0 i0=$abc$71600$new_n14135 i1=$abc$71600$new_n18029 i2=$abc$71600$new_n14411 nq=$abc$71600$new_n18078
.subckt nand3_x0 i0=$abc$71600$new_n18078 i1=$abc$71600$new_n18077 i2=$abc$71600$new_n18041 nq=$abc$71600$new_n18079
.subckt and3_x1 i0=$abc$71600$new_n14411 i1=$abc$71600$new_n14143 i2=$abc$71600$new_n14107 q=$abc$71600$new_n18080
.subckt and21nor_x0 i0=$abc$71600$new_n18039 i1=$abc$71600$new_n18079 i2=$abc$71600$new_n18080 nq=$abc$71600$new_n18081
.subckt mux2_x1 cmd=$abc$71600$new_n14077 i0=$abc$71600$new_n18081 i1=$abc$71600$new_n14455 q=$abc$71600$new_n18082
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_1[3] i1=$abc$71600$new_n18082 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70703
.subckt nor3_x0 i0=$abc$71600$new_n14495 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18084
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3639 i1=$abc$71600$new_n3653 q=$abc$71600$new_n18085
.subckt nand3_x0 i0=$abc$71600$new_n18085 i1=$abc$71600$new_n18028 i2=$abc$71600$new_n14136 nq=$abc$71600$new_n18086
.subckt and21nor_x0 i0=$abc$71600$new_n18086 i1=$abc$71600$new_n18041 i2=$abc$71600$new_n18037 nq=$abc$71600$new_n18087
.subckt or21nand_x0 i0=$abc$71600$new_n14483 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 nq=$abc$71600$new_n18088
.subckt nand2_x0 i0=$abc$71600$new_n14483 i1=$abc$71600$new_n14143 nq=$abc$71600$new_n18089
.subckt or21nand_x0 i0=$abc$71600$new_n18087 i1=$abc$71600$new_n18088 i2=$abc$71600$new_n18089 nq=$abc$71600$new_n18090
.subckt or21nand_x0 i0=$abc$71600$new_n18090 i1=$abc$71600$new_n18056 i2=$abc$71600$new_n18052 nq=$abc$71600$new_n18091
.subckt or2_x1 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3640 q=$abc$71600$new_n18092
.subckt and21nor_x0 i0=$abc$71600$new_n18092 i1=$abc$71600$new_n18091 i2=$abc$71600$new_n18084 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70705
.subckt nor3_x0 i0=$abc$71600$new_n14528 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18094
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3641 i1=$abc$71600$new_n3654 q=$abc$71600$new_n18095
.subckt and3_x1 i0=$abc$71600$new_n18095 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 q=$abc$71600$new_n18096
.subckt or21nand_x0 i0=$abc$71600$new_n18096 i1=$abc$71600$new_n18040 i2=$abc$71600$new_n18036 nq=$abc$71600$new_n18097
.subckt or21nand_x0 i0=$abc$71600$new_n18031 i1=$abc$71600$new_n14569 i2=$abc$71600$new_n14515 nq=$abc$71600$new_n18098
.subckt and2_x1 i0=$abc$71600$new_n18098 i1=$abc$71600$new_n18097 q=$abc$71600$new_n18099
.subckt and4_x1 i0=$abc$71600$new_n18099 i1=$abc$71600$new_n18052 i2=$abc$71600$new_n14329 i3=$abc$71600$new_n14078 q=$abc$71600$new_n18100
.subckt nor2_x0 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3642 nq=$abc$71600$new_n18101
.subckt or3_x1 i0=$abc$71600$new_n18101 i1=$abc$71600$new_n18100 i2=$abc$71600$new_n18094 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70707
.subckt or21nand_x0 i0=$abc$71600$new_n18031 i1=$abc$71600$new_n14569 i2=$abc$71600$new_n14366 nq=$abc$71600$new_n18103
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=microcode_branch_m.micro_pc_0[6] i1=microcode_branch_m.micro_pc_2[6] q=$abc$71600$new_n18104
.subckt nand3_x0 i0=$abc$71600$new_n18104 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 nq=$abc$71600$new_n18105
.subckt nand3_x0 i0=$abc$71600$new_n18105 i1=$abc$71600$new_n18103 i2=$abc$71600$new_n18050 nq=$abc$71600$new_n18106
.subckt mux2_x1 cmd=$abc$71600$new_n14077 i0=$abc$71600$new_n18106 i1=$abc$71600$new_n14402 q=$abc$71600$new_n18107
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_1[6] i1=$abc$71600$new_n18107 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70709
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3645 i1=$abc$71600$new_n3655 q=$abc$71600$new_n18109
.subckt nand3_x0 i0=$abc$71600$new_n18109 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 nq=$abc$71600$new_n18110
.subckt or21nand_x0 i0=$abc$71600$new_n18031 i1=$abc$71600$new_n14569 i2=$abc$71600$new_n14058 nq=$abc$71600$new_n18111
.subckt and3_x1 i0=$abc$71600$new_n18111 i1=$abc$71600$new_n18110 i2=$abc$71600$new_n18050 q=$abc$71600$new_n18112
.subckt mux2_x1 cmd=$abc$71600$new_n14077 i0=$abc$71600$new_n18112 i1=$abc$71600$new_n14269 q=$abc$71600$new_n18113
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_1[7] i1=$abc$71600$new_n18113 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70711
.subckt nand3_x0 i0=$abc$71600$new_n14275 i1=$abc$71600$new_n14143 i2=$abc$71600$new_n14107 nq=$abc$71600$new_n18115
.subckt mux2_x1 cmd=$abc$71600$new_n18033 i0=$abc$71600$new_n3647 i1=$abc$71600$new_n3656 q=$abc$71600$new_n18116
.subckt nand3_x0 i0=$abc$71600$new_n18116 i1=$abc$71600$new_n18028 i2=$abc$71600$new_n14136 nq=$abc$71600$new_n18117
.subckt and21nor_x0 i0=$abc$71600$new_n14136 i1=$abc$71600$new_n18028 i2=$abc$71600$new_n14275 nq=$abc$71600$new_n18118
.subckt nand2_x0 i0=$abc$71600$new_n18117 i1=$abc$71600$new_n18042 nq=$abc$71600$new_n18119
.subckt or21nand_x0 i0=$abc$71600$new_n18119 i1=$abc$71600$new_n18118 i2=$abc$71600$new_n18115 nq=$abc$71600$new_n18120
.subckt nand2_x0 i0=$abc$71600$new_n18120 i1=$abc$71600$new_n18048 nq=$abc$71600$new_n18121
.subckt or3_x1 i0=$abc$71600$new_n14290 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18122
.subckt or2_x1 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3648 q=$abc$71600$new_n18123
.subckt nand3_x0 i0=$abc$71600$new_n18123 i1=$abc$71600$new_n18122 i2=$abc$71600$new_n18121 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70713
.subckt and3_x1 i0=$abc$71600$new_n18038 i1=$abc$71600$new_n18036 i2=$abc$71600$new_n18033 q=$abc$71600$new_n18125
.subckt and3_x1 i0=$abc$71600$new_n18125 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 q=$abc$71600$new_n18126
.subckt nand3_x0 i0=$abc$71600$new_n18125 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 nq=$abc$71600$new_n18127
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=$abc$71600$new_n3626 nq=$abc$71600$new_n18128
.subckt and4_x1 i0=$abc$71600$new_n18125 i1=$abc$71600$new_n18030 i2=$abc$71600$new_n14570 i3=$abc$71600$new_n14329 q=$abc$71600$new_n18129
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3657 nq=$abc$71600$new_n18130
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n14328 nq=$abc$71600$new_n18131
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3625 q=$abc$71600$new_n18132
.subckt or2_x1 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3649 q=$abc$71600$new_n18133
.subckt or21nand_x0 i0=$abc$71600$new_n14077 i1=$abc$71600$new_n18130 i2=$abc$71600$new_n18052 nq=$abc$71600$new_n18134
.subckt nand2_x0 i0=$abc$71600$new_n18132 i1=$abc$71600$new_n18128 nq=$abc$71600$new_n18135
.subckt or21nand_x0 i0=$abc$71600$new_n18135 i1=$abc$71600$new_n18134 i2=$abc$71600$new_n18133 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70715
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=$abc$71600$new_n3634 nq=$abc$71600$new_n18137
.subckt nand2_x0 i0=$abc$71600$new_n14547 i1=$abc$71600$new_n14328 nq=$abc$71600$new_n18138
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3658 nq=$abc$71600$new_n18139
.subckt nand2_x0 i0=$abc$71600$new_n18139 i1=$abc$71600$new_n18138 nq=$abc$71600$new_n18140
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n14076 i2=$abc$71600$new_n18140 nq=$abc$71600$new_n18141
.subckt nand2_x0 i0=$abc$71600$new_n18141 i1=$abc$71600$new_n18137 nq=$abc$71600$new_n18142
.subckt nor2_x0 i0=$abc$71600$new_n18052 i1=microcode_branch_m.micro_pc_2[1] nq=$abc$71600$new_n18143
.subckt and21nor_x0 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n18142 i2=$abc$71600$new_n18143 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70717
.subckt or2_x1 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3651 q=$abc$71600$new_n18145
.subckt or3_x1 i0=$abc$71600$new_n14076 i1=$abc$71600$new_n4126 i2=$abc$71600$new_n3636 q=$abc$71600$new_n18146
.subckt mux2_x1 cmd=$abc$71600$new_n18126 i0=$abc$71600$new_n3636 i1=$abc$71600$new_n3659 q=$abc$71600$new_n18147
.subckt and2_x1 i0=$abc$71600$new_n14328 i1=$abc$71600$new_n14296 q=$abc$71600$new_n18148
.subckt and21nor_x0 i0=$abc$71600$new_n14329 i1=$abc$71600$new_n18147 i2=$abc$71600$new_n18148 nq=$abc$71600$new_n18149
.subckt nand2_x0 i0=$abc$71600$new_n18149 i1=$abc$71600$new_n18048 nq=$abc$71600$new_n18150
.subckt and2_x1 i0=$abc$71600$new_n18150 i1=$abc$71600$new_n18146 q=$abc$71600$new_n18151
.subckt nand2_x0 i0=$abc$71600$new_n18151 i1=$abc$71600$new_n18145 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70719
.subckt and21nor_x0 i0=$abc$71600$new_n18126 i1=$abc$71600$new_n14078 i2=microcode_branch_m.micro_pc_1[3] nq=$abc$71600$new_n18153
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3660 nq=$abc$71600$new_n18154
.subckt nand2_x0 i0=$abc$71600$new_n14411 i1=$abc$71600$new_n14328 nq=$abc$71600$new_n18155
.subckt nand2_x0 i0=$abc$71600$new_n18155 i1=$abc$71600$new_n18154 nq=$abc$71600$new_n18156
.subckt and2_x1 i0=$abc$71600$new_n18156 i1=$abc$71600$new_n14078 q=$abc$71600$new_n18157
.subckt nor2_x0 i0=$abc$71600$new_n18157 i1=$abc$71600$new_n18153 nq=$abc$71600$new_n18158
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_2[3] i1=$abc$71600$new_n18158 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70721
.subckt and21nor_x0 i0=$abc$71600$new_n18126 i1=$abc$71600$new_n14078 i2=microcode_branch_m.micro_pc_1[4] nq=$abc$71600$new_n18160
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3661 nq=$abc$71600$new_n18161
.subckt nand2_x0 i0=$abc$71600$new_n14484 i1=$abc$71600$new_n14328 nq=$abc$71600$new_n18162
.subckt nand2_x0 i0=$abc$71600$new_n18162 i1=$abc$71600$new_n18161 nq=$abc$71600$new_n18163
.subckt and2_x1 i0=$abc$71600$new_n18163 i1=$abc$71600$new_n14078 q=$abc$71600$new_n18164
.subckt nor2_x0 i0=$abc$71600$new_n18164 i1=$abc$71600$new_n18160 nq=$abc$71600$new_n18165
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_2[4] i1=$abc$71600$new_n18165 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70723
.subckt or2_x1 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3654 q=$abc$71600$new_n18167
.subckt or3_x1 i0=$abc$71600$new_n14076 i1=$abc$71600$new_n4126 i2=$abc$71600$new_n3642 q=$abc$71600$new_n18168
.subckt mux2_x1 cmd=$abc$71600$new_n18126 i0=$abc$71600$new_n3642 i1=$abc$71600$new_n3662 q=$abc$71600$new_n18169
.subckt nand2_x0 i0=$abc$71600$new_n18169 i1=$abc$71600$new_n14329 nq=$abc$71600$new_n18170
.subckt nand2_x0 i0=$abc$71600$new_n14515 i1=$abc$71600$new_n14328 nq=$abc$71600$new_n18171
.subckt and3_x1 i0=$abc$71600$new_n18171 i1=$abc$71600$new_n18047 i2=$abc$71600$new_n14037 q=$abc$71600$new_n18172
.subckt nand2_x0 i0=$abc$71600$new_n18172 i1=$abc$71600$new_n18170 nq=$abc$71600$new_n18173
.subckt and2_x1 i0=$abc$71600$new_n18173 i1=$abc$71600$new_n18168 q=$abc$71600$new_n18174
.subckt nand2_x0 i0=$abc$71600$new_n18174 i1=$abc$71600$new_n18167 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70725
.subckt and21nor_x0 i0=$abc$71600$new_n18126 i1=$abc$71600$new_n14078 i2=microcode_branch_m.micro_pc_1[6] nq=$abc$71600$new_n18176
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3663 nq=$abc$71600$new_n18177
.subckt nand2_x0 i0=$abc$71600$new_n14367 i1=$abc$71600$new_n14328 nq=$abc$71600$new_n18178
.subckt nand2_x0 i0=$abc$71600$new_n18178 i1=$abc$71600$new_n18177 nq=$abc$71600$new_n18179
.subckt and2_x1 i0=$abc$71600$new_n18179 i1=$abc$71600$new_n14078 q=$abc$71600$new_n18180
.subckt nor2_x0 i0=$abc$71600$new_n18180 i1=$abc$71600$new_n18176 nq=$abc$71600$new_n18181
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_2[6] i1=$abc$71600$new_n18181 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70727
.subckt and21nor_x0 i0=$abc$71600$new_n18126 i1=$abc$71600$new_n14078 i2=microcode_branch_m.micro_pc_1[7] nq=$abc$71600$new_n18183
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3664 nq=$abc$71600$new_n18184
.subckt nand2_x0 i0=$abc$71600$new_n14328 i1=$abc$71600$new_n14058 nq=$abc$71600$new_n18185
.subckt nand2_x0 i0=$abc$71600$new_n18185 i1=$abc$71600$new_n18184 nq=$abc$71600$new_n18186
.subckt and2_x1 i0=$abc$71600$new_n18186 i1=$abc$71600$new_n14078 q=$abc$71600$new_n18187
.subckt nor2_x0 i0=$abc$71600$new_n18187 i1=$abc$71600$new_n18183 nq=$abc$71600$new_n18188
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_2[7] i1=$abc$71600$new_n18188 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70729
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=$abc$71600$new_n3648 nq=$abc$71600$new_n18190
.subckt nand2_x0 i0=$abc$71600$new_n18129 i1=$abc$71600$new_n3665 nq=$abc$71600$new_n18191
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n14275 q=$abc$71600$new_n18192
.subckt or21nand_x0 i0=$abc$71600$new_n14077 i1=$abc$71600$new_n18191 i2=$abc$71600$new_n18052 nq=$abc$71600$new_n18193
.subckt nand2_x0 i0=$abc$71600$new_n18192 i1=$abc$71600$new_n18190 nq=$abc$71600$new_n18194
.subckt or2_x1 i0=$abc$71600$new_n18052 i1=$abc$71600$new_n3656 q=$abc$71600$new_n18195
.subckt or21nand_x0 i0=$abc$71600$new_n18193 i1=$abc$71600$new_n18194 i2=$abc$71600$new_n18195 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70731
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[0] nq=$abc$71600$new_n18197
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3626 q=$abc$71600$new_n18198
.subckt nand2_x0 i0=$abc$71600$new_n18198 i1=$abc$71600$new_n18197 nq=$abc$71600$new_n18199
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[0] i1=$abc$71600$new_n18199 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70733
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[1] nq=$abc$71600$new_n18201
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3634 q=$abc$71600$new_n18202
.subckt nand2_x0 i0=$abc$71600$new_n18202 i1=$abc$71600$new_n18201 nq=$abc$71600$new_n18203
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[1] i1=$abc$71600$new_n18203 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70735
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[2] nq=$abc$71600$new_n18205
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3636 q=$abc$71600$new_n18206
.subckt nand2_x0 i0=$abc$71600$new_n18206 i1=$abc$71600$new_n18205 nq=$abc$71600$new_n18207
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[2] i1=$abc$71600$new_n18207 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70737
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[3] nq=$abc$71600$new_n18209
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3638 q=$abc$71600$new_n18210
.subckt nand2_x0 i0=$abc$71600$new_n18210 i1=$abc$71600$new_n18209 nq=$abc$71600$new_n18211
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[3] i1=$abc$71600$new_n18211 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70739
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[4] nq=$abc$71600$new_n18213
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3640 q=$abc$71600$new_n18214
.subckt nand2_x0 i0=$abc$71600$new_n18214 i1=$abc$71600$new_n18213 nq=$abc$71600$new_n18215
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[4] i1=$abc$71600$new_n18215 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70741
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[5] nq=$abc$71600$new_n18217
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3642 q=$abc$71600$new_n18218
.subckt nand2_x0 i0=$abc$71600$new_n18218 i1=$abc$71600$new_n18217 nq=$abc$71600$new_n18219
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[5] i1=$abc$71600$new_n18219 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70743
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[6] nq=$abc$71600$new_n18221
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3644 q=$abc$71600$new_n18222
.subckt nand2_x0 i0=$abc$71600$new_n18222 i1=$abc$71600$new_n18221 nq=$abc$71600$new_n18223
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[6] i1=$abc$71600$new_n18223 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70745
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[7] nq=$abc$71600$new_n18225
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3646 q=$abc$71600$new_n18226
.subckt nand2_x0 i0=$abc$71600$new_n18226 i1=$abc$71600$new_n18225 nq=$abc$71600$new_n18227
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[7] i1=$abc$71600$new_n18227 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70747
.subckt or21nand_x0 i0=$abc$71600$new_n18127 i1=$abc$71600$new_n14077 i2=microcode_branch_m.micro_pc_2[8] nq=$abc$71600$new_n18229
.subckt or2_x1 i0=$abc$71600$new_n18131 i1=$abc$71600$new_n3648 q=$abc$71600$new_n18230
.subckt nand2_x0 i0=$abc$71600$new_n18230 i1=$abc$71600$new_n18229 nq=$abc$71600$new_n18231
.subckt mux2_x1 cmd=$abc$71600$new_n18052 i0=microcode_branch_m.micro_pc_3[8] i1=$abc$71600$new_n18231 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70749
.subckt nand3_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] nq=$abc$71600$new_n18233
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[16] nq=$abc$71600$new_n18234
.subckt or21nand_x0 i0=$abc$71600$new_n3705 i1=memory_registers_m.micro_data[36] i2=registers_m.pc[0] nq=$abc$71600$new_n18235
.subckt and3_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 q=$abc$71600$new_n18236
.subckt nand3_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 nq=$abc$71600$new_n18237
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[0] nq=$abc$71600$new_n18238
.subckt and3_x1 i0=$abc$71600$new_n18238 i1=$abc$71600$new_n18235 i2=$abc$71600$new_n18234 q=$abc$71600$new_n18239
.subckt inv_x0 i=$abc$71600$new_n18239 nq=registers_m.pc_next[0]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[1] nq=$abc$71600$new_n18241
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n18233 nq=$abc$71600$new_n18242
.subckt or2_x1 i0=$abc$71600$new_n18242 i1=registers_m.pc[1] q=$abc$71600$new_n18243
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3434 nq=$abc$71600$new_n18244
.subckt and2_x1 i0=$abc$71600$new_n18244 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18245
.subckt nor3_x0 i0=$abc$71600$new_n4128 i1=$abc$71600$new_n4126 i2=$abc$71600$new_n3266 nq=$abc$71600$new_n18246
.subckt or3_x1 i0=$abc$71600$new_n4128 i1=$abc$71600$new_n4126 i2=$abc$71600$new_n3266 q=$abc$71600$new_n18247
.subckt and2_x1 i0=$abc$71600$new_n18247 i1=$abc$71600$new_n18245 q=$abc$71600$new_n18248
.subckt nand2_x0 i0=$abc$71600$new_n3809 i1=registers_m.pc[1] nq=$abc$71600$new_n18249
.subckt and21nor_x0 i0=$abc$71600$new_n3266 i1=$abc$71600$new_n4130 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18250
.subckt nand2_x0 i0=$abc$71600$new_n18250 i1=$abc$71600$new_n18249 nq=$abc$71600$new_n18251
.subckt and21nor_x0 i0=$abc$71600$new_n18243 i1=$abc$71600$new_n18248 i2=$abc$71600$new_n18251 nq=$abc$71600$new_n18252
.subckt nand4_x0 i0=$abc$71600$new_n3705 i1=memory_registers_m.micro_data[36] i2=$abc$71600$new_n3703 i3=registers_m.pc[1] nq=$abc$71600$new_n18253
.subckt nand2_x0 i0=$abc$71600$new_n18253 i1=$abc$71600$new_n18237 nq=$abc$71600$new_n18254
.subckt or21nand_x0 i0=$abc$71600$new_n18254 i1=$abc$71600$new_n18252 i2=$abc$71600$new_n18241 nq=registers_m.pc_next[1]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[2] nq=$abc$71600$new_n18256
.subckt or2_x1 i0=$abc$71600$new_n18242 i1=$abc$71600$new_n3354 q=$abc$71600$new_n18257
.subckt or3_x1 i0=$abc$71600$new_n12798 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18258
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[18] nq=$abc$71600$new_n18259
.subckt and2_x1 i0=$abc$71600$new_n18259 i1=$abc$71600$new_n18258 q=$abc$71600$new_n18260
.subckt and21nor_x0 i0=$abc$71600$new_n18260 i1=$abc$71600$new_n18257 i2=$abc$71600$new_n3807 nq=$abc$71600$new_n18261
.subckt nand2_x0 i0=$abc$71600$new_n3809 i1=$abc$71600$new_n3354 nq=$abc$71600$new_n18262
.subckt nand2_x0 i0=$abc$71600$new_n12797 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18263
.subckt nand3_x0 i0=$abc$71600$new_n18263 i1=$abc$71600$new_n18262 i2=$abc$71600$new_n3812 nq=$abc$71600$new_n18264
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=memory_registers_m.micro_data[36] i2=$abc$71600$new_n3703 i3=registers_m.pc[2] q=$abc$71600$new_n18265
.subckt and4_x1 i0=$abc$71600$new_n12798 i1=$abc$71600$new_n3705 i2=memory_registers_m.micro_data[36] i3=$abc$71600$new_n3703 q=$abc$71600$new_n18266
.subckt nor3_x0 i0=$abc$71600$new_n18266 i1=$abc$71600$new_n18265 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18267
.subckt or21nand_x0 i0=$abc$71600$new_n18261 i1=$abc$71600$new_n18264 i2=$abc$71600$new_n18267 nq=$abc$71600$new_n18268
.subckt nand2_x0 i0=$abc$71600$new_n18268 i1=$abc$71600$new_n18256 nq=registers_m.pc_next[2]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[3] nq=$abc$71600$new_n18270
.subckt and2_x1 i0=registers_m.pc[3] i1=registers_m.pc[2] q=$abc$71600$new_n18271
.subckt and3_x1 i0=registers_m.pc[3] i1=registers_m.pc[2] i2=registers_m.pc[1] q=$abc$71600$new_n18272
.subckt nexor2_x0 i0=$abc$71600$new_n12796 i1=$abc$71600$new_n3356 nq=$abc$71600$new_n18273
.subckt nexor2_x0 i0=$abc$71600$new_n12796 i1=registers_m.pc[3] nq=$abc$71600$new_n18274
.subckt or3_x1 i0=$abc$71600$new_n18274 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18275
.subckt or2_x1 i0=$abc$71600$new_n18242 i1=$abc$71600$new_n3356 q=$abc$71600$new_n18276
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[19] nq=$abc$71600$new_n18277
.subckt and2_x1 i0=$abc$71600$new_n18277 i1=$abc$71600$new_n18275 q=$abc$71600$new_n18278
.subckt and21nor_x0 i0=$abc$71600$new_n18278 i1=$abc$71600$new_n18276 i2=$abc$71600$new_n3807 nq=$abc$71600$new_n18279
.subckt nand2_x0 i0=$abc$71600$new_n18273 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18280
.subckt xor2_x0 i0=registers_m.pc[3] i1=registers_m.pc[2] q=$abc$71600$new_n18281
.subckt nexor2_x0 i0=registers_m.pc[3] i1=registers_m.pc[2] nq=$abc$71600$new_n18282
.subckt nand2_x0 i0=$abc$71600$new_n18281 i1=$abc$71600$new_n3809 nq=$abc$71600$new_n18283
.subckt nand3_x0 i0=$abc$71600$new_n18283 i1=$abc$71600$new_n18280 i2=$abc$71600$new_n3812 nq=$abc$71600$new_n18284
.subckt nand2_x0 i0=$abc$71600$new_n18274 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18285
.subckt nand3_x0 i0=$abc$71600$new_n18282 i1=$abc$71600$new_n3813 i2=$abc$71600$new_n3703 nq=$abc$71600$new_n18286
.subckt and3_x1 i0=$abc$71600$new_n18286 i1=$abc$71600$new_n18285 i2=$abc$71600$new_n18237 q=$abc$71600$new_n18287
.subckt or21nand_x0 i0=$abc$71600$new_n18279 i1=$abc$71600$new_n18284 i2=$abc$71600$new_n18287 nq=$abc$71600$new_n18288
.subckt nand2_x0 i0=$abc$71600$new_n18288 i1=$abc$71600$new_n18270 nq=registers_m.pc_next[3]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[4] q=$abc$71600$new_n18290
.subckt and3_x1 i0=registers_m.pc[4] i1=registers_m.pc[3] i2=registers_m.pc[2] q=$abc$71600$new_n18291
.subckt and4_x1 i0=registers_m.pc[4] i1=registers_m.pc[3] i2=registers_m.pc[2] i3=registers_m.pc[1] q=$abc$71600$new_n18292
.subckt nexor2_x0 i0=$abc$71600$new_n18272 i1=$abc$71600$new_n3359 nq=$abc$71600$new_n18293
.subckt nexor2_x0 i0=$abc$71600$new_n18272 i1=registers_m.pc[4] nq=$abc$71600$new_n18294
.subckt nor3_x0 i0=$abc$71600$new_n18293 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18295
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3435 nq=$abc$71600$new_n18296
.subckt and2_x1 i0=$abc$71600$new_n18296 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18297
.subckt or21nand_x0 i0=registers_m.pc[4] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18297 nq=$abc$71600$new_n18298
.subckt nand2_x0 i0=$abc$71600$new_n18293 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18299
.subckt nexor2_x0 i0=$abc$71600$new_n18271 i1=$abc$71600$new_n3359 nq=$abc$71600$new_n18300
.subckt nexor2_x0 i0=$abc$71600$new_n18271 i1=registers_m.pc[4] nq=$abc$71600$new_n18301
.subckt nand2_x0 i0=$abc$71600$new_n18300 i1=$abc$71600$new_n3809 nq=$abc$71600$new_n18302
.subckt and3_x1 i0=$abc$71600$new_n18302 i1=$abc$71600$new_n18299 i2=$abc$71600$new_n3812 q=$abc$71600$new_n18303
.subckt or21nand_x0 i0=$abc$71600$new_n18295 i1=$abc$71600$new_n18298 i2=$abc$71600$new_n18303 nq=$abc$71600$new_n18304
.subckt nand2_x0 i0=$abc$71600$new_n18294 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18305
.subckt nand2_x0 i0=$abc$71600$new_n18301 i1=$abc$71600$new_n3814 nq=$abc$71600$new_n18306
.subckt and3_x1 i0=$abc$71600$new_n18306 i1=$abc$71600$new_n18305 i2=$abc$71600$new_n18237 q=$abc$71600$new_n18307
.subckt and21nor_x0 i0=$abc$71600$new_n18307 i1=$abc$71600$new_n18304 i2=$abc$71600$new_n18290 nq=$abc$71600$new_n18308
.subckt inv_x0 i=$abc$71600$new_n18308 nq=registers_m.pc_next[4]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[5] q=$abc$71600$new_n18310
.subckt and4_x1 i0=registers_m.pc[5] i1=registers_m.pc[4] i2=registers_m.pc[3] i3=registers_m.pc[2] q=$abc$71600$new_n18311
.subckt nand4_x0 i0=registers_m.pc[5] i1=registers_m.pc[4] i2=registers_m.pc[3] i3=registers_m.pc[2] nq=$abc$71600$new_n18312
.subckt and2_x1 i0=$abc$71600$new_n18311 i1=registers_m.pc[1] q=$abc$71600$new_n18313
.subckt nexor2_x0 i0=$abc$71600$new_n18292 i1=$abc$71600$new_n3362 nq=$abc$71600$new_n18314
.subckt nexor2_x0 i0=$abc$71600$new_n18292 i1=registers_m.pc[5] nq=$abc$71600$new_n18315
.subckt nor3_x0 i0=$abc$71600$new_n18314 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18316
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3436 nq=$abc$71600$new_n18317
.subckt and2_x1 i0=$abc$71600$new_n18317 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18318
.subckt or21nand_x0 i0=registers_m.pc[5] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18318 nq=$abc$71600$new_n18319
.subckt nand2_x0 i0=$abc$71600$new_n18314 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18320
.subckt nexor2_x0 i0=$abc$71600$new_n18291 i1=$abc$71600$new_n3362 nq=$abc$71600$new_n18321
.subckt nexor2_x0 i0=$abc$71600$new_n18291 i1=registers_m.pc[5] nq=$abc$71600$new_n18322
.subckt nand2_x0 i0=$abc$71600$new_n18321 i1=$abc$71600$new_n3809 nq=$abc$71600$new_n18323
.subckt and3_x1 i0=$abc$71600$new_n18323 i1=$abc$71600$new_n18320 i2=$abc$71600$new_n3812 q=$abc$71600$new_n18324
.subckt or21nand_x0 i0=$abc$71600$new_n18316 i1=$abc$71600$new_n18319 i2=$abc$71600$new_n18324 nq=$abc$71600$new_n18325
.subckt nand2_x0 i0=$abc$71600$new_n18315 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18326
.subckt and21nor_x0 i0=$abc$71600$new_n3814 i1=$abc$71600$new_n18322 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18327
.subckt and2_x1 i0=$abc$71600$new_n18327 i1=$abc$71600$new_n18326 q=$abc$71600$new_n18328
.subckt and21nor_x0 i0=$abc$71600$new_n18328 i1=$abc$71600$new_n18325 i2=$abc$71600$new_n18310 nq=$abc$71600$new_n18329
.subckt inv_x0 i=$abc$71600$new_n18329 nq=registers_m.pc_next[5]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[6] nq=$abc$71600$new_n18331
.subckt or2_x1 i0=$abc$71600$new_n18242 i1=$abc$71600$new_n3364 q=$abc$71600$new_n18332
.subckt and2_x1 i0=$abc$71600$new_n18311 i1=registers_m.pc[6] q=$abc$71600$new_n18333
.subckt and3_x1 i0=$abc$71600$new_n18311 i1=registers_m.pc[6] i2=registers_m.pc[1] q=$abc$71600$new_n18334
.subckt nexor2_x0 i0=$abc$71600$new_n18313 i1=registers_m.pc[6] nq=$abc$71600$new_n18335
.subckt or3_x1 i0=$abc$71600$new_n18335 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18336
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[22] nq=$abc$71600$new_n18337
.subckt and2_x1 i0=$abc$71600$new_n18337 i1=$abc$71600$new_n18336 q=$abc$71600$new_n18338
.subckt and21nor_x0 i0=$abc$71600$new_n18338 i1=$abc$71600$new_n18332 i2=$abc$71600$new_n3807 nq=$abc$71600$new_n18339
.subckt nexor2_x0 i0=$abc$71600$new_n18311 i1=$abc$71600$new_n3364 nq=$abc$71600$new_n18340
.subckt and21nor_x0 i0=$abc$71600$new_n3809 i1=$abc$71600$new_n18340 i2=$abc$71600$new_n3811 nq=$abc$71600$new_n18341
.subckt or21nand_x0 i0=$abc$71600$new_n4131 i1=$abc$71600$new_n18335 i2=$abc$71600$new_n18341 nq=$abc$71600$new_n18342
.subckt or21nand_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n18340 i2=$abc$71600$new_n18237 nq=$abc$71600$new_n18343
.subckt and21nor_x0 i0=$abc$71600$new_n3821 i1=$abc$71600$new_n18335 i2=$abc$71600$new_n18343 nq=$abc$71600$new_n18344
.subckt or21nand_x0 i0=$abc$71600$new_n18339 i1=$abc$71600$new_n18342 i2=$abc$71600$new_n18344 nq=$abc$71600$new_n18345
.subckt nand2_x0 i0=$abc$71600$new_n18345 i1=$abc$71600$new_n18331 nq=registers_m.pc_next[6]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[7] q=$abc$71600$new_n18347
.subckt and4_x1 i0=$abc$71600$new_n18311 i1=registers_m.pc[7] i2=registers_m.pc[6] i3=registers_m.pc[1] q=$abc$71600$new_n18348
.subckt nand4_x0 i0=$abc$71600$new_n18311 i1=registers_m.pc[7] i2=registers_m.pc[6] i3=registers_m.pc[1] nq=$abc$71600$new_n18349
.subckt nexor2_x0 i0=$abc$71600$new_n18334 i1=$abc$71600$new_n3366 nq=$abc$71600$new_n18350
.subckt nexor2_x0 i0=$abc$71600$new_n18334 i1=registers_m.pc[7] nq=$abc$71600$new_n18351
.subckt nor3_x0 i0=$abc$71600$new_n18350 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18352
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3437 nq=$abc$71600$new_n18353
.subckt and2_x1 i0=$abc$71600$new_n18353 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18354
.subckt or21nand_x0 i0=registers_m.pc[7] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18354 nq=$abc$71600$new_n18355
.subckt and2_x1 i0=$abc$71600$new_n18350 i1=$abc$71600$new_n4130 q=$abc$71600$new_n18356
.subckt and3_x1 i0=$abc$71600$new_n18311 i1=registers_m.pc[7] i2=registers_m.pc[6] q=$abc$71600$new_n18357
.subckt nand3_x0 i0=$abc$71600$new_n18311 i1=registers_m.pc[7] i2=registers_m.pc[6] nq=$abc$71600$new_n18358
.subckt or21nand_x0 i0=$abc$71600$new_n3364 i1=$abc$71600$new_n18312 i2=$abc$71600$new_n3366 nq=$abc$71600$new_n18359
.subckt nexor2_x0 i0=$abc$71600$new_n18333 i1=registers_m.pc[7] nq=$abc$71600$new_n18360
.subckt and3_x1 i0=$abc$71600$new_n18359 i1=$abc$71600$new_n18358 i2=$abc$71600$new_n3809 q=$abc$71600$new_n18361
.subckt or2_x1 i0=$abc$71600$new_n18361 i1=$abc$71600$new_n3811 q=$abc$71600$new_n18362
.subckt nor2_x0 i0=$abc$71600$new_n18362 i1=$abc$71600$new_n18356 nq=$abc$71600$new_n18363
.subckt or21nand_x0 i0=$abc$71600$new_n18352 i1=$abc$71600$new_n18355 i2=$abc$71600$new_n18363 nq=$abc$71600$new_n18364
.subckt nand2_x0 i0=$abc$71600$new_n18351 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18365
.subckt and21nor_x0 i0=$abc$71600$new_n3814 i1=$abc$71600$new_n18360 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18366
.subckt and2_x1 i0=$abc$71600$new_n18366 i1=$abc$71600$new_n18365 q=$abc$71600$new_n18367
.subckt and21nor_x0 i0=$abc$71600$new_n18367 i1=$abc$71600$new_n18364 i2=$abc$71600$new_n18347 nq=$abc$71600$new_n18368
.subckt inv_x0 i=$abc$71600$new_n18368 nq=registers_m.pc_next[7]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[8] q=$abc$71600$new_n18370
.subckt nexor2_x0 i0=$abc$71600$new_n18348 i1=$abc$71600$new_n3369 nq=$abc$71600$new_n18371
.subckt nexor2_x0 i0=$abc$71600$new_n18348 i1=registers_m.pc[8] nq=$abc$71600$new_n18372
.subckt nor3_x0 i0=$abc$71600$new_n18371 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18373
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3438 nq=$abc$71600$new_n18374
.subckt and2_x1 i0=$abc$71600$new_n18374 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18375
.subckt or21nand_x0 i0=registers_m.pc[8] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18375 nq=$abc$71600$new_n18376
.subckt and2_x1 i0=$abc$71600$new_n18371 i1=$abc$71600$new_n4130 q=$abc$71600$new_n18377
.subckt and4_x1 i0=$abc$71600$new_n18311 i1=registers_m.pc[8] i2=registers_m.pc[7] i3=registers_m.pc[6] q=$abc$71600$new_n18378
.subckt nexor2_x0 i0=$abc$71600$new_n18357 i1=registers_m.pc[8] nq=$abc$71600$new_n18379
.subckt or21nand_x0 i0=$abc$71600$new_n3810 i1=$abc$71600$new_n18379 i2=$abc$71600$new_n3812 nq=$abc$71600$new_n18380
.subckt nor2_x0 i0=$abc$71600$new_n18380 i1=$abc$71600$new_n18377 nq=$abc$71600$new_n18381
.subckt or21nand_x0 i0=$abc$71600$new_n18373 i1=$abc$71600$new_n18376 i2=$abc$71600$new_n18381 nq=$abc$71600$new_n18382
.subckt nand2_x0 i0=$abc$71600$new_n18372 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18383
.subckt and21nor_x0 i0=$abc$71600$new_n3814 i1=$abc$71600$new_n18379 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18384
.subckt and2_x1 i0=$abc$71600$new_n18384 i1=$abc$71600$new_n18383 q=$abc$71600$new_n18385
.subckt and21nor_x0 i0=$abc$71600$new_n18385 i1=$abc$71600$new_n18382 i2=$abc$71600$new_n18370 nq=$abc$71600$new_n18386
.subckt inv_x0 i=$abc$71600$new_n18386 nq=registers_m.pc_next[8]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[9] q=$abc$71600$new_n18388
.subckt and2_x1 i0=$abc$71600$new_n18378 i1=registers_m.pc[9] q=$abc$71600$new_n18389
.subckt and3_x1 i0=$abc$71600$new_n18378 i1=registers_m.pc[9] i2=registers_m.pc[1] q=$abc$71600$new_n18390
.subckt nand3_x0 i0=$abc$71600$new_n18378 i1=registers_m.pc[9] i2=registers_m.pc[1] nq=$abc$71600$new_n18391
.subckt or21nand_x0 i0=$abc$71600$new_n3369 i1=$abc$71600$new_n18349 i2=$abc$71600$new_n3371 nq=$abc$71600$new_n18392
.subckt and2_x1 i0=$abc$71600$new_n18392 i1=$abc$71600$new_n18391 q=$abc$71600$new_n18393
.subckt nor3_x0 i0=$abc$71600$new_n18393 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18394
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3439 nq=$abc$71600$new_n18395
.subckt and2_x1 i0=$abc$71600$new_n18395 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18396
.subckt or21nand_x0 i0=registers_m.pc[9] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18396 nq=$abc$71600$new_n18397
.subckt and3_x1 i0=$abc$71600$new_n18392 i1=$abc$71600$new_n18391 i2=$abc$71600$new_n4130 q=$abc$71600$new_n18398
.subckt nexor2_x0 i0=$abc$71600$new_n18378 i1=$abc$71600$new_n3371 nq=$abc$71600$new_n18399
.subckt nexor2_x0 i0=$abc$71600$new_n18378 i1=registers_m.pc[9] nq=$abc$71600$new_n18400
.subckt or21nand_x0 i0=$abc$71600$new_n3810 i1=$abc$71600$new_n18400 i2=$abc$71600$new_n3812 nq=$abc$71600$new_n18401
.subckt nor2_x0 i0=$abc$71600$new_n18401 i1=$abc$71600$new_n18398 nq=$abc$71600$new_n18402
.subckt or21nand_x0 i0=$abc$71600$new_n18394 i1=$abc$71600$new_n18397 i2=$abc$71600$new_n18402 nq=$abc$71600$new_n18403
.subckt and21nor_x0 i0=$abc$71600$new_n18392 i1=$abc$71600$new_n18391 i2=$abc$71600$new_n3822 nq=$abc$71600$new_n18404
.subckt or21nand_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n18399 i2=$abc$71600$new_n18237 nq=$abc$71600$new_n18405
.subckt nor2_x0 i0=$abc$71600$new_n18405 i1=$abc$71600$new_n18404 nq=$abc$71600$new_n18406
.subckt and21nor_x0 i0=$abc$71600$new_n18406 i1=$abc$71600$new_n18403 i2=$abc$71600$new_n18388 nq=$abc$71600$new_n18407
.subckt inv_x0 i=$abc$71600$new_n18407 nq=registers_m.pc_next[9]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[10] nq=$abc$71600$new_n18409
.subckt and3_x1 i0=$abc$71600$new_n18378 i1=registers_m.pc[10] i2=registers_m.pc[9] q=$abc$71600$new_n18410
.subckt and4_x1 i0=$abc$71600$new_n18378 i1=registers_m.pc[10] i2=registers_m.pc[9] i3=registers_m.pc[1] q=$abc$71600$new_n18411
.subckt nexor2_x0 i0=$abc$71600$new_n18390 i1=registers_m.pc[10] nq=$abc$71600$new_n18412
.subckt or3_x1 i0=$abc$71600$new_n18412 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18413
.subckt or2_x1 i0=$abc$71600$new_n18242 i1=$abc$71600$new_n3373 q=$abc$71600$new_n18414
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[26] nq=$abc$71600$new_n18415
.subckt and2_x1 i0=$abc$71600$new_n18415 i1=$abc$71600$new_n18413 q=$abc$71600$new_n18416
.subckt and21nor_x0 i0=$abc$71600$new_n18416 i1=$abc$71600$new_n18414 i2=$abc$71600$new_n3807 nq=$abc$71600$new_n18417
.subckt nexor2_x0 i0=$abc$71600$new_n18389 i1=$abc$71600$new_n3373 nq=$abc$71600$new_n18418
.subckt and21nor_x0 i0=$abc$71600$new_n3809 i1=$abc$71600$new_n18418 i2=$abc$71600$new_n3811 nq=$abc$71600$new_n18419
.subckt or21nand_x0 i0=$abc$71600$new_n4131 i1=$abc$71600$new_n18412 i2=$abc$71600$new_n18419 nq=$abc$71600$new_n18420
.subckt or21nand_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n18418 i2=$abc$71600$new_n18237 nq=$abc$71600$new_n18421
.subckt and21nor_x0 i0=$abc$71600$new_n3821 i1=$abc$71600$new_n18412 i2=$abc$71600$new_n18421 nq=$abc$71600$new_n18422
.subckt or21nand_x0 i0=$abc$71600$new_n18417 i1=$abc$71600$new_n18420 i2=$abc$71600$new_n18422 nq=$abc$71600$new_n18423
.subckt nand2_x0 i0=$abc$71600$new_n18423 i1=$abc$71600$new_n18409 nq=registers_m.pc_next[10]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[11] q=$abc$71600$new_n18425
.subckt and4_x1 i0=$abc$71600$new_n18378 i1=registers_m.pc[11] i2=registers_m.pc[10] i3=registers_m.pc[9] q=$abc$71600$new_n18426
.subckt nand4_x0 i0=$abc$71600$new_n18378 i1=registers_m.pc[11] i2=registers_m.pc[10] i3=registers_m.pc[9] nq=$abc$71600$new_n18427
.subckt and2_x1 i0=$abc$71600$new_n18426 i1=registers_m.pc[1] q=$abc$71600$new_n18428
.subckt nexor2_x0 i0=$abc$71600$new_n18411 i1=$abc$71600$new_n3376 nq=$abc$71600$new_n18429
.subckt nexor2_x0 i0=$abc$71600$new_n18411 i1=registers_m.pc[11] nq=$abc$71600$new_n18430
.subckt nor3_x0 i0=$abc$71600$new_n18429 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 nq=$abc$71600$new_n18431
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3440 nq=$abc$71600$new_n18432
.subckt and2_x1 i0=$abc$71600$new_n18432 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18433
.subckt or21nand_x0 i0=registers_m.pc[11] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18433 nq=$abc$71600$new_n18434
.subckt and2_x1 i0=$abc$71600$new_n18429 i1=$abc$71600$new_n4130 q=$abc$71600$new_n18435
.subckt nexor2_x0 i0=$abc$71600$new_n18410 i1=registers_m.pc[11] nq=$abc$71600$new_n18436
.subckt or21nand_x0 i0=$abc$71600$new_n3810 i1=$abc$71600$new_n18436 i2=$abc$71600$new_n3812 nq=$abc$71600$new_n18437
.subckt nor2_x0 i0=$abc$71600$new_n18437 i1=$abc$71600$new_n18435 nq=$abc$71600$new_n18438
.subckt or21nand_x0 i0=$abc$71600$new_n18431 i1=$abc$71600$new_n18434 i2=$abc$71600$new_n18438 nq=$abc$71600$new_n18439
.subckt nand2_x0 i0=$abc$71600$new_n18430 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18440
.subckt and21nor_x0 i0=$abc$71600$new_n3814 i1=$abc$71600$new_n18436 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18441
.subckt and2_x1 i0=$abc$71600$new_n18441 i1=$abc$71600$new_n18440 q=$abc$71600$new_n18442
.subckt and21nor_x0 i0=$abc$71600$new_n18442 i1=$abc$71600$new_n18439 i2=$abc$71600$new_n18425 nq=$abc$71600$new_n18443
.subckt inv_x0 i=$abc$71600$new_n18443 nq=registers_m.pc_next[11]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3193 nq=$abc$71600$new_n18445
.subckt and3_x1 i0=$abc$71600$new_n18426 i1=registers_m.pc[12] i2=registers_m.pc[1] q=$abc$71600$new_n18446
.subckt nexor2_x0 i0=$abc$71600$new_n18428 i1=$abc$71600$new_n3378 nq=$abc$71600$new_n18447
.subckt nexor2_x0 i0=$abc$71600$new_n18428 i1=registers_m.pc[12] nq=$abc$71600$new_n18448
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[28] nq=$abc$71600$new_n18449
.subckt or21nand_x0 i0=$abc$71600$new_n3378 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18449 nq=$abc$71600$new_n18450
.subckt and2_x1 i0=$abc$71600$new_n18450 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18451
.subckt nexor2_x0 i0=$abc$71600$new_n18426 i1=registers_m.pc[12] nq=$abc$71600$new_n18452
.subckt and21nor_x0 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n18452 i2=$abc$71600$new_n3816 nq=$abc$71600$new_n18453
.subckt and21nor_x0 i0=$abc$71600$new_n4130 i1=$abc$71600$new_n18447 i2=$abc$71600$new_n18453 nq=$abc$71600$new_n18454
.subckt or21nand_x0 i0=$abc$71600$new_n4129 i1=$abc$71600$new_n18448 i2=$abc$71600$new_n18454 nq=$abc$71600$new_n18455
.subckt or21nand_x0 i0=$abc$71600$new_n3705 i1=$abc$71600$new_n18452 i2=$abc$71600$new_n3811 nq=$abc$71600$new_n18456
.subckt or21nand_x0 i0=$abc$71600$new_n18451 i1=$abc$71600$new_n18455 i2=$abc$71600$new_n18456 nq=$abc$71600$new_n18457
.subckt and21nor_x0 i0=$abc$71600$new_n3821 i1=$abc$71600$new_n18447 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18458
.subckt nand2_x0 i0=$abc$71600$new_n18458 i1=$abc$71600$new_n18457 nq=$abc$71600$new_n18459
.subckt nand2_x0 i0=$abc$71600$new_n18459 i1=$abc$71600$new_n18445 nq=$abc$71600$new_n18460
.subckt inv_x0 i=$abc$71600$new_n18460 nq=registers_m.pc_next[12]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[13] nq=$abc$71600$new_n18462
.subckt and3_x1 i0=$abc$71600$new_n18426 i1=registers_m.pc[13] i2=registers_m.pc[12] q=$abc$71600$new_n18463
.subckt nand3_x0 i0=$abc$71600$new_n18426 i1=registers_m.pc[13] i2=registers_m.pc[12] nq=$abc$71600$new_n18464
.subckt or21nand_x0 i0=$abc$71600$new_n3378 i1=$abc$71600$new_n18427 i2=$abc$71600$new_n3380 nq=$abc$71600$new_n18465
.subckt and4_x1 i0=$abc$71600$new_n18426 i1=registers_m.pc[13] i2=registers_m.pc[12] i3=registers_m.pc[1] q=$abc$71600$new_n18466
.subckt nexor2_x0 i0=$abc$71600$new_n18446 i1=$abc$71600$new_n3380 nq=$abc$71600$new_n18467
.subckt nexor2_x0 i0=$abc$71600$new_n18446 i1=registers_m.pc[13] nq=$abc$71600$new_n18468
.subckt or3_x1 i0=$abc$71600$new_n18468 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18469
.subckt nor2_x0 i0=$abc$71600$new_n18242 i1=$abc$71600$new_n3380 nq=$abc$71600$new_n18470
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[29] nq=$abc$71600$new_n18471
.subckt and2_x1 i0=$abc$71600$new_n3815 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18472
.subckt and2_x1 i0=$abc$71600$new_n18471 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18473
.subckt nand2_x0 i0=$abc$71600$new_n18473 i1=$abc$71600$new_n18469 nq=$abc$71600$new_n18474
.subckt nand3_x0 i0=$abc$71600$new_n18465 i1=$abc$71600$new_n18464 i2=registers_m.size[2] nq=$abc$71600$new_n18475
.subckt and21nor_x0 i0=$abc$71600$new_n3273 i1=$abc$71600$new_n18467 i2=$abc$71600$new_n3808 nq=$abc$71600$new_n18476
.subckt and21nor_x0 i0=$abc$71600$new_n18476 i1=$abc$71600$new_n18475 i2=$abc$71600$new_n3814 nq=$abc$71600$new_n18477
.subckt or21nand_x0 i0=$abc$71600$new_n18470 i1=$abc$71600$new_n18474 i2=$abc$71600$new_n18477 nq=$abc$71600$new_n18478
.subckt nand3_x0 i0=$abc$71600$new_n18465 i1=$abc$71600$new_n18464 i2=$abc$71600$new_n3814 nq=$abc$71600$new_n18479
.subckt and3_x1 i0=$abc$71600$new_n18479 i1=$abc$71600$new_n18478 i2=$abc$71600$new_n3822 q=$abc$71600$new_n18480
.subckt or21nand_x0 i0=$abc$71600$new_n3822 i1=$abc$71600$new_n18467 i2=$abc$71600$new_n18237 nq=$abc$71600$new_n18481
.subckt or21nand_x0 i0=$abc$71600$new_n18481 i1=$abc$71600$new_n18480 i2=$abc$71600$new_n18462 nq=registers_m.pc_next[13]
.subckt and4_x1 i0=$abc$71600$new_n18426 i1=registers_m.pc[14] i2=registers_m.pc[13] i3=registers_m.pc[12] q=$abc$71600$new_n18483
.subckt nand4_x0 i0=$abc$71600$new_n18426 i1=registers_m.pc[14] i2=registers_m.pc[13] i3=registers_m.pc[12] nq=$abc$71600$new_n18484
.subckt nexor2_x0 i0=$abc$71600$new_n18463 i1=registers_m.pc[14] nq=$abc$71600$new_n18485
.subckt nand2_x0 i0=$abc$71600$new_n18485 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18486
.subckt and2_x1 i0=$abc$71600$new_n18483 i1=registers_m.pc[1] q=$abc$71600$new_n18487
.subckt nexor2_x0 i0=$abc$71600$new_n18466 i1=$abc$71600$new_n3382 nq=$abc$71600$new_n18488
.subckt nexor2_x0 i0=$abc$71600$new_n18466 i1=registers_m.pc[14] nq=$abc$71600$new_n18489
.subckt or3_x1 i0=$abc$71600$new_n18489 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n4126 q=$abc$71600$new_n18490
.subckt nand2_x0 i0=$abc$71600$new_n18489 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18491
.subckt or2_x1 i0=$abc$71600$new_n18242 i1=$abc$71600$new_n3382 q=$abc$71600$new_n18492
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[30] nq=$abc$71600$new_n18493
.subckt and2_x1 i0=$abc$71600$new_n18493 i1=$abc$71600$new_n18490 q=$abc$71600$new_n18494
.subckt nand3_x0 i0=$abc$71600$new_n18494 i1=$abc$71600$new_n18492 i2=$abc$71600$new_n18472 nq=$abc$71600$new_n18495
.subckt and3_x1 i0=$abc$71600$new_n18495 i1=$abc$71600$new_n18491 i2=$abc$71600$new_n18486 q=$abc$71600$new_n18496
.subckt mux2_x1 cmd=$abc$71600$new_n3821 i0=$abc$71600$new_n18496 i1=$abc$71600$new_n18488 q=$abc$71600$new_n18497
.subckt mux2_x1 cmd=$abc$71600$new_n18237 i0=alu_m.result[14] i1=$abc$71600$new_n18497 q=registers_m.pc_next[14]
.subckt nand2_x0 i0=$abc$71600$new_n18233 i1=$abc$71600$new_n3384 nq=$abc$71600$new_n18499
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3441 nq=$abc$71600$new_n18500
.subckt and2_x1 i0=$abc$71600$new_n18500 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18501
.subckt and2_x1 i0=$abc$71600$new_n18501 i1=$abc$71600$new_n18499 q=$abc$71600$new_n18502
.subckt and2_x1 i0=$abc$71600$new_n18502 i1=$abc$71600$new_n4129 q=$abc$71600$new_n18503
.subckt and3_x1 i0=$abc$71600$new_n18483 i1=registers_m.pc[15] i2=registers_m.pc[1] q=$abc$71600$new_n18504
.subckt nexor2_x0 i0=$abc$71600$new_n18487 i1=$abc$71600$new_n3384 nq=$abc$71600$new_n18505
.subckt nexor2_x0 i0=$abc$71600$new_n18487 i1=registers_m.pc[15] nq=$abc$71600$new_n18506
.subckt and2_x1 i0=$abc$71600$new_n18505 i1=$abc$71600$new_n4133 q=$abc$71600$new_n18507
.subckt or21nand_x0 i0=$abc$71600$new_n18507 i1=$abc$71600$new_n18503 i2=$abc$71600$new_n3815 nq=$abc$71600$new_n18508
.subckt nexor2_x0 i0=$abc$71600$new_n18483 i1=$abc$71600$new_n3384 nq=$abc$71600$new_n18509
.subckt and21nor_x0 i0=$abc$71600$new_n3817 i1=$abc$71600$new_n18509 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18510
.subckt and2_x1 i0=$abc$71600$new_n18506 i1=$abc$71600$new_n3821 q=$abc$71600$new_n18511
.subckt and21nor_x0 i0=$abc$71600$new_n18508 i1=$abc$71600$new_n18510 i2=$abc$71600$new_n18511 nq=$abc$71600$new_n18512
.subckt mux2_x1 cmd=$abc$71600$new_n18237 i0=alu_m.result[15] i1=$abc$71600$new_n18512 q=registers_m.pc_next[15]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3198 nq=$abc$71600$new_n18514
.subckt and4_x1 i0=$abc$71600$new_n18483 i1=registers_m.pc[16] i2=registers_m.pc[15] i3=registers_m.pc[1] q=$abc$71600$new_n18515
.subckt and3_x1 i0=$abc$71600$new_n18483 i1=registers_m.pc[16] i2=registers_m.pc[15] q=$abc$71600$new_n18516
.subckt nand3_x0 i0=$abc$71600$new_n18483 i1=registers_m.pc[16] i2=registers_m.pc[15] nq=$abc$71600$new_n18517
.subckt nexor2_x0 i0=$abc$71600$new_n18504 i1=$abc$71600$new_n3386 nq=$abc$71600$new_n18518
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[32] nq=$abc$71600$new_n18519
.subckt or21nand_x0 i0=$abc$71600$new_n3386 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18519 nq=$abc$71600$new_n18520
.subckt nand2_x0 i0=$abc$71600$new_n18520 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18521
.subckt or21nand_x0 i0=$abc$71600$new_n3384 i1=$abc$71600$new_n18484 i2=$abc$71600$new_n3386 nq=$abc$71600$new_n18522
.subckt nand3_x0 i0=$abc$71600$new_n18522 i1=$abc$71600$new_n18517 i2=$abc$71600$new_n3817 nq=$abc$71600$new_n18523
.subckt and21nor_x0 i0=$abc$71600$new_n18523 i1=$abc$71600$new_n18521 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18524
.subckt and21nor_x0 i0=$abc$71600$new_n3821 i1=$abc$71600$new_n18518 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18525
.subckt nand2_x0 i0=$abc$71600$new_n18518 i1=$abc$71600$new_n4133 nq=$abc$71600$new_n18526
.subckt nand2_x0 i0=$abc$71600$new_n18526 i1=$abc$71600$new_n18525 nq=$abc$71600$new_n18527
.subckt or21nand_x0 i0=$abc$71600$new_n18527 i1=$abc$71600$new_n18524 i2=$abc$71600$new_n18514 nq=$abc$71600$new_n18528
.subckt inv_x0 i=$abc$71600$new_n18528 nq=registers_m.pc_next[16]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[17] nq=$abc$71600$new_n18530
.subckt and4_x1 i0=$abc$71600$new_n18483 i1=registers_m.pc[17] i2=registers_m.pc[16] i3=registers_m.pc[15] q=$abc$71600$new_n18531
.subckt nand4_x0 i0=$abc$71600$new_n18483 i1=registers_m.pc[17] i2=registers_m.pc[16] i3=registers_m.pc[15] nq=$abc$71600$new_n18532
.subckt and2_x1 i0=$abc$71600$new_n18515 i1=registers_m.pc[17] q=$abc$71600$new_n18533
.subckt nexor2_x0 i0=$abc$71600$new_n18515 i1=registers_m.pc[17] nq=$abc$71600$new_n18534
.subckt nand2_x0 i0=$abc$71600$new_n18534 i1=$abc$71600$new_n4135 nq=$abc$71600$new_n18535
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3442 nq=$abc$71600$new_n18536
.subckt or21nand_x0 i0=registers_m.pc[17] i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18536 nq=$abc$71600$new_n18537
.subckt nand2_x0 i0=$abc$71600$new_n18537 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18538
.subckt nexor2_x0 i0=$abc$71600$new_n18516 i1=registers_m.pc[17] nq=$abc$71600$new_n18539
.subckt nand2_x0 i0=$abc$71600$new_n18539 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18540
.subckt and21nor_x0 i0=$abc$71600$new_n18540 i1=$abc$71600$new_n18538 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18541
.subckt nand2_x0 i0=$abc$71600$new_n18535 i1=$abc$71600$new_n18237 nq=$abc$71600$new_n18542
.subckt or21nand_x0 i0=$abc$71600$new_n18542 i1=$abc$71600$new_n18541 i2=$abc$71600$new_n18530 nq=registers_m.pc_next[17]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[18] nq=$abc$71600$new_n18544
.subckt nexor2_x0 i0=$abc$71600$new_n18531 i1=registers_m.pc[18] nq=$abc$71600$new_n18545
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[34] nq=$abc$71600$new_n18546
.subckt or21nand_x0 i0=$abc$71600$new_n3390 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18546 nq=$abc$71600$new_n18547
.subckt nexor2_x0 i0=$abc$71600$new_n18533 i1=$abc$71600$new_n3390 nq=$abc$71600$new_n18548
.subckt nand2_x0 i0=$abc$71600$new_n18548 i1=$abc$71600$new_n4133 nq=$abc$71600$new_n18549
.subckt or21nand_x0 i0=$abc$71600$new_n3816 i1=$abc$71600$new_n18545 i2=$abc$71600$new_n3822 nq=$abc$71600$new_n18550
.subckt and21nor_x0 i0=$abc$71600$new_n18472 i1=$abc$71600$new_n18547 i2=$abc$71600$new_n18550 nq=$abc$71600$new_n18551
.subckt and2_x1 i0=$abc$71600$new_n18551 i1=$abc$71600$new_n18549 q=$abc$71600$new_n18552
.subckt or21nand_x0 i0=$abc$71600$new_n3822 i1=$abc$71600$new_n18548 i2=$abc$71600$new_n18237 nq=$abc$71600$new_n18553
.subckt or21nand_x0 i0=$abc$71600$new_n18553 i1=$abc$71600$new_n18552 i2=$abc$71600$new_n18544 nq=registers_m.pc_next[18]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3195 q=$abc$71600$new_n18555
.subckt and3_x1 i0=$abc$71600$new_n18531 i1=registers_m.pc[18] i2=registers_m.pc[1] q=$abc$71600$new_n18556
.subckt nexor2_x0 i0=$abc$71600$new_n18556 i1=$abc$71600$new_n3393 nq=$abc$71600$new_n18557
.subckt and3_x1 i0=$abc$71600$new_n18531 i1=registers_m.pc[19] i2=registers_m.pc[18] q=$abc$71600$new_n18558
.subckt nand3_x0 i0=$abc$71600$new_n18531 i1=registers_m.pc[19] i2=registers_m.pc[18] nq=$abc$71600$new_n18559
.subckt and4_x1 i0=$abc$71600$new_n18531 i1=registers_m.pc[19] i2=registers_m.pc[18] i3=registers_m.pc[1] q=$abc$71600$new_n18560
.subckt or21nand_x0 i0=$abc$71600$new_n3390 i1=$abc$71600$new_n18532 i2=$abc$71600$new_n3393 nq=$abc$71600$new_n18561
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[35] nq=$abc$71600$new_n18562
.subckt or21nand_x0 i0=$abc$71600$new_n3393 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18562 nq=$abc$71600$new_n18563
.subckt nand2_x0 i0=$abc$71600$new_n18563 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18564
.subckt nand3_x0 i0=$abc$71600$new_n18561 i1=$abc$71600$new_n18559 i2=$abc$71600$new_n3817 nq=$abc$71600$new_n18565
.subckt nand2_x0 i0=$abc$71600$new_n18565 i1=$abc$71600$new_n18564 nq=$abc$71600$new_n18566
.subckt nand2_x0 i0=$abc$71600$new_n18566 i1=$abc$71600$new_n3822 nq=$abc$71600$new_n18567
.subckt and21nor_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n18557 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18568
.subckt and21nor_x0 i0=$abc$71600$new_n18568 i1=$abc$71600$new_n18567 i2=$abc$71600$new_n18555 nq=registers_m.pc_next[19]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[36] nq=$abc$71600$new_n18570
.subckt or21nand_x0 i0=$abc$71600$new_n3395 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18570 nq=$abc$71600$new_n18571
.subckt nand2_x0 i0=$abc$71600$new_n18571 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18572
.subckt and4_x1 i0=$abc$71600$new_n18531 i1=registers_m.pc[20] i2=registers_m.pc[19] i3=registers_m.pc[18] q=$abc$71600$new_n18573
.subckt nexor2_x0 i0=$abc$71600$new_n18558 i1=$abc$71600$new_n3395 nq=$abc$71600$new_n18574
.subckt nand2_x0 i0=$abc$71600$new_n18574 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18575
.subckt nand2_x0 i0=$abc$71600$new_n18575 i1=$abc$71600$new_n18572 nq=$abc$71600$new_n18576
.subckt nand2_x0 i0=$abc$71600$new_n18576 i1=$abc$71600$new_n3822 nq=$abc$71600$new_n18577
.subckt and2_x1 i0=$abc$71600$new_n18573 i1=registers_m.pc[1] q=$abc$71600$new_n18578
.subckt nexor2_x0 i0=$abc$71600$new_n18560 i1=$abc$71600$new_n3395 nq=$abc$71600$new_n18579
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3226 q=$abc$71600$new_n18580
.subckt and21nor_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n18579 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18581
.subckt and21nor_x0 i0=$abc$71600$new_n18577 i1=$abc$71600$new_n18581 i2=$abc$71600$new_n18580 nq=registers_m.pc_next[20]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[37] nq=$abc$71600$new_n18583
.subckt or21nand_x0 i0=$abc$71600$new_n3397 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18583 nq=$abc$71600$new_n18584
.subckt nand2_x0 i0=$abc$71600$new_n18584 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18585
.subckt and2_x1 i0=$abc$71600$new_n18573 i1=registers_m.pc[21] q=$abc$71600$new_n18586
.subckt nexor2_x0 i0=$abc$71600$new_n18573 i1=$abc$71600$new_n3397 nq=$abc$71600$new_n18587
.subckt nand2_x0 i0=$abc$71600$new_n18587 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18588
.subckt and21nor_x0 i0=$abc$71600$new_n18588 i1=$abc$71600$new_n18585 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18589
.subckt and3_x1 i0=$abc$71600$new_n18573 i1=registers_m.pc[21] i2=registers_m.pc[1] q=$abc$71600$new_n18590
.subckt nexor2_x0 i0=$abc$71600$new_n18578 i1=$abc$71600$new_n3397 nq=$abc$71600$new_n18591
.subckt nand2_x0 i0=$abc$71600$new_n18591 i1=$abc$71600$new_n4135 nq=$abc$71600$new_n18592
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3227 nq=$abc$71600$new_n18593
.subckt nand2_x0 i0=$abc$71600$new_n18592 i1=$abc$71600$new_n18237 nq=$abc$71600$new_n18594
.subckt or21nand_x0 i0=$abc$71600$new_n18589 i1=$abc$71600$new_n18594 i2=$abc$71600$new_n18593 nq=$abc$71600$new_n18595
.subckt inv_x0 i=$abc$71600$new_n18595 nq=registers_m.pc_next[21]
.subckt and4_x1 i0=$abc$71600$new_n18560 i1=registers_m.pc[22] i2=registers_m.pc[21] i3=registers_m.pc[20] q=$abc$71600$new_n18597
.subckt nexor2_x0 i0=$abc$71600$new_n18590 i1=$abc$71600$new_n3399 nq=$abc$71600$new_n18598
.subckt nexor2_x0 i0=$abc$71600$new_n18590 i1=registers_m.pc[22] nq=$abc$71600$new_n18599
.subckt nand2_x0 i0=$abc$71600$new_n18598 i1=$abc$71600$new_n4133 nq=$abc$71600$new_n18600
.subckt and3_x1 i0=$abc$71600$new_n18573 i1=registers_m.pc[22] i2=registers_m.pc[21] q=$abc$71600$new_n18601
.subckt nexor2_x0 i0=$abc$71600$new_n18586 i1=$abc$71600$new_n3399 nq=$abc$71600$new_n18602
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[38] nq=$abc$71600$new_n18603
.subckt and21nor_x0 i0=$abc$71600$new_n3817 i1=$abc$71600$new_n18602 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18604
.subckt or21nand_x0 i0=$abc$71600$new_n3399 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18603 nq=$abc$71600$new_n18605
.subckt nand2_x0 i0=$abc$71600$new_n18605 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18606
.subckt nand3_x0 i0=$abc$71600$new_n18606 i1=$abc$71600$new_n18604 i2=$abc$71600$new_n18600 nq=$abc$71600$new_n18607
.subckt nand2_x0 i0=$abc$71600$new_n18599 i1=$abc$71600$new_n3821 nq=$abc$71600$new_n18608
.subckt and2_x1 i0=$abc$71600$new_n18608 i1=$abc$71600$new_n18607 q=$abc$71600$new_n18609
.subckt mux2_x1 cmd=$abc$71600$new_n18237 i0=alu_m.result[22] i1=$abc$71600$new_n18609 q=registers_m.pc_next[22]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[23] nq=$abc$71600$new_n18611
.subckt and4_x1 i0=$abc$71600$new_n18573 i1=registers_m.pc[23] i2=registers_m.pc[22] i3=registers_m.pc[21] q=$abc$71600$new_n18612
.subckt nexor2_x0 i0=$abc$71600$new_n18601 i1=registers_m.pc[23] nq=$abc$71600$new_n18613
.subckt and2_x1 i0=$abc$71600$new_n18613 i1=$abc$71600$new_n3817 q=$abc$71600$new_n18614
.subckt nand2_x0 i0=$abc$71600$new_n18233 i1=registers_m.pc[23] nq=$abc$71600$new_n18615
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[39] nq=$abc$71600$new_n18616
.subckt and2_x1 i0=$abc$71600$new_n18616 i1=$abc$71600$new_n3815 q=$abc$71600$new_n18617
.subckt nand2_x0 i0=$abc$71600$new_n18617 i1=$abc$71600$new_n18615 nq=$abc$71600$new_n18618
.subckt nor2_x0 i0=$abc$71600$new_n18618 i1=$abc$71600$new_n4132 nq=$abc$71600$new_n18619
.subckt or21nand_x0 i0=$abc$71600$new_n18619 i1=$abc$71600$new_n18614 i2=$abc$71600$new_n3822 nq=$abc$71600$new_n18620
.subckt and2_x1 i0=$abc$71600$new_n18612 i1=registers_m.pc[1] q=$abc$71600$new_n18621
.subckt nexor2_x0 i0=$abc$71600$new_n18597 i1=registers_m.pc[23] nq=$abc$71600$new_n18622
.subckt and21nor_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n18622 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18623
.subckt nand2_x0 i0=$abc$71600$new_n18623 i1=$abc$71600$new_n18620 nq=$abc$71600$new_n18624
.subckt nand2_x0 i0=$abc$71600$new_n18624 i1=$abc$71600$new_n18611 nq=registers_m.pc_next[23]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[24] nq=$abc$71600$new_n18626
.subckt and2_x1 i0=$abc$71600$new_n18612 i1=registers_m.pc[24] q=$abc$71600$new_n18627
.subckt nexor2_x0 i0=$abc$71600$new_n18612 i1=registers_m.pc[24] nq=$abc$71600$new_n18628
.subckt nand2_x0 i0=$abc$71600$new_n18628 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18629
.subckt nand2_x0 i0=$abc$71600$new_n18233 i1=registers_m.pc[24] nq=$abc$71600$new_n18630
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[40] nq=$abc$71600$new_n18631
.subckt and2_x1 i0=$abc$71600$new_n18631 i1=$abc$71600$new_n3812 q=$abc$71600$new_n18632
.subckt nand2_x0 i0=$abc$71600$new_n18632 i1=$abc$71600$new_n18630 nq=$abc$71600$new_n18633
.subckt or2_x1 i0=$abc$71600$new_n18633 i1=$abc$71600$new_n4132 q=$abc$71600$new_n18634
.subckt nexor2_x0 i0=$abc$71600$new_n18621 i1=registers_m.pc[24] nq=$abc$71600$new_n18635
.subckt and21nor_x0 i0=$abc$71600$new_n4135 i1=$abc$71600$new_n18635 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18636
.subckt nand3_x0 i0=$abc$71600$new_n18636 i1=$abc$71600$new_n18634 i2=$abc$71600$new_n18629 nq=$abc$71600$new_n18637
.subckt nand2_x0 i0=$abc$71600$new_n18637 i1=$abc$71600$new_n18626 nq=registers_m.pc_next[24]
.subckt and3_x1 i0=$abc$71600$new_n18612 i1=registers_m.pc[25] i2=registers_m.pc[24] q=$abc$71600$new_n18639
.subckt nexor2_x0 i0=$abc$71600$new_n18627 i1=$abc$71600$new_n3407 nq=$abc$71600$new_n18640
.subckt nexor2_x0 i0=$abc$71600$new_n18627 i1=registers_m.pc[25] nq=$abc$71600$new_n18641
.subckt and21nor_x0 i0=$abc$71600$new_n3817 i1=$abc$71600$new_n18640 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18642
.subckt mux2_x1 cmd=$abc$71600$new_n3266 i0=$abc$71600$new_n18640 i1=registers_m.pc[25] q=$abc$71600$new_n18643
.subckt mux2_x1 cmd=$abc$71600$new_n3266 i0=$abc$71600$new_n18641 i1=$abc$71600$new_n3407 q=$abc$71600$new_n18644
.subckt nand2_x0 i0=$abc$71600$new_n18643 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18645
.subckt and2_x1 i0=$abc$71600$new_n18233 i1=$abc$71600$new_n3407 q=$abc$71600$new_n18646
.subckt mux2_x1 cmd=$abc$71600$new_n18246 i0=$abc$71600$new_n18646 i1=$abc$71600$new_n18641 q=$abc$71600$new_n18647
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3445 nq=$abc$71600$new_n18648
.subckt nand2_x0 i0=$abc$71600$new_n18648 i1=$abc$71600$new_n3808 nq=$abc$71600$new_n18649
.subckt or21nand_x0 i0=$abc$71600$new_n18649 i1=$abc$71600$new_n18647 i2=$abc$71600$new_n18645 nq=$abc$71600$new_n18650
.subckt nand2_x0 i0=$abc$71600$new_n18650 i1=$abc$71600$new_n3815 nq=$abc$71600$new_n18651
.subckt and2_x1 i0=$abc$71600$new_n18644 i1=$abc$71600$new_n3821 q=$abc$71600$new_n18652
.subckt and21nor_x0 i0=$abc$71600$new_n18642 i1=$abc$71600$new_n18651 i2=$abc$71600$new_n18652 nq=$abc$71600$new_n18653
.subckt mux2_x1 cmd=$abc$71600$new_n18237 i0=alu_m.result[25] i1=$abc$71600$new_n18653 q=registers_m.pc_next[25]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[26] nq=$abc$71600$new_n18655
.subckt and4_x1 i0=$abc$71600$new_n18612 i1=registers_m.pc[25] i2=registers_m.pc[24] i3=registers_m.pc[1] q=$abc$71600$new_n18656
.subckt and4_x1 i0=$abc$71600$new_n18612 i1=registers_m.pc[26] i2=registers_m.pc[25] i3=registers_m.pc[24] q=$abc$71600$new_n18657
.subckt nand4_x0 i0=$abc$71600$new_n18612 i1=registers_m.pc[26] i2=registers_m.pc[25] i3=registers_m.pc[24] nq=$abc$71600$new_n18658
.subckt and2_x1 i0=$abc$71600$new_n18657 i1=registers_m.pc[1] q=$abc$71600$new_n18659
.subckt nexor2_x0 i0=$abc$71600$new_n18656 i1=$abc$71600$new_n3410 nq=$abc$71600$new_n18660
.subckt or2_x1 i0=$abc$71600$new_n4133 i1=$abc$71600$new_n3410 q=$abc$71600$new_n18661
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[42] q=$abc$71600$new_n18662
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[42] nq=$abc$71600$new_n18663
.subckt and2_x1 i0=$abc$71600$new_n18663 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18664
.subckt mux2_x1 cmd=$abc$71600$new_n3808 i0=registers_m.size[2] i1=$abc$71600$new_n18662 q=$abc$71600$new_n18665
.subckt nor2_x0 i0=$abc$71600$new_n18665 i1=$abc$71600$new_n3811 nq=$abc$71600$new_n18666
.subckt and21nor_x0 i0=$abc$71600$new_n18666 i1=$abc$71600$new_n18661 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18667
.subckt nexor2_x0 i0=$abc$71600$new_n18639 i1=registers_m.pc[26] nq=$abc$71600$new_n18668
.subckt nand2_x0 i0=$abc$71600$new_n18668 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18669
.subckt nand2_x0 i0=$abc$71600$new_n18233 i1=registers_m.pc[26] nq=$abc$71600$new_n18670
.subckt and3_x1 i0=$abc$71600$new_n18670 i1=$abc$71600$new_n18664 i2=$abc$71600$new_n3812 q=$abc$71600$new_n18671
.subckt or21nand_x0 i0=$abc$71600$new_n4126 i1=$abc$71600$new_n4128 i2=$abc$71600$new_n18671 nq=$abc$71600$new_n18672
.subckt and3_x1 i0=$abc$71600$new_n18672 i1=$abc$71600$new_n18669 i2=$abc$71600$new_n18237 q=$abc$71600$new_n18673
.subckt or21nand_x0 i0=$abc$71600$new_n18660 i1=$abc$71600$new_n18667 i2=$abc$71600$new_n18673 nq=$abc$71600$new_n18674
.subckt nand2_x0 i0=$abc$71600$new_n18674 i1=$abc$71600$new_n18655 nq=registers_m.pc_next[26]
.subckt or21nand_x0 i0=$abc$71600$new_n3266 i1=$abc$71600$new_n18658 i2=$abc$71600$new_n3413 nq=$abc$71600$new_n18676
.subckt and3_x1 i0=$abc$71600$new_n18657 i1=registers_m.pc[27] i2=registers_m.pc[1] q=$abc$71600$new_n18677
.subckt nand3_x0 i0=$abc$71600$new_n18657 i1=registers_m.pc[27] i2=registers_m.pc[1] nq=$abc$71600$new_n18678
.subckt nexor2_x0 i0=$abc$71600$new_n18659 i1=$abc$71600$new_n3413 nq=$abc$71600$new_n18679
.subckt nand2_x0 i0=$abc$71600$new_n18679 i1=$abc$71600$new_n4133 nq=$abc$71600$new_n18680
.subckt nexor2_x0 i0=$abc$71600$new_n18657 i1=registers_m.pc[27] nq=$abc$71600$new_n18681
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[43] nq=$abc$71600$new_n18682
.subckt or21nand_x0 i0=$abc$71600$new_n3816 i1=$abc$71600$new_n18681 i2=$abc$71600$new_n3822 nq=$abc$71600$new_n18683
.subckt or21nand_x0 i0=$abc$71600$new_n3413 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18682 nq=$abc$71600$new_n18684
.subckt and21nor_x0 i0=$abc$71600$new_n18472 i1=$abc$71600$new_n18684 i2=$abc$71600$new_n18683 nq=$abc$71600$new_n18685
.subckt and21nor_x0 i0=$abc$71600$new_n18678 i1=$abc$71600$new_n18676 i2=$abc$71600$new_n3822 nq=$abc$71600$new_n18686
.subckt and21nor_x0 i0=$abc$71600$new_n18680 i1=$abc$71600$new_n18685 i2=$abc$71600$new_n18686 nq=$abc$71600$new_n18687
.subckt mux2_x1 cmd=$abc$71600$new_n18237 i0=alu_m.result[27] i1=$abc$71600$new_n18687 q=registers_m.pc_next[27]
.subckt and4_x1 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3218 q=$abc$71600$new_n18689
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[44] nq=$abc$71600$new_n18690
.subckt or21nand_x0 i0=$abc$71600$new_n3415 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18690 nq=$abc$71600$new_n18691
.subckt nand2_x0 i0=$abc$71600$new_n18691 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18692
.subckt or21nand_x0 i0=$abc$71600$new_n3413 i1=$abc$71600$new_n18658 i2=$abc$71600$new_n3415 nq=$abc$71600$new_n18693
.subckt and3_x1 i0=$abc$71600$new_n18657 i1=registers_m.pc[28] i2=registers_m.pc[27] q=$abc$71600$new_n18694
.subckt nand3_x0 i0=$abc$71600$new_n18657 i1=registers_m.pc[28] i2=registers_m.pc[27] nq=$abc$71600$new_n18695
.subckt nand3_x0 i0=$abc$71600$new_n18695 i1=$abc$71600$new_n18693 i2=$abc$71600$new_n3817 nq=$abc$71600$new_n18696
.subckt nand2_x0 i0=$abc$71600$new_n18696 i1=$abc$71600$new_n18692 nq=$abc$71600$new_n18697
.subckt nand2_x0 i0=$abc$71600$new_n18697 i1=$abc$71600$new_n3822 nq=$abc$71600$new_n18698
.subckt and4_x1 i0=$abc$71600$new_n18233 i1=$abc$71600$new_n3815 i2=$abc$71600$new_n3810 i3=registers_m.pc[28] q=$abc$71600$new_n18699
.subckt or2_x1 i0=$abc$71600$new_n18699 i1=$abc$71600$new_n4135 q=$abc$71600$new_n18700
.subckt nand4_x0 i0=$abc$71600$new_n18657 i1=registers_m.pc[28] i2=registers_m.pc[27] i3=registers_m.pc[1] nq=$abc$71600$new_n18701
.subckt nexor2_x0 i0=$abc$71600$new_n18677 i1=$abc$71600$new_n3415 nq=$abc$71600$new_n18702
.subckt and21nor_x0 i0=$abc$71600$new_n18702 i1=$abc$71600$new_n18700 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18703
.subckt and21nor_x0 i0=$abc$71600$new_n18703 i1=$abc$71600$new_n18698 i2=$abc$71600$new_n18689 nq=registers_m.pc_next[28]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3219 nq=$abc$71600$new_n18705
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[45] nq=$abc$71600$new_n18706
.subckt or21nand_x0 i0=$abc$71600$new_n3417 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18706 nq=$abc$71600$new_n18707
.subckt nand2_x0 i0=$abc$71600$new_n18707 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18708
.subckt and4_x1 i0=$abc$71600$new_n18657 i1=registers_m.pc[29] i2=registers_m.pc[28] i3=registers_m.pc[27] q=$abc$71600$new_n18709
.subckt nexor2_x0 i0=$abc$71600$new_n18694 i1=$abc$71600$new_n3417 nq=$abc$71600$new_n18710
.subckt nand2_x0 i0=$abc$71600$new_n18710 i1=$abc$71600$new_n3817 nq=$abc$71600$new_n18711
.subckt nand2_x0 i0=$abc$71600$new_n18711 i1=$abc$71600$new_n18708 nq=$abc$71600$new_n18712
.subckt nand2_x0 i0=$abc$71600$new_n18712 i1=$abc$71600$new_n3822 nq=$abc$71600$new_n18713
.subckt nand2_x0 i0=$abc$71600$new_n18701 i1=$abc$71600$new_n3417 nq=$abc$71600$new_n18714
.subckt and4_x1 i0=$abc$71600$new_n18233 i1=$abc$71600$new_n3815 i2=$abc$71600$new_n3810 i3=registers_m.pc[29] q=$abc$71600$new_n18715
.subckt or2_x1 i0=$abc$71600$new_n18715 i1=$abc$71600$new_n4135 q=$abc$71600$new_n18716
.subckt and2_x1 i0=$abc$71600$new_n18709 i1=registers_m.pc[1] q=$abc$71600$new_n18717
.subckt nand2_x0 i0=$abc$71600$new_n18709 i1=registers_m.pc[1] nq=$abc$71600$new_n18718
.subckt and2_x1 i0=$abc$71600$new_n18718 i1=$abc$71600$new_n18714 q=$abc$71600$new_n18719
.subckt and21nor_x0 i0=$abc$71600$new_n18719 i1=$abc$71600$new_n18716 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18720
.subckt nand2_x0 i0=$abc$71600$new_n18720 i1=$abc$71600$new_n18713 nq=$abc$71600$new_n18721
.subckt nand2_x0 i0=$abc$71600$new_n18721 i1=$abc$71600$new_n18705 nq=$abc$71600$new_n18722
.subckt inv_x0 i=$abc$71600$new_n18722 nq=registers_m.pc_next[29]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=alu_m.result[30] nq=$abc$71600$new_n18724
.subckt and3_x1 i0=$abc$71600$new_n18709 i1=registers_m.pc[30] i2=registers_m.pc[1] q=$abc$71600$new_n18725
.subckt and2_x1 i0=$abc$71600$new_n18709 i1=registers_m.pc[30] q=$abc$71600$new_n18726
.subckt nexor2_x0 i0=$abc$71600$new_n18717 i1=$abc$71600$new_n3420 nq=$abc$71600$new_n18727
.subckt nexor2_x0 i0=$abc$71600$new_n18717 i1=registers_m.pc[30] nq=$abc$71600$new_n18728
.subckt and3_x1 i0=$abc$71600$new_n18233 i1=$abc$71600$new_n3810 i2=registers_m.pc[30] q=$abc$71600$new_n18729
.subckt or2_x1 i0=$abc$71600$new_n18729 i1=$abc$71600$new_n4133 q=$abc$71600$new_n18730
.subckt and3_x1 i0=$abc$71600$new_n18730 i1=$abc$71600$new_n18727 i2=$abc$71600$new_n3815 q=$abc$71600$new_n18731
.subckt nexor2_x0 i0=$abc$71600$new_n18709 i1=$abc$71600$new_n3420 nq=$abc$71600$new_n18732
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=bus_control_m.prefetch_ir_o[46] nq=$abc$71600$new_n18733
.subckt and21nor_x0 i0=$abc$71600$new_n3817 i1=$abc$71600$new_n18732 i2=$abc$71600$new_n3821 nq=$abc$71600$new_n18734
.subckt or21nand_x0 i0=$abc$71600$new_n3420 i1=$abc$71600$new_n18242 i2=$abc$71600$new_n18733 nq=$abc$71600$new_n18735
.subckt nand2_x0 i0=$abc$71600$new_n18735 i1=$abc$71600$new_n18472 nq=$abc$71600$new_n18736
.subckt nand2_x0 i0=$abc$71600$new_n18736 i1=$abc$71600$new_n18734 nq=$abc$71600$new_n18737
.subckt and21nor_x0 i0=$abc$71600$new_n3821 i1=$abc$71600$new_n18728 i2=$abc$71600$new_n18236 nq=$abc$71600$new_n18738
.subckt or21nand_x0 i0=$abc$71600$new_n18731 i1=$abc$71600$new_n18737 i2=$abc$71600$new_n18738 nq=$abc$71600$new_n18739
.subckt nand2_x0 i0=$abc$71600$new_n18739 i1=$abc$71600$new_n18724 nq=registers_m.pc_next[30]
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=$abc$71600$new_n3703 i3=$abc$71600$new_n3180 nq=$abc$71600$new_n18741
.subckt nexor2_x0 i0=$abc$71600$new_n18726 i1=$abc$71600$new_n3422 nq=$abc$71600$new_n18742
.subckt nexor2_x0 i0=$abc$71600$new_n18726 i1=registers_m.pc[31] nq=$abc$71600$new_n18743
.subckt nexor2_x0 i0=$abc$71600$new_n18725 i1=$abc$71600$new_n3422 nq=$abc$71600$new_n18744
.subckt nexor2_x0 i0=$abc$71600$new_n18725 i1=registers_m.pc[31] nq=$abc$71600$new_n18745
.subckt nand2_x0 i0=$abc$71600$new_n18744 i1=$abc$71600$new_n4130 nq=$abc$71600$new_n18746
.subckt nand2_x0 i0=$abc$71600$new_n18233 i1=$abc$71600$new_n3422 nq=$abc$71600$new_n18747
.subckt nand4_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n3704 i2=memory_registers_m.micro_data[37] i3=$abc$71600$new_n3446 nq=$abc$71600$new_n18748
.subckt and2_x1 i0=$abc$71600$new_n18748 i1=$abc$71600$new_n3808 q=$abc$71600$new_n18749
.subckt or21nand_x0 i0=$abc$71600$new_n18246 i1=$abc$71600$new_n18747 i2=$abc$71600$new_n18749 nq=$abc$71600$new_n18750
.subckt nand3_x0 i0=$abc$71600$new_n18749 i1=$abc$71600$new_n18747 i2=$abc$71600$new_n18247 nq=$abc$71600$new_n18751
.subckt nand2_x0 i0=$abc$71600$new_n18750 i1=$abc$71600$new_n3816 nq=$abc$71600$new_n18752
.subckt nand2_x0 i0=$abc$71600$new_n18751 i1=$abc$71600$new_n18743 nq=$abc$71600$new_n18753
.subckt nand2_x0 i0=$abc$71600$new_n18753 i1=$abc$71600$new_n18752 nq=$abc$71600$new_n18754
.subckt and21nor_x0 i0=memory_registers_m.micro_data[35] i1=$abc$71600$new_n18742 i2=$abc$71600$new_n3812 nq=$abc$71600$new_n18755
.subckt and21nor_x0 i0=$abc$71600$new_n18746 i1=$abc$71600$new_n18754 i2=$abc$71600$new_n18755 nq=$abc$71600$new_n18756
.subckt or21nand_x0 i0=$abc$71600$new_n3822 i1=$abc$71600$new_n18745 i2=$abc$71600$new_n18237 nq=$abc$71600$new_n18757
.subckt or21nand_x0 i0=$abc$71600$new_n18757 i1=$abc$71600$new_n18756 i2=$abc$71600$new_n18741 nq=$abc$71600$new_n18758
.subckt inv_x0 i=$abc$71600$new_n18758 nq=registers_m.pc_next[31]
.subckt nor2_x0 i0=memory_registers_m.micro_data[20] i1=memory_registers_m.micro_data[21] nq=$abc$71600$new_n18760
.subckt and3_x1 i0=$abc$71600$new_n18760 i1=memory_registers_m.micro_data[19] i2=$abc$71600$new_n3672 q=$abc$71600$new_n18761
.subckt nand3_x0 i0=$abc$71600$new_n18760 i1=memory_registers_m.micro_data[19] i2=$abc$71600$new_n3672 nq=$abc$71600$new_n18762
.subckt and4_x1 i0=registers_m.ea_reg[2] i1=registers_m.ea_reg[1] i2=registers_m.ea_reg[0] i3=registers_m.size[0] q=$abc$71600$new_n18763
.subckt nand4_x0 i0=registers_m.ea_reg[2] i1=registers_m.ea_reg[1] i2=registers_m.ea_reg[0] i3=registers_m.size[0] nq=$abc$71600$new_n18764
.subckt and2_x1 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n3275 q=$abc$71600$new_n18765
.subckt nand2_x0 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n3275 nq=$abc$71600$new_n18766
.subckt nand2_x0 i0=registers_m.address[1] i1=$abc$71600$new_n3176 nq=$abc$71600$new_n18767
.subckt nexor2_x0 i0=registers_m.address[1] i1=registers_m.size[1] nq=$abc$71600$new_n18768
.subckt xor2_x0 i0=registers_m.address[1] i1=registers_m.size[1] q=$abc$71600$new_n18769
.subckt nand3_x0 i0=$abc$71600$new_n18769 i1=$abc$71600$new_n3274 i2=registers_m.size[0] nq=$abc$71600$new_n18770
.subckt or21nand_x0 i0=$abc$71600$new_n3177 i1=registers_m.address[0] i2=$abc$71600$new_n18768 nq=$abc$71600$new_n18771
.subckt and3_x1 i0=$abc$71600$new_n18771 i1=$abc$71600$new_n18770 i2=$abc$71600$new_n18764 q=$abc$71600$new_n18772
.subckt or21nand_x0 i0=$abc$71600$new_n18772 i1=$abc$71600$new_n18765 i2=$abc$71600$new_n18761 nq=$abc$71600$new_n18773
.subckt nor2_x0 i0=memory_registers_m.micro_data[20] i1=memory_registers_m.micro_data[19] nq=$abc$71600$new_n18774
.subckt or2_x1 i0=memory_registers_m.micro_data[20] i1=memory_registers_m.micro_data[19] q=$abc$71600$new_n18775
.subckt nand2_x0 i0=$abc$71600$new_n18774 i1=memory_registers_m.micro_data[21] nq=$abc$71600$new_n18776
.subckt nor2_x0 i0=memory_registers_m.micro_data[19] i1=memory_registers_m.micro_data[18] nq=$abc$71600$new_n18777
.subckt nor3_x0 i0=memory_registers_m.micro_data[20] i1=memory_registers_m.micro_data[19] i2=memory_registers_m.micro_data[18] nq=$abc$71600$new_n18778
.subckt or3_x1 i0=memory_registers_m.micro_data[20] i1=memory_registers_m.micro_data[19] i2=memory_registers_m.micro_data[18] q=$abc$71600$new_n18779
.subckt nand2_x0 i0=$abc$71600$new_n18779 i1=$abc$71600$new_n3674 nq=$abc$71600$new_n18780
.subckt mux2_x1 cmd=memory_registers_m.micro_data[21] i0=$abc$71600$new_n18778 i1=$abc$71600$new_n18775 q=$abc$71600$new_n18781
.subckt mux2_x1 cmd=memory_registers_m.micro_data[21] i0=$abc$71600$new_n18779 i1=$abc$71600$new_n18774 q=$abc$71600$new_n18782
.subckt and4_x1 i0=memory_registers_m.micro_data[20] i1=$abc$71600$new_n3674 i2=memory_registers_m.micro_data[19] i3=$abc$71600$new_n3672 q=$abc$71600$new_n18783
.subckt nand4_x0 i0=memory_registers_m.micro_data[20] i1=$abc$71600$new_n3674 i2=memory_registers_m.micro_data[19] i3=$abc$71600$new_n3672 nq=$abc$71600$new_n18784
.subckt nand2_x0 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[65] nq=$abc$71600$new_n18785
.subckt and2_x1 i0=memory_registers_m.micro_data[19] i1=memory_registers_m.micro_data[18] q=$abc$71600$new_n18786
.subckt and3_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 q=$abc$71600$new_n18787
.subckt nand3_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 nq=$abc$71600$new_n18788
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[49] q=$abc$71600$new_n18789
.subckt and3_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 q=$abc$71600$new_n18790
.subckt nand3_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 nq=$abc$71600$new_n18791
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[1] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n18792
.subckt and2_x1 i0=$abc$71600$new_n18786 i1=$abc$71600$new_n18760 q=$abc$71600$new_n18793
.subckt nand2_x0 i0=$abc$71600$new_n18786 i1=$abc$71600$new_n18760 nq=$abc$71600$new_n18794
.subckt nor2_x0 i0=$abc$71600$new_n18792 i1=$abc$71600$new_n18789 nq=$abc$71600$new_n18795
.subckt and2_x1 i0=$abc$71600$new_n18795 i1=$abc$71600$new_n18785 q=$abc$71600$new_n18796
.subckt mux2_x1 cmd=registers_m.address[1] i0=$abc$71600$new_n18794 i1=$abc$71600$new_n18782 q=$abc$71600$new_n18797
.subckt and2_x1 i0=$abc$71600$new_n18797 i1=$abc$71600$new_n18796 q=$abc$71600$new_n18798
.subckt nand2_x0 i0=registers_m.offset[0] i1=registers_m.address[0] nq=$abc$71600$new_n18799
.subckt nor2_x0 i0=registers_m.offset[0] i1=registers_m.address[0] nq=$abc$71600$new_n18800
.subckt xor2_x0 i0=registers_m.offset[0] i1=registers_m.address[0] q=$abc$71600$new_n18801
.subckt nexor2_x0 i0=registers_m.offset[0] i1=registers_m.address[0] nq=$abc$71600$new_n18802
.subckt nand2_x0 i0=$abc$71600$new_n18801 i1=registers_m.index[0] nq=$abc$71600$new_n18803
.subckt or21nand_x0 i0=$abc$71600$new_n3730 i1=$abc$71600$new_n18800 i2=$abc$71600$new_n18799 nq=$abc$71600$new_n18804
.subckt nor2_x0 i0=registers_m.offset[1] i1=registers_m.address[1] nq=$abc$71600$new_n18805
.subckt or2_x1 i0=registers_m.offset[1] i1=registers_m.address[1] q=$abc$71600$new_n18806
.subckt and2_x1 i0=registers_m.offset[1] i1=registers_m.address[1] q=$abc$71600$new_n18807
.subckt nand2_x0 i0=registers_m.offset[1] i1=registers_m.address[1] nq=$abc$71600$new_n18808
.subckt xor2_x0 i0=registers_m.offset[1] i1=registers_m.address[1] q=$abc$71600$new_n18809
.subckt nexor2_x0 i0=$abc$71600$new_n18809 i1=$abc$71600$new_n3731 nq=$abc$71600$new_n18810
.subckt nexor2_x0 i0=$abc$71600$new_n18809 i1=registers_m.index[1] nq=$abc$71600$new_n18811
.subckt and4_x1 i0=memory_registers_m.micro_data[20] i1=$abc$71600$new_n3674 i2=$abc$71600$new_n3673 i3=memory_registers_m.micro_data[18] q=$abc$71600$new_n18812
.subckt nand4_x0 i0=memory_registers_m.micro_data[20] i1=$abc$71600$new_n3674 i2=$abc$71600$new_n3673 i3=memory_registers_m.micro_data[18] nq=$abc$71600$new_n18813
.subckt and2_x1 i0=$abc$71600$new_n18810 i1=$abc$71600$new_n18804 q=$abc$71600$new_n18814
.subckt nand2_x0 i0=$abc$71600$new_n18810 i1=$abc$71600$new_n18804 nq=$abc$71600$new_n18815
.subckt nexor2_x0 i0=$abc$71600$new_n18811 i1=$abc$71600$new_n18804 nq=$abc$71600$new_n18816
.subckt nand2_x0 i0=$abc$71600$new_n18816 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n18817
.subckt and2_x1 i0=registers_m.index[0] i1=registers_m.offset[0] q=$abc$71600$new_n18818
.subckt nand2_x0 i0=registers_m.index[0] i1=registers_m.offset[0] nq=$abc$71600$new_n18819
.subckt nor2_x0 i0=registers_m.index[1] i1=registers_m.offset[1] nq=$abc$71600$new_n18820
.subckt or2_x1 i0=registers_m.index[1] i1=registers_m.offset[1] q=$abc$71600$new_n18821
.subckt and2_x1 i0=registers_m.index[1] i1=registers_m.offset[1] q=$abc$71600$new_n18822
.subckt nand2_x0 i0=registers_m.index[1] i1=registers_m.offset[1] nq=$abc$71600$new_n18823
.subckt xor2_x0 i0=registers_m.index[1] i1=registers_m.offset[1] q=$abc$71600$new_n18824
.subckt nexor2_x0 i0=$abc$71600$new_n18824 i1=$abc$71600$new_n3732 nq=$abc$71600$new_n18825
.subckt nexor2_x0 i0=$abc$71600$new_n18824 i1=registers_m.pc_valid[1] nq=$abc$71600$new_n18826
.subckt nand2_x0 i0=$abc$71600$new_n18826 i1=$abc$71600$new_n18819 nq=$abc$71600$new_n18827
.subckt and2_x1 i0=$abc$71600$new_n18825 i1=$abc$71600$new_n18818 q=$abc$71600$new_n18828
.subckt nand2_x0 i0=$abc$71600$new_n18825 i1=$abc$71600$new_n18818 nq=$abc$71600$new_n18829
.subckt and2_x1 i0=$abc$71600$new_n18778 i1=memory_registers_m.micro_data[21] q=$abc$71600$new_n18830
.subckt nand2_x0 i0=$abc$71600$new_n18778 i1=memory_registers_m.micro_data[21] nq=$abc$71600$new_n18831
.subckt nand3_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n18829 i2=$abc$71600$new_n18827 nq=$abc$71600$new_n18832
.subckt and3_x1 i0=$abc$71600$new_n18760 i1=$abc$71600$new_n3673 i2=memory_registers_m.micro_data[18] q=$abc$71600$new_n18833
.subckt nand3_x0 i0=$abc$71600$new_n18760 i1=$abc$71600$new_n3673 i2=memory_registers_m.micro_data[18] nq=$abc$71600$new_n18834
.subckt nand2_x0 i0=$abc$71600$new_n18769 i1=$abc$71600$new_n12206 nq=$abc$71600$new_n18835
.subckt nand2_x0 i0=$abc$71600$new_n18768 i1=$abc$71600$new_n12207 nq=$abc$71600$new_n18836
.subckt nand3_x0 i0=$abc$71600$new_n18836 i1=$abc$71600$new_n18835 i2=$abc$71600$new_n18764 nq=$abc$71600$new_n18837
.subckt nand2_x0 i0=$abc$71600$new_n18837 i1=$abc$71600$new_n18766 nq=$abc$71600$new_n18838
.subckt nand2_x0 i0=$abc$71600$new_n18838 i1=$abc$71600$new_n18833 nq=$abc$71600$new_n18839
.subckt and2_x1 i0=$abc$71600$new_n18832 i1=$abc$71600$new_n18773 q=$abc$71600$new_n18840
.subckt nand4_x0 i0=$abc$71600$new_n18840 i1=$abc$71600$new_n18839 i2=$abc$71600$new_n18817 i3=$abc$71600$new_n18798 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70751
.subckt and2_x1 i0=registers_m.address[2] i1=$abc$71600$new_n3273 q=$abc$71600$new_n18842
.subckt nexor2_x0 i0=registers_m.address[2] i1=registers_m.size[2] nq=$abc$71600$new_n18843
.subckt xor2_x0 i0=registers_m.address[2] i1=registers_m.size[2] q=$abc$71600$new_n18844
.subckt and21nor_x0 i0=$abc$71600$new_n18769 i1=$abc$71600$new_n12206 i2=$abc$71600$new_n12200 nq=$abc$71600$new_n18845
.subckt or21nand_x0 i0=$abc$71600$new_n18768 i1=$abc$71600$new_n12207 i2=$abc$71600$new_n12201 nq=$abc$71600$new_n18846
.subckt nexor2_x0 i0=$abc$71600$new_n18845 i1=$abc$71600$new_n18844 nq=$abc$71600$new_n18847
.subckt nand2_x0 i0=$abc$71600$new_n18847 i1=$abc$71600$new_n18764 nq=$abc$71600$new_n18848
.subckt and2_x1 i0=registers_m.address[2] i1=registers_m.address[1] q=$abc$71600$new_n18849
.subckt nor2_x0 i0=registers_m.address[2] i1=registers_m.address[1] nq=$abc$71600$new_n18850
.subckt xor2_x0 i0=registers_m.address[2] i1=registers_m.address[1] q=$abc$71600$new_n18851
.subckt nexor2_x0 i0=registers_m.address[2] i1=registers_m.address[1] nq=$abc$71600$new_n18852
.subckt nand2_x0 i0=$abc$71600$new_n18851 i1=$abc$71600$new_n18763 nq=$abc$71600$new_n18853
.subckt and2_x1 i0=$abc$71600$new_n18853 i1=$abc$71600$new_n18833 q=$abc$71600$new_n18854
.subckt nand2_x0 i0=$abc$71600$new_n18854 i1=$abc$71600$new_n18848 nq=$abc$71600$new_n18855
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[50] nq=$abc$71600$new_n18856
.subckt nand2_x0 i0=$abc$71600$new_n18856 i1=$abc$71600$new_n18784 nq=$abc$71600$new_n18857
.subckt and21nor_x0 i0=registers_m.pc_valid[1] i1=$abc$71600$new_n18821 i2=$abc$71600$new_n18822 nq=$abc$71600$new_n18858
.subckt or21nand_x0 i0=$abc$71600$new_n3732 i1=$abc$71600$new_n18820 i2=$abc$71600$new_n18823 nq=$abc$71600$new_n18859
.subckt nor2_x0 i0=registers_m.index[2] i1=registers_m.offset[2] nq=$abc$71600$new_n18860
.subckt or2_x1 i0=registers_m.index[2] i1=registers_m.offset[2] q=$abc$71600$new_n18861
.subckt and2_x1 i0=registers_m.index[2] i1=registers_m.offset[2] q=$abc$71600$new_n18862
.subckt nand2_x0 i0=registers_m.index[2] i1=registers_m.offset[2] nq=$abc$71600$new_n18863
.subckt xor2_x0 i0=registers_m.index[2] i1=registers_m.offset[2] q=$abc$71600$new_n18864
.subckt nexor2_x0 i0=$abc$71600$new_n18864 i1=$abc$71600$new_n3734 nq=$abc$71600$new_n18865
.subckt nexor2_x0 i0=$abc$71600$new_n18864 i1=registers_m.pc_valid[2] nq=$abc$71600$new_n18866
.subckt and2_x1 i0=$abc$71600$new_n18865 i1=$abc$71600$new_n18859 q=$abc$71600$new_n18867
.subckt nand2_x0 i0=$abc$71600$new_n18866 i1=$abc$71600$new_n18858 nq=$abc$71600$new_n18868
.subckt nexor2_x0 i0=$abc$71600$new_n18865 i1=$abc$71600$new_n18858 nq=$abc$71600$new_n18869
.subckt nexor2_x0 i0=$abc$71600$new_n18869 i1=$abc$71600$new_n18828 nq=$abc$71600$new_n18870
.subckt nand2_x0 i0=$abc$71600$new_n18870 i1=$abc$71600$new_n18830 nq=$abc$71600$new_n18871
.subckt and21nor_x0 i0=$abc$71600$new_n3735 i1=$abc$71600$new_n18831 i2=$abc$71600$new_n18787 nq=$abc$71600$new_n18872
.subckt and21nor_x0 i0=$abc$71600$new_n18872 i1=$abc$71600$new_n18871 i2=$abc$71600$new_n18857 nq=$abc$71600$new_n18873
.subckt and21nor_x0 i0=registers_m.index[1] i1=$abc$71600$new_n18806 i2=$abc$71600$new_n18807 nq=$abc$71600$new_n18874
.subckt or21nand_x0 i0=$abc$71600$new_n3731 i1=$abc$71600$new_n18805 i2=$abc$71600$new_n18808 nq=$abc$71600$new_n18875
.subckt nor2_x0 i0=registers_m.offset[2] i1=registers_m.address[2] nq=$abc$71600$new_n18876
.subckt nand2_x0 i0=registers_m.offset[2] i1=registers_m.address[2] nq=$abc$71600$new_n18877
.subckt xor2_x0 i0=registers_m.offset[2] i1=registers_m.address[2] q=$abc$71600$new_n18878
.subckt nexor2_x0 i0=$abc$71600$new_n18878 i1=$abc$71600$new_n3733 nq=$abc$71600$new_n18879
.subckt nexor2_x0 i0=$abc$71600$new_n18878 i1=registers_m.index[2] nq=$abc$71600$new_n18880
.subckt and2_x1 i0=$abc$71600$new_n18879 i1=$abc$71600$new_n18875 q=$abc$71600$new_n18881
.subckt nand2_x0 i0=$abc$71600$new_n18880 i1=$abc$71600$new_n18874 nq=$abc$71600$new_n18882
.subckt nexor2_x0 i0=$abc$71600$new_n18879 i1=$abc$71600$new_n18874 nq=$abc$71600$new_n18883
.subckt nexor2_x0 i0=$abc$71600$new_n18879 i1=$abc$71600$new_n18875 nq=$abc$71600$new_n18884
.subckt nand2_x0 i0=$abc$71600$new_n18883 i1=$abc$71600$new_n18814 nq=$abc$71600$new_n18885
.subckt and21nor_x0 i0=$abc$71600$new_n18884 i1=$abc$71600$new_n18815 i2=$abc$71600$new_n18813 nq=$abc$71600$new_n18886
.subckt nand2_x0 i0=$abc$71600$new_n18886 i1=$abc$71600$new_n18885 nq=$abc$71600$new_n18887
.subckt or21nand_x0 i0=bus_control_m.prefetch_ir_o[66] i1=$abc$71600$new_n18784 i2=$abc$71600$new_n18813 nq=$abc$71600$new_n18888
.subckt or21nand_x0 i0=$abc$71600$new_n18873 i1=$abc$71600$new_n18888 i2=$abc$71600$new_n18887 nq=$abc$71600$new_n18889
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[2] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n18890
.subckt or2_x1 i0=$abc$71600$new_n18890 i1=$abc$71600$new_n18793 q=$abc$71600$new_n18891
.subckt and21nor_x0 i0=$abc$71600$new_n18791 i1=$abc$71600$new_n18889 i2=$abc$71600$new_n18891 nq=$abc$71600$new_n18892
.subckt nand3_x0 i0=$abc$71600$new_n18852 i1=$abc$71600$new_n18786 i2=$abc$71600$new_n18760 nq=$abc$71600$new_n18893
.subckt nand2_x0 i0=$abc$71600$new_n18893 i1=$abc$71600$new_n18762 nq=$abc$71600$new_n18894
.subckt and2_x1 i0=$abc$71600$new_n18771 i1=$abc$71600$new_n18767 q=$abc$71600$new_n18895
.subckt and21nor_x0 i0=$abc$71600$new_n18767 i1=$abc$71600$new_n18771 i2=$abc$71600$new_n18844 nq=$abc$71600$new_n18896
.subckt nexor2_x0 i0=$abc$71600$new_n18895 i1=$abc$71600$new_n18843 nq=$abc$71600$new_n18897
.subckt and2_x1 i0=$abc$71600$new_n18853 i1=$abc$71600$new_n18761 q=$abc$71600$new_n18898
.subckt or21nand_x0 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n18897 i2=$abc$71600$new_n18898 nq=$abc$71600$new_n18899
.subckt and2_x1 i0=$abc$71600$new_n18899 i1=$abc$71600$new_n18834 q=$abc$71600$new_n18900
.subckt or21nand_x0 i0=$abc$71600$new_n18892 i1=$abc$71600$new_n18894 i2=$abc$71600$new_n18900 nq=$abc$71600$new_n18901
.subckt and2_x1 i0=$abc$71600$new_n18901 i1=$abc$71600$new_n18855 q=$abc$71600$new_n18902
.subckt mux2_x1 cmd=$abc$71600$new_n18782 i0=registers_m.address[2] i1=$abc$71600$new_n18902 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70753
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=$abc$71600$new_n3357 q=$abc$71600$new_n18904
.subckt nand2_x0 i0=$abc$71600$new_n18850 i1=$abc$71600$new_n18763 nq=$abc$71600$new_n18905
.subckt or21nand_x0 i0=registers_m.size[2] i1=$abc$71600$new_n3355 i2=$abc$71600$new_n18764 nq=$abc$71600$new_n18906
.subckt or21nand_x0 i0=$abc$71600$new_n18896 i1=$abc$71600$new_n18906 i2=$abc$71600$new_n18905 nq=$abc$71600$new_n18907
.subckt and2_x1 i0=$abc$71600$new_n18907 i1=$abc$71600$new_n3357 q=$abc$71600$new_n18908
.subckt nexor2_x0 i0=$abc$71600$new_n18907 i1=registers_m.address[3] nq=$abc$71600$new_n18909
.subckt or2_x1 i0=$abc$71600$new_n18909 i1=$abc$71600$new_n18762 q=$abc$71600$new_n18910
.subckt and21nor_x0 i0=$abc$71600$new_n18828 i1=$abc$71600$new_n18868 i2=$abc$71600$new_n18867 nq=$abc$71600$new_n18911
.subckt and21nor_x0 i0=registers_m.pc_valid[2] i1=$abc$71600$new_n18861 i2=$abc$71600$new_n18862 nq=$abc$71600$new_n18912
.subckt or21nand_x0 i0=$abc$71600$new_n3734 i1=$abc$71600$new_n18860 i2=$abc$71600$new_n18863 nq=$abc$71600$new_n18913
.subckt or2_x1 i0=registers_m.index[3] i1=registers_m.offset[3] q=$abc$71600$new_n18914
.subckt and2_x1 i0=registers_m.index[3] i1=registers_m.offset[3] q=$abc$71600$new_n18915
.subckt nand2_x0 i0=registers_m.index[3] i1=registers_m.offset[3] nq=$abc$71600$new_n18916
.subckt xor2_x0 i0=registers_m.index[3] i1=registers_m.offset[3] q=$abc$71600$new_n18917
.subckt nexor2_x0 i0=registers_m.index[3] i1=registers_m.offset[3] nq=$abc$71600$new_n18918
.subckt nexor2_x0 i0=$abc$71600$new_n18917 i1=$abc$71600$new_n3737 nq=$abc$71600$new_n18919
.subckt nexor2_x0 i0=$abc$71600$new_n18917 i1=registers_m.pc_valid[3] nq=$abc$71600$new_n18920
.subckt and2_x1 i0=$abc$71600$new_n18920 i1=$abc$71600$new_n18912 q=$abc$71600$new_n18921
.subckt nand2_x0 i0=$abc$71600$new_n18919 i1=$abc$71600$new_n18913 nq=$abc$71600$new_n18922
.subckt nexor2_x0 i0=$abc$71600$new_n18919 i1=$abc$71600$new_n18912 nq=$abc$71600$new_n18923
.subckt nexor2_x0 i0=$abc$71600$new_n18923 i1=$abc$71600$new_n18911 nq=$abc$71600$new_n18924
.subckt and21nor_x0 i0=$abc$71600$new_n3738 i1=$abc$71600$new_n18831 i2=$abc$71600$new_n18787 nq=$abc$71600$new_n18925
.subckt or21nand_x0 i0=$abc$71600$new_n18831 i1=$abc$71600$new_n18924 i2=$abc$71600$new_n18925 nq=$abc$71600$new_n18926
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[51] nq=$abc$71600$new_n18927
.subckt and2_x1 i0=$abc$71600$new_n18927 i1=$abc$71600$new_n18784 q=$abc$71600$new_n18928
.subckt nand2_x0 i0=$abc$71600$new_n18928 i1=$abc$71600$new_n18926 nq=$abc$71600$new_n18929
.subckt and21nor_x0 i0=$abc$71600$new_n3459 i1=$abc$71600$new_n18783 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n18930
.subckt and21nor_x0 i0=$abc$71600$new_n18814 i1=$abc$71600$new_n18882 i2=$abc$71600$new_n18881 nq=$abc$71600$new_n18931
.subckt or21nand_x0 i0=$abc$71600$new_n3733 i1=$abc$71600$new_n18876 i2=$abc$71600$new_n18877 nq=$abc$71600$new_n18932
.subckt or2_x1 i0=registers_m.offset[3] i1=registers_m.address[3] q=$abc$71600$new_n18933
.subckt and2_x1 i0=registers_m.offset[3] i1=registers_m.address[3] q=$abc$71600$new_n18934
.subckt nand2_x0 i0=registers_m.offset[3] i1=registers_m.address[3] nq=$abc$71600$new_n18935
.subckt xor2_x0 i0=registers_m.offset[3] i1=registers_m.address[3] q=$abc$71600$new_n18936
.subckt nexor2_x0 i0=registers_m.offset[3] i1=registers_m.address[3] nq=$abc$71600$new_n18937
.subckt nexor2_x0 i0=$abc$71600$new_n18936 i1=$abc$71600$new_n3736 nq=$abc$71600$new_n18938
.subckt nand2_x0 i0=$abc$71600$new_n18938 i1=$abc$71600$new_n18932 nq=$abc$71600$new_n18939
.subckt nexor2_x0 i0=$abc$71600$new_n18938 i1=$abc$71600$new_n18932 nq=$abc$71600$new_n18940
.subckt and2_x1 i0=$abc$71600$new_n18940 i1=$abc$71600$new_n18931 q=$abc$71600$new_n18941
.subckt or21nand_x0 i0=$abc$71600$new_n18940 i1=$abc$71600$new_n18931 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n18942
.subckt nor2_x0 i0=$abc$71600$new_n18942 i1=$abc$71600$new_n18941 nq=$abc$71600$new_n18943
.subckt and21nor_x0 i0=$abc$71600$new_n18929 i1=$abc$71600$new_n18930 i2=$abc$71600$new_n18943 nq=$abc$71600$new_n18944
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[3] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n18945
.subckt and2_x1 i0=$abc$71600$new_n18945 i1=$abc$71600$new_n18794 q=$abc$71600$new_n18946
.subckt or21nand_x0 i0=$abc$71600$new_n18790 i1=$abc$71600$new_n18944 i2=$abc$71600$new_n18946 nq=$abc$71600$new_n18947
.subckt and3_x1 i0=registers_m.address[3] i1=registers_m.address[2] i2=registers_m.address[1] q=$abc$71600$new_n18948
.subckt nexor2_x0 i0=$abc$71600$new_n18849 i1=$abc$71600$new_n3357 nq=$abc$71600$new_n18949
.subckt nexor2_x0 i0=$abc$71600$new_n18849 i1=registers_m.address[3] nq=$abc$71600$new_n18950
.subckt and2_x1 i0=$abc$71600$new_n18950 i1=$abc$71600$new_n18793 q=$abc$71600$new_n18951
.subckt nand2_x0 i0=$abc$71600$new_n18947 i1=$abc$71600$new_n18762 nq=$abc$71600$new_n18952
.subckt or21nand_x0 i0=$abc$71600$new_n18952 i1=$abc$71600$new_n18951 i2=$abc$71600$new_n18910 nq=$abc$71600$new_n18953
.subckt and2_x1 i0=registers_m.address[2] i1=registers_m.size[2] q=$abc$71600$new_n18954
.subckt and21nor_x0 i0=$abc$71600$new_n18844 i1=$abc$71600$new_n18846 i2=$abc$71600$new_n18954 nq=$abc$71600$new_n18955
.subckt nor2_x0 i0=$abc$71600$new_n18955 i1=$abc$71600$new_n3357 nq=$abc$71600$new_n18956
.subckt and4_x1 i0=$abc$71600$new_n18764 i1=$abc$71600$new_n18760 i2=$abc$71600$new_n3673 i3=memory_registers_m.micro_data[18] q=$abc$71600$new_n18957
.subckt nand4_x0 i0=$abc$71600$new_n18764 i1=$abc$71600$new_n18760 i2=$abc$71600$new_n3673 i3=memory_registers_m.micro_data[18] nq=$abc$71600$new_n18958
.subckt nexor2_x0 i0=$abc$71600$new_n18955 i1=registers_m.address[3] nq=$abc$71600$new_n18959
.subckt nand2_x0 i0=$abc$71600$new_n18959 i1=$abc$71600$new_n18957 nq=$abc$71600$new_n18960
.subckt and4_x1 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n18760 i2=$abc$71600$new_n3673 i3=memory_registers_m.micro_data[18] q=$abc$71600$new_n18961
.subckt nand3_x0 i0=$abc$71600$new_n18949 i1=$abc$71600$new_n18833 i2=$abc$71600$new_n18763 nq=$abc$71600$new_n18962
.subckt nand2_x0 i0=$abc$71600$new_n18962 i1=$abc$71600$new_n18960 nq=$abc$71600$new_n18963
.subckt and21nor_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n18953 i2=$abc$71600$new_n18963 nq=$abc$71600$new_n18964
.subckt and21nor_x0 i0=$abc$71600$new_n18782 i1=$abc$71600$new_n18964 i2=$abc$71600$new_n18904 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70755
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=$abc$71600$new_n3360 q=$abc$71600$new_n18966
.subckt and4_x1 i0=registers_m.address[4] i1=registers_m.address[3] i2=registers_m.address[2] i3=registers_m.address[1] q=$abc$71600$new_n18967
.subckt nand4_x0 i0=registers_m.address[4] i1=registers_m.address[3] i2=registers_m.address[2] i3=registers_m.address[1] nq=$abc$71600$new_n18968
.subckt nexor2_x0 i0=$abc$71600$new_n18948 i1=$abc$71600$new_n3360 nq=$abc$71600$new_n18969
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[52] nq=$abc$71600$new_n18970
.subckt nand2_x0 i0=$abc$71600$new_n18970 i1=$abc$71600$new_n18784 nq=$abc$71600$new_n18971
.subckt or21nand_x0 i0=$abc$71600$new_n18911 i1=$abc$71600$new_n18921 i2=$abc$71600$new_n18922 nq=$abc$71600$new_n18972
.subckt and21nor_x0 i0=registers_m.pc_valid[3] i1=$abc$71600$new_n18914 i2=$abc$71600$new_n18915 nq=$abc$71600$new_n18973
.subckt or21nand_x0 i0=$abc$71600$new_n3737 i1=$abc$71600$new_n18918 i2=$abc$71600$new_n18916 nq=$abc$71600$new_n18974
.subckt nor2_x0 i0=registers_m.index[4] i1=registers_m.offset[4] nq=$abc$71600$new_n18975
.subckt nand2_x0 i0=registers_m.index[4] i1=registers_m.offset[4] nq=$abc$71600$new_n18976
.subckt xor2_x0 i0=registers_m.index[4] i1=registers_m.offset[4] q=$abc$71600$new_n18977
.subckt nexor2_x0 i0=$abc$71600$new_n18977 i1=$abc$71600$new_n3740 nq=$abc$71600$new_n18978
.subckt nexor2_x0 i0=$abc$71600$new_n18977 i1=registers_m.pc_valid[4] nq=$abc$71600$new_n18979
.subckt and2_x1 i0=$abc$71600$new_n18978 i1=$abc$71600$new_n18974 q=$abc$71600$new_n18980
.subckt nand2_x0 i0=$abc$71600$new_n18979 i1=$abc$71600$new_n18973 nq=$abc$71600$new_n18981
.subckt nexor2_x0 i0=$abc$71600$new_n18978 i1=$abc$71600$new_n18973 nq=$abc$71600$new_n18982
.subckt nexor2_x0 i0=$abc$71600$new_n18982 i1=$abc$71600$new_n18972 nq=$abc$71600$new_n18983
.subckt or21nand_x0 i0=registers_m.trap[2] i1=$abc$71600$new_n18830 i2=$abc$71600$new_n18788 nq=$abc$71600$new_n18984
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n18983 i2=$abc$71600$new_n18984 nq=$abc$71600$new_n18985
.subckt or21nand_x0 i0=$abc$71600$new_n18931 i1=$abc$71600$new_n18940 i2=$abc$71600$new_n18939 nq=$abc$71600$new_n18986
.subckt and21nor_x0 i0=registers_m.index[3] i1=$abc$71600$new_n18933 i2=$abc$71600$new_n18934 nq=$abc$71600$new_n18987
.subckt or21nand_x0 i0=$abc$71600$new_n3736 i1=$abc$71600$new_n18937 i2=$abc$71600$new_n18935 nq=$abc$71600$new_n18988
.subckt or2_x1 i0=registers_m.offset[4] i1=registers_m.address[4] q=$abc$71600$new_n18989
.subckt and2_x1 i0=registers_m.offset[4] i1=registers_m.address[4] q=$abc$71600$new_n18990
.subckt nand2_x0 i0=registers_m.offset[4] i1=registers_m.address[4] nq=$abc$71600$new_n18991
.subckt xor2_x0 i0=registers_m.offset[4] i1=registers_m.address[4] q=$abc$71600$new_n18992
.subckt nexor2_x0 i0=registers_m.offset[4] i1=registers_m.address[4] nq=$abc$71600$new_n18993
.subckt nexor2_x0 i0=$abc$71600$new_n18992 i1=$abc$71600$new_n3739 nq=$abc$71600$new_n18994
.subckt nexor2_x0 i0=$abc$71600$new_n18992 i1=registers_m.index[4] nq=$abc$71600$new_n18995
.subckt and2_x1 i0=$abc$71600$new_n18994 i1=$abc$71600$new_n18988 q=$abc$71600$new_n18996
.subckt nand2_x0 i0=$abc$71600$new_n18995 i1=$abc$71600$new_n18987 nq=$abc$71600$new_n18997
.subckt nexor2_x0 i0=$abc$71600$new_n18994 i1=$abc$71600$new_n18987 nq=$abc$71600$new_n18998
.subckt or2_x1 i0=$abc$71600$new_n18998 i1=$abc$71600$new_n18986 q=$abc$71600$new_n18999
.subckt nand2_x0 i0=$abc$71600$new_n18998 i1=$abc$71600$new_n18986 nq=$abc$71600$new_n19000
.subckt nand3_x0 i0=$abc$71600$new_n19000 i1=$abc$71600$new_n18999 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19001
.subckt and21nor_x0 i0=$abc$71600$new_n3460 i1=$abc$71600$new_n18783 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19002
.subckt or21nand_x0 i0=$abc$71600$new_n18971 i1=$abc$71600$new_n18985 i2=$abc$71600$new_n19002 nq=$abc$71600$new_n19003
.subckt nand2_x0 i0=$abc$71600$new_n19003 i1=$abc$71600$new_n19001 nq=$abc$71600$new_n19004
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[4] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n19005
.subckt nand2_x0 i0=$abc$71600$new_n19005 i1=$abc$71600$new_n18794 nq=$abc$71600$new_n19006
.subckt and21nor_x0 i0=$abc$71600$new_n18791 i1=$abc$71600$new_n19004 i2=$abc$71600$new_n19006 nq=$abc$71600$new_n19007
.subckt nor2_x0 i0=registers_m.address[4] i1=registers_m.address[3] nq=$abc$71600$new_n19008
.subckt and2_x1 i0=$abc$71600$new_n19008 i1=$abc$71600$new_n18907 q=$abc$71600$new_n19009
.subckt nexor2_x0 i0=$abc$71600$new_n18908 i1=$abc$71600$new_n3360 nq=$abc$71600$new_n19010
.subckt nand2_x0 i0=$abc$71600$new_n19010 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n19011
.subckt or21nand_x0 i0=$abc$71600$new_n18969 i1=$abc$71600$new_n18794 i2=$abc$71600$new_n18762 nq=$abc$71600$new_n19012
.subckt or21nand_x0 i0=$abc$71600$new_n19007 i1=$abc$71600$new_n19012 i2=$abc$71600$new_n19011 nq=$abc$71600$new_n19013
.subckt nor3_x0 i0=$abc$71600$new_n18955 i1=$abc$71600$new_n3360 i2=$abc$71600$new_n3357 nq=$abc$71600$new_n19014
.subckt nexor2_x0 i0=$abc$71600$new_n18956 i1=registers_m.address[4] nq=$abc$71600$new_n19015
.subckt nand3_x0 i0=$abc$71600$new_n18969 i1=$abc$71600$new_n18833 i2=$abc$71600$new_n18763 nq=$abc$71600$new_n19016
.subckt and2_x1 i0=$abc$71600$new_n19016 i1=$abc$71600$new_n18782 q=$abc$71600$new_n19017
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n19015 i2=$abc$71600$new_n19017 nq=$abc$71600$new_n19018
.subckt and21nor_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n19013 i2=$abc$71600$new_n19018 nq=$abc$71600$new_n19019
.subckt nor2_x0 i0=$abc$71600$new_n19019 i1=$abc$71600$new_n18966 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70757
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=$abc$71600$new_n3363 nq=$abc$71600$new_n19021
.subckt and3_x1 i0=$abc$71600$new_n19008 i1=$abc$71600$new_n18907 i2=$abc$71600$new_n3363 q=$abc$71600$new_n19022
.subckt nexor2_x0 i0=$abc$71600$new_n19009 i1=$abc$71600$new_n3363 nq=$abc$71600$new_n19023
.subckt nand2_x0 i0=$abc$71600$new_n19023 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n19024
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[53] nq=$abc$71600$new_n19025
.subckt nand2_x0 i0=$abc$71600$new_n19025 i1=$abc$71600$new_n18784 nq=$abc$71600$new_n19026
.subckt and21nor_x0 i0=$abc$71600$new_n18972 i1=$abc$71600$new_n18981 i2=$abc$71600$new_n18980 nq=$abc$71600$new_n19027
.subckt or21nand_x0 i0=$abc$71600$new_n3740 i1=$abc$71600$new_n18975 i2=$abc$71600$new_n18976 nq=$abc$71600$new_n19028
.subckt or2_x1 i0=registers_m.index[5] i1=registers_m.offset[5] q=$abc$71600$new_n19029
.subckt and2_x1 i0=registers_m.index[5] i1=registers_m.offset[5] q=$abc$71600$new_n19030
.subckt nand2_x0 i0=registers_m.index[5] i1=registers_m.offset[5] nq=$abc$71600$new_n19031
.subckt xor2_x0 i0=registers_m.index[5] i1=registers_m.offset[5] q=$abc$71600$new_n19032
.subckt nexor2_x0 i0=registers_m.index[5] i1=registers_m.offset[5] nq=$abc$71600$new_n19033
.subckt nexor2_x0 i0=$abc$71600$new_n19032 i1=$abc$71600$new_n3742 nq=$abc$71600$new_n19034
.subckt nor2_x0 i0=$abc$71600$new_n19034 i1=$abc$71600$new_n19028 nq=$abc$71600$new_n19035
.subckt nand2_x0 i0=$abc$71600$new_n19034 i1=$abc$71600$new_n19028 nq=$abc$71600$new_n19036
.subckt nexor2_x0 i0=$abc$71600$new_n19034 i1=$abc$71600$new_n19028 nq=$abc$71600$new_n19037
.subckt nexor2_x0 i0=$abc$71600$new_n19037 i1=$abc$71600$new_n19027 nq=$abc$71600$new_n19038
.subckt or21nand_x0 i0=registers_m.trap[3] i1=$abc$71600$new_n18830 i2=$abc$71600$new_n18788 nq=$abc$71600$new_n19039
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n19038 i2=$abc$71600$new_n19039 nq=$abc$71600$new_n19040
.subckt nand2_x0 i0=$abc$71600$new_n18783 i1=$abc$71600$new_n3461 nq=$abc$71600$new_n19041
.subckt or21nand_x0 i0=$abc$71600$new_n19026 i1=$abc$71600$new_n19040 i2=$abc$71600$new_n19041 nq=$abc$71600$new_n19042
.subckt and21nor_x0 i0=$abc$71600$new_n18986 i1=$abc$71600$new_n18997 i2=$abc$71600$new_n18996 nq=$abc$71600$new_n19043
.subckt and21nor_x0 i0=registers_m.index[4] i1=$abc$71600$new_n18989 i2=$abc$71600$new_n18990 nq=$abc$71600$new_n19044
.subckt or21nand_x0 i0=$abc$71600$new_n3739 i1=$abc$71600$new_n18993 i2=$abc$71600$new_n18991 nq=$abc$71600$new_n19045
.subckt or2_x1 i0=registers_m.offset[5] i1=registers_m.address[5] q=$abc$71600$new_n19046
.subckt and2_x1 i0=registers_m.offset[5] i1=registers_m.address[5] q=$abc$71600$new_n19047
.subckt nand2_x0 i0=registers_m.offset[5] i1=registers_m.address[5] nq=$abc$71600$new_n19048
.subckt xor2_x0 i0=registers_m.offset[5] i1=registers_m.address[5] q=$abc$71600$new_n19049
.subckt nexor2_x0 i0=registers_m.offset[5] i1=registers_m.address[5] nq=$abc$71600$new_n19050
.subckt nexor2_x0 i0=$abc$71600$new_n19049 i1=$abc$71600$new_n3741 nq=$abc$71600$new_n19051
.subckt nexor2_x0 i0=$abc$71600$new_n19049 i1=registers_m.index[5] nq=$abc$71600$new_n19052
.subckt and2_x1 i0=$abc$71600$new_n19052 i1=$abc$71600$new_n19044 q=$abc$71600$new_n19053
.subckt nand2_x0 i0=$abc$71600$new_n19051 i1=$abc$71600$new_n19045 nq=$abc$71600$new_n19054
.subckt nexor2_x0 i0=$abc$71600$new_n19051 i1=$abc$71600$new_n19044 nq=$abc$71600$new_n19055
.subckt nexor2_x0 i0=$abc$71600$new_n19055 i1=$abc$71600$new_n19043 nq=$abc$71600$new_n19056
.subckt or21nand_x0 i0=$abc$71600$new_n19056 i1=$abc$71600$new_n18813 i2=$abc$71600$new_n18791 nq=$abc$71600$new_n19057
.subckt and21nor_x0 i0=$abc$71600$new_n18813 i1=$abc$71600$new_n19042 i2=$abc$71600$new_n19057 nq=$abc$71600$new_n19058
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[5] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19059
.subckt or2_x1 i0=$abc$71600$new_n19059 i1=$abc$71600$new_n18793 q=$abc$71600$new_n19060
.subckt and2_x1 i0=$abc$71600$new_n18967 i1=registers_m.address[5] q=$abc$71600$new_n19061
.subckt nexor2_x0 i0=$abc$71600$new_n18967 i1=$abc$71600$new_n3363 nq=$abc$71600$new_n19062
.subckt nexor2_x0 i0=$abc$71600$new_n18967 i1=registers_m.address[5] nq=$abc$71600$new_n19063
.subckt and21nor_x0 i0=$abc$71600$new_n19063 i1=$abc$71600$new_n18793 i2=$abc$71600$new_n18761 nq=$abc$71600$new_n19064
.subckt or21nand_x0 i0=$abc$71600$new_n19058 i1=$abc$71600$new_n19060 i2=$abc$71600$new_n19064 nq=$abc$71600$new_n19065
.subckt and2_x1 i0=$abc$71600$new_n19065 i1=$abc$71600$new_n19024 q=$abc$71600$new_n19066
.subckt nor4_x0 i0=$abc$71600$new_n18955 i1=$abc$71600$new_n3363 i2=$abc$71600$new_n3360 i3=$abc$71600$new_n3357 nq=$abc$71600$new_n19067
.subckt nexor2_x0 i0=$abc$71600$new_n19014 i1=$abc$71600$new_n3363 nq=$abc$71600$new_n19068
.subckt and3_x1 i0=$abc$71600$new_n19062 i1=$abc$71600$new_n18833 i2=$abc$71600$new_n18763 q=$abc$71600$new_n19069
.subckt or2_x1 i0=$abc$71600$new_n19069 i1=$abc$71600$new_n18781 q=$abc$71600$new_n19070
.subckt and21nor_x0 i0=$abc$71600$new_n18957 i1=$abc$71600$new_n19068 i2=$abc$71600$new_n19070 nq=$abc$71600$new_n19071
.subckt or21nand_x0 i0=$abc$71600$new_n18833 i1=$abc$71600$new_n19066 i2=$abc$71600$new_n19071 nq=$abc$71600$new_n19072
.subckt and2_x1 i0=$abc$71600$new_n19072 i1=$abc$71600$new_n19021 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70759
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=$abc$71600$new_n3365 q=$abc$71600$new_n19074
.subckt nor4_x0 i0=registers_m.address[6] i1=registers_m.address[5] i2=registers_m.address[4] i3=registers_m.address[3] nq=$abc$71600$new_n19075
.subckt or4_x1 i0=registers_m.address[6] i1=registers_m.address[5] i2=registers_m.address[4] i3=registers_m.address[3] q=$abc$71600$new_n19076
.subckt and2_x1 i0=$abc$71600$new_n19075 i1=$abc$71600$new_n18907 q=$abc$71600$new_n19077
.subckt nexor2_x0 i0=$abc$71600$new_n19022 i1=$abc$71600$new_n3365 nq=$abc$71600$new_n19078
.subckt and2_x1 i0=$abc$71600$new_n19078 i1=$abc$71600$new_n18761 q=$abc$71600$new_n19079
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[54] nq=$abc$71600$new_n19080
.subckt nand2_x0 i0=$abc$71600$new_n19080 i1=$abc$71600$new_n18784 nq=$abc$71600$new_n19081
.subckt or21nand_x0 i0=$abc$71600$new_n19027 i1=$abc$71600$new_n19035 i2=$abc$71600$new_n19036 nq=$abc$71600$new_n19082
.subckt and21nor_x0 i0=registers_m.pc_valid[5] i1=$abc$71600$new_n19029 i2=$abc$71600$new_n19030 nq=$abc$71600$new_n19083
.subckt or21nand_x0 i0=$abc$71600$new_n3742 i1=$abc$71600$new_n19033 i2=$abc$71600$new_n19031 nq=$abc$71600$new_n19084
.subckt nor2_x0 i0=registers_m.index[6] i1=registers_m.offset[6] nq=$abc$71600$new_n19085
.subckt nand2_x0 i0=registers_m.index[6] i1=registers_m.offset[6] nq=$abc$71600$new_n19086
.subckt xor2_x0 i0=registers_m.index[6] i1=registers_m.offset[6] q=$abc$71600$new_n19087
.subckt nexor2_x0 i0=$abc$71600$new_n19087 i1=$abc$71600$new_n3744 nq=$abc$71600$new_n19088
.subckt nexor2_x0 i0=$abc$71600$new_n19087 i1=registers_m.pc_valid[6] nq=$abc$71600$new_n19089
.subckt and2_x1 i0=$abc$71600$new_n19088 i1=$abc$71600$new_n19084 q=$abc$71600$new_n19090
.subckt nand2_x0 i0=$abc$71600$new_n19089 i1=$abc$71600$new_n19083 nq=$abc$71600$new_n19091
.subckt nexor2_x0 i0=$abc$71600$new_n19088 i1=$abc$71600$new_n19083 nq=$abc$71600$new_n19092
.subckt nexor2_x0 i0=$abc$71600$new_n19092 i1=$abc$71600$new_n19082 nq=$abc$71600$new_n19093
.subckt or21nand_x0 i0=registers_m.trap[4] i1=$abc$71600$new_n18830 i2=$abc$71600$new_n18788 nq=$abc$71600$new_n19094
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n19093 i2=$abc$71600$new_n19094 nq=$abc$71600$new_n19095
.subckt or21nand_x0 i0=$abc$71600$new_n19043 i1=$abc$71600$new_n19053 i2=$abc$71600$new_n19054 nq=$abc$71600$new_n19096
.subckt and21nor_x0 i0=registers_m.index[5] i1=$abc$71600$new_n19046 i2=$abc$71600$new_n19047 nq=$abc$71600$new_n19097
.subckt or21nand_x0 i0=$abc$71600$new_n3741 i1=$abc$71600$new_n19050 i2=$abc$71600$new_n19048 nq=$abc$71600$new_n19098
.subckt nor2_x0 i0=registers_m.offset[6] i1=registers_m.address[6] nq=$abc$71600$new_n19099
.subckt nand2_x0 i0=registers_m.offset[6] i1=registers_m.address[6] nq=$abc$71600$new_n19100
.subckt xor2_x0 i0=registers_m.offset[6] i1=registers_m.address[6] q=$abc$71600$new_n19101
.subckt nexor2_x0 i0=$abc$71600$new_n19101 i1=$abc$71600$new_n3743 nq=$abc$71600$new_n19102
.subckt nexor2_x0 i0=$abc$71600$new_n19101 i1=registers_m.index[6] nq=$abc$71600$new_n19103
.subckt and2_x1 i0=$abc$71600$new_n19102 i1=$abc$71600$new_n19098 q=$abc$71600$new_n19104
.subckt nand2_x0 i0=$abc$71600$new_n19103 i1=$abc$71600$new_n19097 nq=$abc$71600$new_n19105
.subckt nexor2_x0 i0=$abc$71600$new_n19102 i1=$abc$71600$new_n19097 nq=$abc$71600$new_n19106
.subckt or2_x1 i0=$abc$71600$new_n19106 i1=$abc$71600$new_n19096 q=$abc$71600$new_n19107
.subckt nand2_x0 i0=$abc$71600$new_n19106 i1=$abc$71600$new_n19096 nq=$abc$71600$new_n19108
.subckt nand3_x0 i0=$abc$71600$new_n19108 i1=$abc$71600$new_n19107 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19109
.subckt and21nor_x0 i0=$abc$71600$new_n3462 i1=$abc$71600$new_n18783 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19110
.subckt or21nand_x0 i0=$abc$71600$new_n19081 i1=$abc$71600$new_n19095 i2=$abc$71600$new_n19110 nq=$abc$71600$new_n19111
.subckt and2_x1 i0=$abc$71600$new_n19111 i1=$abc$71600$new_n19109 q=$abc$71600$new_n19112
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[6] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n19113
.subckt and2_x1 i0=$abc$71600$new_n19113 i1=$abc$71600$new_n18794 q=$abc$71600$new_n19114
.subckt or21nand_x0 i0=$abc$71600$new_n18790 i1=$abc$71600$new_n19112 i2=$abc$71600$new_n19114 nq=$abc$71600$new_n19115
.subckt and3_x1 i0=$abc$71600$new_n18967 i1=registers_m.address[6] i2=registers_m.address[5] q=$abc$71600$new_n19116
.subckt nand3_x0 i0=$abc$71600$new_n18967 i1=registers_m.address[6] i2=registers_m.address[5] nq=$abc$71600$new_n19117
.subckt or21nand_x0 i0=$abc$71600$new_n3363 i1=$abc$71600$new_n18968 i2=$abc$71600$new_n3365 nq=$abc$71600$new_n19118
.subckt nexor2_x0 i0=$abc$71600$new_n19061 i1=registers_m.address[6] nq=$abc$71600$new_n19119
.subckt and21nor_x0 i0=$abc$71600$new_n19119 i1=$abc$71600$new_n18793 i2=$abc$71600$new_n18761 nq=$abc$71600$new_n19120
.subckt and2_x1 i0=$abc$71600$new_n19120 i1=$abc$71600$new_n19115 q=$abc$71600$new_n19121
.subckt or21nand_x0 i0=$abc$71600$new_n19121 i1=$abc$71600$new_n19079 i2=$abc$71600$new_n18834 nq=$abc$71600$new_n19122
.subckt and4_x1 i0=$abc$71600$new_n18956 i1=registers_m.address[6] i2=registers_m.address[5] i3=registers_m.address[4] q=$abc$71600$new_n19123
.subckt nexor2_x0 i0=$abc$71600$new_n19067 i1=$abc$71600$new_n3365 nq=$abc$71600$new_n19124
.subckt and4_x1 i0=$abc$71600$new_n19118 i1=$abc$71600$new_n19117 i2=$abc$71600$new_n18833 i3=$abc$71600$new_n18763 q=$abc$71600$new_n19125
.subckt or2_x1 i0=$abc$71600$new_n19125 i1=$abc$71600$new_n18781 q=$abc$71600$new_n19126
.subckt and21nor_x0 i0=$abc$71600$new_n18957 i1=$abc$71600$new_n19124 i2=$abc$71600$new_n19126 nq=$abc$71600$new_n19127
.subckt and21nor_x0 i0=$abc$71600$new_n19127 i1=$abc$71600$new_n19122 i2=$abc$71600$new_n19074 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70761
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=$abc$71600$new_n3367 q=$abc$71600$new_n19129
.subckt nand3_x0 i0=$abc$71600$new_n19075 i1=$abc$71600$new_n18907 i2=$abc$71600$new_n3367 nq=$abc$71600$new_n19130
.subckt nexor2_x0 i0=$abc$71600$new_n19077 i1=$abc$71600$new_n3367 nq=$abc$71600$new_n19131
.subckt nand2_x0 i0=$abc$71600$new_n19131 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n19132
.subckt and21nor_x0 i0=$abc$71600$new_n19096 i1=$abc$71600$new_n19105 i2=$abc$71600$new_n19104 nq=$abc$71600$new_n19133
.subckt or21nand_x0 i0=$abc$71600$new_n3743 i1=$abc$71600$new_n19099 i2=$abc$71600$new_n19100 nq=$abc$71600$new_n19134
.subckt or2_x1 i0=registers_m.offset[7] i1=registers_m.address[7] q=$abc$71600$new_n19135
.subckt and2_x1 i0=registers_m.offset[7] i1=registers_m.address[7] q=$abc$71600$new_n19136
.subckt nand2_x0 i0=registers_m.offset[7] i1=registers_m.address[7] nq=$abc$71600$new_n19137
.subckt xor2_x0 i0=registers_m.offset[7] i1=registers_m.address[7] q=$abc$71600$new_n19138
.subckt nexor2_x0 i0=registers_m.offset[7] i1=registers_m.address[7] nq=$abc$71600$new_n19139
.subckt nexor2_x0 i0=$abc$71600$new_n19138 i1=$abc$71600$new_n3746 nq=$abc$71600$new_n19140
.subckt nexor2_x0 i0=$abc$71600$new_n19138 i1=registers_m.index[7] nq=$abc$71600$new_n19141
.subckt nor2_x0 i0=$abc$71600$new_n19140 i1=$abc$71600$new_n19134 nq=$abc$71600$new_n19142
.subckt nand2_x0 i0=$abc$71600$new_n19140 i1=$abc$71600$new_n19134 nq=$abc$71600$new_n19143
.subckt nexor2_x0 i0=$abc$71600$new_n19141 i1=$abc$71600$new_n19134 nq=$abc$71600$new_n19144
.subckt nexor2_x0 i0=$abc$71600$new_n19144 i1=$abc$71600$new_n19133 nq=$abc$71600$new_n19145
.subckt nand2_x0 i0=$abc$71600$new_n19145 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19146
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[55] nq=$abc$71600$new_n19147
.subckt nand2_x0 i0=$abc$71600$new_n19147 i1=$abc$71600$new_n18784 nq=$abc$71600$new_n19148
.subckt and21nor_x0 i0=$abc$71600$new_n19082 i1=$abc$71600$new_n19091 i2=$abc$71600$new_n19090 nq=$abc$71600$new_n19149
.subckt or21nand_x0 i0=$abc$71600$new_n3744 i1=$abc$71600$new_n19085 i2=$abc$71600$new_n19086 nq=$abc$71600$new_n19150
.subckt or2_x1 i0=registers_m.index[7] i1=registers_m.offset[7] q=$abc$71600$new_n19151
.subckt and2_x1 i0=registers_m.index[7] i1=registers_m.offset[7] q=$abc$71600$new_n19152
.subckt nand2_x0 i0=registers_m.index[7] i1=registers_m.offset[7] nq=$abc$71600$new_n19153
.subckt xor2_x0 i0=registers_m.index[7] i1=registers_m.offset[7] q=$abc$71600$new_n19154
.subckt nexor2_x0 i0=registers_m.index[7] i1=registers_m.offset[7] nq=$abc$71600$new_n19155
.subckt nexor2_x0 i0=$abc$71600$new_n19154 i1=$abc$71600$new_n3747 nq=$abc$71600$new_n19156
.subckt nor2_x0 i0=$abc$71600$new_n19156 i1=$abc$71600$new_n19150 nq=$abc$71600$new_n19157
.subckt nand2_x0 i0=$abc$71600$new_n19156 i1=$abc$71600$new_n19150 nq=$abc$71600$new_n19158
.subckt nexor2_x0 i0=$abc$71600$new_n19156 i1=$abc$71600$new_n19150 nq=$abc$71600$new_n19159
.subckt nexor2_x0 i0=$abc$71600$new_n19159 i1=$abc$71600$new_n19149 nq=$abc$71600$new_n19160
.subckt or21nand_x0 i0=registers_m.trap[5] i1=$abc$71600$new_n18830 i2=$abc$71600$new_n18788 nq=$abc$71600$new_n19161
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n19160 i2=$abc$71600$new_n19161 nq=$abc$71600$new_n19162
.subckt and21nor_x0 i0=$abc$71600$new_n3463 i1=$abc$71600$new_n18783 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19163
.subckt or21nand_x0 i0=$abc$71600$new_n19148 i1=$abc$71600$new_n19162 i2=$abc$71600$new_n19163 nq=$abc$71600$new_n19164
.subckt nand2_x0 i0=$abc$71600$new_n19164 i1=$abc$71600$new_n19146 nq=$abc$71600$new_n19165
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[7] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n19166
.subckt nand2_x0 i0=$abc$71600$new_n19166 i1=$abc$71600$new_n18794 nq=$abc$71600$new_n19167
.subckt and21nor_x0 i0=$abc$71600$new_n18791 i1=$abc$71600$new_n19165 i2=$abc$71600$new_n19167 nq=$abc$71600$new_n19168
.subckt and4_x1 i0=$abc$71600$new_n18967 i1=registers_m.address[7] i2=registers_m.address[6] i3=registers_m.address[5] q=$abc$71600$new_n19169
.subckt nand4_x0 i0=$abc$71600$new_n18967 i1=registers_m.address[7] i2=registers_m.address[6] i3=registers_m.address[5] nq=$abc$71600$new_n19170
.subckt nexor2_x0 i0=$abc$71600$new_n19116 i1=$abc$71600$new_n3367 nq=$abc$71600$new_n19171
.subckt or21nand_x0 i0=$abc$71600$new_n19171 i1=$abc$71600$new_n18794 i2=$abc$71600$new_n18762 nq=$abc$71600$new_n19172
.subckt or21nand_x0 i0=$abc$71600$new_n19172 i1=$abc$71600$new_n19168 i2=$abc$71600$new_n19132 nq=$abc$71600$new_n19173
.subckt nexor2_x0 i0=$abc$71600$new_n19123 i1=registers_m.address[7] nq=$abc$71600$new_n19174
.subckt nand2_x0 i0=$abc$71600$new_n19171 i1=$abc$71600$new_n18961 nq=$abc$71600$new_n19175
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n19174 i2=$abc$71600$new_n19175 nq=$abc$71600$new_n19176
.subckt and21nor_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n19173 i2=$abc$71600$new_n19176 nq=$abc$71600$new_n19177
.subckt and21nor_x0 i0=$abc$71600$new_n18782 i1=$abc$71600$new_n19177 i2=$abc$71600$new_n19129 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70763
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[8] nq=$abc$71600$new_n19179
.subckt and2_x1 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n18762 q=$abc$71600$new_n19180
.subckt nand2_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n18762 nq=$abc$71600$new_n19181
.subckt and4_x1 i0=$abc$71600$new_n19075 i1=$abc$71600$new_n18907 i2=$abc$71600$new_n3370 i3=$abc$71600$new_n3367 q=$abc$71600$new_n19182
.subckt nand4_x0 i0=$abc$71600$new_n19075 i1=$abc$71600$new_n18907 i2=$abc$71600$new_n3370 i3=$abc$71600$new_n3367 nq=$abc$71600$new_n19183
.subckt and2_x1 i0=$abc$71600$new_n19130 i1=registers_m.address[8] q=$abc$71600$new_n19184
.subckt nor2_x0 i0=registers_m.address[8] i1=registers_m.address[7] nq=$abc$71600$new_n19185
.subckt nand3_x0 i0=$abc$71600$new_n19185 i1=$abc$71600$new_n19075 i2=$abc$71600$new_n18907 nq=$abc$71600$new_n19186
.subckt nand2_x0 i0=$abc$71600$new_n19186 i1=$abc$71600$new_n18834 nq=$abc$71600$new_n19187
.subckt or21nand_x0 i0=$abc$71600$new_n19187 i1=$abc$71600$new_n19184 i2=$abc$71600$new_n19181 nq=$abc$71600$new_n19188
.subckt and21nor_x0 i0=registers_m.index[7] i1=$abc$71600$new_n19135 i2=$abc$71600$new_n19136 nq=$abc$71600$new_n19189
.subckt or21nand_x0 i0=$abc$71600$new_n3746 i1=$abc$71600$new_n19139 i2=$abc$71600$new_n19137 nq=$abc$71600$new_n19190
.subckt nor2_x0 i0=registers_m.offset[8] i1=registers_m.address[8] nq=$abc$71600$new_n19191
.subckt nand2_x0 i0=registers_m.offset[8] i1=registers_m.address[8] nq=$abc$71600$new_n19192
.subckt xor2_x0 i0=registers_m.offset[8] i1=registers_m.address[8] q=$abc$71600$new_n19193
.subckt nexor2_x0 i0=$abc$71600$new_n19193 i1=$abc$71600$new_n3748 nq=$abc$71600$new_n19194
.subckt and2_x1 i0=$abc$71600$new_n19194 i1=$abc$71600$new_n19190 q=$abc$71600$new_n19195
.subckt nexor2_x0 i0=$abc$71600$new_n19194 i1=$abc$71600$new_n19189 nq=$abc$71600$new_n19196
.subckt and21nor_x0 i0=$abc$71600$new_n19133 i1=$abc$71600$new_n19143 i2=$abc$71600$new_n19142 nq=$abc$71600$new_n19197
.subckt and2_x1 i0=$abc$71600$new_n19197 i1=$abc$71600$new_n19196 q=$abc$71600$new_n19198
.subckt or21nand_x0 i0=$abc$71600$new_n19197 i1=$abc$71600$new_n19196 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19199
.subckt or2_x1 i0=$abc$71600$new_n19199 i1=$abc$71600$new_n19198 q=$abc$71600$new_n19200
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[56] nq=$abc$71600$new_n19201
.subckt and2_x1 i0=$abc$71600$new_n19201 i1=$abc$71600$new_n18784 q=$abc$71600$new_n19202
.subckt or21nand_x0 i0=$abc$71600$new_n19149 i1=$abc$71600$new_n19157 i2=$abc$71600$new_n19158 nq=$abc$71600$new_n19203
.subckt and21nor_x0 i0=registers_m.pc_valid[7] i1=$abc$71600$new_n19151 i2=$abc$71600$new_n19152 nq=$abc$71600$new_n19204
.subckt or21nand_x0 i0=$abc$71600$new_n3747 i1=$abc$71600$new_n19155 i2=$abc$71600$new_n19153 nq=$abc$71600$new_n19205
.subckt nor2_x0 i0=registers_m.index[8] i1=registers_m.offset[8] nq=$abc$71600$new_n19206
.subckt nand2_x0 i0=registers_m.index[8] i1=registers_m.offset[8] nq=$abc$71600$new_n19207
.subckt xor2_x0 i0=registers_m.index[8] i1=registers_m.offset[8] q=$abc$71600$new_n19208
.subckt nexor2_x0 i0=$abc$71600$new_n19208 i1=$abc$71600$new_n3749 nq=$abc$71600$new_n19209
.subckt nexor2_x0 i0=$abc$71600$new_n19208 i1=registers_m.pc_valid[8] nq=$abc$71600$new_n19210
.subckt and2_x1 i0=$abc$71600$new_n19209 i1=$abc$71600$new_n19205 q=$abc$71600$new_n19211
.subckt nand2_x0 i0=$abc$71600$new_n19210 i1=$abc$71600$new_n19204 nq=$abc$71600$new_n19212
.subckt nexor2_x0 i0=$abc$71600$new_n19209 i1=$abc$71600$new_n19204 nq=$abc$71600$new_n19213
.subckt nexor2_x0 i0=$abc$71600$new_n19213 i1=$abc$71600$new_n19203 nq=$abc$71600$new_n19214
.subckt and2_x1 i0=$abc$71600$new_n19214 i1=$abc$71600$new_n18830 q=$abc$71600$new_n19215
.subckt or21nand_x0 i0=registers_m.trap[6] i1=$abc$71600$new_n18830 i2=$abc$71600$new_n18788 nq=$abc$71600$new_n19216
.subckt or21nand_x0 i0=$abc$71600$new_n19216 i1=$abc$71600$new_n19215 i2=$abc$71600$new_n19202 nq=$abc$71600$new_n19217
.subckt and21nor_x0 i0=$abc$71600$new_n3464 i1=$abc$71600$new_n18783 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19218
.subckt nand2_x0 i0=$abc$71600$new_n19218 i1=$abc$71600$new_n19217 nq=$abc$71600$new_n19219
.subckt and21nor_x0 i0=$abc$71600$new_n19219 i1=$abc$71600$new_n19200 i2=$abc$71600$new_n18790 nq=$abc$71600$new_n19220
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[8] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19221
.subckt or2_x1 i0=$abc$71600$new_n19221 i1=$abc$71600$new_n18793 q=$abc$71600$new_n19222
.subckt and2_x1 i0=$abc$71600$new_n19169 i1=registers_m.address[8] q=$abc$71600$new_n19223
.subckt nexor2_x0 i0=$abc$71600$new_n19169 i1=$abc$71600$new_n3370 nq=$abc$71600$new_n19224
.subckt nexor2_x0 i0=$abc$71600$new_n19169 i1=registers_m.address[8] nq=$abc$71600$new_n19225
.subckt and21nor_x0 i0=$abc$71600$new_n19225 i1=$abc$71600$new_n18793 i2=$abc$71600$new_n18761 nq=$abc$71600$new_n19226
.subckt or21nand_x0 i0=$abc$71600$new_n19220 i1=$abc$71600$new_n19222 i2=$abc$71600$new_n19226 nq=$abc$71600$new_n19227
.subckt and2_x1 i0=$abc$71600$new_n19227 i1=$abc$71600$new_n19188 q=$abc$71600$new_n19228
.subckt and21nor_x0 i0=registers_m.address[7] i1=$abc$71600$new_n19123 i2=registers_m.address[8] nq=$abc$71600$new_n19229
.subckt and3_x1 i0=$abc$71600$new_n19123 i1=registers_m.address[8] i2=registers_m.address[7] q=$abc$71600$new_n19230
.subckt nand3_x0 i0=$abc$71600$new_n19123 i1=registers_m.address[8] i2=registers_m.address[7] nq=$abc$71600$new_n19231
.subckt nand2_x0 i0=$abc$71600$new_n19231 i1=$abc$71600$new_n18764 nq=$abc$71600$new_n19232
.subckt or21nand_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n19224 i2=$abc$71600$new_n18958 nq=$abc$71600$new_n19233
.subckt or21nand_x0 i0=$abc$71600$new_n19229 i1=$abc$71600$new_n19232 i2=$abc$71600$new_n19233 nq=$abc$71600$new_n19234
.subckt nand2_x0 i0=$abc$71600$new_n19234 i1=$abc$71600$new_n18782 nq=$abc$71600$new_n19235
.subckt or21nand_x0 i0=$abc$71600$new_n19235 i1=$abc$71600$new_n19228 i2=$abc$71600$new_n19179 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70765
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=$abc$71600$new_n3372 nq=$abc$71600$new_n19237
.subckt and21nor_x0 i0=$abc$71600$new_n19203 i1=$abc$71600$new_n19212 i2=$abc$71600$new_n19211 nq=$abc$71600$new_n19238
.subckt or21nand_x0 i0=$abc$71600$new_n3749 i1=$abc$71600$new_n19206 i2=$abc$71600$new_n19207 nq=$abc$71600$new_n19239
.subckt or2_x1 i0=registers_m.index[9] i1=registers_m.offset[9] q=$abc$71600$new_n19240
.subckt and2_x1 i0=registers_m.index[9] i1=registers_m.offset[9] q=$abc$71600$new_n19241
.subckt nand2_x0 i0=registers_m.index[9] i1=registers_m.offset[9] nq=$abc$71600$new_n19242
.subckt xor2_x0 i0=registers_m.index[9] i1=registers_m.offset[9] q=$abc$71600$new_n19243
.subckt nexor2_x0 i0=registers_m.index[9] i1=registers_m.offset[9] nq=$abc$71600$new_n19244
.subckt nexor2_x0 i0=$abc$71600$new_n19243 i1=$abc$71600$new_n3752 nq=$abc$71600$new_n19245
.subckt nor2_x0 i0=$abc$71600$new_n19245 i1=$abc$71600$new_n19239 nq=$abc$71600$new_n19246
.subckt nand2_x0 i0=$abc$71600$new_n19245 i1=$abc$71600$new_n19239 nq=$abc$71600$new_n19247
.subckt nexor2_x0 i0=$abc$71600$new_n19245 i1=$abc$71600$new_n19239 nq=$abc$71600$new_n19248
.subckt nexor2_x0 i0=$abc$71600$new_n19248 i1=$abc$71600$new_n19238 nq=$abc$71600$new_n19249
.subckt or21nand_x0 i0=registers_m.trap[7] i1=$abc$71600$new_n18830 i2=$abc$71600$new_n18788 nq=$abc$71600$new_n19250
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n19249 i2=$abc$71600$new_n19250 nq=$abc$71600$new_n19251
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[57] nq=$abc$71600$new_n19252
.subckt nand2_x0 i0=$abc$71600$new_n19252 i1=$abc$71600$new_n18784 nq=$abc$71600$new_n19253
.subckt and21nor_x0 i0=$abc$71600$new_n3465 i1=$abc$71600$new_n18783 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19254
.subckt or21nand_x0 i0=$abc$71600$new_n19251 i1=$abc$71600$new_n19253 i2=$abc$71600$new_n19254 nq=$abc$71600$new_n19255
.subckt and21nor_x0 i0=$abc$71600$new_n19197 i1=$abc$71600$new_n19196 i2=$abc$71600$new_n19195 nq=$abc$71600$new_n19256
.subckt or21nand_x0 i0=$abc$71600$new_n3748 i1=$abc$71600$new_n19191 i2=$abc$71600$new_n19192 nq=$abc$71600$new_n19257
.subckt or2_x1 i0=registers_m.offset[9] i1=registers_m.address[9] q=$abc$71600$new_n19258
.subckt and2_x1 i0=registers_m.offset[9] i1=registers_m.address[9] q=$abc$71600$new_n19259
.subckt nand2_x0 i0=registers_m.offset[9] i1=registers_m.address[9] nq=$abc$71600$new_n19260
.subckt xor2_x0 i0=registers_m.offset[9] i1=registers_m.address[9] q=$abc$71600$new_n19261
.subckt nexor2_x0 i0=registers_m.offset[9] i1=registers_m.address[9] nq=$abc$71600$new_n19262
.subckt nexor2_x0 i0=$abc$71600$new_n19261 i1=$abc$71600$new_n3751 nq=$abc$71600$new_n19263
.subckt nexor2_x0 i0=$abc$71600$new_n19261 i1=registers_m.index[9] nq=$abc$71600$new_n19264
.subckt nand2_x0 i0=$abc$71600$new_n19263 i1=$abc$71600$new_n19257 nq=$abc$71600$new_n19265
.subckt nor2_x0 i0=$abc$71600$new_n19263 i1=$abc$71600$new_n19257 nq=$abc$71600$new_n19266
.subckt nexor2_x0 i0=$abc$71600$new_n19264 i1=$abc$71600$new_n19257 nq=$abc$71600$new_n19267
.subckt nexor2_x0 i0=$abc$71600$new_n19267 i1=$abc$71600$new_n19256 nq=$abc$71600$new_n19268
.subckt and21nor_x0 i0=$abc$71600$new_n19268 i1=$abc$71600$new_n18812 i2=$abc$71600$new_n18790 nq=$abc$71600$new_n19269
.subckt nand2_x0 i0=$abc$71600$new_n19269 i1=$abc$71600$new_n19255 nq=$abc$71600$new_n19270
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=$abc$71600$new_n3719 i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19271
.subckt nor2_x0 i0=$abc$71600$new_n19271 i1=$abc$71600$new_n18793 nq=$abc$71600$new_n19272
.subckt or21nand_x0 i0=$abc$71600$new_n3370 i1=$abc$71600$new_n19170 i2=$abc$71600$new_n3372 nq=$abc$71600$new_n19273
.subckt and3_x1 i0=$abc$71600$new_n19169 i1=registers_m.address[9] i2=registers_m.address[8] q=$abc$71600$new_n19274
.subckt nand3_x0 i0=$abc$71600$new_n19169 i1=registers_m.address[9] i2=registers_m.address[8] nq=$abc$71600$new_n19275
.subckt nand3_x0 i0=$abc$71600$new_n19275 i1=$abc$71600$new_n19273 i2=$abc$71600$new_n18793 nq=$abc$71600$new_n19276
.subckt nand2_x0 i0=$abc$71600$new_n19276 i1=$abc$71600$new_n18762 nq=$abc$71600$new_n19277
.subckt and21nor_x0 i0=$abc$71600$new_n19270 i1=$abc$71600$new_n19272 i2=$abc$71600$new_n19277 nq=$abc$71600$new_n19278
.subckt nand2_x0 i0=$abc$71600$new_n19182 i1=$abc$71600$new_n3372 nq=$abc$71600$new_n19279
.subckt and4_x1 i0=$abc$71600$new_n19185 i1=$abc$71600$new_n19075 i2=$abc$71600$new_n18907 i3=$abc$71600$new_n3372 q=$abc$71600$new_n19280
.subckt and21nor_x0 i0=registers_m.address[9] i1=$abc$71600$new_n19183 i2=$abc$71600$new_n18762 nq=$abc$71600$new_n19281
.subckt and2_x1 i0=$abc$71600$new_n19281 i1=$abc$71600$new_n19279 q=$abc$71600$new_n19282
.subckt or2_x1 i0=$abc$71600$new_n19282 i1=$abc$71600$new_n18833 q=$abc$71600$new_n19283
.subckt mux2_x1 cmd=$abc$71600$new_n18763 i0=$abc$71600$new_n19230 i1=$abc$71600$new_n19223 q=$abc$71600$new_n19284
.subckt nexor2_x0 i0=$abc$71600$new_n19284 i1=$abc$71600$new_n3372 nq=$abc$71600$new_n19285
.subckt and21nor_x0 i0=$abc$71600$new_n19285 i1=$abc$71600$new_n18833 i2=$abc$71600$new_n18781 nq=$abc$71600$new_n19286
.subckt or21nand_x0 i0=$abc$71600$new_n19278 i1=$abc$71600$new_n19283 i2=$abc$71600$new_n19286 nq=$abc$71600$new_n19287
.subckt and2_x1 i0=$abc$71600$new_n19287 i1=$abc$71600$new_n19237 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70767
.subckt and21nor_x0 i0=registers_m.pc_valid[9] i1=$abc$71600$new_n19240 i2=$abc$71600$new_n19241 nq=$abc$71600$new_n19289
.subckt or21nand_x0 i0=$abc$71600$new_n3752 i1=$abc$71600$new_n19244 i2=$abc$71600$new_n19242 nq=$abc$71600$new_n19290
.subckt nor2_x0 i0=registers_m.index[10] i1=registers_m.offset[10] nq=$abc$71600$new_n19291
.subckt nand2_x0 i0=registers_m.index[10] i1=registers_m.offset[10] nq=$abc$71600$new_n19292
.subckt xor2_x0 i0=registers_m.index[10] i1=registers_m.offset[10] q=$abc$71600$new_n19293
.subckt nexor2_x0 i0=$abc$71600$new_n19293 i1=$abc$71600$new_n3755 nq=$abc$71600$new_n19294
.subckt nexor2_x0 i0=$abc$71600$new_n19293 i1=registers_m.pc_valid[10] nq=$abc$71600$new_n19295
.subckt and2_x1 i0=$abc$71600$new_n19294 i1=$abc$71600$new_n19290 q=$abc$71600$new_n19296
.subckt nand2_x0 i0=$abc$71600$new_n19295 i1=$abc$71600$new_n19289 nq=$abc$71600$new_n19297
.subckt nexor2_x0 i0=$abc$71600$new_n19294 i1=$abc$71600$new_n19290 nq=$abc$71600$new_n19298
.subckt or21nand_x0 i0=$abc$71600$new_n19238 i1=$abc$71600$new_n19246 i2=$abc$71600$new_n19247 nq=$abc$71600$new_n19299
.subckt nexor2_x0 i0=$abc$71600$new_n19299 i1=$abc$71600$new_n19298 nq=$abc$71600$new_n19300
.subckt and2_x1 i0=$abc$71600$new_n19300 i1=$abc$71600$new_n18830 q=$abc$71600$new_n19301
.subckt and21nor_x0 i0=registers_m.index[9] i1=$abc$71600$new_n19258 i2=$abc$71600$new_n19259 nq=$abc$71600$new_n19302
.subckt or21nand_x0 i0=$abc$71600$new_n3751 i1=$abc$71600$new_n19262 i2=$abc$71600$new_n19260 nq=$abc$71600$new_n19303
.subckt or2_x1 i0=registers_m.offset[10] i1=registers_m.address[10] q=$abc$71600$new_n19304
.subckt and2_x1 i0=registers_m.offset[10] i1=registers_m.address[10] q=$abc$71600$new_n19305
.subckt nand2_x0 i0=registers_m.offset[10] i1=registers_m.address[10] nq=$abc$71600$new_n19306
.subckt xor2_x0 i0=registers_m.offset[10] i1=registers_m.address[10] q=$abc$71600$new_n19307
.subckt nexor2_x0 i0=registers_m.offset[10] i1=registers_m.address[10] nq=$abc$71600$new_n19308
.subckt nexor2_x0 i0=$abc$71600$new_n19307 i1=$abc$71600$new_n3754 nq=$abc$71600$new_n19309
.subckt nexor2_x0 i0=$abc$71600$new_n19307 i1=registers_m.index[10] nq=$abc$71600$new_n19310
.subckt and2_x1 i0=$abc$71600$new_n19309 i1=$abc$71600$new_n19303 q=$abc$71600$new_n19311
.subckt nand2_x0 i0=$abc$71600$new_n19310 i1=$abc$71600$new_n19302 nq=$abc$71600$new_n19312
.subckt nexor2_x0 i0=$abc$71600$new_n19309 i1=$abc$71600$new_n19303 nq=$abc$71600$new_n19313
.subckt or21nand_x0 i0=$abc$71600$new_n19256 i1=$abc$71600$new_n19266 i2=$abc$71600$new_n19265 nq=$abc$71600$new_n19314
.subckt nexor2_x0 i0=$abc$71600$new_n19314 i1=$abc$71600$new_n19313 nq=$abc$71600$new_n19315
.subckt and2_x1 i0=$abc$71600$new_n19315 i1=$abc$71600$new_n18812 q=$abc$71600$new_n19316
.subckt nand4_x0 i0=$abc$71600$new_n19123 i1=registers_m.address[9] i2=registers_m.address[8] i3=registers_m.address[7] nq=$abc$71600$new_n19317
.subckt and2_x1 i0=$abc$71600$new_n19317 i1=$abc$71600$new_n3374 q=$abc$71600$new_n19318
.subckt or21nand_x0 i0=$abc$71600$new_n3374 i1=$abc$71600$new_n19317 i2=$abc$71600$new_n18764 nq=$abc$71600$new_n19319
.subckt and4_x1 i0=$abc$71600$new_n19169 i1=registers_m.address[10] i2=registers_m.address[9] i3=registers_m.address[8] q=$abc$71600$new_n19320
.subckt nand4_x0 i0=$abc$71600$new_n19169 i1=registers_m.address[10] i2=registers_m.address[9] i3=registers_m.address[8] nq=$abc$71600$new_n19321
.subckt nexor2_x0 i0=$abc$71600$new_n19274 i1=$abc$71600$new_n3374 nq=$abc$71600$new_n19322
.subckt nand2_x0 i0=$abc$71600$new_n19322 i1=$abc$71600$new_n18763 nq=$abc$71600$new_n19323
.subckt or21nand_x0 i0=$abc$71600$new_n19318 i1=$abc$71600$new_n19319 i2=$abc$71600$new_n19323 nq=$abc$71600$new_n19324
.subckt or2_x1 i0=registers_m.address[10] i1=registers_m.address[9] q=$abc$71600$new_n19325
.subckt nexor2_x0 i0=$abc$71600$new_n19280 i1=$abc$71600$new_n3374 nq=$abc$71600$new_n19326
.subckt nand2_x0 i0=$abc$71600$new_n19326 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n19327
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[10] nq=$abc$71600$new_n19328
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[58] nq=$abc$71600$new_n19329
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[10] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19330
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[74] i1=$abc$71600$new_n18783 i2=$abc$71600$new_n19330 nq=$abc$71600$new_n19331
.subckt nand2_x0 i0=$abc$71600$new_n19331 i1=$abc$71600$new_n19329 nq=$abc$71600$new_n19332
.subckt and21nor_x0 i0=$abc$71600$new_n18793 i1=$abc$71600$new_n19322 i2=$abc$71600$new_n19332 nq=$abc$71600$new_n19333
.subckt nand2_x0 i0=$abc$71600$new_n19333 i1=$abc$71600$new_n19328 nq=$abc$71600$new_n19334
.subckt and21nor_x0 i0=$abc$71600$new_n18833 i1=$abc$71600$new_n19324 i2=$abc$71600$new_n19334 nq=$abc$71600$new_n19335
.subckt nand2_x0 i0=$abc$71600$new_n19335 i1=$abc$71600$new_n19327 nq=$abc$71600$new_n19336
.subckt or3_x1 i0=$abc$71600$new_n19336 i1=$abc$71600$new_n19316 i2=$abc$71600$new_n19301 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70769
.subckt or21nand_x0 i0=$abc$71600$new_n3755 i1=$abc$71600$new_n19291 i2=$abc$71600$new_n19292 nq=$abc$71600$new_n19338
.subckt or2_x1 i0=registers_m.index[11] i1=registers_m.offset[11] q=$abc$71600$new_n19339
.subckt and2_x1 i0=registers_m.index[11] i1=registers_m.offset[11] q=$abc$71600$new_n19340
.subckt nand2_x0 i0=registers_m.index[11] i1=registers_m.offset[11] nq=$abc$71600$new_n19341
.subckt xor2_x0 i0=registers_m.index[11] i1=registers_m.offset[11] q=$abc$71600$new_n19342
.subckt nexor2_x0 i0=registers_m.index[11] i1=registers_m.offset[11] nq=$abc$71600$new_n19343
.subckt nexor2_x0 i0=$abc$71600$new_n19342 i1=$abc$71600$new_n3757 nq=$abc$71600$new_n19344
.subckt nexor2_x0 i0=$abc$71600$new_n19342 i1=registers_m.pc_valid[11] nq=$abc$71600$new_n19345
.subckt nand2_x0 i0=$abc$71600$new_n19344 i1=$abc$71600$new_n19338 nq=$abc$71600$new_n19346
.subckt nor2_x0 i0=$abc$71600$new_n19344 i1=$abc$71600$new_n19338 nq=$abc$71600$new_n19347
.subckt nexor2_x0 i0=$abc$71600$new_n19345 i1=$abc$71600$new_n19338 nq=$abc$71600$new_n19348
.subckt and21nor_x0 i0=$abc$71600$new_n19299 i1=$abc$71600$new_n19297 i2=$abc$71600$new_n19296 nq=$abc$71600$new_n19349
.subckt nexor2_x0 i0=$abc$71600$new_n19349 i1=$abc$71600$new_n19348 nq=$abc$71600$new_n19350
.subckt nand2_x0 i0=$abc$71600$new_n19350 i1=$abc$71600$new_n18830 nq=$abc$71600$new_n19351
.subckt and21nor_x0 i0=$abc$71600$new_n19314 i1=$abc$71600$new_n19312 i2=$abc$71600$new_n19311 nq=$abc$71600$new_n19352
.subckt and21nor_x0 i0=registers_m.index[10] i1=$abc$71600$new_n19304 i2=$abc$71600$new_n19305 nq=$abc$71600$new_n19353
.subckt or21nand_x0 i0=$abc$71600$new_n3754 i1=$abc$71600$new_n19308 i2=$abc$71600$new_n19306 nq=$abc$71600$new_n19354
.subckt or2_x1 i0=registers_m.offset[11] i1=registers_m.address[11] q=$abc$71600$new_n19355
.subckt and2_x1 i0=registers_m.offset[11] i1=registers_m.address[11] q=$abc$71600$new_n19356
.subckt nand2_x0 i0=registers_m.offset[11] i1=registers_m.address[11] nq=$abc$71600$new_n19357
.subckt xor2_x0 i0=registers_m.offset[11] i1=registers_m.address[11] q=$abc$71600$new_n19358
.subckt nexor2_x0 i0=registers_m.offset[11] i1=registers_m.address[11] nq=$abc$71600$new_n19359
.subckt nexor2_x0 i0=$abc$71600$new_n19358 i1=$abc$71600$new_n3756 nq=$abc$71600$new_n19360
.subckt nexor2_x0 i0=$abc$71600$new_n19358 i1=registers_m.index[11] nq=$abc$71600$new_n19361
.subckt and2_x1 i0=$abc$71600$new_n19361 i1=$abc$71600$new_n19353 q=$abc$71600$new_n19362
.subckt nand2_x0 i0=$abc$71600$new_n19360 i1=$abc$71600$new_n19354 nq=$abc$71600$new_n19363
.subckt nexor2_x0 i0=$abc$71600$new_n19360 i1=$abc$71600$new_n19353 nq=$abc$71600$new_n19364
.subckt nexor2_x0 i0=$abc$71600$new_n19364 i1=$abc$71600$new_n19352 nq=$abc$71600$new_n19365
.subckt nand2_x0 i0=$abc$71600$new_n19365 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19366
.subckt nand2_x0 i0=$abc$71600$new_n19321 i1=$abc$71600$new_n18763 nq=$abc$71600$new_n19367
.subckt and2_x1 i0=$abc$71600$new_n19367 i1=$abc$71600$new_n19319 q=$abc$71600$new_n19368
.subckt nexor2_x0 i0=$abc$71600$new_n19368 i1=$abc$71600$new_n3377 nq=$abc$71600$new_n19369
.subckt nor4_x0 i0=registers_m.address[10] i1=registers_m.address[9] i2=registers_m.address[8] i3=registers_m.address[7] nq=$abc$71600$new_n19370
.subckt and3_x1 i0=$abc$71600$new_n19370 i1=$abc$71600$new_n19075 i2=$abc$71600$new_n18907 q=$abc$71600$new_n19371
.subckt and3_x1 i0=$abc$71600$new_n19280 i1=$abc$71600$new_n3377 i2=$abc$71600$new_n3374 q=$abc$71600$new_n19372
.subckt nexor2_x0 i0=$abc$71600$new_n19371 i1=registers_m.address[11] nq=$abc$71600$new_n19373
.subckt and2_x1 i0=$abc$71600$new_n19320 i1=registers_m.address[11] q=$abc$71600$new_n19374
.subckt nexor2_x0 i0=$abc$71600$new_n19320 i1=$abc$71600$new_n3377 nq=$abc$71600$new_n19375
.subckt nand2_x0 i0=$abc$71600$new_n19375 i1=$abc$71600$new_n18793 nq=$abc$71600$new_n19376
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[11] nq=$abc$71600$new_n19377
.subckt nand2_x0 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n19378
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[59] q=$abc$71600$new_n19379
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[11] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19380
.subckt nor2_x0 i0=$abc$71600$new_n19380 i1=$abc$71600$new_n19379 nq=$abc$71600$new_n19381
.subckt and3_x1 i0=$abc$71600$new_n19381 i1=$abc$71600$new_n19378 i2=$abc$71600$new_n19377 q=$abc$71600$new_n19382
.subckt and2_x1 i0=$abc$71600$new_n19382 i1=$abc$71600$new_n19376 q=$abc$71600$new_n19383
.subckt or21nand_x0 i0=$abc$71600$new_n18762 i1=$abc$71600$new_n19373 i2=$abc$71600$new_n19383 nq=$abc$71600$new_n19384
.subckt and21nor_x0 i0=$abc$71600$new_n18833 i1=$abc$71600$new_n19369 i2=$abc$71600$new_n19384 nq=$abc$71600$new_n19385
.subckt nand3_x0 i0=$abc$71600$new_n19385 i1=$abc$71600$new_n19366 i2=$abc$71600$new_n19351 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70771
.subckt and21nor_x0 i0=registers_m.index[11] i1=$abc$71600$new_n19355 i2=$abc$71600$new_n19356 nq=$abc$71600$new_n19387
.subckt or21nand_x0 i0=$abc$71600$new_n3756 i1=$abc$71600$new_n19359 i2=$abc$71600$new_n19357 nq=$abc$71600$new_n19388
.subckt or2_x1 i0=registers_m.offset[12] i1=registers_m.address[12] q=$abc$71600$new_n19389
.subckt and2_x1 i0=registers_m.offset[12] i1=registers_m.address[12] q=$abc$71600$new_n19390
.subckt nand2_x0 i0=registers_m.offset[12] i1=registers_m.address[12] nq=$abc$71600$new_n19391
.subckt xor2_x0 i0=registers_m.offset[12] i1=registers_m.address[12] q=$abc$71600$new_n19392
.subckt nexor2_x0 i0=registers_m.offset[12] i1=registers_m.address[12] nq=$abc$71600$new_n19393
.subckt nexor2_x0 i0=$abc$71600$new_n19392 i1=$abc$71600$new_n3758 nq=$abc$71600$new_n19394
.subckt nexor2_x0 i0=$abc$71600$new_n19392 i1=registers_m.index[12] nq=$abc$71600$new_n19395
.subckt and2_x1 i0=$abc$71600$new_n19394 i1=$abc$71600$new_n19388 q=$abc$71600$new_n19396
.subckt nand2_x0 i0=$abc$71600$new_n19395 i1=$abc$71600$new_n19387 nq=$abc$71600$new_n19397
.subckt nexor2_x0 i0=$abc$71600$new_n19394 i1=$abc$71600$new_n19388 nq=$abc$71600$new_n19398
.subckt or21nand_x0 i0=$abc$71600$new_n19352 i1=$abc$71600$new_n19362 i2=$abc$71600$new_n19363 nq=$abc$71600$new_n19399
.subckt nexor2_x0 i0=$abc$71600$new_n19399 i1=$abc$71600$new_n19398 nq=$abc$71600$new_n19400
.subckt nand2_x0 i0=$abc$71600$new_n19400 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19401
.subckt or21nand_x0 i0=$abc$71600$new_n19349 i1=$abc$71600$new_n19347 i2=$abc$71600$new_n19346 nq=$abc$71600$new_n19402
.subckt and21nor_x0 i0=registers_m.pc_valid[11] i1=$abc$71600$new_n19339 i2=$abc$71600$new_n19340 nq=$abc$71600$new_n19403
.subckt or21nand_x0 i0=$abc$71600$new_n3757 i1=$abc$71600$new_n19343 i2=$abc$71600$new_n19341 nq=$abc$71600$new_n19404
.subckt nor2_x0 i0=registers_m.index[12] i1=registers_m.offset[12] nq=$abc$71600$new_n19405
.subckt or2_x1 i0=registers_m.index[12] i1=registers_m.offset[12] q=$abc$71600$new_n19406
.subckt and2_x1 i0=registers_m.index[12] i1=registers_m.offset[12] q=$abc$71600$new_n19407
.subckt nand2_x0 i0=registers_m.index[12] i1=registers_m.offset[12] nq=$abc$71600$new_n19408
.subckt xor2_x0 i0=registers_m.index[12] i1=registers_m.offset[12] q=$abc$71600$new_n19409
.subckt nexor2_x0 i0=$abc$71600$new_n19409 i1=$abc$71600$new_n3759 nq=$abc$71600$new_n19410
.subckt nand2_x0 i0=$abc$71600$new_n19410 i1=$abc$71600$new_n19404 nq=$abc$71600$new_n19411
.subckt nexor2_x0 i0=$abc$71600$new_n19410 i1=$abc$71600$new_n19403 nq=$abc$71600$new_n19412
.subckt and2_x1 i0=$abc$71600$new_n19412 i1=$abc$71600$new_n19402 q=$abc$71600$new_n19413
.subckt nor2_x0 i0=$abc$71600$new_n19412 i1=$abc$71600$new_n19402 nq=$abc$71600$new_n19414
.subckt or3_x1 i0=$abc$71600$new_n19414 i1=$abc$71600$new_n19413 i2=$abc$71600$new_n18831 q=$abc$71600$new_n19415
.subckt nor3_x0 i0=$abc$71600$new_n19317 i1=$abc$71600$new_n3377 i2=$abc$71600$new_n3374 nq=$abc$71600$new_n19416
.subckt or4_x1 i0=$abc$71600$new_n19317 i1=$abc$71600$new_n3379 i2=$abc$71600$new_n3377 i3=$abc$71600$new_n3374 q=$abc$71600$new_n19417
.subckt nexor2_x0 i0=$abc$71600$new_n19416 i1=$abc$71600$new_n3379 nq=$abc$71600$new_n19418
.subckt nexor2_x0 i0=$abc$71600$new_n19372 i1=$abc$71600$new_n3379 nq=$abc$71600$new_n19419
.subckt nand2_x0 i0=$abc$71600$new_n19419 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n19420
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[60] q=$abc$71600$new_n19421
.subckt nand2_x0 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n19422
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[12] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19423
.subckt nor2_x0 i0=$abc$71600$new_n19423 i1=$abc$71600$new_n19421 nq=$abc$71600$new_n19424
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[12] nq=$abc$71600$new_n19425
.subckt and21nor_x0 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n18833 i2=$abc$71600$new_n18793 nq=$abc$71600$new_n19426
.subckt or21nand_x0 i0=$abc$71600$new_n18764 i1=$abc$71600$new_n18834 i2=$abc$71600$new_n18794 nq=$abc$71600$new_n19427
.subckt and3_x1 i0=$abc$71600$new_n19320 i1=registers_m.address[12] i2=registers_m.address[11] q=$abc$71600$new_n19428
.subckt nand3_x0 i0=$abc$71600$new_n19320 i1=registers_m.address[12] i2=registers_m.address[11] nq=$abc$71600$new_n19429
.subckt nexor2_x0 i0=$abc$71600$new_n19374 i1=registers_m.address[12] nq=$abc$71600$new_n19430
.subckt and3_x1 i0=$abc$71600$new_n19425 i1=$abc$71600$new_n19424 i2=$abc$71600$new_n19422 q=$abc$71600$new_n19431
.subckt or21nand_x0 i0=$abc$71600$new_n19426 i1=$abc$71600$new_n19430 i2=$abc$71600$new_n19431 nq=$abc$71600$new_n19432
.subckt and21nor_x0 i0=$abc$71600$new_n18957 i1=$abc$71600$new_n19418 i2=$abc$71600$new_n19432 nq=$abc$71600$new_n19433
.subckt and2_x1 i0=$abc$71600$new_n19433 i1=$abc$71600$new_n19420 q=$abc$71600$new_n19434
.subckt nand3_x0 i0=$abc$71600$new_n19434 i1=$abc$71600$new_n19415 i2=$abc$71600$new_n19401 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70773
.subckt and21nor_x0 i0=$abc$71600$new_n19399 i1=$abc$71600$new_n19397 i2=$abc$71600$new_n19396 nq=$abc$71600$new_n19436
.subckt and21nor_x0 i0=registers_m.index[12] i1=$abc$71600$new_n19389 i2=$abc$71600$new_n19390 nq=$abc$71600$new_n19437
.subckt or21nand_x0 i0=$abc$71600$new_n3758 i1=$abc$71600$new_n19393 i2=$abc$71600$new_n19391 nq=$abc$71600$new_n19438
.subckt or2_x1 i0=registers_m.offset[13] i1=registers_m.address[13] q=$abc$71600$new_n19439
.subckt and2_x1 i0=registers_m.offset[13] i1=registers_m.address[13] q=$abc$71600$new_n19440
.subckt nand2_x0 i0=registers_m.offset[13] i1=registers_m.address[13] nq=$abc$71600$new_n19441
.subckt xor2_x0 i0=registers_m.offset[13] i1=registers_m.address[13] q=$abc$71600$new_n19442
.subckt nexor2_x0 i0=registers_m.offset[13] i1=registers_m.address[13] nq=$abc$71600$new_n19443
.subckt nexor2_x0 i0=$abc$71600$new_n19442 i1=$abc$71600$new_n3760 nq=$abc$71600$new_n19444
.subckt nexor2_x0 i0=$abc$71600$new_n19442 i1=registers_m.index[13] nq=$abc$71600$new_n19445
.subckt nand2_x0 i0=$abc$71600$new_n19444 i1=$abc$71600$new_n19438 nq=$abc$71600$new_n19446
.subckt and2_x1 i0=$abc$71600$new_n19445 i1=$abc$71600$new_n19437 q=$abc$71600$new_n19447
.subckt nexor2_x0 i0=$abc$71600$new_n19444 i1=$abc$71600$new_n19437 nq=$abc$71600$new_n19448
.subckt nexor2_x0 i0=$abc$71600$new_n19448 i1=$abc$71600$new_n19436 nq=$abc$71600$new_n19449
.subckt and2_x1 i0=$abc$71600$new_n19449 i1=$abc$71600$new_n18812 q=$abc$71600$new_n19450
.subckt and21nor_x0 i0=registers_m.pc_valid[12] i1=$abc$71600$new_n19406 i2=$abc$71600$new_n19407 nq=$abc$71600$new_n19451
.subckt or21nand_x0 i0=$abc$71600$new_n3759 i1=$abc$71600$new_n19405 i2=$abc$71600$new_n19408 nq=$abc$71600$new_n19452
.subckt or2_x1 i0=registers_m.index[13] i1=registers_m.offset[13] q=$abc$71600$new_n19453
.subckt and2_x1 i0=registers_m.index[13] i1=registers_m.offset[13] q=$abc$71600$new_n19454
.subckt nand2_x0 i0=registers_m.index[13] i1=registers_m.offset[13] nq=$abc$71600$new_n19455
.subckt xor2_x0 i0=registers_m.index[13] i1=registers_m.offset[13] q=$abc$71600$new_n19456
.subckt nexor2_x0 i0=registers_m.index[13] i1=registers_m.offset[13] nq=$abc$71600$new_n19457
.subckt nexor2_x0 i0=$abc$71600$new_n19456 i1=$abc$71600$new_n3761 nq=$abc$71600$new_n19458
.subckt nand2_x0 i0=$abc$71600$new_n19458 i1=$abc$71600$new_n19452 nq=$abc$71600$new_n19459
.subckt nexor2_x0 i0=$abc$71600$new_n19458 i1=$abc$71600$new_n19451 nq=$abc$71600$new_n19460
.subckt nexor2_x0 i0=$abc$71600$new_n19458 i1=$abc$71600$new_n19452 nq=$abc$71600$new_n19461
.subckt nand2_x0 i0=$abc$71600$new_n19461 i1=$abc$71600$new_n19411 nq=$abc$71600$new_n19462
.subckt and21nor_x0 i0=$abc$71600$new_n19402 i1=$abc$71600$new_n19412 i2=$abc$71600$new_n19462 nq=$abc$71600$new_n19463
.subckt and3_x1 i0=$abc$71600$new_n19460 i1=$abc$71600$new_n19412 i2=$abc$71600$new_n19402 q=$abc$71600$new_n19464
.subckt or21nand_x0 i0=$abc$71600$new_n19461 i1=$abc$71600$new_n19411 i2=$abc$71600$new_n18830 nq=$abc$71600$new_n19465
.subckt or2_x1 i0=$abc$71600$new_n19465 i1=$abc$71600$new_n19463 q=$abc$71600$new_n19466
.subckt mux2_x1 cmd=$abc$71600$new_n18764 i0=$abc$71600$new_n19429 i1=$abc$71600$new_n19417 q=$abc$71600$new_n19467
.subckt nexor2_x0 i0=$abc$71600$new_n19467 i1=registers_m.address[13] nq=$abc$71600$new_n19468
.subckt and2_x1 i0=$abc$71600$new_n19468 i1=$abc$71600$new_n18833 q=$abc$71600$new_n19469
.subckt and4_x1 i0=$abc$71600$new_n19320 i1=registers_m.address[13] i2=registers_m.address[12] i3=registers_m.address[11] q=$abc$71600$new_n19470
.subckt nexor2_x0 i0=$abc$71600$new_n19428 i1=registers_m.address[13] nq=$abc$71600$new_n19471
.subckt or2_x1 i0=$abc$71600$new_n19471 i1=$abc$71600$new_n18794 q=$abc$71600$new_n19472
.subckt or4_x1 i0=registers_m.address[12] i1=registers_m.address[11] i2=registers_m.address[8] i3=registers_m.address[7] q=$abc$71600$new_n19473
.subckt nor3_x0 i0=$abc$71600$new_n19473 i1=$abc$71600$new_n19325 i2=$abc$71600$new_n19076 nq=$abc$71600$new_n19474
.subckt or3_x1 i0=$abc$71600$new_n19473 i1=$abc$71600$new_n19325 i2=$abc$71600$new_n19076 q=$abc$71600$new_n19475
.subckt and2_x1 i0=$abc$71600$new_n19474 i1=$abc$71600$new_n18907 q=$abc$71600$new_n19476
.subckt nor3_x0 i0=registers_m.address[11] i1=registers_m.address[2] i2=registers_m.address[1] nq=$abc$71600$new_n19477
.subckt nand4_x0 i0=$abc$71600$new_n19477 i1=$abc$71600$new_n19370 i2=$abc$71600$new_n19075 i3=$abc$71600$new_n3379 nq=$abc$71600$new_n19478
.subckt or3_x1 i0=$abc$71600$new_n19475 i1=$abc$71600$new_n18896 i2=$abc$71600$new_n18842 q=$abc$71600$new_n19479
.subckt mux2_x1 cmd=$abc$71600$new_n18763 i0=$abc$71600$new_n19479 i1=$abc$71600$new_n19478 q=$abc$71600$new_n19480
.subckt and3_x1 i0=$abc$71600$new_n19474 i1=$abc$71600$new_n18907 i2=$abc$71600$new_n3381 q=$abc$71600$new_n19481
.subckt nexor2_x0 i0=$abc$71600$new_n19476 i1=$abc$71600$new_n3381 nq=$abc$71600$new_n19482
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[13] q=$abc$71600$new_n19483
.subckt and2_x1 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n19484
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[61] q=$abc$71600$new_n19485
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[13] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19486
.subckt or2_x1 i0=$abc$71600$new_n19486 i1=$abc$71600$new_n19485 q=$abc$71600$new_n19487
.subckt or3_x1 i0=$abc$71600$new_n19487 i1=$abc$71600$new_n19484 i2=$abc$71600$new_n19483 q=$abc$71600$new_n19488
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19482 i2=$abc$71600$new_n19488 nq=$abc$71600$new_n19489
.subckt and2_x1 i0=$abc$71600$new_n19489 i1=$abc$71600$new_n19472 q=$abc$71600$new_n19490
.subckt or21nand_x0 i0=$abc$71600$new_n19464 i1=$abc$71600$new_n19466 i2=$abc$71600$new_n19490 nq=$abc$71600$new_n19491
.subckt or3_x1 i0=$abc$71600$new_n19491 i1=$abc$71600$new_n19469 i2=$abc$71600$new_n19450 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70775
.subckt and21nor_x0 i0=registers_m.index[13] i1=$abc$71600$new_n19439 i2=$abc$71600$new_n19440 nq=$abc$71600$new_n19493
.subckt or21nand_x0 i0=$abc$71600$new_n3760 i1=$abc$71600$new_n19443 i2=$abc$71600$new_n19441 nq=$abc$71600$new_n19494
.subckt or2_x1 i0=registers_m.offset[14] i1=registers_m.address[14] q=$abc$71600$new_n19495
.subckt and2_x1 i0=registers_m.offset[14] i1=registers_m.address[14] q=$abc$71600$new_n19496
.subckt nand2_x0 i0=registers_m.offset[14] i1=registers_m.address[14] nq=$abc$71600$new_n19497
.subckt xor2_x0 i0=registers_m.offset[14] i1=registers_m.address[14] q=$abc$71600$new_n19498
.subckt nexor2_x0 i0=registers_m.offset[14] i1=registers_m.address[14] nq=$abc$71600$new_n19499
.subckt nexor2_x0 i0=$abc$71600$new_n19498 i1=$abc$71600$new_n3762 nq=$abc$71600$new_n19500
.subckt and2_x1 i0=$abc$71600$new_n19500 i1=$abc$71600$new_n19494 q=$abc$71600$new_n19501
.subckt nexor2_x0 i0=$abc$71600$new_n19500 i1=$abc$71600$new_n19493 nq=$abc$71600$new_n19502
.subckt or21nand_x0 i0=$abc$71600$new_n19436 i1=$abc$71600$new_n19447 i2=$abc$71600$new_n19446 nq=$abc$71600$new_n19503
.subckt and2_x1 i0=$abc$71600$new_n19503 i1=$abc$71600$new_n19502 q=$abc$71600$new_n19504
.subckt or21nand_x0 i0=$abc$71600$new_n19503 i1=$abc$71600$new_n19502 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n19505
.subckt or2_x1 i0=$abc$71600$new_n19505 i1=$abc$71600$new_n19504 q=$abc$71600$new_n19506
.subckt or21nand_x0 i0=$abc$71600$new_n19411 i1=$abc$71600$new_n19461 i2=$abc$71600$new_n19459 nq=$abc$71600$new_n19507
.subckt nor2_x0 i0=$abc$71600$new_n19507 i1=$abc$71600$new_n19464 nq=$abc$71600$new_n19508
.subckt and21nor_x0 i0=registers_m.pc_valid[13] i1=$abc$71600$new_n19453 i2=$abc$71600$new_n19454 nq=$abc$71600$new_n19509
.subckt or21nand_x0 i0=$abc$71600$new_n3761 i1=$abc$71600$new_n19457 i2=$abc$71600$new_n19455 nq=$abc$71600$new_n19510
.subckt nor2_x0 i0=registers_m.index[14] i1=registers_m.offset[14] nq=$abc$71600$new_n19511
.subckt or2_x1 i0=registers_m.index[14] i1=registers_m.offset[14] q=$abc$71600$new_n19512
.subckt and2_x1 i0=registers_m.index[14] i1=registers_m.offset[14] q=$abc$71600$new_n19513
.subckt nand2_x0 i0=registers_m.index[14] i1=registers_m.offset[14] nq=$abc$71600$new_n19514
.subckt xor2_x0 i0=registers_m.index[14] i1=registers_m.offset[14] q=$abc$71600$new_n19515
.subckt nexor2_x0 i0=$abc$71600$new_n19515 i1=$abc$71600$new_n3763 nq=$abc$71600$new_n19516
.subckt and2_x1 i0=$abc$71600$new_n19516 i1=$abc$71600$new_n19510 q=$abc$71600$new_n19517
.subckt nand2_x0 i0=$abc$71600$new_n19516 i1=$abc$71600$new_n19510 nq=$abc$71600$new_n19518
.subckt nexor2_x0 i0=$abc$71600$new_n19516 i1=$abc$71600$new_n19509 nq=$abc$71600$new_n19519
.subckt or21nand_x0 i0=$abc$71600$new_n19464 i1=$abc$71600$new_n19507 i2=$abc$71600$new_n19519 nq=$abc$71600$new_n19520
.subckt nexor2_x0 i0=$abc$71600$new_n19519 i1=$abc$71600$new_n19508 nq=$abc$71600$new_n19521
.subckt nand2_x0 i0=$abc$71600$new_n19521 i1=$abc$71600$new_n18830 nq=$abc$71600$new_n19522
.subckt and3_x1 i0=$abc$71600$new_n19416 i1=registers_m.address[13] i2=registers_m.address[12] q=$abc$71600$new_n19523
.subckt and4_x1 i0=$abc$71600$new_n19416 i1=registers_m.address[14] i2=registers_m.address[13] i3=registers_m.address[12] q=$abc$71600$new_n19524
.subckt nand4_x0 i0=$abc$71600$new_n19416 i1=registers_m.address[14] i2=registers_m.address[13] i3=registers_m.address[12] nq=$abc$71600$new_n19525
.subckt nexor2_x0 i0=$abc$71600$new_n19523 i1=$abc$71600$new_n3383 nq=$abc$71600$new_n19526
.subckt nand2_x0 i0=$abc$71600$new_n19526 i1=$abc$71600$new_n18957 nq=$abc$71600$new_n19527
.subckt and4_x1 i0=$abc$71600$new_n19474 i1=$abc$71600$new_n18907 i2=$abc$71600$new_n3383 i3=$abc$71600$new_n3381 q=$abc$71600$new_n19528
.subckt nor2_x0 i0=registers_m.address[14] i1=registers_m.address[13] nq=$abc$71600$new_n19529
.subckt nexor2_x0 i0=$abc$71600$new_n19481 i1=registers_m.address[14] nq=$abc$71600$new_n19530
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[14] q=$abc$71600$new_n19531
.subckt and2_x1 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n19532
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[62] q=$abc$71600$new_n19533
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[14] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19534
.subckt or2_x1 i0=$abc$71600$new_n19534 i1=$abc$71600$new_n19533 q=$abc$71600$new_n19535
.subckt nor3_x0 i0=$abc$71600$new_n19535 i1=$abc$71600$new_n19532 i2=$abc$71600$new_n19531 nq=$abc$71600$new_n19536
.subckt or21nand_x0 i0=$abc$71600$new_n18762 i1=$abc$71600$new_n19530 i2=$abc$71600$new_n19536 nq=$abc$71600$new_n19537
.subckt and2_x1 i0=$abc$71600$new_n19470 i1=registers_m.address[14] q=$abc$71600$new_n19538
.subckt nexor2_x0 i0=$abc$71600$new_n19470 i1=registers_m.address[14] nq=$abc$71600$new_n19539
.subckt nor2_x0 i0=$abc$71600$new_n19539 i1=$abc$71600$new_n19426 nq=$abc$71600$new_n19540
.subckt nor2_x0 i0=$abc$71600$new_n19540 i1=$abc$71600$new_n19537 nq=$abc$71600$new_n19541
.subckt and2_x1 i0=$abc$71600$new_n19541 i1=$abc$71600$new_n19527 q=$abc$71600$new_n19542
.subckt nand3_x0 i0=$abc$71600$new_n19542 i1=$abc$71600$new_n19522 i2=$abc$71600$new_n19506 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70777
.subckt and21nor_x0 i0=$abc$71600$new_n19503 i1=$abc$71600$new_n19502 i2=$abc$71600$new_n19501 nq=$abc$71600$new_n19544
.subckt and21nor_x0 i0=registers_m.index[14] i1=$abc$71600$new_n19495 i2=$abc$71600$new_n19496 nq=$abc$71600$new_n19545
.subckt or21nand_x0 i0=$abc$71600$new_n3762 i1=$abc$71600$new_n19499 i2=$abc$71600$new_n19497 nq=$abc$71600$new_n19546
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[15] q=$abc$71600$new_n19547
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[15] q=$abc$71600$new_n19548
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[15] nq=$abc$71600$new_n19549
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[15] q=$abc$71600$new_n19550
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[15] nq=$abc$71600$new_n19551
.subckt nexor2_x0 i0=$abc$71600$new_n19550 i1=$abc$71600$new_n3764 nq=$abc$71600$new_n19552
.subckt nexor2_x0 i0=$abc$71600$new_n19550 i1=registers_m.index[15] nq=$abc$71600$new_n19553
.subckt and2_x1 i0=$abc$71600$new_n19553 i1=$abc$71600$new_n19545 q=$abc$71600$new_n19554
.subckt nand2_x0 i0=$abc$71600$new_n19552 i1=$abc$71600$new_n19546 nq=$abc$71600$new_n19555
.subckt nexor2_x0 i0=$abc$71600$new_n19552 i1=$abc$71600$new_n19545 nq=$abc$71600$new_n19556
.subckt nexor2_x0 i0=$abc$71600$new_n19556 i1=$abc$71600$new_n19544 nq=$abc$71600$new_n19557
.subckt nand2_x0 i0=$abc$71600$new_n19557 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19558
.subckt and21nor_x0 i0=registers_m.pc_valid[14] i1=$abc$71600$new_n19512 i2=$abc$71600$new_n19513 nq=$abc$71600$new_n19559
.subckt or21nand_x0 i0=$abc$71600$new_n3763 i1=$abc$71600$new_n19511 i2=$abc$71600$new_n19514 nq=$abc$71600$new_n19560
.subckt or2_x1 i0=registers_m.index[15] i1=registers_m.offset[30] q=$abc$71600$new_n19561
.subckt and2_x1 i0=registers_m.index[15] i1=registers_m.offset[30] q=$abc$71600$new_n19562
.subckt nand2_x0 i0=registers_m.index[15] i1=registers_m.offset[30] nq=$abc$71600$new_n19563
.subckt xor2_x0 i0=registers_m.index[15] i1=registers_m.offset[30] q=$abc$71600$new_n19564
.subckt nexor2_x0 i0=registers_m.index[15] i1=registers_m.offset[30] nq=$abc$71600$new_n19565
.subckt nexor2_x0 i0=$abc$71600$new_n19564 i1=$abc$71600$new_n3765 nq=$abc$71600$new_n19566
.subckt and2_x1 i0=$abc$71600$new_n19566 i1=$abc$71600$new_n19560 q=$abc$71600$new_n19567
.subckt nexor2_x0 i0=$abc$71600$new_n19566 i1=$abc$71600$new_n19559 nq=$abc$71600$new_n19568
.subckt nexor2_x0 i0=$abc$71600$new_n19566 i1=$abc$71600$new_n19560 nq=$abc$71600$new_n19569
.subckt nor2_x0 i0=$abc$71600$new_n19569 i1=$abc$71600$new_n19520 nq=$abc$71600$new_n19570
.subckt and2_x1 i0=$abc$71600$new_n19569 i1=$abc$71600$new_n19518 q=$abc$71600$new_n19571
.subckt and2_x1 i0=$abc$71600$new_n19571 i1=$abc$71600$new_n19520 q=$abc$71600$new_n19572
.subckt or21nand_x0 i0=$abc$71600$new_n19569 i1=$abc$71600$new_n19518 i2=$abc$71600$new_n18830 nq=$abc$71600$new_n19573
.subckt or3_x1 i0=$abc$71600$new_n19573 i1=$abc$71600$new_n19572 i2=$abc$71600$new_n19570 q=$abc$71600$new_n19574
.subckt mux2_x1 cmd=$abc$71600$new_n18764 i0=$abc$71600$new_n19538 i1=$abc$71600$new_n19524 q=$abc$71600$new_n19575
.subckt nexor2_x0 i0=$abc$71600$new_n19575 i1=$abc$71600$new_n3385 nq=$abc$71600$new_n19576
.subckt and3_x1 i0=$abc$71600$new_n19470 i1=registers_m.address[15] i2=registers_m.address[14] q=$abc$71600$new_n19577
.subckt nexor2_x0 i0=$abc$71600$new_n19538 i1=$abc$71600$new_n3385 nq=$abc$71600$new_n19578
.subckt nand2_x0 i0=$abc$71600$new_n19578 i1=$abc$71600$new_n18793 nq=$abc$71600$new_n19579
.subckt and4_x1 i0=$abc$71600$new_n19529 i1=$abc$71600$new_n19474 i2=$abc$71600$new_n18907 i3=$abc$71600$new_n3385 q=$abc$71600$new_n19580
.subckt nexor2_x0 i0=$abc$71600$new_n19528 i1=$abc$71600$new_n3385 nq=$abc$71600$new_n19581
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[15] nq=$abc$71600$new_n19582
.subckt nand4_x0 i0=memory_registers_m.micro_data[20] i1=$abc$71600$new_n3674 i2=memory_registers_m.micro_data[19] i3=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n19583
.subckt and2_x1 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n19584
.subckt nand2_x0 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n19585
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[15] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19586
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[63] q=$abc$71600$new_n19587
.subckt nor2_x0 i0=$abc$71600$new_n19587 i1=$abc$71600$new_n19586 nq=$abc$71600$new_n19588
.subckt nand2_x0 i0=$abc$71600$new_n19588 i1=$abc$71600$new_n19585 nq=$abc$71600$new_n19589
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19581 i2=$abc$71600$new_n19589 nq=$abc$71600$new_n19590
.subckt nand3_x0 i0=$abc$71600$new_n19590 i1=$abc$71600$new_n19582 i2=$abc$71600$new_n19579 nq=$abc$71600$new_n19591
.subckt and21nor_x0 i0=$abc$71600$new_n18833 i1=$abc$71600$new_n19576 i2=$abc$71600$new_n19591 nq=$abc$71600$new_n19592
.subckt and2_x1 i0=$abc$71600$new_n19592 i1=$abc$71600$new_n19574 q=$abc$71600$new_n19593
.subckt nand2_x0 i0=$abc$71600$new_n19593 i1=$abc$71600$new_n19558 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70779
.subckt and21nor_x0 i0=registers_m.index[15] i1=$abc$71600$new_n19547 i2=$abc$71600$new_n19548 nq=$abc$71600$new_n19595
.subckt or21nand_x0 i0=$abc$71600$new_n3764 i1=$abc$71600$new_n19551 i2=$abc$71600$new_n19549 nq=$abc$71600$new_n19596
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[16] q=$abc$71600$new_n19597
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[16] q=$abc$71600$new_n19598
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[16] nq=$abc$71600$new_n19599
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[16] q=$abc$71600$new_n19600
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[16] nq=$abc$71600$new_n19601
.subckt nexor2_x0 i0=$abc$71600$new_n19600 i1=$abc$71600$new_n3766 nq=$abc$71600$new_n19602
.subckt nexor2_x0 i0=$abc$71600$new_n19600 i1=registers_m.index[16] nq=$abc$71600$new_n19603
.subckt and2_x1 i0=$abc$71600$new_n19602 i1=$abc$71600$new_n19596 q=$abc$71600$new_n19604
.subckt nand2_x0 i0=$abc$71600$new_n19603 i1=$abc$71600$new_n19595 nq=$abc$71600$new_n19605
.subckt nexor2_x0 i0=$abc$71600$new_n19602 i1=$abc$71600$new_n19596 nq=$abc$71600$new_n19606
.subckt or21nand_x0 i0=$abc$71600$new_n19544 i1=$abc$71600$new_n19554 i2=$abc$71600$new_n19555 nq=$abc$71600$new_n19607
.subckt nexor2_x0 i0=$abc$71600$new_n19607 i1=$abc$71600$new_n19606 nq=$abc$71600$new_n19608
.subckt and2_x1 i0=$abc$71600$new_n19608 i1=$abc$71600$new_n18812 q=$abc$71600$new_n19609
.subckt and21nor_x0 i0=$abc$71600$new_n19517 i1=$abc$71600$new_n19568 i2=$abc$71600$new_n19567 nq=$abc$71600$new_n19610
.subckt or21nand_x0 i0=$abc$71600$new_n19520 i1=$abc$71600$new_n19569 i2=$abc$71600$new_n19610 nq=$abc$71600$new_n19611
.subckt and21nor_x0 i0=registers_m.pc_valid[15] i1=$abc$71600$new_n19561 i2=$abc$71600$new_n19562 nq=$abc$71600$new_n19612
.subckt or21nand_x0 i0=$abc$71600$new_n3765 i1=$abc$71600$new_n19565 i2=$abc$71600$new_n19563 nq=$abc$71600$new_n19613
.subckt nor2_x0 i0=registers_m.index[16] i1=registers_m.offset[30] nq=$abc$71600$new_n19614
.subckt or2_x1 i0=registers_m.index[16] i1=registers_m.offset[30] q=$abc$71600$new_n19615
.subckt and2_x1 i0=registers_m.index[16] i1=registers_m.offset[30] q=$abc$71600$new_n19616
.subckt nand2_x0 i0=registers_m.index[16] i1=registers_m.offset[30] nq=$abc$71600$new_n19617
.subckt xor2_x0 i0=registers_m.index[16] i1=registers_m.offset[30] q=$abc$71600$new_n19618
.subckt nexor2_x0 i0=$abc$71600$new_n19618 i1=$abc$71600$new_n3767 nq=$abc$71600$new_n19619
.subckt nand2_x0 i0=$abc$71600$new_n19619 i1=$abc$71600$new_n19613 nq=$abc$71600$new_n19620
.subckt nexor2_x0 i0=$abc$71600$new_n19619 i1=$abc$71600$new_n19612 nq=$abc$71600$new_n19621
.subckt nexor2_x0 i0=$abc$71600$new_n19621 i1=$abc$71600$new_n19611 nq=$abc$71600$new_n19622
.subckt and3_x1 i0=$abc$71600$new_n19524 i1=registers_m.address[16] i2=registers_m.address[15] q=$abc$71600$new_n19623
.subckt nand3_x0 i0=$abc$71600$new_n19524 i1=registers_m.address[16] i2=registers_m.address[15] nq=$abc$71600$new_n19624
.subckt or21nand_x0 i0=$abc$71600$new_n3385 i1=$abc$71600$new_n19525 i2=$abc$71600$new_n3387 nq=$abc$71600$new_n19625
.subckt nand3_x0 i0=$abc$71600$new_n19625 i1=$abc$71600$new_n19624 i2=$abc$71600$new_n18957 nq=$abc$71600$new_n19626
.subckt and4_x1 i0=$abc$71600$new_n19470 i1=registers_m.address[16] i2=registers_m.address[15] i3=registers_m.address[14] q=$abc$71600$new_n19627
.subckt nand4_x0 i0=$abc$71600$new_n19470 i1=registers_m.address[16] i2=registers_m.address[15] i3=registers_m.address[14] nq=$abc$71600$new_n19628
.subckt nexor2_x0 i0=$abc$71600$new_n19577 i1=registers_m.address[16] nq=$abc$71600$new_n19629
.subckt or2_x1 i0=$abc$71600$new_n19629 i1=$abc$71600$new_n19426 q=$abc$71600$new_n19630
.subckt nor2_x0 i0=registers_m.address[16] i1=registers_m.address[15] nq=$abc$71600$new_n19631
.subckt nexor2_x0 i0=$abc$71600$new_n19580 i1=$abc$71600$new_n3387 nq=$abc$71600$new_n19632
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[16] q=$abc$71600$new_n19633
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[64] q=$abc$71600$new_n19634
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[16] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19635
.subckt or4_x1 i0=$abc$71600$new_n19635 i1=$abc$71600$new_n19634 i2=$abc$71600$new_n19633 i3=$abc$71600$new_n19584 q=$abc$71600$new_n19636
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19632 i2=$abc$71600$new_n19636 nq=$abc$71600$new_n19637
.subckt and2_x1 i0=$abc$71600$new_n19637 i1=$abc$71600$new_n19630 q=$abc$71600$new_n19638
.subckt and2_x1 i0=$abc$71600$new_n19638 i1=$abc$71600$new_n19626 q=$abc$71600$new_n19639
.subckt or21nand_x0 i0=$abc$71600$new_n18831 i1=$abc$71600$new_n19622 i2=$abc$71600$new_n19639 nq=$abc$71600$new_n19640
.subckt or2_x1 i0=$abc$71600$new_n19640 i1=$abc$71600$new_n19609 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70781
.subckt and21nor_x0 i0=$abc$71600$new_n19607 i1=$abc$71600$new_n19605 i2=$abc$71600$new_n19604 nq=$abc$71600$new_n19642
.subckt and21nor_x0 i0=registers_m.index[16] i1=$abc$71600$new_n19597 i2=$abc$71600$new_n19598 nq=$abc$71600$new_n19643
.subckt or21nand_x0 i0=$abc$71600$new_n3766 i1=$abc$71600$new_n19601 i2=$abc$71600$new_n19599 nq=$abc$71600$new_n19644
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[17] q=$abc$71600$new_n19645
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[17] q=$abc$71600$new_n19646
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[17] nq=$abc$71600$new_n19647
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[17] q=$abc$71600$new_n19648
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[17] nq=$abc$71600$new_n19649
.subckt nexor2_x0 i0=$abc$71600$new_n19648 i1=$abc$71600$new_n3768 nq=$abc$71600$new_n19650
.subckt nexor2_x0 i0=$abc$71600$new_n19648 i1=registers_m.index[17] nq=$abc$71600$new_n19651
.subckt and2_x1 i0=$abc$71600$new_n19651 i1=$abc$71600$new_n19643 q=$abc$71600$new_n19652
.subckt nand2_x0 i0=$abc$71600$new_n19650 i1=$abc$71600$new_n19644 nq=$abc$71600$new_n19653
.subckt nexor2_x0 i0=$abc$71600$new_n19650 i1=$abc$71600$new_n19643 nq=$abc$71600$new_n19654
.subckt nexor2_x0 i0=$abc$71600$new_n19654 i1=$abc$71600$new_n19642 nq=$abc$71600$new_n19655
.subckt nand2_x0 i0=$abc$71600$new_n19655 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19656
.subckt and21nor_x0 i0=registers_m.pc_valid[16] i1=$abc$71600$new_n19615 i2=$abc$71600$new_n19616 nq=$abc$71600$new_n19657
.subckt or21nand_x0 i0=$abc$71600$new_n3767 i1=$abc$71600$new_n19614 i2=$abc$71600$new_n19617 nq=$abc$71600$new_n19658
.subckt or2_x1 i0=registers_m.index[17] i1=registers_m.offset[30] q=$abc$71600$new_n19659
.subckt and2_x1 i0=registers_m.index[17] i1=registers_m.offset[30] q=$abc$71600$new_n19660
.subckt nand2_x0 i0=registers_m.index[17] i1=registers_m.offset[30] nq=$abc$71600$new_n19661
.subckt xor2_x0 i0=registers_m.index[17] i1=registers_m.offset[30] q=$abc$71600$new_n19662
.subckt nexor2_x0 i0=registers_m.index[17] i1=registers_m.offset[30] nq=$abc$71600$new_n19663
.subckt nexor2_x0 i0=$abc$71600$new_n19662 i1=$abc$71600$new_n3769 nq=$abc$71600$new_n19664
.subckt nand2_x0 i0=$abc$71600$new_n19664 i1=$abc$71600$new_n19658 nq=$abc$71600$new_n19665
.subckt nexor2_x0 i0=$abc$71600$new_n19664 i1=$abc$71600$new_n19657 nq=$abc$71600$new_n19666
.subckt nexor2_x0 i0=$abc$71600$new_n19664 i1=$abc$71600$new_n19658 nq=$abc$71600$new_n19667
.subckt nand2_x0 i0=$abc$71600$new_n19667 i1=$abc$71600$new_n19620 nq=$abc$71600$new_n19668
.subckt and21nor_x0 i0=$abc$71600$new_n19611 i1=$abc$71600$new_n19621 i2=$abc$71600$new_n19668 nq=$abc$71600$new_n19669
.subckt and3_x1 i0=$abc$71600$new_n19666 i1=$abc$71600$new_n19621 i2=$abc$71600$new_n19611 q=$abc$71600$new_n19670
.subckt or21nand_x0 i0=$abc$71600$new_n19667 i1=$abc$71600$new_n19620 i2=$abc$71600$new_n18830 nq=$abc$71600$new_n19671
.subckt nor3_x0 i0=$abc$71600$new_n19671 i1=$abc$71600$new_n19670 i2=$abc$71600$new_n19669 nq=$abc$71600$new_n19672
.subckt or2_x1 i0=$abc$71600$new_n19628 i1=$abc$71600$new_n18764 q=$abc$71600$new_n19673
.subckt nand4_x0 i0=$abc$71600$new_n19524 i1=$abc$71600$new_n18764 i2=registers_m.address[16] i3=registers_m.address[15] nq=$abc$71600$new_n19674
.subckt mux2_x1 cmd=$abc$71600$new_n18764 i0=$abc$71600$new_n19627 i1=$abc$71600$new_n19623 q=$abc$71600$new_n19675
.subckt and21nor_x0 i0=$abc$71600$new_n19674 i1=$abc$71600$new_n19673 i2=$abc$71600$new_n3389 nq=$abc$71600$new_n19676
.subckt or21nand_x0 i0=registers_m.address[17] i1=$abc$71600$new_n19675 i2=$abc$71600$new_n18833 nq=$abc$71600$new_n19677
.subckt and2_x1 i0=$abc$71600$new_n19580 i1=$abc$71600$new_n3387 q=$abc$71600$new_n19678
.subckt nor4_x0 i0=registers_m.address[16] i1=registers_m.address[15] i2=registers_m.address[14] i3=registers_m.address[13] nq=$abc$71600$new_n19679
.subckt and3_x1 i0=$abc$71600$new_n19631 i1=$abc$71600$new_n19528 i2=$abc$71600$new_n3389 q=$abc$71600$new_n19680
.subckt nexor2_x0 i0=$abc$71600$new_n19678 i1=$abc$71600$new_n3389 nq=$abc$71600$new_n19681
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[17] nq=$abc$71600$new_n19682
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[65] nq=$abc$71600$new_n19683
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[17] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n19684
.subckt nand4_x0 i0=$abc$71600$new_n19684 i1=$abc$71600$new_n19683 i2=$abc$71600$new_n19682 i3=$abc$71600$new_n19585 nq=$abc$71600$new_n19685
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19681 i2=$abc$71600$new_n19685 nq=$abc$71600$new_n19686
.subckt or2_x1 i0=$abc$71600$new_n19628 i1=$abc$71600$new_n3389 q=$abc$71600$new_n19687
.subckt and21nor_x0 i0=$abc$71600$new_n3389 i1=$abc$71600$new_n19628 i2=$abc$71600$new_n18794 nq=$abc$71600$new_n19688
.subckt nand2_x0 i0=$abc$71600$new_n19688 i1=$abc$71600$new_n19687 nq=$abc$71600$new_n19689
.subckt and2_x1 i0=$abc$71600$new_n19689 i1=$abc$71600$new_n19686 q=$abc$71600$new_n19690
.subckt or21nand_x0 i0=$abc$71600$new_n19676 i1=$abc$71600$new_n19677 i2=$abc$71600$new_n19690 nq=$abc$71600$new_n19691
.subckt nor2_x0 i0=$abc$71600$new_n19691 i1=$abc$71600$new_n19672 nq=$abc$71600$new_n19692
.subckt nand2_x0 i0=$abc$71600$new_n19692 i1=$abc$71600$new_n19656 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70783
.subckt and21nor_x0 i0=registers_m.index[17] i1=$abc$71600$new_n19645 i2=$abc$71600$new_n19646 nq=$abc$71600$new_n19694
.subckt or21nand_x0 i0=$abc$71600$new_n3768 i1=$abc$71600$new_n19649 i2=$abc$71600$new_n19647 nq=$abc$71600$new_n19695
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[18] q=$abc$71600$new_n19696
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[18] q=$abc$71600$new_n19697
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[18] nq=$abc$71600$new_n19698
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[18] q=$abc$71600$new_n19699
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[18] nq=$abc$71600$new_n19700
.subckt nexor2_x0 i0=$abc$71600$new_n19699 i1=$abc$71600$new_n3770 nq=$abc$71600$new_n19701
.subckt nexor2_x0 i0=$abc$71600$new_n19699 i1=registers_m.index[18] nq=$abc$71600$new_n19702
.subckt and2_x1 i0=$abc$71600$new_n19701 i1=$abc$71600$new_n19695 q=$abc$71600$new_n19703
.subckt nand2_x0 i0=$abc$71600$new_n19702 i1=$abc$71600$new_n19694 nq=$abc$71600$new_n19704
.subckt nexor2_x0 i0=$abc$71600$new_n19701 i1=$abc$71600$new_n19695 nq=$abc$71600$new_n19705
.subckt or21nand_x0 i0=$abc$71600$new_n19642 i1=$abc$71600$new_n19652 i2=$abc$71600$new_n19653 nq=$abc$71600$new_n19706
.subckt nexor2_x0 i0=$abc$71600$new_n19706 i1=$abc$71600$new_n19705 nq=$abc$71600$new_n19707
.subckt nand2_x0 i0=$abc$71600$new_n19707 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19708
.subckt or21nand_x0 i0=$abc$71600$new_n19620 i1=$abc$71600$new_n19667 i2=$abc$71600$new_n19665 nq=$abc$71600$new_n19709
.subckt nor2_x0 i0=$abc$71600$new_n19709 i1=$abc$71600$new_n19670 nq=$abc$71600$new_n19710
.subckt and21nor_x0 i0=registers_m.pc_valid[17] i1=$abc$71600$new_n19659 i2=$abc$71600$new_n19660 nq=$abc$71600$new_n19711
.subckt or21nand_x0 i0=$abc$71600$new_n3769 i1=$abc$71600$new_n19663 i2=$abc$71600$new_n19661 nq=$abc$71600$new_n19712
.subckt nor2_x0 i0=registers_m.index[18] i1=registers_m.offset[30] nq=$abc$71600$new_n19713
.subckt or2_x1 i0=registers_m.index[18] i1=registers_m.offset[30] q=$abc$71600$new_n19714
.subckt and2_x1 i0=registers_m.index[18] i1=registers_m.offset[30] q=$abc$71600$new_n19715
.subckt nand2_x0 i0=registers_m.index[18] i1=registers_m.offset[30] nq=$abc$71600$new_n19716
.subckt xor2_x0 i0=registers_m.index[18] i1=registers_m.offset[30] q=$abc$71600$new_n19717
.subckt nexor2_x0 i0=$abc$71600$new_n19717 i1=$abc$71600$new_n3771 nq=$abc$71600$new_n19718
.subckt and2_x1 i0=$abc$71600$new_n19718 i1=$abc$71600$new_n19712 q=$abc$71600$new_n19719
.subckt nand2_x0 i0=$abc$71600$new_n19718 i1=$abc$71600$new_n19712 nq=$abc$71600$new_n19720
.subckt nexor2_x0 i0=$abc$71600$new_n19718 i1=$abc$71600$new_n19711 nq=$abc$71600$new_n19721
.subckt or21nand_x0 i0=$abc$71600$new_n19670 i1=$abc$71600$new_n19709 i2=$abc$71600$new_n19721 nq=$abc$71600$new_n19722
.subckt nexor2_x0 i0=$abc$71600$new_n19721 i1=$abc$71600$new_n19710 nq=$abc$71600$new_n19723
.subckt and4_x1 i0=$abc$71600$new_n19524 i1=registers_m.address[17] i2=registers_m.address[16] i3=registers_m.address[15] q=$abc$71600$new_n19724
.subckt nand2_x0 i0=$abc$71600$new_n19724 i1=registers_m.address[18] nq=$abc$71600$new_n19725
.subckt nexor2_x0 i0=$abc$71600$new_n19724 i1=registers_m.address[18] nq=$abc$71600$new_n19726
.subckt or3_x1 i0=$abc$71600$new_n19628 i1=$abc$71600$new_n3391 i2=$abc$71600$new_n3389 q=$abc$71600$new_n19727
.subckt nexor2_x0 i0=$abc$71600$new_n19687 i1=registers_m.address[18] nq=$abc$71600$new_n19728
.subckt nor2_x0 i0=registers_m.address[18] i1=registers_m.address[17] nq=$abc$71600$new_n19729
.subckt and3_x1 i0=$abc$71600$new_n19729 i1=$abc$71600$new_n19580 i2=$abc$71600$new_n3387 q=$abc$71600$new_n19730
.subckt nexor2_x0 i0=$abc$71600$new_n19680 i1=registers_m.address[18] nq=$abc$71600$new_n19731
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[18] q=$abc$71600$new_n19732
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n19733
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[18] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19734
.subckt nor4_x0 i0=$abc$71600$new_n19734 i1=$abc$71600$new_n19733 i2=$abc$71600$new_n19732 i3=$abc$71600$new_n19584 nq=$abc$71600$new_n19735
.subckt or21nand_x0 i0=$abc$71600$new_n18762 i1=$abc$71600$new_n19731 i2=$abc$71600$new_n19735 nq=$abc$71600$new_n19736
.subckt and21nor_x0 i0=$abc$71600$new_n19427 i1=$abc$71600$new_n19728 i2=$abc$71600$new_n19736 nq=$abc$71600$new_n19737
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n19726 i2=$abc$71600$new_n19737 nq=$abc$71600$new_n19738
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n19723 i2=$abc$71600$new_n19738 nq=$abc$71600$new_n19739
.subckt nand2_x0 i0=$abc$71600$new_n19739 i1=$abc$71600$new_n19708 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70785
.subckt and21nor_x0 i0=$abc$71600$new_n19706 i1=$abc$71600$new_n19704 i2=$abc$71600$new_n19703 nq=$abc$71600$new_n19741
.subckt and21nor_x0 i0=registers_m.index[18] i1=$abc$71600$new_n19696 i2=$abc$71600$new_n19697 nq=$abc$71600$new_n19742
.subckt or21nand_x0 i0=$abc$71600$new_n3770 i1=$abc$71600$new_n19700 i2=$abc$71600$new_n19698 nq=$abc$71600$new_n19743
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[19] q=$abc$71600$new_n19744
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[19] q=$abc$71600$new_n19745
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[19] nq=$abc$71600$new_n19746
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[19] q=$abc$71600$new_n19747
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[19] nq=$abc$71600$new_n19748
.subckt nexor2_x0 i0=$abc$71600$new_n19747 i1=$abc$71600$new_n3772 nq=$abc$71600$new_n19749
.subckt nexor2_x0 i0=$abc$71600$new_n19747 i1=registers_m.index[19] nq=$abc$71600$new_n19750
.subckt and2_x1 i0=$abc$71600$new_n19750 i1=$abc$71600$new_n19742 q=$abc$71600$new_n19751
.subckt nand2_x0 i0=$abc$71600$new_n19749 i1=$abc$71600$new_n19743 nq=$abc$71600$new_n19752
.subckt nexor2_x0 i0=$abc$71600$new_n19749 i1=$abc$71600$new_n19742 nq=$abc$71600$new_n19753
.subckt nexor2_x0 i0=$abc$71600$new_n19753 i1=$abc$71600$new_n19741 nq=$abc$71600$new_n19754
.subckt nand2_x0 i0=$abc$71600$new_n19754 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19755
.subckt and21nor_x0 i0=registers_m.pc_valid[18] i1=$abc$71600$new_n19714 i2=$abc$71600$new_n19715 nq=$abc$71600$new_n19756
.subckt or21nand_x0 i0=$abc$71600$new_n3771 i1=$abc$71600$new_n19713 i2=$abc$71600$new_n19716 nq=$abc$71600$new_n19757
.subckt or2_x1 i0=registers_m.index[19] i1=registers_m.offset[30] q=$abc$71600$new_n19758
.subckt and2_x1 i0=registers_m.index[19] i1=registers_m.offset[30] q=$abc$71600$new_n19759
.subckt nand2_x0 i0=registers_m.index[19] i1=registers_m.offset[30] nq=$abc$71600$new_n19760
.subckt xor2_x0 i0=registers_m.index[19] i1=registers_m.offset[30] q=$abc$71600$new_n19761
.subckt nexor2_x0 i0=registers_m.index[19] i1=registers_m.offset[30] nq=$abc$71600$new_n19762
.subckt nexor2_x0 i0=$abc$71600$new_n19761 i1=$abc$71600$new_n3773 nq=$abc$71600$new_n19763
.subckt and2_x1 i0=$abc$71600$new_n19763 i1=$abc$71600$new_n19757 q=$abc$71600$new_n19764
.subckt nexor2_x0 i0=$abc$71600$new_n19763 i1=$abc$71600$new_n19756 nq=$abc$71600$new_n19765
.subckt nexor2_x0 i0=$abc$71600$new_n19763 i1=$abc$71600$new_n19757 nq=$abc$71600$new_n19766
.subckt nor2_x0 i0=$abc$71600$new_n19766 i1=$abc$71600$new_n19722 nq=$abc$71600$new_n19767
.subckt and2_x1 i0=$abc$71600$new_n19766 i1=$abc$71600$new_n19720 q=$abc$71600$new_n19768
.subckt and2_x1 i0=$abc$71600$new_n19768 i1=$abc$71600$new_n19722 q=$abc$71600$new_n19769
.subckt or21nand_x0 i0=$abc$71600$new_n19766 i1=$abc$71600$new_n19720 i2=$abc$71600$new_n18830 nq=$abc$71600$new_n19770
.subckt or3_x1 i0=$abc$71600$new_n19770 i1=$abc$71600$new_n19769 i2=$abc$71600$new_n19767 q=$abc$71600$new_n19771
.subckt mux2_x1 cmd=$abc$71600$new_n18764 i0=$abc$71600$new_n19727 i1=$abc$71600$new_n19725 q=$abc$71600$new_n19772
.subckt nexor2_x0 i0=$abc$71600$new_n19772 i1=registers_m.address[19] nq=$abc$71600$new_n19773
.subckt and4_x1 i0=$abc$71600$new_n19729 i1=$abc$71600$new_n19580 i2=$abc$71600$new_n3394 i3=$abc$71600$new_n3387 q=$abc$71600$new_n19774
.subckt nexor2_x0 i0=$abc$71600$new_n19730 i1=$abc$71600$new_n3394 nq=$abc$71600$new_n19775
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[19] q=$abc$71600$new_n19776
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n19777
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[19] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19778
.subckt or2_x1 i0=$abc$71600$new_n19778 i1=$abc$71600$new_n19777 q=$abc$71600$new_n19779
.subckt or3_x1 i0=$abc$71600$new_n19779 i1=$abc$71600$new_n19776 i2=$abc$71600$new_n19584 q=$abc$71600$new_n19780
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19775 i2=$abc$71600$new_n19780 nq=$abc$71600$new_n19781
.subckt nor4_x0 i0=$abc$71600$new_n19628 i1=$abc$71600$new_n3394 i2=$abc$71600$new_n3391 i3=$abc$71600$new_n3389 nq=$abc$71600$new_n19782
.subckt or4_x1 i0=$abc$71600$new_n19628 i1=$abc$71600$new_n3394 i2=$abc$71600$new_n3391 i3=$abc$71600$new_n3389 q=$abc$71600$new_n19783
.subckt nexor2_x0 i0=$abc$71600$new_n19727 i1=$abc$71600$new_n3394 nq=$abc$71600$new_n19784
.subckt or21nand_x0 i0=$abc$71600$new_n18794 i1=$abc$71600$new_n19784 i2=$abc$71600$new_n19781 nq=$abc$71600$new_n19785
.subckt and21nor_x0 i0=$abc$71600$new_n18833 i1=$abc$71600$new_n19773 i2=$abc$71600$new_n19785 nq=$abc$71600$new_n19786
.subckt and2_x1 i0=$abc$71600$new_n19786 i1=$abc$71600$new_n19771 q=$abc$71600$new_n19787
.subckt nand2_x0 i0=$abc$71600$new_n19787 i1=$abc$71600$new_n19755 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70787
.subckt and21nor_x0 i0=registers_m.index[19] i1=$abc$71600$new_n19744 i2=$abc$71600$new_n19745 nq=$abc$71600$new_n19789
.subckt or21nand_x0 i0=$abc$71600$new_n3772 i1=$abc$71600$new_n19748 i2=$abc$71600$new_n19746 nq=$abc$71600$new_n19790
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[20] q=$abc$71600$new_n19791
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[20] q=$abc$71600$new_n19792
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[20] nq=$abc$71600$new_n19793
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[20] q=$abc$71600$new_n19794
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[20] nq=$abc$71600$new_n19795
.subckt nexor2_x0 i0=$abc$71600$new_n19794 i1=$abc$71600$new_n3774 nq=$abc$71600$new_n19796
.subckt nexor2_x0 i0=$abc$71600$new_n19794 i1=registers_m.index[20] nq=$abc$71600$new_n19797
.subckt and2_x1 i0=$abc$71600$new_n19796 i1=$abc$71600$new_n19790 q=$abc$71600$new_n19798
.subckt nand2_x0 i0=$abc$71600$new_n19797 i1=$abc$71600$new_n19789 nq=$abc$71600$new_n19799
.subckt nexor2_x0 i0=$abc$71600$new_n19796 i1=$abc$71600$new_n19789 nq=$abc$71600$new_n19800
.subckt or21nand_x0 i0=$abc$71600$new_n19741 i1=$abc$71600$new_n19751 i2=$abc$71600$new_n19752 nq=$abc$71600$new_n19801
.subckt nexor2_x0 i0=$abc$71600$new_n19801 i1=$abc$71600$new_n19800 nq=$abc$71600$new_n19802
.subckt and21nor_x0 i0=$abc$71600$new_n19719 i1=$abc$71600$new_n19765 i2=$abc$71600$new_n19764 nq=$abc$71600$new_n19803
.subckt or21nand_x0 i0=$abc$71600$new_n19722 i1=$abc$71600$new_n19766 i2=$abc$71600$new_n19803 nq=$abc$71600$new_n19804
.subckt and21nor_x0 i0=registers_m.pc_valid[19] i1=$abc$71600$new_n19758 i2=$abc$71600$new_n19759 nq=$abc$71600$new_n19805
.subckt or21nand_x0 i0=$abc$71600$new_n3773 i1=$abc$71600$new_n19762 i2=$abc$71600$new_n19760 nq=$abc$71600$new_n19806
.subckt nor2_x0 i0=registers_m.index[20] i1=registers_m.offset[30] nq=$abc$71600$new_n19807
.subckt or2_x1 i0=registers_m.index[20] i1=registers_m.offset[30] q=$abc$71600$new_n19808
.subckt and2_x1 i0=registers_m.index[20] i1=registers_m.offset[30] q=$abc$71600$new_n19809
.subckt nand2_x0 i0=registers_m.index[20] i1=registers_m.offset[30] nq=$abc$71600$new_n19810
.subckt xor2_x0 i0=registers_m.index[20] i1=registers_m.offset[30] q=$abc$71600$new_n19811
.subckt nexor2_x0 i0=$abc$71600$new_n19811 i1=$abc$71600$new_n3775 nq=$abc$71600$new_n19812
.subckt and2_x1 i0=$abc$71600$new_n19812 i1=$abc$71600$new_n19806 q=$abc$71600$new_n19813
.subckt nand2_x0 i0=$abc$71600$new_n19812 i1=$abc$71600$new_n19806 nq=$abc$71600$new_n19814
.subckt nexor2_x0 i0=$abc$71600$new_n19812 i1=$abc$71600$new_n19805 nq=$abc$71600$new_n19815
.subckt nand2_x0 i0=$abc$71600$new_n19815 i1=$abc$71600$new_n19804 nq=$abc$71600$new_n19816
.subckt nexor2_x0 i0=$abc$71600$new_n19815 i1=$abc$71600$new_n19804 nq=$abc$71600$new_n19817
.subckt nor2_x0 i0=$abc$71600$new_n19817 i1=$abc$71600$new_n18831 nq=$abc$71600$new_n19818
.subckt and3_x1 i0=$abc$71600$new_n19724 i1=registers_m.address[19] i2=registers_m.address[18] q=$abc$71600$new_n19819
.subckt and4_x1 i0=$abc$71600$new_n19724 i1=registers_m.address[20] i2=registers_m.address[19] i3=registers_m.address[18] q=$abc$71600$new_n19820
.subckt nexor2_x0 i0=$abc$71600$new_n19819 i1=registers_m.address[20] nq=$abc$71600$new_n19821
.subckt nexor2_x0 i0=$abc$71600$new_n19774 i1=$abc$71600$new_n3396 nq=$abc$71600$new_n19822
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[20] q=$abc$71600$new_n19823
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n19824
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[20] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19825
.subckt or2_x1 i0=$abc$71600$new_n19825 i1=$abc$71600$new_n19824 q=$abc$71600$new_n19826
.subckt or3_x1 i0=$abc$71600$new_n19826 i1=$abc$71600$new_n19823 i2=$abc$71600$new_n19584 q=$abc$71600$new_n19827
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19822 i2=$abc$71600$new_n19827 nq=$abc$71600$new_n19828
.subckt nor3_x0 i0=$abc$71600$new_n19727 i1=$abc$71600$new_n3396 i2=$abc$71600$new_n3394 nq=$abc$71600$new_n19829
.subckt or3_x1 i0=$abc$71600$new_n19727 i1=$abc$71600$new_n3396 i2=$abc$71600$new_n3394 q=$abc$71600$new_n19830
.subckt or21nand_x0 i0=$abc$71600$new_n3394 i1=$abc$71600$new_n19727 i2=$abc$71600$new_n3396 nq=$abc$71600$new_n19831
.subckt and2_x1 i0=$abc$71600$new_n19831 i1=$abc$71600$new_n19427 q=$abc$71600$new_n19832
.subckt nand2_x0 i0=$abc$71600$new_n19832 i1=$abc$71600$new_n19830 nq=$abc$71600$new_n19833
.subckt and2_x1 i0=$abc$71600$new_n19833 i1=$abc$71600$new_n19828 q=$abc$71600$new_n19834
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n19821 i2=$abc$71600$new_n19834 nq=$abc$71600$new_n19835
.subckt nor2_x0 i0=$abc$71600$new_n19835 i1=$abc$71600$new_n19818 nq=$abc$71600$new_n19836
.subckt or21nand_x0 i0=$abc$71600$new_n18813 i1=$abc$71600$new_n19802 i2=$abc$71600$new_n19836 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70789
.subckt and21nor_x0 i0=$abc$71600$new_n19801 i1=$abc$71600$new_n19799 i2=$abc$71600$new_n19798 nq=$abc$71600$new_n19838
.subckt and21nor_x0 i0=registers_m.index[20] i1=$abc$71600$new_n19791 i2=$abc$71600$new_n19792 nq=$abc$71600$new_n19839
.subckt or21nand_x0 i0=$abc$71600$new_n3774 i1=$abc$71600$new_n19795 i2=$abc$71600$new_n19793 nq=$abc$71600$new_n19840
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[21] q=$abc$71600$new_n19841
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[21] q=$abc$71600$new_n19842
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[21] nq=$abc$71600$new_n19843
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[21] q=$abc$71600$new_n19844
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[21] nq=$abc$71600$new_n19845
.subckt nexor2_x0 i0=$abc$71600$new_n19844 i1=$abc$71600$new_n3776 nq=$abc$71600$new_n19846
.subckt nexor2_x0 i0=$abc$71600$new_n19844 i1=registers_m.index[21] nq=$abc$71600$new_n19847
.subckt and2_x1 i0=$abc$71600$new_n19847 i1=$abc$71600$new_n19839 q=$abc$71600$new_n19848
.subckt nand2_x0 i0=$abc$71600$new_n19846 i1=$abc$71600$new_n19840 nq=$abc$71600$new_n19849
.subckt nexor2_x0 i0=$abc$71600$new_n19846 i1=$abc$71600$new_n19839 nq=$abc$71600$new_n19850
.subckt nexor2_x0 i0=$abc$71600$new_n19850 i1=$abc$71600$new_n19838 nq=$abc$71600$new_n19851
.subckt nand2_x0 i0=$abc$71600$new_n19851 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19852
.subckt and21nor_x0 i0=registers_m.pc_valid[20] i1=$abc$71600$new_n19808 i2=$abc$71600$new_n19809 nq=$abc$71600$new_n19853
.subckt or21nand_x0 i0=$abc$71600$new_n3775 i1=$abc$71600$new_n19807 i2=$abc$71600$new_n19810 nq=$abc$71600$new_n19854
.subckt or2_x1 i0=registers_m.index[21] i1=registers_m.offset[30] q=$abc$71600$new_n19855
.subckt and2_x1 i0=registers_m.index[21] i1=registers_m.offset[30] q=$abc$71600$new_n19856
.subckt nand2_x0 i0=registers_m.index[21] i1=registers_m.offset[30] nq=$abc$71600$new_n19857
.subckt xor2_x0 i0=registers_m.index[21] i1=registers_m.offset[30] q=$abc$71600$new_n19858
.subckt nexor2_x0 i0=registers_m.index[21] i1=registers_m.offset[30] nq=$abc$71600$new_n19859
.subckt nexor2_x0 i0=$abc$71600$new_n19858 i1=$abc$71600$new_n3777 nq=$abc$71600$new_n19860
.subckt and2_x1 i0=$abc$71600$new_n19860 i1=$abc$71600$new_n19854 q=$abc$71600$new_n19861
.subckt nand2_x0 i0=$abc$71600$new_n19860 i1=$abc$71600$new_n19854 nq=$abc$71600$new_n19862
.subckt nexor2_x0 i0=$abc$71600$new_n19860 i1=$abc$71600$new_n19853 nq=$abc$71600$new_n19863
.subckt nexor2_x0 i0=$abc$71600$new_n19860 i1=$abc$71600$new_n19854 nq=$abc$71600$new_n19864
.subckt and2_x1 i0=$abc$71600$new_n19864 i1=$abc$71600$new_n19814 q=$abc$71600$new_n19865
.subckt nand2_x0 i0=$abc$71600$new_n19865 i1=$abc$71600$new_n19816 nq=$abc$71600$new_n19866
.subckt and3_x1 i0=$abc$71600$new_n19863 i1=$abc$71600$new_n19815 i2=$abc$71600$new_n19804 q=$abc$71600$new_n19867
.subckt nand3_x0 i0=$abc$71600$new_n19863 i1=$abc$71600$new_n19815 i2=$abc$71600$new_n19804 nq=$abc$71600$new_n19868
.subckt and21nor_x0 i0=$abc$71600$new_n19863 i1=$abc$71600$new_n19813 i2=$abc$71600$new_n18831 nq=$abc$71600$new_n19869
.subckt and2_x1 i0=$abc$71600$new_n19869 i1=$abc$71600$new_n19868 q=$abc$71600$new_n19870
.subckt and2_x1 i0=$abc$71600$new_n19820 i1=registers_m.address[21] q=$abc$71600$new_n19871
.subckt nor4_x0 i0=registers_m.address[20] i1=registers_m.address[19] i2=registers_m.address[18] i3=registers_m.address[17] nq=$abc$71600$new_n19872
.subckt and2_x1 i0=$abc$71600$new_n19872 i1=$abc$71600$new_n19679 q=$abc$71600$new_n19873
.subckt and3_x1 i0=$abc$71600$new_n19873 i1=$abc$71600$new_n19474 i2=$abc$71600$new_n18907 q=$abc$71600$new_n19874
.subckt and4_x1 i0=$abc$71600$new_n19873 i1=$abc$71600$new_n19474 i2=$abc$71600$new_n18907 i3=$abc$71600$new_n3398 q=$abc$71600$new_n19875
.subckt nand3_x0 i0=$abc$71600$new_n19872 i1=$abc$71600$new_n19679 i2=$abc$71600$new_n3398 nq=$abc$71600$new_n19876
.subckt nexor2_x0 i0=$abc$71600$new_n19874 i1=$abc$71600$new_n3398 nq=$abc$71600$new_n19877
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[21] q=$abc$71600$new_n19878
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[69] q=$abc$71600$new_n19879
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[21] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19880
.subckt or2_x1 i0=$abc$71600$new_n19880 i1=$abc$71600$new_n19879 q=$abc$71600$new_n19881
.subckt or3_x1 i0=$abc$71600$new_n19881 i1=$abc$71600$new_n19878 i2=$abc$71600$new_n19584 q=$abc$71600$new_n19882
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19877 i2=$abc$71600$new_n19882 nq=$abc$71600$new_n19883
.subckt or21nand_x0 i0=$abc$71600$new_n3396 i1=$abc$71600$new_n19783 i2=$abc$71600$new_n3398 nq=$abc$71600$new_n19884
.subckt or4_x1 i0=$abc$71600$new_n19727 i1=$abc$71600$new_n3398 i2=$abc$71600$new_n3396 i3=$abc$71600$new_n3394 q=$abc$71600$new_n19885
.subckt nexor2_x0 i0=$abc$71600$new_n19820 i1=$abc$71600$new_n3398 nq=$abc$71600$new_n19886
.subckt nexor2_x0 i0=$abc$71600$new_n19829 i1=registers_m.address[21] nq=$abc$71600$new_n19887
.subckt and21nor_x0 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n19887 i2=$abc$71600$new_n18834 nq=$abc$71600$new_n19888
.subckt or21nand_x0 i0=$abc$71600$new_n18763 i1=$abc$71600$new_n19886 i2=$abc$71600$new_n19888 nq=$abc$71600$new_n19889
.subckt nand3_x0 i0=$abc$71600$new_n19885 i1=$abc$71600$new_n19884 i2=$abc$71600$new_n18793 nq=$abc$71600$new_n19890
.subckt nand3_x0 i0=$abc$71600$new_n19890 i1=$abc$71600$new_n19889 i2=$abc$71600$new_n19883 nq=$abc$71600$new_n19891
.subckt and21nor_x0 i0=$abc$71600$new_n19866 i1=$abc$71600$new_n19870 i2=$abc$71600$new_n19891 nq=$abc$71600$new_n19892
.subckt nand2_x0 i0=$abc$71600$new_n19892 i1=$abc$71600$new_n19852 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70791
.subckt and21nor_x0 i0=registers_m.index[21] i1=$abc$71600$new_n19841 i2=$abc$71600$new_n19842 nq=$abc$71600$new_n19894
.subckt or21nand_x0 i0=$abc$71600$new_n3776 i1=$abc$71600$new_n19845 i2=$abc$71600$new_n19843 nq=$abc$71600$new_n19895
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[22] nq=$abc$71600$new_n19896
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[22] q=$abc$71600$new_n19897
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[22] nq=$abc$71600$new_n19898
.subckt nexor2_x0 i0=$abc$71600$new_n19897 i1=$abc$71600$new_n3778 nq=$abc$71600$new_n19899
.subckt nexor2_x0 i0=$abc$71600$new_n19897 i1=registers_m.index[22] nq=$abc$71600$new_n19900
.subckt and2_x1 i0=$abc$71600$new_n19899 i1=$abc$71600$new_n19895 q=$abc$71600$new_n19901
.subckt nand2_x0 i0=$abc$71600$new_n19900 i1=$abc$71600$new_n19894 nq=$abc$71600$new_n19902
.subckt nexor2_x0 i0=$abc$71600$new_n19899 i1=$abc$71600$new_n19894 nq=$abc$71600$new_n19903
.subckt or21nand_x0 i0=$abc$71600$new_n19838 i1=$abc$71600$new_n19848 i2=$abc$71600$new_n19849 nq=$abc$71600$new_n19904
.subckt nexor2_x0 i0=$abc$71600$new_n19904 i1=$abc$71600$new_n19903 nq=$abc$71600$new_n19905
.subckt and21nor_x0 i0=$abc$71600$new_n19813 i1=$abc$71600$new_n19863 i2=$abc$71600$new_n19861 nq=$abc$71600$new_n19906
.subckt or21nand_x0 i0=$abc$71600$new_n19814 i1=$abc$71600$new_n19864 i2=$abc$71600$new_n19862 nq=$abc$71600$new_n19907
.subckt and21nor_x0 i0=registers_m.pc_valid[21] i1=$abc$71600$new_n19855 i2=$abc$71600$new_n19856 nq=$abc$71600$new_n19908
.subckt or21nand_x0 i0=$abc$71600$new_n3777 i1=$abc$71600$new_n19859 i2=$abc$71600$new_n19857 nq=$abc$71600$new_n19909
.subckt nor2_x0 i0=registers_m.index[22] i1=registers_m.offset[30] nq=$abc$71600$new_n19910
.subckt or2_x1 i0=registers_m.index[22] i1=registers_m.offset[30] q=$abc$71600$new_n19911
.subckt and2_x1 i0=registers_m.index[22] i1=registers_m.offset[30] q=$abc$71600$new_n19912
.subckt nand2_x0 i0=registers_m.index[22] i1=registers_m.offset[30] nq=$abc$71600$new_n19913
.subckt xor2_x0 i0=registers_m.index[22] i1=registers_m.offset[30] q=$abc$71600$new_n19914
.subckt nexor2_x0 i0=$abc$71600$new_n19914 i1=$abc$71600$new_n3779 nq=$abc$71600$new_n19915
.subckt and2_x1 i0=$abc$71600$new_n19915 i1=$abc$71600$new_n19909 q=$abc$71600$new_n19916
.subckt nand2_x0 i0=$abc$71600$new_n19915 i1=$abc$71600$new_n19909 nq=$abc$71600$new_n19917
.subckt nexor2_x0 i0=$abc$71600$new_n19915 i1=$abc$71600$new_n19908 nq=$abc$71600$new_n19918
.subckt nexor2_x0 i0=$abc$71600$new_n19915 i1=$abc$71600$new_n19909 nq=$abc$71600$new_n19919
.subckt nand3_x0 i0=$abc$71600$new_n19919 i1=$abc$71600$new_n19906 i2=$abc$71600$new_n19868 nq=$abc$71600$new_n19920
.subckt and21nor_x0 i0=$abc$71600$new_n19868 i1=$abc$71600$new_n19906 i2=$abc$71600$new_n19919 nq=$abc$71600$new_n19921
.subckt or21nand_x0 i0=$abc$71600$new_n19867 i1=$abc$71600$new_n19907 i2=$abc$71600$new_n19918 nq=$abc$71600$new_n19922
.subckt nand3_x0 i0=$abc$71600$new_n19922 i1=$abc$71600$new_n19920 i2=$abc$71600$new_n18830 nq=$abc$71600$new_n19923
.subckt and3_x1 i0=$abc$71600$new_n19820 i1=registers_m.address[22] i2=registers_m.address[21] q=$abc$71600$new_n19924
.subckt nexor2_x0 i0=$abc$71600$new_n19871 i1=$abc$71600$new_n3400 nq=$abc$71600$new_n19925
.subckt and2_x1 i0=$abc$71600$new_n19885 i1=$abc$71600$new_n3400 q=$abc$71600$new_n19926
.subckt and4_x1 i0=$abc$71600$new_n19782 i1=registers_m.address[22] i2=registers_m.address[21] i3=registers_m.address[20] q=$abc$71600$new_n19927
.subckt nand4_x0 i0=$abc$71600$new_n19782 i1=registers_m.address[22] i2=registers_m.address[21] i3=registers_m.address[20] nq=$abc$71600$new_n19928
.subckt nand2_x0 i0=$abc$71600$new_n19928 i1=$abc$71600$new_n19427 nq=$abc$71600$new_n19929
.subckt or3_x1 i0=$abc$71600$new_n19876 i1=$abc$71600$new_n19480 i2=registers_m.address[22] q=$abc$71600$new_n19930
.subckt nexor2_x0 i0=$abc$71600$new_n19875 i1=$abc$71600$new_n3400 nq=$abc$71600$new_n19931
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[22] q=$abc$71600$new_n19932
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n19933
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[22] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19934
.subckt or4_x1 i0=$abc$71600$new_n19934 i1=$abc$71600$new_n19933 i2=$abc$71600$new_n19932 i3=$abc$71600$new_n19584 q=$abc$71600$new_n19935
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19931 i2=$abc$71600$new_n19935 nq=$abc$71600$new_n19936
.subckt or21nand_x0 i0=$abc$71600$new_n19926 i1=$abc$71600$new_n19929 i2=$abc$71600$new_n19936 nq=$abc$71600$new_n19937
.subckt and21nor_x0 i0=$abc$71600$new_n18957 i1=$abc$71600$new_n19925 i2=$abc$71600$new_n19937 nq=$abc$71600$new_n19938
.subckt and2_x1 i0=$abc$71600$new_n19938 i1=$abc$71600$new_n19923 q=$abc$71600$new_n19939
.subckt or21nand_x0 i0=$abc$71600$new_n18813 i1=$abc$71600$new_n19905 i2=$abc$71600$new_n19939 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70793
.subckt and21nor_x0 i0=$abc$71600$new_n19904 i1=$abc$71600$new_n19902 i2=$abc$71600$new_n19901 nq=$abc$71600$new_n19941
.subckt or21nand_x0 i0=$abc$71600$new_n3778 i1=$abc$71600$new_n19898 i2=$abc$71600$new_n19896 nq=$abc$71600$new_n19942
.subckt nor2_x0 i0=registers_m.offset[30] i1=registers_m.address[23] nq=$abc$71600$new_n19943
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[23] q=$abc$71600$new_n19944
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[23] q=$abc$71600$new_n19945
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[23] nq=$abc$71600$new_n19946
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[23] q=$abc$71600$new_n19947
.subckt nexor2_x0 i0=$abc$71600$new_n19947 i1=$abc$71600$new_n3780 nq=$abc$71600$new_n19948
.subckt nexor2_x0 i0=$abc$71600$new_n19947 i1=registers_m.index[23] nq=$abc$71600$new_n19949
.subckt nor2_x0 i0=$abc$71600$new_n19948 i1=$abc$71600$new_n19942 nq=$abc$71600$new_n19950
.subckt and2_x1 i0=$abc$71600$new_n19948 i1=$abc$71600$new_n19942 q=$abc$71600$new_n19951
.subckt nand2_x0 i0=$abc$71600$new_n19948 i1=$abc$71600$new_n19942 nq=$abc$71600$new_n19952
.subckt nexor2_x0 i0=$abc$71600$new_n19949 i1=$abc$71600$new_n19942 nq=$abc$71600$new_n19953
.subckt nexor2_x0 i0=$abc$71600$new_n19953 i1=$abc$71600$new_n19941 nq=$abc$71600$new_n19954
.subckt nand2_x0 i0=$abc$71600$new_n19954 i1=$abc$71600$new_n18812 nq=$abc$71600$new_n19955
.subckt and21nor_x0 i0=registers_m.pc_valid[22] i1=$abc$71600$new_n19911 i2=$abc$71600$new_n19912 nq=$abc$71600$new_n19956
.subckt or21nand_x0 i0=$abc$71600$new_n3779 i1=$abc$71600$new_n19910 i2=$abc$71600$new_n19913 nq=$abc$71600$new_n19957
.subckt nor2_x0 i0=registers_m.index[23] i1=registers_m.offset[30] nq=$abc$71600$new_n19958
.subckt or2_x1 i0=registers_m.index[23] i1=registers_m.offset[30] q=$abc$71600$new_n19959
.subckt and2_x1 i0=registers_m.index[23] i1=registers_m.offset[30] q=$abc$71600$new_n19960
.subckt nand2_x0 i0=registers_m.index[23] i1=registers_m.offset[30] nq=$abc$71600$new_n19961
.subckt xor2_x0 i0=registers_m.index[23] i1=registers_m.offset[30] q=$abc$71600$new_n19962
.subckt nexor2_x0 i0=$abc$71600$new_n19962 i1=$abc$71600$new_n3781 nq=$abc$71600$new_n19963
.subckt and2_x1 i0=$abc$71600$new_n19963 i1=$abc$71600$new_n19957 q=$abc$71600$new_n19964
.subckt nand2_x0 i0=$abc$71600$new_n19963 i1=$abc$71600$new_n19957 nq=$abc$71600$new_n19965
.subckt nexor2_x0 i0=$abc$71600$new_n19963 i1=$abc$71600$new_n19956 nq=$abc$71600$new_n19966
.subckt nexor2_x0 i0=$abc$71600$new_n19963 i1=$abc$71600$new_n19957 nq=$abc$71600$new_n19967
.subckt and2_x1 i0=$abc$71600$new_n19967 i1=$abc$71600$new_n19917 q=$abc$71600$new_n19968
.subckt nand2_x0 i0=$abc$71600$new_n19968 i1=$abc$71600$new_n19922 nq=$abc$71600$new_n19969
.subckt or21nand_x0 i0=$abc$71600$new_n19967 i1=$abc$71600$new_n19917 i2=$abc$71600$new_n18830 nq=$abc$71600$new_n19970
.subckt and21nor_x0 i0=$abc$71600$new_n19921 i1=$abc$71600$new_n19966 i2=$abc$71600$new_n19970 nq=$abc$71600$new_n19971
.subckt mux2_x1 cmd=$abc$71600$new_n18764 i0=$abc$71600$new_n19927 i1=$abc$71600$new_n19924 q=$abc$71600$new_n19972
.subckt nexor2_x0 i0=$abc$71600$new_n19972 i1=registers_m.address[23] nq=$abc$71600$new_n19973
.subckt and2_x1 i0=$abc$71600$new_n19927 i1=registers_m.address[23] q=$abc$71600$new_n19974
.subckt nand2_x0 i0=$abc$71600$new_n19927 i1=registers_m.address[23] nq=$abc$71600$new_n19975
.subckt nexor2_x0 i0=$abc$71600$new_n19927 i1=$abc$71600$new_n3403 nq=$abc$71600$new_n19976
.subckt and3_x1 i0=$abc$71600$new_n19875 i1=$abc$71600$new_n3403 i2=$abc$71600$new_n3400 q=$abc$71600$new_n19977
.subckt nexor2_x0 i0=$abc$71600$new_n19930 i1=registers_m.address[23] nq=$abc$71600$new_n19978
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[23] nq=$abc$71600$new_n19979
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n19980
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[23] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n19981
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n18783 i2=$abc$71600$new_n19981 nq=$abc$71600$new_n19982
.subckt nand2_x0 i0=$abc$71600$new_n19982 i1=$abc$71600$new_n19980 nq=$abc$71600$new_n19983
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n19978 i2=$abc$71600$new_n19983 nq=$abc$71600$new_n19984
.subckt nand2_x0 i0=$abc$71600$new_n19984 i1=$abc$71600$new_n19979 nq=$abc$71600$new_n19985
.subckt and21nor_x0 i0=$abc$71600$new_n18793 i1=$abc$71600$new_n19976 i2=$abc$71600$new_n19985 nq=$abc$71600$new_n19986
.subckt or21nand_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n19973 i2=$abc$71600$new_n19986 nq=$abc$71600$new_n19987
.subckt and21nor_x0 i0=$abc$71600$new_n19969 i1=$abc$71600$new_n19971 i2=$abc$71600$new_n19987 nq=$abc$71600$new_n19988
.subckt nand2_x0 i0=$abc$71600$new_n19988 i1=$abc$71600$new_n19955 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70795
.subckt and21nor_x0 i0=registers_m.index[23] i1=$abc$71600$new_n19944 i2=$abc$71600$new_n19945 nq=$abc$71600$new_n19990
.subckt or21nand_x0 i0=$abc$71600$new_n3780 i1=$abc$71600$new_n19943 i2=$abc$71600$new_n19946 nq=$abc$71600$new_n19991
.subckt nor2_x0 i0=registers_m.offset[30] i1=registers_m.address[24] nq=$abc$71600$new_n19992
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[24] q=$abc$71600$new_n19993
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[24] q=$abc$71600$new_n19994
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[24] nq=$abc$71600$new_n19995
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[24] q=$abc$71600$new_n19996
.subckt nexor2_x0 i0=$abc$71600$new_n19996 i1=$abc$71600$new_n3782 nq=$abc$71600$new_n19997
.subckt and2_x1 i0=$abc$71600$new_n19997 i1=$abc$71600$new_n19991 q=$abc$71600$new_n19998
.subckt nand2_x0 i0=$abc$71600$new_n19997 i1=$abc$71600$new_n19991 nq=$abc$71600$new_n19999
.subckt nexor2_x0 i0=$abc$71600$new_n19997 i1=$abc$71600$new_n19990 nq=$abc$71600$new_n20000
.subckt nexor2_x0 i0=$abc$71600$new_n19997 i1=$abc$71600$new_n19991 nq=$abc$71600$new_n20001
.subckt nor2_x0 i0=$abc$71600$new_n19950 i1=$abc$71600$new_n19941 nq=$abc$71600$new_n20002
.subckt or2_x1 i0=$abc$71600$new_n19950 i1=$abc$71600$new_n19941 q=$abc$71600$new_n20003
.subckt nand3_x0 i0=$abc$71600$new_n20003 i1=$abc$71600$new_n20001 i2=$abc$71600$new_n19952 nq=$abc$71600$new_n20004
.subckt and21nor_x0 i0=$abc$71600$new_n19952 i1=$abc$71600$new_n20003 i2=$abc$71600$new_n20001 nq=$abc$71600$new_n20005
.subckt or21nand_x0 i0=$abc$71600$new_n19951 i1=$abc$71600$new_n20002 i2=$abc$71600$new_n20000 nq=$abc$71600$new_n20006
.subckt nand3_x0 i0=$abc$71600$new_n20006 i1=$abc$71600$new_n20004 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n20007
.subckt and21nor_x0 i0=$abc$71600$new_n19916 i1=$abc$71600$new_n19966 i2=$abc$71600$new_n19964 nq=$abc$71600$new_n20008
.subckt or21nand_x0 i0=$abc$71600$new_n19917 i1=$abc$71600$new_n19967 i2=$abc$71600$new_n19965 nq=$abc$71600$new_n20009
.subckt and21nor_x0 i0=$abc$71600$new_n19921 i1=$abc$71600$new_n19966 i2=$abc$71600$new_n20009 nq=$abc$71600$new_n20010
.subckt or21nand_x0 i0=$abc$71600$new_n19922 i1=$abc$71600$new_n19967 i2=$abc$71600$new_n20008 nq=$abc$71600$new_n20011
.subckt and21nor_x0 i0=registers_m.pc_valid[23] i1=$abc$71600$new_n19959 i2=$abc$71600$new_n19960 nq=$abc$71600$new_n20012
.subckt or21nand_x0 i0=$abc$71600$new_n3781 i1=$abc$71600$new_n19958 i2=$abc$71600$new_n19961 nq=$abc$71600$new_n20013
.subckt nor2_x0 i0=registers_m.index[24] i1=registers_m.offset[30] nq=$abc$71600$new_n20014
.subckt or2_x1 i0=registers_m.index[24] i1=registers_m.offset[30] q=$abc$71600$new_n20015
.subckt and2_x1 i0=registers_m.index[24] i1=registers_m.offset[30] q=$abc$71600$new_n20016
.subckt nand2_x0 i0=registers_m.index[24] i1=registers_m.offset[30] nq=$abc$71600$new_n20017
.subckt xor2_x0 i0=registers_m.index[24] i1=registers_m.offset[30] q=$abc$71600$new_n20018
.subckt nexor2_x0 i0=$abc$71600$new_n20018 i1=$abc$71600$new_n3783 nq=$abc$71600$new_n20019
.subckt nexor2_x0 i0=$abc$71600$new_n20018 i1=registers_m.pc_valid[24] nq=$abc$71600$new_n20020
.subckt and2_x1 i0=$abc$71600$new_n20019 i1=$abc$71600$new_n20013 q=$abc$71600$new_n20021
.subckt nand2_x0 i0=$abc$71600$new_n20019 i1=$abc$71600$new_n20013 nq=$abc$71600$new_n20022
.subckt and2_x1 i0=$abc$71600$new_n20020 i1=$abc$71600$new_n20012 q=$abc$71600$new_n20023
.subckt nand2_x0 i0=$abc$71600$new_n20020 i1=$abc$71600$new_n20012 nq=$abc$71600$new_n20024
.subckt nexor2_x0 i0=$abc$71600$new_n20019 i1=$abc$71600$new_n20012 nq=$abc$71600$new_n20025
.subckt nexor2_x0 i0=$abc$71600$new_n20025 i1=$abc$71600$new_n20010 nq=$abc$71600$new_n20026
.subckt and4_x1 i0=$abc$71600$new_n19820 i1=registers_m.address[23] i2=registers_m.address[22] i3=registers_m.address[21] q=$abc$71600$new_n20027
.subckt or2_x1 i0=$abc$71600$new_n20027 i1=registers_m.address[24] q=$abc$71600$new_n20028
.subckt and2_x1 i0=$abc$71600$new_n20027 i1=registers_m.address[24] q=$abc$71600$new_n20029
.subckt and21nor_x0 i0=registers_m.address[24] i1=$abc$71600$new_n20027 i2=$abc$71600$new_n18958 nq=$abc$71600$new_n20030
.subckt nand2_x0 i0=$abc$71600$new_n20030 i1=$abc$71600$new_n20028 nq=$abc$71600$new_n20031
.subckt nor4_x0 i0=registers_m.address[24] i1=registers_m.address[23] i2=registers_m.address[22] i3=registers_m.address[21] nq=$abc$71600$new_n20032
.subckt and4_x1 i0=$abc$71600$new_n20032 i1=$abc$71600$new_n19873 i2=$abc$71600$new_n19474 i3=$abc$71600$new_n18907 q=$abc$71600$new_n20033
.subckt nexor2_x0 i0=$abc$71600$new_n19977 i1=registers_m.address[24] nq=$abc$71600$new_n20034
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[24] nq=$abc$71600$new_n20035
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n20036
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[24] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20037
.subckt nor2_x0 i0=$abc$71600$new_n20037 i1=$abc$71600$new_n20036 nq=$abc$71600$new_n20038
.subckt and3_x1 i0=$abc$71600$new_n20038 i1=$abc$71600$new_n20035 i2=$abc$71600$new_n19585 q=$abc$71600$new_n20039
.subckt or21nand_x0 i0=$abc$71600$new_n18762 i1=$abc$71600$new_n20034 i2=$abc$71600$new_n20039 nq=$abc$71600$new_n20040
.subckt nexor2_x0 i0=$abc$71600$new_n19974 i1=$abc$71600$new_n3406 nq=$abc$71600$new_n20041
.subckt and21nor_x0 i0=$abc$71600$new_n19427 i1=$abc$71600$new_n20041 i2=$abc$71600$new_n20040 nq=$abc$71600$new_n20042
.subckt nand2_x0 i0=$abc$71600$new_n20042 i1=$abc$71600$new_n20031 nq=$abc$71600$new_n20043
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20026 i2=$abc$71600$new_n20043 nq=$abc$71600$new_n20044
.subckt nand2_x0 i0=$abc$71600$new_n20044 i1=$abc$71600$new_n20007 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70797
.subckt and21nor_x0 i0=registers_m.index[24] i1=$abc$71600$new_n19993 i2=$abc$71600$new_n19994 nq=$abc$71600$new_n20046
.subckt or21nand_x0 i0=$abc$71600$new_n3782 i1=$abc$71600$new_n19992 i2=$abc$71600$new_n19995 nq=$abc$71600$new_n20047
.subckt nor2_x0 i0=registers_m.offset[30] i1=registers_m.address[25] nq=$abc$71600$new_n20048
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[25] q=$abc$71600$new_n20049
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[25] q=$abc$71600$new_n20050
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[25] nq=$abc$71600$new_n20051
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[25] q=$abc$71600$new_n20052
.subckt nexor2_x0 i0=$abc$71600$new_n20052 i1=$abc$71600$new_n3784 nq=$abc$71600$new_n20053
.subckt and2_x1 i0=$abc$71600$new_n20053 i1=$abc$71600$new_n20047 q=$abc$71600$new_n20054
.subckt nand2_x0 i0=$abc$71600$new_n20053 i1=$abc$71600$new_n20047 nq=$abc$71600$new_n20055
.subckt nexor2_x0 i0=$abc$71600$new_n20053 i1=$abc$71600$new_n20046 nq=$abc$71600$new_n20056
.subckt nexor2_x0 i0=$abc$71600$new_n20053 i1=$abc$71600$new_n20047 nq=$abc$71600$new_n20057
.subckt nand3_x0 i0=$abc$71600$new_n20057 i1=$abc$71600$new_n20006 i2=$abc$71600$new_n19999 nq=$abc$71600$new_n20058
.subckt and21nor_x0 i0=$abc$71600$new_n19999 i1=$abc$71600$new_n20006 i2=$abc$71600$new_n20057 nq=$abc$71600$new_n20059
.subckt or21nand_x0 i0=$abc$71600$new_n19998 i1=$abc$71600$new_n20005 i2=$abc$71600$new_n20056 nq=$abc$71600$new_n20060
.subckt nand3_x0 i0=$abc$71600$new_n20060 i1=$abc$71600$new_n20058 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n20061
.subckt and21nor_x0 i0=$abc$71600$new_n20011 i1=$abc$71600$new_n20024 i2=$abc$71600$new_n20021 nq=$abc$71600$new_n20062
.subckt or21nand_x0 i0=$abc$71600$new_n20010 i1=$abc$71600$new_n20023 i2=$abc$71600$new_n20022 nq=$abc$71600$new_n20063
.subckt and21nor_x0 i0=registers_m.pc_valid[24] i1=$abc$71600$new_n20015 i2=$abc$71600$new_n20016 nq=$abc$71600$new_n20064
.subckt or21nand_x0 i0=$abc$71600$new_n3783 i1=$abc$71600$new_n20014 i2=$abc$71600$new_n20017 nq=$abc$71600$new_n20065
.subckt nor2_x0 i0=registers_m.index[25] i1=registers_m.offset[30] nq=$abc$71600$new_n20066
.subckt or2_x1 i0=registers_m.index[25] i1=registers_m.offset[30] q=$abc$71600$new_n20067
.subckt and2_x1 i0=registers_m.index[25] i1=registers_m.offset[30] q=$abc$71600$new_n20068
.subckt nand2_x0 i0=registers_m.index[25] i1=registers_m.offset[30] nq=$abc$71600$new_n20069
.subckt xor2_x0 i0=registers_m.index[25] i1=registers_m.offset[30] q=$abc$71600$new_n20070
.subckt nexor2_x0 i0=$abc$71600$new_n20070 i1=$abc$71600$new_n3785 nq=$abc$71600$new_n20071
.subckt nexor2_x0 i0=$abc$71600$new_n20070 i1=registers_m.pc_valid[25] nq=$abc$71600$new_n20072
.subckt and2_x1 i0=$abc$71600$new_n20072 i1=$abc$71600$new_n20064 q=$abc$71600$new_n20073
.subckt nand2_x0 i0=$abc$71600$new_n20072 i1=$abc$71600$new_n20064 nq=$abc$71600$new_n20074
.subckt and2_x1 i0=$abc$71600$new_n20071 i1=$abc$71600$new_n20065 q=$abc$71600$new_n20075
.subckt nand2_x0 i0=$abc$71600$new_n20071 i1=$abc$71600$new_n20065 nq=$abc$71600$new_n20076
.subckt nexor2_x0 i0=$abc$71600$new_n20071 i1=$abc$71600$new_n20064 nq=$abc$71600$new_n20077
.subckt nexor2_x0 i0=$abc$71600$new_n20077 i1=$abc$71600$new_n20062 nq=$abc$71600$new_n20078
.subckt nand3_x0 i0=$abc$71600$new_n20027 i1=registers_m.address[25] i2=registers_m.address[24] nq=$abc$71600$new_n20079
.subckt nexor2_x0 i0=$abc$71600$new_n20029 i1=registers_m.address[25] nq=$abc$71600$new_n20080
.subckt nor3_x0 i0=registers_m.address[24] i1=registers_m.address[23] i2=registers_m.address[22] nq=$abc$71600$new_n20081
.subckt and4_x1 i0=$abc$71600$new_n20081 i1=$abc$71600$new_n19872 i2=$abc$71600$new_n19679 i3=$abc$71600$new_n3398 q=$abc$71600$new_n20082
.subckt and2_x1 i0=$abc$71600$new_n20033 i1=$abc$71600$new_n3408 q=$abc$71600$new_n20083
.subckt nexor2_x0 i0=$abc$71600$new_n20033 i1=$abc$71600$new_n3408 nq=$abc$71600$new_n20084
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[25] q=$abc$71600$new_n20085
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[25] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20086
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n20087
.subckt or4_x1 i0=$abc$71600$new_n20087 i1=$abc$71600$new_n20086 i2=$abc$71600$new_n20085 i3=$abc$71600$new_n19584 q=$abc$71600$new_n20088
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n20084 i2=$abc$71600$new_n20088 nq=$abc$71600$new_n20089
.subckt or21nand_x0 i0=$abc$71600$new_n3406 i1=$abc$71600$new_n19975 i2=$abc$71600$new_n3408 nq=$abc$71600$new_n20090
.subckt and4_x1 i0=$abc$71600$new_n19927 i1=registers_m.address[25] i2=registers_m.address[24] i3=registers_m.address[23] q=$abc$71600$new_n20091
.subckt nand4_x0 i0=$abc$71600$new_n19927 i1=registers_m.address[25] i2=registers_m.address[24] i3=registers_m.address[23] nq=$abc$71600$new_n20092
.subckt nand3_x0 i0=$abc$71600$new_n20092 i1=$abc$71600$new_n20090 i2=$abc$71600$new_n19427 nq=$abc$71600$new_n20093
.subckt and2_x1 i0=$abc$71600$new_n20093 i1=$abc$71600$new_n20089 q=$abc$71600$new_n20094
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n20080 i2=$abc$71600$new_n20094 nq=$abc$71600$new_n20095
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20078 i2=$abc$71600$new_n20095 nq=$abc$71600$new_n20096
.subckt nand2_x0 i0=$abc$71600$new_n20096 i1=$abc$71600$new_n20061 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70799
.subckt and21nor_x0 i0=registers_m.index[25] i1=$abc$71600$new_n20049 i2=$abc$71600$new_n20050 nq=$abc$71600$new_n20098
.subckt or21nand_x0 i0=$abc$71600$new_n3784 i1=$abc$71600$new_n20048 i2=$abc$71600$new_n20051 nq=$abc$71600$new_n20099
.subckt nor2_x0 i0=registers_m.offset[30] i1=registers_m.address[26] nq=$abc$71600$new_n20100
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[26] q=$abc$71600$new_n20101
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[26] q=$abc$71600$new_n20102
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[26] nq=$abc$71600$new_n20103
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[26] q=$abc$71600$new_n20104
.subckt nexor2_x0 i0=$abc$71600$new_n20104 i1=$abc$71600$new_n3786 nq=$abc$71600$new_n20105
.subckt and2_x1 i0=$abc$71600$new_n20105 i1=$abc$71600$new_n20099 q=$abc$71600$new_n20106
.subckt nand2_x0 i0=$abc$71600$new_n20105 i1=$abc$71600$new_n20099 nq=$abc$71600$new_n20107
.subckt nexor2_x0 i0=$abc$71600$new_n20105 i1=$abc$71600$new_n20098 nq=$abc$71600$new_n20108
.subckt nexor2_x0 i0=$abc$71600$new_n20105 i1=$abc$71600$new_n20099 nq=$abc$71600$new_n20109
.subckt nand3_x0 i0=$abc$71600$new_n20109 i1=$abc$71600$new_n20060 i2=$abc$71600$new_n20055 nq=$abc$71600$new_n20110
.subckt and21nor_x0 i0=$abc$71600$new_n20055 i1=$abc$71600$new_n20060 i2=$abc$71600$new_n20109 nq=$abc$71600$new_n20111
.subckt or21nand_x0 i0=$abc$71600$new_n20054 i1=$abc$71600$new_n20059 i2=$abc$71600$new_n20108 nq=$abc$71600$new_n20112
.subckt nand3_x0 i0=$abc$71600$new_n20112 i1=$abc$71600$new_n20110 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n20113
.subckt and21nor_x0 i0=$abc$71600$new_n20063 i1=$abc$71600$new_n20074 i2=$abc$71600$new_n20075 nq=$abc$71600$new_n20114
.subckt or21nand_x0 i0=$abc$71600$new_n20062 i1=$abc$71600$new_n20073 i2=$abc$71600$new_n20076 nq=$abc$71600$new_n20115
.subckt and21nor_x0 i0=registers_m.pc_valid[25] i1=$abc$71600$new_n20067 i2=$abc$71600$new_n20068 nq=$abc$71600$new_n20116
.subckt or21nand_x0 i0=$abc$71600$new_n3785 i1=$abc$71600$new_n20066 i2=$abc$71600$new_n20069 nq=$abc$71600$new_n20117
.subckt nor2_x0 i0=registers_m.index[26] i1=registers_m.offset[30] nq=$abc$71600$new_n20118
.subckt or2_x1 i0=registers_m.index[26] i1=registers_m.offset[30] q=$abc$71600$new_n20119
.subckt and2_x1 i0=registers_m.index[26] i1=registers_m.offset[30] q=$abc$71600$new_n20120
.subckt nand2_x0 i0=registers_m.index[26] i1=registers_m.offset[30] nq=$abc$71600$new_n20121
.subckt xor2_x0 i0=registers_m.index[26] i1=registers_m.offset[30] q=$abc$71600$new_n20122
.subckt nexor2_x0 i0=$abc$71600$new_n20122 i1=$abc$71600$new_n3787 nq=$abc$71600$new_n20123
.subckt nexor2_x0 i0=$abc$71600$new_n20122 i1=registers_m.pc_valid[26] nq=$abc$71600$new_n20124
.subckt and2_x1 i0=$abc$71600$new_n20123 i1=$abc$71600$new_n20117 q=$abc$71600$new_n20125
.subckt nand2_x0 i0=$abc$71600$new_n20123 i1=$abc$71600$new_n20117 nq=$abc$71600$new_n20126
.subckt and2_x1 i0=$abc$71600$new_n20124 i1=$abc$71600$new_n20116 q=$abc$71600$new_n20127
.subckt nand2_x0 i0=$abc$71600$new_n20124 i1=$abc$71600$new_n20116 nq=$abc$71600$new_n20128
.subckt nexor2_x0 i0=$abc$71600$new_n20123 i1=$abc$71600$new_n20116 nq=$abc$71600$new_n20129
.subckt nexor2_x0 i0=$abc$71600$new_n20129 i1=$abc$71600$new_n20114 nq=$abc$71600$new_n20130
.subckt and2_x1 i0=$abc$71600$new_n20079 i1=$abc$71600$new_n3411 q=$abc$71600$new_n20131
.subckt and4_x1 i0=$abc$71600$new_n20027 i1=registers_m.address[26] i2=registers_m.address[25] i3=registers_m.address[24] q=$abc$71600$new_n20132
.subckt or2_x1 i0=$abc$71600$new_n20132 i1=$abc$71600$new_n18958 q=$abc$71600$new_n20133
.subckt nand2_x0 i0=$abc$71600$new_n20092 i1=$abc$71600$new_n3411 nq=$abc$71600$new_n20134
.subckt and2_x1 i0=$abc$71600$new_n20091 i1=registers_m.address[26] q=$abc$71600$new_n20135
.subckt nand2_x0 i0=$abc$71600$new_n20091 i1=registers_m.address[26] nq=$abc$71600$new_n20136
.subckt and21nor_x0 i0=registers_m.address[26] i1=$abc$71600$new_n20091 i2=$abc$71600$new_n19426 nq=$abc$71600$new_n20137
.subckt nor2_x0 i0=registers_m.address[26] i1=registers_m.address[25] nq=$abc$71600$new_n20138
.subckt and4_x1 i0=$abc$71600$new_n20138 i1=$abc$71600$new_n20082 i2=$abc$71600$new_n19474 i3=$abc$71600$new_n18907 q=$abc$71600$new_n20139
.subckt nexor2_x0 i0=$abc$71600$new_n20083 i1=$abc$71600$new_n3411 nq=$abc$71600$new_n20140
.subckt nand2_x0 i0=$abc$71600$new_n20140 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n20141
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[26] q=$abc$71600$new_n20142
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[74] q=$abc$71600$new_n20143
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[26] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20144
.subckt nor4_x0 i0=$abc$71600$new_n20144 i1=$abc$71600$new_n20143 i2=$abc$71600$new_n20142 i3=$abc$71600$new_n19584 nq=$abc$71600$new_n20145
.subckt nand2_x0 i0=$abc$71600$new_n20145 i1=$abc$71600$new_n20141 nq=$abc$71600$new_n20146
.subckt and21nor_x0 i0=$abc$71600$new_n20134 i1=$abc$71600$new_n20137 i2=$abc$71600$new_n20146 nq=$abc$71600$new_n20147
.subckt or21nand_x0 i0=$abc$71600$new_n20131 i1=$abc$71600$new_n20133 i2=$abc$71600$new_n20147 nq=$abc$71600$new_n20148
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20130 i2=$abc$71600$new_n20148 nq=$abc$71600$new_n20149
.subckt nand2_x0 i0=$abc$71600$new_n20149 i1=$abc$71600$new_n20113 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70801
.subckt and21nor_x0 i0=registers_m.index[26] i1=$abc$71600$new_n20101 i2=$abc$71600$new_n20102 nq=$abc$71600$new_n20151
.subckt or21nand_x0 i0=$abc$71600$new_n3786 i1=$abc$71600$new_n20100 i2=$abc$71600$new_n20103 nq=$abc$71600$new_n20152
.subckt nor2_x0 i0=registers_m.offset[30] i1=registers_m.address[27] nq=$abc$71600$new_n20153
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[27] q=$abc$71600$new_n20154
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[27] q=$abc$71600$new_n20155
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[27] nq=$abc$71600$new_n20156
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[27] q=$abc$71600$new_n20157
.subckt nexor2_x0 i0=$abc$71600$new_n20157 i1=$abc$71600$new_n3788 nq=$abc$71600$new_n20158
.subckt and2_x1 i0=$abc$71600$new_n20158 i1=$abc$71600$new_n20152 q=$abc$71600$new_n20159
.subckt nand2_x0 i0=$abc$71600$new_n20158 i1=$abc$71600$new_n20152 nq=$abc$71600$new_n20160
.subckt nexor2_x0 i0=$abc$71600$new_n20158 i1=$abc$71600$new_n20151 nq=$abc$71600$new_n20161
.subckt nexor2_x0 i0=$abc$71600$new_n20158 i1=$abc$71600$new_n20152 nq=$abc$71600$new_n20162
.subckt nand3_x0 i0=$abc$71600$new_n20162 i1=$abc$71600$new_n20112 i2=$abc$71600$new_n20107 nq=$abc$71600$new_n20163
.subckt and21nor_x0 i0=$abc$71600$new_n20107 i1=$abc$71600$new_n20112 i2=$abc$71600$new_n20162 nq=$abc$71600$new_n20164
.subckt or21nand_x0 i0=$abc$71600$new_n20106 i1=$abc$71600$new_n20111 i2=$abc$71600$new_n20161 nq=$abc$71600$new_n20165
.subckt nand3_x0 i0=$abc$71600$new_n20165 i1=$abc$71600$new_n20163 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n20166
.subckt and21nor_x0 i0=$abc$71600$new_n20115 i1=$abc$71600$new_n20128 i2=$abc$71600$new_n20125 nq=$abc$71600$new_n20167
.subckt or21nand_x0 i0=$abc$71600$new_n20114 i1=$abc$71600$new_n20127 i2=$abc$71600$new_n20126 nq=$abc$71600$new_n20168
.subckt and21nor_x0 i0=registers_m.pc_valid[26] i1=$abc$71600$new_n20119 i2=$abc$71600$new_n20120 nq=$abc$71600$new_n20169
.subckt or21nand_x0 i0=$abc$71600$new_n3787 i1=$abc$71600$new_n20118 i2=$abc$71600$new_n20121 nq=$abc$71600$new_n20170
.subckt nor2_x0 i0=registers_m.index[27] i1=registers_m.offset[30] nq=$abc$71600$new_n20171
.subckt or2_x1 i0=registers_m.index[27] i1=registers_m.offset[30] q=$abc$71600$new_n20172
.subckt and2_x1 i0=registers_m.index[27] i1=registers_m.offset[30] q=$abc$71600$new_n20173
.subckt nand2_x0 i0=registers_m.index[27] i1=registers_m.offset[30] nq=$abc$71600$new_n20174
.subckt xor2_x0 i0=registers_m.index[27] i1=registers_m.offset[30] q=$abc$71600$new_n20175
.subckt nexor2_x0 i0=$abc$71600$new_n20175 i1=$abc$71600$new_n3789 nq=$abc$71600$new_n20176
.subckt nexor2_x0 i0=$abc$71600$new_n20175 i1=registers_m.pc_valid[27] nq=$abc$71600$new_n20177
.subckt and2_x1 i0=$abc$71600$new_n20176 i1=$abc$71600$new_n20170 q=$abc$71600$new_n20178
.subckt nand2_x0 i0=$abc$71600$new_n20176 i1=$abc$71600$new_n20170 nq=$abc$71600$new_n20179
.subckt and2_x1 i0=$abc$71600$new_n20177 i1=$abc$71600$new_n20169 q=$abc$71600$new_n20180
.subckt nand2_x0 i0=$abc$71600$new_n20177 i1=$abc$71600$new_n20169 nq=$abc$71600$new_n20181
.subckt nexor2_x0 i0=$abc$71600$new_n20176 i1=$abc$71600$new_n20169 nq=$abc$71600$new_n20182
.subckt nexor2_x0 i0=$abc$71600$new_n20182 i1=$abc$71600$new_n20167 nq=$abc$71600$new_n20183
.subckt nexor2_x0 i0=$abc$71600$new_n20132 i1=registers_m.address[27] nq=$abc$71600$new_n20184
.subckt and2_x1 i0=$abc$71600$new_n20139 i1=$abc$71600$new_n3414 q=$abc$71600$new_n20185
.subckt nexor2_x0 i0=$abc$71600$new_n20139 i1=$abc$71600$new_n3414 nq=$abc$71600$new_n20186
.subckt nand2_x0 i0=$abc$71600$new_n20186 i1=$abc$71600$new_n18761 nq=$abc$71600$new_n20187
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[27] q=$abc$71600$new_n20188
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20189
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[27] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20190
.subckt nor4_x0 i0=$abc$71600$new_n20190 i1=$abc$71600$new_n20189 i2=$abc$71600$new_n20188 i3=$abc$71600$new_n19584 nq=$abc$71600$new_n20191
.subckt nand2_x0 i0=$abc$71600$new_n20191 i1=$abc$71600$new_n20187 nq=$abc$71600$new_n20192
.subckt nexor2_x0 i0=$abc$71600$new_n20135 i1=$abc$71600$new_n3414 nq=$abc$71600$new_n20193
.subckt and21nor_x0 i0=$abc$71600$new_n19427 i1=$abc$71600$new_n20193 i2=$abc$71600$new_n20192 nq=$abc$71600$new_n20194
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n20184 i2=$abc$71600$new_n20194 nq=$abc$71600$new_n20195
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20183 i2=$abc$71600$new_n20195 nq=$abc$71600$new_n20196
.subckt nand2_x0 i0=$abc$71600$new_n20196 i1=$abc$71600$new_n20166 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70803
.subckt and21nor_x0 i0=registers_m.index[27] i1=$abc$71600$new_n20154 i2=$abc$71600$new_n20155 nq=$abc$71600$new_n20198
.subckt or21nand_x0 i0=$abc$71600$new_n3788 i1=$abc$71600$new_n20153 i2=$abc$71600$new_n20156 nq=$abc$71600$new_n20199
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[28] nq=$abc$71600$new_n20200
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[28] q=$abc$71600$new_n20201
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[28] nq=$abc$71600$new_n20202
.subckt nexor2_x0 i0=$abc$71600$new_n20201 i1=$abc$71600$new_n3790 nq=$abc$71600$new_n20203
.subckt and2_x1 i0=$abc$71600$new_n20203 i1=$abc$71600$new_n20199 q=$abc$71600$new_n20204
.subckt nand2_x0 i0=$abc$71600$new_n20203 i1=$abc$71600$new_n20199 nq=$abc$71600$new_n20205
.subckt nexor2_x0 i0=$abc$71600$new_n20203 i1=$abc$71600$new_n20198 nq=$abc$71600$new_n20206
.subckt nexor2_x0 i0=$abc$71600$new_n20203 i1=$abc$71600$new_n20199 nq=$abc$71600$new_n20207
.subckt nand3_x0 i0=$abc$71600$new_n20207 i1=$abc$71600$new_n20165 i2=$abc$71600$new_n20160 nq=$abc$71600$new_n20208
.subckt and21nor_x0 i0=$abc$71600$new_n20160 i1=$abc$71600$new_n20165 i2=$abc$71600$new_n20207 nq=$abc$71600$new_n20209
.subckt or21nand_x0 i0=$abc$71600$new_n20159 i1=$abc$71600$new_n20164 i2=$abc$71600$new_n20206 nq=$abc$71600$new_n20210
.subckt nand3_x0 i0=$abc$71600$new_n20210 i1=$abc$71600$new_n20208 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n20211
.subckt and21nor_x0 i0=$abc$71600$new_n20168 i1=$abc$71600$new_n20181 i2=$abc$71600$new_n20178 nq=$abc$71600$new_n20212
.subckt or21nand_x0 i0=$abc$71600$new_n20167 i1=$abc$71600$new_n20180 i2=$abc$71600$new_n20179 nq=$abc$71600$new_n20213
.subckt and21nor_x0 i0=registers_m.pc_valid[27] i1=$abc$71600$new_n20172 i2=$abc$71600$new_n20173 nq=$abc$71600$new_n20214
.subckt or21nand_x0 i0=$abc$71600$new_n3789 i1=$abc$71600$new_n20171 i2=$abc$71600$new_n20174 nq=$abc$71600$new_n20215
.subckt nor2_x0 i0=registers_m.index[28] i1=registers_m.offset[30] nq=$abc$71600$new_n20216
.subckt or2_x1 i0=registers_m.index[28] i1=registers_m.offset[30] q=$abc$71600$new_n20217
.subckt and2_x1 i0=registers_m.index[28] i1=registers_m.offset[30] q=$abc$71600$new_n20218
.subckt nand2_x0 i0=registers_m.index[28] i1=registers_m.offset[30] nq=$abc$71600$new_n20219
.subckt xor2_x0 i0=registers_m.index[28] i1=registers_m.offset[30] q=$abc$71600$new_n20220
.subckt nexor2_x0 i0=$abc$71600$new_n20220 i1=$abc$71600$new_n3791 nq=$abc$71600$new_n20221
.subckt nexor2_x0 i0=$abc$71600$new_n20220 i1=registers_m.pc_valid[28] nq=$abc$71600$new_n20222
.subckt and2_x1 i0=$abc$71600$new_n20221 i1=$abc$71600$new_n20215 q=$abc$71600$new_n20223
.subckt nand2_x0 i0=$abc$71600$new_n20221 i1=$abc$71600$new_n20215 nq=$abc$71600$new_n20224
.subckt and2_x1 i0=$abc$71600$new_n20222 i1=$abc$71600$new_n20214 q=$abc$71600$new_n20225
.subckt nand2_x0 i0=$abc$71600$new_n20222 i1=$abc$71600$new_n20214 nq=$abc$71600$new_n20226
.subckt nexor2_x0 i0=$abc$71600$new_n20221 i1=$abc$71600$new_n20214 nq=$abc$71600$new_n20227
.subckt nexor2_x0 i0=$abc$71600$new_n20227 i1=$abc$71600$new_n20212 nq=$abc$71600$new_n20228
.subckt and21nor_x0 i0=registers_m.address[27] i1=$abc$71600$new_n20132 i2=registers_m.address[28] nq=$abc$71600$new_n20229
.subckt and3_x1 i0=$abc$71600$new_n20132 i1=registers_m.address[28] i2=registers_m.address[27] q=$abc$71600$new_n20230
.subckt nand3_x0 i0=$abc$71600$new_n20132 i1=registers_m.address[28] i2=registers_m.address[27] nq=$abc$71600$new_n20231
.subckt nand2_x0 i0=$abc$71600$new_n20231 i1=$abc$71600$new_n18957 nq=$abc$71600$new_n20232
.subckt nexor2_x0 i0=$abc$71600$new_n20185 i1=$abc$71600$new_n3416 nq=$abc$71600$new_n20233
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[28] q=$abc$71600$new_n20234
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[28] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20235
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n20236
.subckt or4_x1 i0=$abc$71600$new_n20236 i1=$abc$71600$new_n20235 i2=$abc$71600$new_n20234 i3=$abc$71600$new_n19584 q=$abc$71600$new_n20237
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n20233 i2=$abc$71600$new_n20237 nq=$abc$71600$new_n20238
.subckt or21nand_x0 i0=$abc$71600$new_n3414 i1=$abc$71600$new_n20136 i2=$abc$71600$new_n3416 nq=$abc$71600$new_n20239
.subckt and4_x1 i0=$abc$71600$new_n20091 i1=registers_m.address[28] i2=registers_m.address[27] i3=registers_m.address[26] q=$abc$71600$new_n20240
.subckt nand4_x0 i0=$abc$71600$new_n20091 i1=registers_m.address[28] i2=registers_m.address[27] i3=registers_m.address[26] nq=$abc$71600$new_n20241
.subckt nand3_x0 i0=$abc$71600$new_n20241 i1=$abc$71600$new_n20239 i2=$abc$71600$new_n19427 nq=$abc$71600$new_n20242
.subckt and2_x1 i0=$abc$71600$new_n20242 i1=$abc$71600$new_n20238 q=$abc$71600$new_n20243
.subckt or21nand_x0 i0=$abc$71600$new_n20229 i1=$abc$71600$new_n20232 i2=$abc$71600$new_n20243 nq=$abc$71600$new_n20244
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20228 i2=$abc$71600$new_n20244 nq=$abc$71600$new_n20245
.subckt nand2_x0 i0=$abc$71600$new_n20245 i1=$abc$71600$new_n20211 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70805
.subckt or21nand_x0 i0=$abc$71600$new_n3790 i1=$abc$71600$new_n20202 i2=$abc$71600$new_n20200 nq=$abc$71600$new_n20247
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[29] q=$abc$71600$new_n20248
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[29] q=$abc$71600$new_n20249
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[29] nq=$abc$71600$new_n20250
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[29] q=$abc$71600$new_n20251
.subckt nexor2_x0 i0=registers_m.offset[30] i1=registers_m.address[29] nq=$abc$71600$new_n20252
.subckt nexor2_x0 i0=$abc$71600$new_n20251 i1=$abc$71600$new_n3792 nq=$abc$71600$new_n20253
.subckt nexor2_x0 i0=$abc$71600$new_n20251 i1=registers_m.index[29] nq=$abc$71600$new_n20254
.subckt nand2_x0 i0=$abc$71600$new_n20253 i1=$abc$71600$new_n20247 nq=$abc$71600$new_n20255
.subckt or2_x1 i0=$abc$71600$new_n20253 i1=$abc$71600$new_n20247 q=$abc$71600$new_n20256
.subckt nexor2_x0 i0=$abc$71600$new_n20254 i1=$abc$71600$new_n20247 nq=$abc$71600$new_n20257
.subckt nexor2_x0 i0=$abc$71600$new_n20253 i1=$abc$71600$new_n20247 nq=$abc$71600$new_n20258
.subckt or21nand_x0 i0=$abc$71600$new_n20204 i1=$abc$71600$new_n20209 i2=$abc$71600$new_n20257 nq=$abc$71600$new_n20259
.subckt nand3_x0 i0=$abc$71600$new_n20258 i1=$abc$71600$new_n20210 i2=$abc$71600$new_n20205 nq=$abc$71600$new_n20260
.subckt and3_x1 i0=$abc$71600$new_n20260 i1=$abc$71600$new_n20259 i2=$abc$71600$new_n18812 q=$abc$71600$new_n20261
.subckt and21nor_x0 i0=$abc$71600$new_n20213 i1=$abc$71600$new_n20226 i2=$abc$71600$new_n20223 nq=$abc$71600$new_n20262
.subckt or21nand_x0 i0=$abc$71600$new_n20212 i1=$abc$71600$new_n20225 i2=$abc$71600$new_n20224 nq=$abc$71600$new_n20263
.subckt and21nor_x0 i0=registers_m.pc_valid[28] i1=$abc$71600$new_n20217 i2=$abc$71600$new_n20218 nq=$abc$71600$new_n20264
.subckt or21nand_x0 i0=$abc$71600$new_n3791 i1=$abc$71600$new_n20216 i2=$abc$71600$new_n20219 nq=$abc$71600$new_n20265
.subckt nor2_x0 i0=registers_m.index[29] i1=registers_m.offset[30] nq=$abc$71600$new_n20266
.subckt or2_x1 i0=registers_m.index[29] i1=registers_m.offset[30] q=$abc$71600$new_n20267
.subckt and2_x1 i0=registers_m.index[29] i1=registers_m.offset[30] q=$abc$71600$new_n20268
.subckt nand2_x0 i0=registers_m.index[29] i1=registers_m.offset[30] nq=$abc$71600$new_n20269
.subckt xor2_x0 i0=registers_m.index[29] i1=registers_m.offset[30] q=$abc$71600$new_n20270
.subckt nexor2_x0 i0=$abc$71600$new_n20270 i1=$abc$71600$new_n3793 nq=$abc$71600$new_n20271
.subckt nexor2_x0 i0=$abc$71600$new_n20270 i1=registers_m.pc_valid[29] nq=$abc$71600$new_n20272
.subckt and2_x1 i0=$abc$71600$new_n20271 i1=$abc$71600$new_n20265 q=$abc$71600$new_n20273
.subckt nand2_x0 i0=$abc$71600$new_n20272 i1=$abc$71600$new_n20264 nq=$abc$71600$new_n20274
.subckt nexor2_x0 i0=$abc$71600$new_n20271 i1=$abc$71600$new_n20264 nq=$abc$71600$new_n20275
.subckt nexor2_x0 i0=$abc$71600$new_n20275 i1=$abc$71600$new_n20262 nq=$abc$71600$new_n20276
.subckt and2_x1 i0=$abc$71600$new_n20276 i1=$abc$71600$new_n18830 q=$abc$71600$new_n20277
.subckt nand4_x0 i0=$abc$71600$new_n20132 i1=registers_m.address[29] i2=registers_m.address[28] i3=registers_m.address[27] nq=$abc$71600$new_n20278
.subckt nexor2_x0 i0=$abc$71600$new_n20230 i1=registers_m.address[29] nq=$abc$71600$new_n20279
.subckt and3_x1 i0=$abc$71600$new_n20139 i1=$abc$71600$new_n3416 i2=$abc$71600$new_n3414 q=$abc$71600$new_n20280
.subckt and4_x1 i0=$abc$71600$new_n20139 i1=$abc$71600$new_n3418 i2=$abc$71600$new_n3416 i3=$abc$71600$new_n3414 q=$abc$71600$new_n20281
.subckt nexor2_x0 i0=$abc$71600$new_n20280 i1=registers_m.address[29] nq=$abc$71600$new_n20282
.subckt and3_x1 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[29] q=$abc$71600$new_n20283
.subckt and4_x1 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n20284
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[29] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20285
.subckt nor4_x0 i0=$abc$71600$new_n20285 i1=$abc$71600$new_n20284 i2=$abc$71600$new_n20283 i3=$abc$71600$new_n19584 nq=$abc$71600$new_n20286
.subckt or21nand_x0 i0=$abc$71600$new_n18762 i1=$abc$71600$new_n20282 i2=$abc$71600$new_n20286 nq=$abc$71600$new_n20287
.subckt and2_x1 i0=$abc$71600$new_n20240 i1=registers_m.address[29] q=$abc$71600$new_n20288
.subckt nand2_x0 i0=$abc$71600$new_n20240 i1=registers_m.address[29] nq=$abc$71600$new_n20289
.subckt nexor2_x0 i0=$abc$71600$new_n20240 i1=$abc$71600$new_n3418 nq=$abc$71600$new_n20290
.subckt and21nor_x0 i0=$abc$71600$new_n19427 i1=$abc$71600$new_n20290 i2=$abc$71600$new_n20287 nq=$abc$71600$new_n20291
.subckt or21nand_x0 i0=$abc$71600$new_n18958 i1=$abc$71600$new_n20279 i2=$abc$71600$new_n20291 nq=$abc$71600$new_n20292
.subckt or2_x1 i0=$abc$71600$new_n20292 i1=$abc$71600$new_n20277 q=$abc$71600$new_n20293
.subckt or2_x1 i0=$abc$71600$new_n20293 i1=$abc$71600$new_n20261 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70807
.subckt and21nor_x0 i0=registers_m.index[29] i1=$abc$71600$new_n20248 i2=$abc$71600$new_n20249 nq=$abc$71600$new_n20295
.subckt or21nand_x0 i0=$abc$71600$new_n3792 i1=$abc$71600$new_n20252 i2=$abc$71600$new_n20250 nq=$abc$71600$new_n20296
.subckt nor2_x0 i0=registers_m.offset[30] i1=registers_m.address[30] nq=$abc$71600$new_n20297
.subckt or2_x1 i0=registers_m.offset[30] i1=registers_m.address[30] q=$abc$71600$new_n20298
.subckt and2_x1 i0=registers_m.offset[30] i1=registers_m.address[30] q=$abc$71600$new_n20299
.subckt nand2_x0 i0=registers_m.offset[30] i1=registers_m.address[30] nq=$abc$71600$new_n20300
.subckt xor2_x0 i0=registers_m.offset[30] i1=registers_m.address[30] q=$abc$71600$new_n20301
.subckt nexor2_x0 i0=$abc$71600$new_n20301 i1=$abc$71600$new_n3794 nq=$abc$71600$new_n20302
.subckt and2_x1 i0=$abc$71600$new_n20302 i1=$abc$71600$new_n20296 q=$abc$71600$new_n20303
.subckt nand2_x0 i0=$abc$71600$new_n20302 i1=$abc$71600$new_n20296 nq=$abc$71600$new_n20304
.subckt nexor2_x0 i0=$abc$71600$new_n20302 i1=$abc$71600$new_n20295 nq=$abc$71600$new_n20305
.subckt nand3_x0 i0=$abc$71600$new_n20255 i1=$abc$71600$new_n20210 i2=$abc$71600$new_n20205 nq=$abc$71600$new_n20306
.subckt and21nor_x0 i0=$abc$71600$new_n20256 i1=$abc$71600$new_n20306 i2=$abc$71600$new_n20305 nq=$abc$71600$new_n20307
.subckt and3_x1 i0=$abc$71600$new_n20306 i1=$abc$71600$new_n20305 i2=$abc$71600$new_n20256 q=$abc$71600$new_n20308
.subckt nand3_x0 i0=$abc$71600$new_n20306 i1=$abc$71600$new_n20305 i2=$abc$71600$new_n20256 nq=$abc$71600$new_n20309
.subckt or3_x1 i0=$abc$71600$new_n20308 i1=$abc$71600$new_n20307 i2=$abc$71600$new_n18813 q=$abc$71600$new_n20310
.subckt and21nor_x0 i0=$abc$71600$new_n20263 i1=$abc$71600$new_n20274 i2=$abc$71600$new_n20273 nq=$abc$71600$new_n20311
.subckt and21nor_x0 i0=registers_m.pc_valid[29] i1=$abc$71600$new_n20267 i2=$abc$71600$new_n20268 nq=$abc$71600$new_n20312
.subckt or21nand_x0 i0=$abc$71600$new_n3793 i1=$abc$71600$new_n20266 i2=$abc$71600$new_n20269 nq=$abc$71600$new_n20313
.subckt nor2_x0 i0=registers_m.index[30] i1=registers_m.offset[30] nq=$abc$71600$new_n20314
.subckt nand2_x0 i0=registers_m.index[30] i1=registers_m.offset[30] nq=$abc$71600$new_n20315
.subckt xor2_x0 i0=registers_m.index[30] i1=registers_m.offset[30] q=$abc$71600$new_n20316
.subckt nexor2_x0 i0=$abc$71600$new_n20316 i1=$abc$71600$new_n3795 nq=$abc$71600$new_n20317
.subckt nexor2_x0 i0=$abc$71600$new_n20316 i1=registers_m.pc_valid[30] nq=$abc$71600$new_n20318
.subckt nand2_x0 i0=$abc$71600$new_n20317 i1=$abc$71600$new_n20313 nq=$abc$71600$new_n20319
.subckt and2_x1 i0=$abc$71600$new_n20318 i1=$abc$71600$new_n20312 q=$abc$71600$new_n20320
.subckt nexor2_x0 i0=$abc$71600$new_n20317 i1=$abc$71600$new_n20312 nq=$abc$71600$new_n20321
.subckt nexor2_x0 i0=$abc$71600$new_n20321 i1=$abc$71600$new_n20311 nq=$abc$71600$new_n20322
.subckt and2_x1 i0=$abc$71600$new_n20278 i1=$abc$71600$new_n3421 q=$abc$71600$new_n20323
.subckt or21nand_x0 i0=$abc$71600$new_n3421 i1=$abc$71600$new_n20278 i2=$abc$71600$new_n18764 nq=$abc$71600$new_n20324
.subckt and3_x1 i0=$abc$71600$new_n20240 i1=registers_m.address[30] i2=registers_m.address[29] q=$abc$71600$new_n20325
.subckt nexor2_x0 i0=$abc$71600$new_n20288 i1=$abc$71600$new_n3421 nq=$abc$71600$new_n20326
.subckt nexor2_x0 i0=$abc$71600$new_n20288 i1=registers_m.address[30] nq=$abc$71600$new_n20327
.subckt nand2_x0 i0=$abc$71600$new_n20326 i1=$abc$71600$new_n18763 nq=$abc$71600$new_n20328
.subckt or21nand_x0 i0=$abc$71600$new_n20323 i1=$abc$71600$new_n20324 i2=$abc$71600$new_n20328 nq=$abc$71600$new_n20329
.subckt and2_x1 i0=$abc$71600$new_n20281 i1=$abc$71600$new_n3421 q=$abc$71600$new_n20330
.subckt nexor2_x0 i0=$abc$71600$new_n20281 i1=$abc$71600$new_n3421 nq=$abc$71600$new_n20331
.subckt nand3_x0 i0=$abc$71600$new_n18780 i1=$abc$71600$new_n18776 i2=registers_m.address[30] nq=$abc$71600$new_n20332
.subckt nand4_x0 i0=$abc$71600$new_n18786 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=bus_control_m.prefetch_ir_o[78] nq=$abc$71600$new_n20333
.subckt and4_x1 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[30] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 q=$abc$71600$new_n20334
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n18783 i2=$abc$71600$new_n20334 nq=$abc$71600$new_n20335
.subckt nand2_x0 i0=$abc$71600$new_n20335 i1=$abc$71600$new_n20333 nq=$abc$71600$new_n20336
.subckt and21nor_x0 i0=$abc$71600$new_n18761 i1=$abc$71600$new_n20331 i2=$abc$71600$new_n20336 nq=$abc$71600$new_n20337
.subckt or21nand_x0 i0=$abc$71600$new_n18794 i1=$abc$71600$new_n20327 i2=$abc$71600$new_n20337 nq=$abc$71600$new_n20338
.subckt and21nor_x0 i0=$abc$71600$new_n18833 i1=$abc$71600$new_n20329 i2=$abc$71600$new_n20338 nq=$abc$71600$new_n20339
.subckt nand2_x0 i0=$abc$71600$new_n20339 i1=$abc$71600$new_n20332 nq=$abc$71600$new_n20340
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20322 i2=$abc$71600$new_n20340 nq=$abc$71600$new_n20341
.subckt nand2_x0 i0=$abc$71600$new_n20341 i1=$abc$71600$new_n20310 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70809
.subckt and21nor_x0 i0=registers_m.index[30] i1=$abc$71600$new_n20298 i2=$abc$71600$new_n20299 nq=$abc$71600$new_n20343
.subckt or21nand_x0 i0=$abc$71600$new_n3794 i1=$abc$71600$new_n20297 i2=$abc$71600$new_n20300 nq=$abc$71600$new_n20344
.subckt nexor2_x0 i0=registers_m.index[31] i1=registers_m.offset[30] nq=$abc$71600$new_n20345
.subckt nexor2_x0 i0=$abc$71600$new_n20345 i1=registers_m.address[31] nq=$abc$71600$new_n20346
.subckt nexor2_x0 i0=$abc$71600$new_n20346 i1=$abc$71600$new_n20343 nq=$abc$71600$new_n20347
.subckt nexor2_x0 i0=$abc$71600$new_n20346 i1=$abc$71600$new_n20344 nq=$abc$71600$new_n20348
.subckt or21nand_x0 i0=$abc$71600$new_n20303 i1=$abc$71600$new_n20308 i2=$abc$71600$new_n20347 nq=$abc$71600$new_n20349
.subckt nand3_x0 i0=$abc$71600$new_n20348 i1=$abc$71600$new_n20309 i2=$abc$71600$new_n20304 nq=$abc$71600$new_n20350
.subckt nand3_x0 i0=$abc$71600$new_n20350 i1=$abc$71600$new_n20349 i2=$abc$71600$new_n18812 nq=$abc$71600$new_n20351
.subckt or21nand_x0 i0=$abc$71600$new_n20311 i1=$abc$71600$new_n20320 i2=$abc$71600$new_n20319 nq=$abc$71600$new_n20352
.subckt or21nand_x0 i0=$abc$71600$new_n3795 i1=$abc$71600$new_n20314 i2=$abc$71600$new_n20315 nq=$abc$71600$new_n20353
.subckt nexor2_x0 i0=$abc$71600$new_n20345 i1=registers_m.pc_valid[31] nq=$abc$71600$new_n20354
.subckt nexor2_x0 i0=$abc$71600$new_n20354 i1=$abc$71600$new_n20353 nq=$abc$71600$new_n20355
.subckt nexor2_x0 i0=$abc$71600$new_n20355 i1=$abc$71600$new_n20352 nq=$abc$71600$new_n20356
.subckt or21nand_x0 i0=$abc$71600$new_n3421 i1=$abc$71600$new_n20289 i2=$abc$71600$new_n18763 nq=$abc$71600$new_n20357
.subckt and2_x1 i0=$abc$71600$new_n20357 i1=$abc$71600$new_n20324 q=$abc$71600$new_n20358
.subckt nexor2_x0 i0=$abc$71600$new_n20358 i1=registers_m.address[31] nq=$abc$71600$new_n20359
.subckt nexor2_x0 i0=$abc$71600$new_n20325 i1=$abc$71600$new_n3423 nq=$abc$71600$new_n20360
.subckt nexor2_x0 i0=$abc$71600$new_n20330 i1=registers_m.address[31] nq=$abc$71600$new_n20361
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[31] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n20362
.subckt nand2_x0 i0=$abc$71600$new_n20362 i1=$abc$71600$new_n19583 nq=$abc$71600$new_n20363
.subckt and21nor_x0 i0=registers_m.address[31] i1=$abc$71600$new_n18781 i2=$abc$71600$new_n20363 nq=$abc$71600$new_n20364
.subckt or21nand_x0 i0=$abc$71600$new_n18762 i1=$abc$71600$new_n20361 i2=$abc$71600$new_n20364 nq=$abc$71600$new_n20365
.subckt and21nor_x0 i0=$abc$71600$new_n18793 i1=$abc$71600$new_n20360 i2=$abc$71600$new_n20365 nq=$abc$71600$new_n20366
.subckt or21nand_x0 i0=$abc$71600$new_n18834 i1=$abc$71600$new_n20359 i2=$abc$71600$new_n20366 nq=$abc$71600$new_n20367
.subckt and21nor_x0 i0=$abc$71600$new_n18830 i1=$abc$71600$new_n20356 i2=$abc$71600$new_n20367 nq=$abc$71600$new_n20368
.subckt nand2_x0 i0=$abc$71600$new_n20368 i1=$abc$71600$new_n20351 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70811
.subckt nor2_x0 i0=memory_registers_m.micro_data[15] i1=memory_registers_m.micro_data[16] nq=$abc$71600$new_n20370
.subckt or2_x1 i0=memory_registers_m.micro_data[15] i1=memory_registers_m.micro_data[16] q=$abc$71600$new_n20371
.subckt and3_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] q=$abc$71600$new_n20372
.subckt nand3_x0 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] nq=$abc$71600$new_n20373
.subckt nor3_x0 i0=memory_registers_m.micro_data[15] i1=memory_registers_m.micro_data[16] i2=memory_registers_m.micro_data[17] nq=$abc$71600$new_n20374
.subckt or3_x1 i0=memory_registers_m.micro_data[15] i1=memory_registers_m.micro_data[16] i2=memory_registers_m.micro_data[17] q=$abc$71600$new_n20375
.subckt or21nand_x0 i0=$abc$71600$new_n14168 i1=$abc$71600$new_n20373 i2=$abc$71600$new_n20375 nq=$abc$71600$new_n20376
.subckt and21nor_x0 i0=$abc$71600$new_n14167 i1=$abc$71600$new_n20372 i2=$abc$71600$new_n20374 nq=$abc$71600$new_n20377
.subckt and3_x1 i0=$abc$71600$new_n3689 i1=memory_registers_m.micro_data[16] i2=memory_registers_m.micro_data[17] q=$abc$71600$new_n20378
.subckt nand3_x0 i0=$abc$71600$new_n3689 i1=memory_registers_m.micro_data[16] i2=memory_registers_m.micro_data[17] nq=$abc$71600$new_n20379
.subckt or21nand_x0 i0=$abc$71600$new_n11093 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n20380
.subckt nand4_x0 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] i3=$abc$71600$new_n3182 nq=$abc$71600$new_n20381
.subckt and2_x1 i0=$abc$71600$new_n20370 i1=memory_registers_m.micro_data[17] q=$abc$71600$new_n20382
.subckt nand2_x0 i0=$abc$71600$new_n20370 i1=memory_registers_m.micro_data[17] nq=$abc$71600$new_n20383
.subckt nexor2_x0 i0=$abc$71600$new_n20370 i1=$abc$71600$new_n3687 nq=$abc$71600$new_n20384
.subckt nexor2_x0 i0=$abc$71600$new_n20370 i1=memory_registers_m.micro_data[17] nq=$abc$71600$new_n20385
.subckt and2_x1 i0=$abc$71600$new_n20384 i1=$abc$71600$new_n20381 q=$abc$71600$new_n20386
.subckt and3_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 q=$abc$71600$new_n20387
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[6] q=$abc$71600$new_n20388
.subckt and21nor_x0 i0=$abc$71600$new_n20380 i1=$abc$71600$new_n20386 i2=$abc$71600$new_n20388 nq=$abc$71600$new_n20389
.subckt mux2_x1 cmd=$abc$71600$new_n20377 i0=$auto$ff.cc:721:flip_bits$70812 i1=$abc$71600$new_n20389 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70817
.subckt or21nand_x0 i0=$abc$71600$new_n11102 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n20391
.subckt and21nor_x0 i0=$abc$71600$new_n3181 i1=$abc$71600$new_n20372 i2=$abc$71600$new_n20385 nq=$abc$71600$new_n20392
.subckt or21nand_x0 i0=registers_m.ir[7] i1=$abc$71600$new_n20373 i2=$abc$71600$new_n20384 nq=$abc$71600$new_n20393
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[7] q=$abc$71600$new_n20394
.subckt and21nor_x0 i0=$abc$71600$new_n20391 i1=$abc$71600$new_n20392 i2=$abc$71600$new_n20394 nq=$abc$71600$new_n20395
.subckt mux2_x1 cmd=$abc$71600$new_n20377 i0=$auto$ff.cc:721:flip_bits$70818 i1=$abc$71600$new_n20395 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70823
.subckt or21nand_x0 i0=$abc$71600$new_n11109 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n20397
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[8] q=$abc$71600$new_n20398
.subckt and21nor_x0 i0=$abc$71600$new_n20392 i1=$abc$71600$new_n20397 i2=$abc$71600$new_n20398 nq=$abc$71600$new_n20399
.subckt mux2_x1 cmd=$abc$71600$new_n20377 i0=$auto$ff.cc:721:flip_bits$70824 i1=$abc$71600$new_n20399 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70829
.subckt or21nand_x0 i0=$abc$71600$new_n11118 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n20401
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[9] q=$abc$71600$new_n20402
.subckt and21nor_x0 i0=$abc$71600$new_n20392 i1=$abc$71600$new_n20401 i2=$abc$71600$new_n20402 nq=$abc$71600$new_n20403
.subckt mux2_x1 cmd=$abc$71600$new_n20377 i0=$auto$ff.cc:721:flip_bits$70830 i1=$abc$71600$new_n20403 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70835
.subckt or21nand_x0 i0=$abc$71600$new_n11125 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n20405
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[10] q=$abc$71600$new_n20406
.subckt and21nor_x0 i0=$abc$71600$new_n20392 i1=$abc$71600$new_n20405 i2=$abc$71600$new_n20406 nq=$abc$71600$new_n20407
.subckt mux2_x1 cmd=$abc$71600$new_n20377 i0=$auto$ff.cc:721:flip_bits$70836 i1=$abc$71600$new_n20407 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70841
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70842 nq=$abc$71600$new_n20409
.subckt and21nor_x0 i0=$abc$71600$new_n11134 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20410
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[11] q=$abc$71600$new_n20411
.subckt nor2_x0 i0=$abc$71600$new_n20411 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20412
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20410 i2=$abc$71600$new_n20412 nq=$abc$71600$new_n20413
.subckt nand2_x0 i0=$abc$71600$new_n20413 i1=$abc$71600$new_n20409 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70847
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70848 nq=$abc$71600$new_n20415
.subckt and21nor_x0 i0=$abc$71600$new_n11143 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20416
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[12] q=$abc$71600$new_n20417
.subckt nor2_x0 i0=$abc$71600$new_n20417 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20418
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20416 i2=$abc$71600$new_n20418 nq=$abc$71600$new_n20419
.subckt nand2_x0 i0=$abc$71600$new_n20419 i1=$abc$71600$new_n20415 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70853
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70854 nq=$abc$71600$new_n20421
.subckt and21nor_x0 i0=$abc$71600$new_n11149 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20422
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[13] q=$abc$71600$new_n20423
.subckt nor2_x0 i0=$abc$71600$new_n20423 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20424
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20422 i2=$abc$71600$new_n20424 nq=$abc$71600$new_n20425
.subckt nand2_x0 i0=$abc$71600$new_n20425 i1=$abc$71600$new_n20421 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70859
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70860 nq=$abc$71600$new_n20427
.subckt and21nor_x0 i0=$abc$71600$new_n11158 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20428
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[14] q=$abc$71600$new_n20429
.subckt nor2_x0 i0=$abc$71600$new_n20429 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20430
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20428 i2=$abc$71600$new_n20430 nq=$abc$71600$new_n20431
.subckt nand2_x0 i0=$abc$71600$new_n20431 i1=$abc$71600$new_n20427 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70865
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70866 nq=$abc$71600$new_n20433
.subckt nexor2_x0 i0=$abc$71600$new_n5725 i1=$auto$ff.cc:721:flip_bits$70866 nq=$abc$71600$new_n20434
.subckt and21nor_x0 i0=$abc$71600$new_n20434 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20435
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[15] q=$abc$71600$new_n20436
.subckt nor2_x0 i0=$abc$71600$new_n20436 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20437
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20435 i2=$abc$71600$new_n20437 nq=$abc$71600$new_n20438
.subckt nand2_x0 i0=$abc$71600$new_n20438 i1=$abc$71600$new_n20433 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70871
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70872 nq=$abc$71600$new_n20440
.subckt and2_x1 i0=$abc$71600$new_n5726 i1=$auto$ff.cc:721:flip_bits$70872 q=$abc$71600$new_n20441
.subckt nexor2_x0 i0=$abc$71600$new_n5726 i1=$auto$ff.cc:721:flip_bits$70872 nq=$abc$71600$new_n20442
.subckt and21nor_x0 i0=$abc$71600$new_n20442 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20443
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3037 q=$abc$71600$new_n20444
.subckt nor2_x0 i0=$abc$71600$new_n20444 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20445
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20443 i2=$abc$71600$new_n20445 nq=$abc$71600$new_n20446
.subckt nand2_x0 i0=$abc$71600$new_n20446 i1=$abc$71600$new_n20440 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70877
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70878 nq=$abc$71600$new_n20448
.subckt and3_x1 i0=$abc$71600$new_n5726 i1=$auto$ff.cc:721:flip_bits$70872 i2=$auto$ff.cc:721:flip_bits$70878 q=$abc$71600$new_n20449
.subckt nexor2_x0 i0=$abc$71600$new_n20441 i1=$auto$ff.cc:721:flip_bits$70878 nq=$abc$71600$new_n20450
.subckt and21nor_x0 i0=$abc$71600$new_n20450 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20451
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3036 q=$abc$71600$new_n20452
.subckt nor2_x0 i0=$abc$71600$new_n20452 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20453
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20451 i2=$abc$71600$new_n20453 nq=$abc$71600$new_n20454
.subckt nand2_x0 i0=$abc$71600$new_n20454 i1=$abc$71600$new_n20448 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70883
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70884 nq=$abc$71600$new_n20456
.subckt and4_x1 i0=$abc$71600$new_n5726 i1=$auto$ff.cc:721:flip_bits$70872 i2=$auto$ff.cc:721:flip_bits$70878 i3=$auto$ff.cc:721:flip_bits$70884 q=$abc$71600$new_n20457
.subckt nexor2_x0 i0=$abc$71600$new_n20449 i1=$auto$ff.cc:721:flip_bits$70884 nq=$abc$71600$new_n20458
.subckt and21nor_x0 i0=$abc$71600$new_n20458 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20459
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3035 q=$abc$71600$new_n20460
.subckt nor2_x0 i0=$abc$71600$new_n20460 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20461
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20459 i2=$abc$71600$new_n20461 nq=$abc$71600$new_n20462
.subckt nand2_x0 i0=$abc$71600$new_n20462 i1=$abc$71600$new_n20456 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70889
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70890 nq=$abc$71600$new_n20464
.subckt and2_x1 i0=$abc$71600$new_n20457 i1=$auto$ff.cc:721:flip_bits$70890 q=$abc$71600$new_n20465
.subckt nexor2_x0 i0=$abc$71600$new_n20457 i1=$auto$ff.cc:721:flip_bits$70890 nq=$abc$71600$new_n20466
.subckt and21nor_x0 i0=$abc$71600$new_n20466 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20467
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3034 q=$abc$71600$new_n20468
.subckt nor2_x0 i0=$abc$71600$new_n20468 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20469
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20467 i2=$abc$71600$new_n20469 nq=$abc$71600$new_n20470
.subckt nand2_x0 i0=$abc$71600$new_n20470 i1=$abc$71600$new_n20464 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70895
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70896 nq=$abc$71600$new_n20472
.subckt and3_x1 i0=$abc$71600$new_n20457 i1=$auto$ff.cc:721:flip_bits$70890 i2=$auto$ff.cc:721:flip_bits$70896 q=$abc$71600$new_n20473
.subckt nexor2_x0 i0=$abc$71600$new_n20465 i1=$auto$ff.cc:721:flip_bits$70896 nq=$abc$71600$new_n20474
.subckt and21nor_x0 i0=$abc$71600$new_n20474 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20475
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3033 q=$abc$71600$new_n20476
.subckt nor2_x0 i0=$abc$71600$new_n20476 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20477
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20475 i2=$abc$71600$new_n20477 nq=$abc$71600$new_n20478
.subckt nand2_x0 i0=$abc$71600$new_n20478 i1=$abc$71600$new_n20472 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70901
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70902 nq=$abc$71600$new_n20480
.subckt and4_x1 i0=$abc$71600$new_n20457 i1=$auto$ff.cc:721:flip_bits$70890 i2=$auto$ff.cc:721:flip_bits$70896 i3=$auto$ff.cc:721:flip_bits$70902 q=$abc$71600$new_n20481
.subckt nexor2_x0 i0=$abc$71600$new_n20473 i1=$auto$ff.cc:721:flip_bits$70902 nq=$abc$71600$new_n20482
.subckt and21nor_x0 i0=$abc$71600$new_n20482 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20483
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3032 q=$abc$71600$new_n20484
.subckt nor2_x0 i0=$abc$71600$new_n20484 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20485
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20483 i2=$abc$71600$new_n20485 nq=$abc$71600$new_n20486
.subckt nand2_x0 i0=$abc$71600$new_n20486 i1=$abc$71600$new_n20480 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70907
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70908 nq=$abc$71600$new_n20488
.subckt and2_x1 i0=$abc$71600$new_n20481 i1=$auto$ff.cc:721:flip_bits$70908 q=$abc$71600$new_n20489
.subckt nexor2_x0 i0=$abc$71600$new_n20481 i1=$auto$ff.cc:721:flip_bits$70908 nq=$abc$71600$new_n20490
.subckt and21nor_x0 i0=$abc$71600$new_n20490 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20491
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3031 q=$abc$71600$new_n20492
.subckt nor2_x0 i0=$abc$71600$new_n20492 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20493
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20491 i2=$abc$71600$new_n20493 nq=$abc$71600$new_n20494
.subckt nand2_x0 i0=$abc$71600$new_n20494 i1=$abc$71600$new_n20488 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70913
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70914 nq=$abc$71600$new_n20496
.subckt and3_x1 i0=$abc$71600$new_n20481 i1=$auto$ff.cc:721:flip_bits$70908 i2=$auto$ff.cc:721:flip_bits$70914 q=$abc$71600$new_n20497
.subckt nexor2_x0 i0=$abc$71600$new_n20489 i1=$auto$ff.cc:721:flip_bits$70914 nq=$abc$71600$new_n20498
.subckt and21nor_x0 i0=$abc$71600$new_n20498 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20499
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3030 q=$abc$71600$new_n20500
.subckt nor2_x0 i0=$abc$71600$new_n20500 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20501
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20499 i2=$abc$71600$new_n20501 nq=$abc$71600$new_n20502
.subckt nand2_x0 i0=$abc$71600$new_n20502 i1=$abc$71600$new_n20496 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70919
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70920 nq=$abc$71600$new_n20504
.subckt and4_x1 i0=$abc$71600$new_n20481 i1=$auto$ff.cc:721:flip_bits$70908 i2=$auto$ff.cc:721:flip_bits$70914 i3=$auto$ff.cc:721:flip_bits$70920 q=$abc$71600$new_n20505
.subckt nexor2_x0 i0=$abc$71600$new_n20497 i1=$auto$ff.cc:721:flip_bits$70920 nq=$abc$71600$new_n20506
.subckt and21nor_x0 i0=$abc$71600$new_n20506 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20507
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3029 q=$abc$71600$new_n20508
.subckt nor2_x0 i0=$abc$71600$new_n20508 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20509
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20507 i2=$abc$71600$new_n20509 nq=$abc$71600$new_n20510
.subckt nand2_x0 i0=$abc$71600$new_n20510 i1=$abc$71600$new_n20504 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70925
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70926 nq=$abc$71600$new_n20512
.subckt and2_x1 i0=$abc$71600$new_n20505 i1=$auto$ff.cc:721:flip_bits$70926 q=$abc$71600$new_n20513
.subckt nexor2_x0 i0=$abc$71600$new_n20505 i1=$auto$ff.cc:721:flip_bits$70926 nq=$abc$71600$new_n20514
.subckt and21nor_x0 i0=$abc$71600$new_n20514 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20515
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3028 q=$abc$71600$new_n20516
.subckt nor2_x0 i0=$abc$71600$new_n20516 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20517
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20515 i2=$abc$71600$new_n20517 nq=$abc$71600$new_n20518
.subckt nand2_x0 i0=$abc$71600$new_n20518 i1=$abc$71600$new_n20512 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70931
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70932 nq=$abc$71600$new_n20520
.subckt and3_x1 i0=$abc$71600$new_n20505 i1=$auto$ff.cc:721:flip_bits$70926 i2=$auto$ff.cc:721:flip_bits$70932 q=$abc$71600$new_n20521
.subckt nexor2_x0 i0=$abc$71600$new_n20513 i1=$auto$ff.cc:721:flip_bits$70932 nq=$abc$71600$new_n20522
.subckt and21nor_x0 i0=$abc$71600$new_n20522 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20523
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3027 q=$abc$71600$new_n20524
.subckt nor2_x0 i0=$abc$71600$new_n20524 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20525
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20523 i2=$abc$71600$new_n20525 nq=$abc$71600$new_n20526
.subckt nand2_x0 i0=$abc$71600$new_n20526 i1=$abc$71600$new_n20520 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70937
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70938 nq=$abc$71600$new_n20528
.subckt and4_x1 i0=$abc$71600$new_n20505 i1=$auto$ff.cc:721:flip_bits$70926 i2=$auto$ff.cc:721:flip_bits$70932 i3=$auto$ff.cc:721:flip_bits$70938 q=$abc$71600$new_n20529
.subckt nexor2_x0 i0=$abc$71600$new_n20521 i1=$auto$ff.cc:721:flip_bits$70938 nq=$abc$71600$new_n20530
.subckt and21nor_x0 i0=$abc$71600$new_n20530 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20531
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3026 q=$abc$71600$new_n20532
.subckt nor2_x0 i0=$abc$71600$new_n20532 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20533
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20531 i2=$abc$71600$new_n20533 nq=$abc$71600$new_n20534
.subckt nand2_x0 i0=$abc$71600$new_n20534 i1=$abc$71600$new_n20528 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70943
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70944 nq=$abc$71600$new_n20536
.subckt and2_x1 i0=$abc$71600$new_n20529 i1=$auto$ff.cc:721:flip_bits$70944 q=$abc$71600$new_n20537
.subckt nexor2_x0 i0=$abc$71600$new_n20529 i1=$auto$ff.cc:721:flip_bits$70944 nq=$abc$71600$new_n20538
.subckt and21nor_x0 i0=$abc$71600$new_n20538 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20539
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3025 q=$abc$71600$new_n20540
.subckt nor2_x0 i0=$abc$71600$new_n20540 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20541
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20539 i2=$abc$71600$new_n20541 nq=$abc$71600$new_n20542
.subckt nand2_x0 i0=$abc$71600$new_n20542 i1=$abc$71600$new_n20536 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70949
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70950 nq=$abc$71600$new_n20544
.subckt and3_x1 i0=$abc$71600$new_n20529 i1=$auto$ff.cc:721:flip_bits$70944 i2=$auto$ff.cc:721:flip_bits$70950 q=$abc$71600$new_n20545
.subckt nexor2_x0 i0=$abc$71600$new_n20537 i1=$auto$ff.cc:721:flip_bits$70950 nq=$abc$71600$new_n20546
.subckt and21nor_x0 i0=$abc$71600$new_n20546 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20547
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3024 q=$abc$71600$new_n20548
.subckt nor2_x0 i0=$abc$71600$new_n20548 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20549
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20547 i2=$abc$71600$new_n20549 nq=$abc$71600$new_n20550
.subckt nand2_x0 i0=$abc$71600$new_n20550 i1=$abc$71600$new_n20544 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70955
.subckt nand2_x0 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70956 nq=$abc$71600$new_n20552
.subckt and4_x1 i0=$abc$71600$new_n20529 i1=$auto$ff.cc:721:flip_bits$70944 i2=$auto$ff.cc:721:flip_bits$70950 i3=$auto$ff.cc:721:flip_bits$70956 q=$abc$71600$new_n20553
.subckt nexor2_x0 i0=$abc$71600$new_n20545 i1=$auto$ff.cc:721:flip_bits$70956 nq=$abc$71600$new_n20554
.subckt and21nor_x0 i0=$abc$71600$new_n20554 i1=$abc$71600$new_n20379 i2=$abc$71600$new_n20372 nq=$abc$71600$new_n20555
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3023 q=$abc$71600$new_n20556
.subckt nor2_x0 i0=$abc$71600$new_n20556 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n20557
.subckt or21nand_x0 i0=$abc$71600$new_n20393 i1=$abc$71600$new_n20555 i2=$abc$71600$new_n20557 nq=$abc$71600$new_n20558
.subckt nand2_x0 i0=$abc$71600$new_n20558 i1=$abc$71600$new_n20552 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70961
.subckt and2_x1 i0=$abc$71600$new_n20376 i1=$auto$ff.cc:721:flip_bits$70962 q=$abc$71600$new_n20560
.subckt nexor2_x0 i0=$abc$71600$new_n20553 i1=$abc$71600$new_n3060 nq=$abc$71600$new_n20561
.subckt or21nand_x0 i0=$abc$71600$new_n20561 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n20562
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=$abc$71600$new_n3022 q=$abc$71600$new_n20563
.subckt or2_x1 i0=$abc$71600$new_n20563 i1=$abc$71600$new_n20376 q=$abc$71600$new_n20564
.subckt and21nor_x0 i0=$abc$71600$new_n20392 i1=$abc$71600$new_n20562 i2=$abc$71600$new_n20564 nq=$abc$71600$new_n20565
.subckt or2_x1 i0=$abc$71600$new_n20565 i1=$abc$71600$new_n20560 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70967
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[1] i1=registers_m.pc_next[1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70969
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[2] i1=registers_m.pc_next[2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70971
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[3] i1=registers_m.pc_next[3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70973
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[4] nq=$abc$71600$new_n20570
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18308 i2=$abc$71600$new_n20570 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70975
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[5] nq=$abc$71600$new_n20572
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18329 i2=$abc$71600$new_n20572 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70977
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[6] i1=registers_m.pc_next[6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70979
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[7] nq=$abc$71600$new_n20575
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18368 i2=$abc$71600$new_n20575 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70981
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[8] nq=$abc$71600$new_n20577
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18386 i2=$abc$71600$new_n20577 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70983
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[9] nq=$abc$71600$new_n20579
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18407 i2=$abc$71600$new_n20579 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70985
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[10] i1=registers_m.pc_next[10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70987
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[11] nq=$abc$71600$new_n20582
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18443 i2=$abc$71600$new_n20582 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70989
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[12] nq=$abc$71600$new_n20584
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18460 i2=$abc$71600$new_n20584 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70991
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[13] i1=registers_m.pc_next[13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70993
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[14] i1=registers_m.pc_next[14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70995
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[15] i1=registers_m.pc_next[15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$70997
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[16] nq=$abc$71600$new_n20589
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18528 i2=$abc$71600$new_n20589 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$70999
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[17] i1=registers_m.pc_next[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71001
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[18] i1=registers_m.pc_next[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71003
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[19] i1=registers_m.pc_next[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71005
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[20] i1=registers_m.pc_next[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71007
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[21] nq=$abc$71600$new_n20595
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18595 i2=$abc$71600$new_n20595 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71009
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[22] i1=registers_m.pc_next[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71011
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[23] i1=registers_m.pc_next[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71013
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[24] i1=registers_m.pc_next[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71015
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[25] i1=registers_m.pc_next[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71017
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[26] i1=registers_m.pc_next[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71019
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[27] i1=registers_m.pc_next[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71021
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[28] i1=registers_m.pc_next[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71023
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[29] nq=$abc$71600$new_n20604
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18722 i2=$abc$71600$new_n20604 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71025
.subckt mux2_x1 cmd=$abc$71600$new_n18239 i0=registers_m.pc_valid[30] i1=registers_m.pc_next[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71027
.subckt nand2_x0 i0=registers_m.pc_next[0] i1=registers_m.pc_valid[31] nq=$abc$71600$new_n20607
.subckt or21nand_x0 i0=registers_m.pc_next[0] i1=$abc$71600$new_n18758 i2=$abc$71600$new_n20607 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71029
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[0] i1=alu_m.result[0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71031
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[1] i1=alu_m.result[1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71033
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[2] i1=alu_m.result[2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71035
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[3] i1=alu_m.result[3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71037
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[4] i1=alu_m.result[4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71039
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[5] i1=alu_m.result[5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71041
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[6] i1=alu_m.result[6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71043
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[7] i1=alu_m.result[7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71045
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[8] i1=alu_m.result[8] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71047
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[9] i1=alu_m.result[9] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71049
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[10] i1=alu_m.result[10] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71051
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[11] i1=alu_m.result[11] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71053
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[12] i1=alu_m.result[12] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71055
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[13] i1=alu_m.result[13] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71057
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[14] i1=alu_m.result[14] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71059
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[15] i1=alu_m.result[15] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71061
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[16] i1=alu_m.result[16] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71063
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[17] i1=alu_m.result[17] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71065
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[18] i1=alu_m.result[18] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71067
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[19] i1=alu_m.result[19] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71069
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[20] i1=alu_m.result[20] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71071
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[21] i1=alu_m.result[21] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71073
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[22] i1=alu_m.result[22] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71075
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[23] i1=alu_m.result[23] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71077
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[24] i1=alu_m.result[24] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71079
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[25] i1=alu_m.result[25] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71081
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[26] i1=alu_m.result[26] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71083
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[27] i1=alu_m.result[27] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71085
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[28] i1=alu_m.result[28] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71087
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[29] i1=alu_m.result[29] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71089
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[30] i1=alu_m.result[30] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71091
.subckt mux2_x1 cmd=memory_registers_m.micro_data[66] i0=registers_m.data_write[31] i1=alu_m.result[31] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71093
.subckt or2_x1 i0=memory_registers_m.micro_data[64] i1=registers_m.do_blocked_flag q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71095
.subckt nor2_x0 i0=memory_registers_m.micro_data[66] i1=registers_m.do_write_flag nq=$abc$71600$new_n20642
.subckt nand2_x0 i0=memory_registers_m.micro_data[66] i1=registers_m.do_write_flag nq=$abc$71600$new_n20643
.subckt and21nor_x0 i0=memory_registers_m.micro_data[63] i1=$abc$71600$new_n20643 i2=$abc$71600$new_n20642 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71097
.subckt nor2_x0 i0=memory_registers_m.micro_data[60] i1=registers_m.do_read_flag nq=$abc$71600$new_n20645
.subckt nand2_x0 i0=memory_registers_m.micro_data[60] i1=registers_m.do_read_flag nq=$abc$71600$new_n20646
.subckt and21nor_x0 i0=memory_registers_m.micro_data[61] i1=$abc$71600$new_n20646 i2=$abc$71600$new_n20645 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71099
.subckt nand2_x0 i0=$abc$71600$new_n3671 i1=memory_registers_m.micro_data[58] nq=$abc$71600$new_n20648
.subckt and21nor_x0 i0=memory_registers_m.micro_data[59] i1=$abc$71600$new_n3670 i2=$abc$71600$new_n3271 nq=$abc$71600$new_n20649
.subckt mux2_x1 cmd=$abc$71600$new_n20648 i0=$abc$71600$new_n14066 i1=$abc$71600$new_n20649 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71101
.subckt nor2_x0 i0=memory_registers_m.micro_data[56] i1=registers_m.do_reset_flag nq=$abc$71600$new_n20651
.subckt nand2_x0 i0=memory_registers_m.micro_data[56] i1=registers_m.do_reset_flag nq=$abc$71600$new_n20652
.subckt and21nor_x0 i0=memory_registers_m.micro_data[57] i1=$abc$71600$new_n20652 i2=$abc$71600$new_n20651 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71103
.subckt nor2_x0 i0=memory_registers_m.micro_data[54] i1=registers_m.read_modify_write_flag nq=$abc$71600$new_n20654
.subckt nand2_x0 i0=memory_registers_m.micro_data[54] i1=registers_m.read_modify_write_flag nq=$abc$71600$new_n20655
.subckt and21nor_x0 i0=memory_registers_m.micro_data[55] i1=$abc$71600$new_n20655 i2=$abc$71600$new_n20654 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71105
.subckt and3_x1 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n20657
.subckt nand3_x0 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n20658
.subckt or2_x1 i0=$abc$71600$new_n20658 i1=$abc$71600$new_n4126 q=$abc$71600$new_n20659
.subckt or3_x1 i0=$abc$71600$new_n20658 i1=$abc$71600$new_n4126 i2=memory_registers_m.micro_data[52] q=$abc$71600$new_n20660
.subckt or21nand_x0 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3702 i2=$abc$71600$new_n3796 nq=$abc$71600$new_n20661
.subckt and2_x1 i0=$abc$71600$new_n20661 i1=$abc$71600$new_n20660 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71107
.subckt or21nand_x0 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3701 i2=$abc$71600$new_n3632 nq=$abc$71600$new_n20663
.subckt nand4_x0 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3701 i2=$abc$71600$new_n3631 i3=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n20664
.subckt and2_x1 i0=$abc$71600$new_n20664 i1=$abc$71600$new_n20663 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71109
.subckt mux2_x1 cmd=$abc$71600$new_n20659 i0=alu_m.sr[15] i1=registers_m.trace_flag q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71111
.subckt nor2_x0 i0=memory_registers_m.micro_data[46] i1=registers_m.stop_flag nq=$abc$71600$new_n20667
.subckt nand2_x0 i0=memory_registers_m.micro_data[46] i1=registers_m.stop_flag nq=$abc$71600$new_n20668
.subckt and21nor_x0 i0=memory_registers_m.micro_data[47] i1=$abc$71600$new_n20668 i2=$abc$71600$new_n20667 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71113
.subckt and2_x1 i0=memory_registers_m.micro_data[45] i1=$abc$71600$new_n3700 q=$abc$71600$new_n20670
.subckt nexor2_x0 i0=memory_registers_m.micro_data[45] i1=memory_registers_m.micro_data[44] nq=$abc$71600$new_n20671
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[0] nq=$abc$71600$new_n20672
.subckt or2_x1 i0=memory_registers_m.Dn_output[0] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20673
.subckt nand2_x0 i0=$abc$71600$new_n3710 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20674
.subckt nand3_x0 i0=$abc$71600$new_n20674 i1=$abc$71600$new_n20673 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20675
.subckt nand2_x0 i0=$abc$71600$new_n20675 i1=$abc$71600$new_n20672 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71115
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[1] nq=$abc$71600$new_n20677
.subckt or2_x1 i0=memory_registers_m.Dn_output[1] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20678
.subckt nand2_x0 i0=$abc$71600$new_n3711 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20679
.subckt nand3_x0 i0=$abc$71600$new_n20679 i1=$abc$71600$new_n20678 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20680
.subckt nand2_x0 i0=$abc$71600$new_n20680 i1=$abc$71600$new_n20677 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71117
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[2] nq=$abc$71600$new_n20682
.subckt or2_x1 i0=memory_registers_m.Dn_output[2] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20683
.subckt nand2_x0 i0=$abc$71600$new_n3712 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20684
.subckt nand3_x0 i0=$abc$71600$new_n20684 i1=$abc$71600$new_n20683 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20685
.subckt nand2_x0 i0=$abc$71600$new_n20685 i1=$abc$71600$new_n20682 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71119
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[3] nq=$abc$71600$new_n20687
.subckt or2_x1 i0=memory_registers_m.Dn_output[3] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20688
.subckt nand2_x0 i0=$abc$71600$new_n3713 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20689
.subckt nand3_x0 i0=$abc$71600$new_n20689 i1=$abc$71600$new_n20688 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20690
.subckt nand2_x0 i0=$abc$71600$new_n20690 i1=$abc$71600$new_n20687 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71121
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[4] nq=$abc$71600$new_n20692
.subckt or2_x1 i0=memory_registers_m.Dn_output[4] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20693
.subckt nand2_x0 i0=$abc$71600$new_n3714 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20694
.subckt nand3_x0 i0=$abc$71600$new_n20694 i1=$abc$71600$new_n20693 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20695
.subckt nand2_x0 i0=$abc$71600$new_n20695 i1=$abc$71600$new_n20692 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71123
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[5] nq=$abc$71600$new_n20697
.subckt or2_x1 i0=memory_registers_m.Dn_output[5] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20698
.subckt nand2_x0 i0=$abc$71600$new_n3715 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20699
.subckt nand3_x0 i0=$abc$71600$new_n20699 i1=$abc$71600$new_n20698 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20700
.subckt nand2_x0 i0=$abc$71600$new_n20700 i1=$abc$71600$new_n20697 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71125
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[6] nq=$abc$71600$new_n20702
.subckt or2_x1 i0=memory_registers_m.Dn_output[6] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20703
.subckt nand2_x0 i0=$abc$71600$new_n3716 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20704
.subckt nand3_x0 i0=$abc$71600$new_n20704 i1=$abc$71600$new_n20703 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20705
.subckt nand2_x0 i0=$abc$71600$new_n20705 i1=$abc$71600$new_n20702 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71127
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[7] nq=$abc$71600$new_n20707
.subckt or2_x1 i0=memory_registers_m.Dn_output[7] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20708
.subckt nand2_x0 i0=$abc$71600$new_n3717 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20709
.subckt nand3_x0 i0=$abc$71600$new_n20709 i1=$abc$71600$new_n20708 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20710
.subckt nand2_x0 i0=$abc$71600$new_n20710 i1=$abc$71600$new_n20707 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71129
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[8] nq=$abc$71600$new_n20712
.subckt or2_x1 i0=memory_registers_m.Dn_output[8] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20713
.subckt nand2_x0 i0=$abc$71600$new_n3718 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20714
.subckt nand3_x0 i0=$abc$71600$new_n20714 i1=$abc$71600$new_n20713 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20715
.subckt nand2_x0 i0=$abc$71600$new_n20715 i1=$abc$71600$new_n20712 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71131
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[9] nq=$abc$71600$new_n20717
.subckt or2_x1 i0=memory_registers_m.Dn_output[9] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20718
.subckt nand2_x0 i0=$abc$71600$new_n3719 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20719
.subckt nand3_x0 i0=$abc$71600$new_n20719 i1=$abc$71600$new_n20718 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20720
.subckt nand2_x0 i0=$abc$71600$new_n20720 i1=$abc$71600$new_n20717 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71133
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[10] nq=$abc$71600$new_n20722
.subckt or2_x1 i0=memory_registers_m.Dn_output[10] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20723
.subckt nand2_x0 i0=$abc$71600$new_n3720 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20724
.subckt nand3_x0 i0=$abc$71600$new_n20724 i1=$abc$71600$new_n20723 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20725
.subckt nand2_x0 i0=$abc$71600$new_n20725 i1=$abc$71600$new_n20722 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71135
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[11] nq=$abc$71600$new_n20727
.subckt or2_x1 i0=memory_registers_m.Dn_output[11] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20728
.subckt nand2_x0 i0=$abc$71600$new_n3721 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20729
.subckt nand3_x0 i0=$abc$71600$new_n20729 i1=$abc$71600$new_n20728 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20730
.subckt nand2_x0 i0=$abc$71600$new_n20730 i1=$abc$71600$new_n20727 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71137
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[12] nq=$abc$71600$new_n20732
.subckt or2_x1 i0=memory_registers_m.Dn_output[12] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20733
.subckt nand2_x0 i0=$abc$71600$new_n3722 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20734
.subckt nand3_x0 i0=$abc$71600$new_n20734 i1=$abc$71600$new_n20733 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20735
.subckt nand2_x0 i0=$abc$71600$new_n20735 i1=$abc$71600$new_n20732 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71139
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[13] nq=$abc$71600$new_n20737
.subckt or2_x1 i0=memory_registers_m.Dn_output[13] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20738
.subckt nand2_x0 i0=$abc$71600$new_n3723 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20739
.subckt nand3_x0 i0=$abc$71600$new_n20739 i1=$abc$71600$new_n20738 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20740
.subckt nand2_x0 i0=$abc$71600$new_n20740 i1=$abc$71600$new_n20737 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71141
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[14] nq=$abc$71600$new_n20742
.subckt or2_x1 i0=memory_registers_m.Dn_output[14] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20743
.subckt nand2_x0 i0=$abc$71600$new_n3724 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20744
.subckt nand3_x0 i0=$abc$71600$new_n20744 i1=$abc$71600$new_n20743 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20745
.subckt nand2_x0 i0=$abc$71600$new_n20745 i1=$abc$71600$new_n20742 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71143
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[15] nq=$abc$71600$new_n20747
.subckt nand2_x0 i0=$abc$71600$new_n3725 i1=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20748
.subckt or2_x1 i0=memory_registers_m.Dn_output[15] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$new_n20749
.subckt nand3_x0 i0=$abc$71600$new_n20749 i1=$abc$71600$new_n20748 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20750
.subckt nand2_x0 i0=$abc$71600$new_n20750 i1=$abc$71600$new_n20747 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71145
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[16] nq=$abc$71600$new_n20752
.subckt nand2_x0 i0=memory_registers_m.An_output[16] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20753
.subckt and21nor_x0 i0=$abc$71600$new_n3467 i1=memory_registers_m.An_output[15] i2=$abc$71600$new_n3471 nq=$abc$71600$new_n20754
.subckt and2_x1 i0=$abc$71600$new_n20754 i1=$abc$71600$new_n20753 q=$abc$71600$new_n20755
.subckt and2_x1 i0=memory_registers_m.Dn_output[16] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20756
.subckt or21nand_x0 i0=bus_control_m.prefetch_ir_o[75] i1=$abc$71600$new_n3607 i2=$abc$71600$new_n3471 nq=$abc$71600$new_n20757
.subckt or21nand_x0 i0=$abc$71600$new_n20757 i1=$abc$71600$new_n20756 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20758
.subckt or21nand_x0 i0=$abc$71600$new_n20758 i1=$abc$71600$new_n20755 i2=$abc$71600$new_n20752 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71147
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[17] nq=$abc$71600$new_n20760
.subckt nand2_x0 i0=memory_registers_m.An_output[17] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20761
.subckt and2_x1 i0=$abc$71600$new_n20761 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20762
.subckt and2_x1 i0=memory_registers_m.Dn_output[17] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20763
.subckt or21nand_x0 i0=$abc$71600$new_n20763 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20764
.subckt or21nand_x0 i0=$abc$71600$new_n20764 i1=$abc$71600$new_n20762 i2=$abc$71600$new_n20760 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71149
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[18] nq=$abc$71600$new_n20766
.subckt nand2_x0 i0=memory_registers_m.An_output[18] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20767
.subckt and2_x1 i0=$abc$71600$new_n20767 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20768
.subckt and2_x1 i0=memory_registers_m.Dn_output[18] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20769
.subckt or21nand_x0 i0=$abc$71600$new_n20769 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20770
.subckt or21nand_x0 i0=$abc$71600$new_n20770 i1=$abc$71600$new_n20768 i2=$abc$71600$new_n20766 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71151
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[19] nq=$abc$71600$new_n20772
.subckt nand2_x0 i0=memory_registers_m.An_output[19] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20773
.subckt and2_x1 i0=$abc$71600$new_n20773 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20774
.subckt and2_x1 i0=memory_registers_m.Dn_output[19] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20775
.subckt or21nand_x0 i0=$abc$71600$new_n20775 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20776
.subckt or21nand_x0 i0=$abc$71600$new_n20776 i1=$abc$71600$new_n20774 i2=$abc$71600$new_n20772 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71153
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[20] nq=$abc$71600$new_n20778
.subckt nand2_x0 i0=memory_registers_m.An_output[20] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20779
.subckt and2_x1 i0=$abc$71600$new_n20779 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20780
.subckt and2_x1 i0=memory_registers_m.Dn_output[20] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20781
.subckt or21nand_x0 i0=$abc$71600$new_n20781 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20782
.subckt or21nand_x0 i0=$abc$71600$new_n20782 i1=$abc$71600$new_n20780 i2=$abc$71600$new_n20778 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71155
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[21] nq=$abc$71600$new_n20784
.subckt nand2_x0 i0=memory_registers_m.An_output[21] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20785
.subckt and2_x1 i0=$abc$71600$new_n20785 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20786
.subckt and2_x1 i0=memory_registers_m.Dn_output[21] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20787
.subckt or21nand_x0 i0=$abc$71600$new_n20787 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20788
.subckt or21nand_x0 i0=$abc$71600$new_n20788 i1=$abc$71600$new_n20786 i2=$abc$71600$new_n20784 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71157
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[22] nq=$abc$71600$new_n20790
.subckt nand2_x0 i0=memory_registers_m.An_output[22] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20791
.subckt and2_x1 i0=$abc$71600$new_n20791 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20792
.subckt and2_x1 i0=memory_registers_m.Dn_output[22] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20793
.subckt or21nand_x0 i0=$abc$71600$new_n20793 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20794
.subckt or21nand_x0 i0=$abc$71600$new_n20794 i1=$abc$71600$new_n20792 i2=$abc$71600$new_n20790 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71159
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[23] nq=$abc$71600$new_n20796
.subckt nand2_x0 i0=memory_registers_m.An_output[23] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20797
.subckt and2_x1 i0=$abc$71600$new_n20797 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20798
.subckt and2_x1 i0=memory_registers_m.Dn_output[23] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20799
.subckt or21nand_x0 i0=$abc$71600$new_n20799 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20800
.subckt or21nand_x0 i0=$abc$71600$new_n20800 i1=$abc$71600$new_n20798 i2=$abc$71600$new_n20796 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71161
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[24] nq=$abc$71600$new_n20802
.subckt nand2_x0 i0=memory_registers_m.An_output[24] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20803
.subckt and2_x1 i0=$abc$71600$new_n20803 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20804
.subckt and2_x1 i0=memory_registers_m.Dn_output[24] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20805
.subckt or21nand_x0 i0=$abc$71600$new_n20805 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20806
.subckt or21nand_x0 i0=$abc$71600$new_n20806 i1=$abc$71600$new_n20804 i2=$abc$71600$new_n20802 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71163
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[25] nq=$abc$71600$new_n20808
.subckt nand2_x0 i0=memory_registers_m.An_output[25] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20809
.subckt and2_x1 i0=$abc$71600$new_n20809 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20810
.subckt and2_x1 i0=memory_registers_m.Dn_output[25] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20811
.subckt or21nand_x0 i0=$abc$71600$new_n20811 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20812
.subckt or21nand_x0 i0=$abc$71600$new_n20812 i1=$abc$71600$new_n20810 i2=$abc$71600$new_n20808 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71165
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[26] nq=$abc$71600$new_n20814
.subckt nand2_x0 i0=memory_registers_m.An_output[26] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20815
.subckt and2_x1 i0=$abc$71600$new_n20815 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20816
.subckt and2_x1 i0=memory_registers_m.Dn_output[26] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20817
.subckt or21nand_x0 i0=$abc$71600$new_n20817 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20818
.subckt or21nand_x0 i0=$abc$71600$new_n20818 i1=$abc$71600$new_n20816 i2=$abc$71600$new_n20814 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71167
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[27] nq=$abc$71600$new_n20820
.subckt nand2_x0 i0=memory_registers_m.An_output[27] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20821
.subckt and2_x1 i0=$abc$71600$new_n20821 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20822
.subckt and2_x1 i0=memory_registers_m.Dn_output[27] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20823
.subckt or21nand_x0 i0=$abc$71600$new_n20823 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20824
.subckt or21nand_x0 i0=$abc$71600$new_n20824 i1=$abc$71600$new_n20822 i2=$abc$71600$new_n20820 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71169
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[28] nq=$abc$71600$new_n20826
.subckt nand2_x0 i0=memory_registers_m.An_output[28] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20827
.subckt and2_x1 i0=$abc$71600$new_n20827 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20828
.subckt and2_x1 i0=memory_registers_m.Dn_output[28] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20829
.subckt or21nand_x0 i0=$abc$71600$new_n20829 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20830
.subckt or21nand_x0 i0=$abc$71600$new_n20830 i1=$abc$71600$new_n20828 i2=$abc$71600$new_n20826 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71171
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[29] nq=$abc$71600$new_n20832
.subckt nand2_x0 i0=memory_registers_m.An_output[29] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20833
.subckt and2_x1 i0=$abc$71600$new_n20833 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20834
.subckt and2_x1 i0=memory_registers_m.Dn_output[29] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20835
.subckt or21nand_x0 i0=$abc$71600$new_n20835 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20836
.subckt or21nand_x0 i0=$abc$71600$new_n20836 i1=$abc$71600$new_n20834 i2=$abc$71600$new_n20832 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71173
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[30] nq=$abc$71600$new_n20838
.subckt nand2_x0 i0=memory_registers_m.An_output[30] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20839
.subckt and2_x1 i0=$abc$71600$new_n20839 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20840
.subckt and2_x1 i0=memory_registers_m.Dn_output[30] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20841
.subckt or21nand_x0 i0=$abc$71600$new_n20841 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20842
.subckt or21nand_x0 i0=$abc$71600$new_n20842 i1=$abc$71600$new_n20840 i2=$abc$71600$new_n20838 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71175
.subckt nand2_x0 i0=$abc$71600$new_n20671 i1=registers_m.index[31] nq=$abc$71600$new_n20844
.subckt nand2_x0 i0=memory_registers_m.An_output[31] i1=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20845
.subckt and2_x1 i0=$abc$71600$new_n20845 i1=$abc$71600$new_n20754 q=$abc$71600$new_n20846
.subckt and2_x1 i0=memory_registers_m.Dn_output[31] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n20847
.subckt or21nand_x0 i0=$abc$71600$new_n20847 i1=$abc$71600$new_n20757 i2=$abc$71600$new_n20670 nq=$abc$71600$new_n20848
.subckt or21nand_x0 i0=$abc$71600$new_n20848 i1=$abc$71600$new_n20846 i2=$abc$71600$new_n20844 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71177
.subckt nexor2_x0 i0=memory_registers_m.micro_data[44] i1=memory_registers_m.micro_data[73] nq=$abc$71600$new_n20850
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[64] i1=registers_m.offset[0] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71179
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[65] i1=registers_m.offset[1] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71181
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[66] i1=registers_m.offset[2] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71183
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[67] i1=registers_m.offset[3] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71185
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[68] i1=registers_m.offset[4] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71187
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[69] i1=registers_m.offset[5] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71189
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[70] i1=registers_m.offset[6] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71191
.subckt mux2_x1 cmd=$abc$71600$new_n20850 i0=bus_control_m.prefetch_ir_o[71] i1=registers_m.offset[7] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71193
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[8] nq=$abc$71600$new_n20859
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[72] nq=$abc$71600$new_n20860
.subckt nand3_x0 i0=$abc$71600$new_n3700 i1=memory_registers_m.micro_data[73] i2=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n20861
.subckt nand3_x0 i0=$abc$71600$new_n20861 i1=$abc$71600$new_n20860 i2=$abc$71600$new_n20859 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71195
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[9] nq=$abc$71600$new_n20863
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[73] nq=$abc$71600$new_n20864
.subckt nand3_x0 i0=$abc$71600$new_n20864 i1=$abc$71600$new_n20863 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71197
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[10] nq=$abc$71600$new_n20866
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[74] nq=$abc$71600$new_n20867
.subckt nand3_x0 i0=$abc$71600$new_n20867 i1=$abc$71600$new_n20866 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71199
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[11] nq=$abc$71600$new_n20869
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[75] nq=$abc$71600$new_n20870
.subckt nand3_x0 i0=$abc$71600$new_n20870 i1=$abc$71600$new_n20869 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71201
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[12] nq=$abc$71600$new_n20872
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n20873
.subckt nand3_x0 i0=$abc$71600$new_n20873 i1=$abc$71600$new_n20872 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71203
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[13] nq=$abc$71600$new_n20875
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[77] nq=$abc$71600$new_n20876
.subckt nand3_x0 i0=$abc$71600$new_n20876 i1=$abc$71600$new_n20875 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71205
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[14] nq=$abc$71600$new_n20878
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[78] nq=$abc$71600$new_n20879
.subckt nand3_x0 i0=$abc$71600$new_n20879 i1=$abc$71600$new_n20878 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71207
.subckt nand2_x0 i0=$abc$71600$new_n20850 i1=registers_m.offset[30] nq=$abc$71600$new_n20881
.subckt nand3_x0 i0=memory_registers_m.micro_data[44] i1=$abc$71600$new_n3699 i2=bus_control_m.prefetch_ir_o[79] nq=$abc$71600$new_n20882
.subckt nand3_x0 i0=$abc$71600$new_n20882 i1=$abc$71600$new_n20881 i2=$abc$71600$new_n20861 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71209
.subckt nor2_x0 i0=memory_registers_m.micro_data[40] i1=memory_registers_m.micro_data[39] nq=$abc$71600$new_n20884
.subckt nor2_x0 i0=memory_registers_m.micro_data[41] i1=memory_registers_m.micro_data[38] nq=$abc$71600$new_n20885
.subckt or4_x1 i0=memory_registers_m.micro_data[40] i1=memory_registers_m.micro_data[41] i2=memory_registers_m.micro_data[39] i3=memory_registers_m.micro_data[38] q=$abc$71600$new_n20886
.subckt or21nand_x0 i0=memory_registers_m.micro_data[39] i1=memory_registers_m.micro_data[40] i2=memory_registers_m.micro_data[41] nq=$abc$71600$new_n20887
.subckt mux2_x1 cmd=$abc$71600$new_n20884 i0=memory_registers_m.micro_data[41] i1=$abc$71600$new_n20885 q=$abc$71600$new_n20888
.subckt nand2_x0 i0=$abc$71600$new_n20888 i1=registers_m.trap[0] nq=$abc$71600$new_n20889
.subckt nexor2_x0 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] nq=$abc$71600$new_n20890
.subckt nor2_x0 i0=memory_registers_m.micro_data[40] i1=memory_registers_m.micro_data[41] nq=$abc$71600$new_n20891
.subckt nand3_x0 i0=$abc$71600$new_n20885 i1=$abc$71600$new_n3698 i2=memory_registers_m.micro_data[39] nq=$abc$71600$new_n20892
.subckt and2_x1 i0=memory_registers_m.micro_data[39] i1=memory_registers_m.micro_data[38] q=$abc$71600$new_n20893
.subckt nand2_x0 i0=$abc$71600$new_n20893 i1=$abc$71600$new_n20891 nq=$abc$71600$new_n20894
.subckt and3_x1 i0=$abc$71600$new_n20885 i1=memory_registers_m.micro_data[40] i2=$abc$71600$new_n3696 q=$abc$71600$new_n20895
.subckt nand3_x0 i0=$abc$71600$new_n20885 i1=memory_registers_m.micro_data[40] i2=$abc$71600$new_n3696 nq=$abc$71600$new_n20896
.subckt and4_x1 i0=memory_registers_m.micro_data[40] i1=$abc$71600$new_n3697 i2=$abc$71600$new_n3696 i3=memory_registers_m.micro_data[38] q=$abc$71600$new_n20897
.subckt nand4_x0 i0=memory_registers_m.micro_data[40] i1=$abc$71600$new_n3697 i2=$abc$71600$new_n3696 i3=memory_registers_m.micro_data[38] nq=$abc$71600$new_n20898
.subckt and2_x1 i0=memory_registers_m.micro_data[40] i1=memory_registers_m.micro_data[39] q=$abc$71600$new_n20899
.subckt nand2_x0 i0=$abc$71600$new_n20899 i1=$abc$71600$new_n20885 nq=$abc$71600$new_n20900
.subckt nand3_x0 i0=$abc$71600$new_n20899 i1=$abc$71600$new_n3697 i2=memory_registers_m.micro_data[38] nq=$abc$71600$new_n20901
.subckt and3_x1 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] i2=$abc$71600$new_n3695 q=$abc$71600$new_n20902
.subckt nand3_x0 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] i2=$abc$71600$new_n3695 nq=$abc$71600$new_n20903
.subckt nand4_x0 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] i2=$abc$71600$new_n3695 i3=reset_n nq=$abc$71600$new_n20904
.subckt nor2_x0 i0=$abc$71600$new_n20904 i1=$abc$71600$new_n3826 nq=$abc$71600$new_n20905
.subckt and2_x1 i0=$abc$71600$new_n20903 i1=bus_control_m.interrupt_trap_o[0] q=$abc$71600$new_n20906
.subckt nand4_x0 i0=$abc$71600$new_n20899 i1=$abc$71600$new_n3697 i2=memory_registers_m.micro_data[38] i3=registers_m.ir[0] nq=$abc$71600$new_n20907
.subckt or21nand_x0 i0=$abc$71600$new_n20906 i1=$abc$71600$new_n20905 i2=$abc$71600$new_n20901 nq=$abc$71600$new_n20908
.subckt and2_x1 i0=$abc$71600$new_n20907 i1=$abc$71600$new_n20900 q=$abc$71600$new_n20909
.subckt and21nor_x0 i0=$abc$71600$new_n20909 i1=$abc$71600$new_n20908 i2=$abc$71600$new_n20897 nq=$abc$71600$new_n20910
.subckt or21nand_x0 i0=$abc$71600$new_n20910 i1=$abc$71600$new_n20895 i2=$abc$71600$new_n20894 nq=$abc$71600$new_n20911
.subckt nand2_x0 i0=$abc$71600$new_n20911 i1=$abc$71600$new_n20892 nq=$abc$71600$new_n20912
.subckt nand2_x0 i0=$abc$71600$new_n20912 i1=$abc$71600$new_n20890 nq=$abc$71600$new_n20913
.subckt nand2_x0 i0=$abc$71600$new_n20913 i1=$abc$71600$new_n20889 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71211
.subckt nand2_x0 i0=$abc$71600$new_n20888 i1=registers_m.trap[1] nq=$abc$71600$new_n20915
.subckt nand2_x0 i0=$abc$71600$new_n20892 i1=$abc$71600$new_n20890 nq=$abc$71600$new_n20916
.subckt nand2_x0 i0=$abc$71600$new_n20896 i1=$abc$71600$new_n20894 nq=$abc$71600$new_n20917
.subckt and2_x1 i0=$abc$71600$new_n20900 i1=$abc$71600$new_n20898 q=$abc$71600$new_n20918
.subckt nand2_x0 i0=$abc$71600$new_n20903 i1=bus_control_m.interrupt_trap_o[1] nq=$abc$71600$new_n20919
.subckt or21nand_x0 i0=$abc$71600$new_n3827 i1=$abc$71600$new_n20904 i2=$abc$71600$new_n20919 nq=$abc$71600$new_n20920
.subckt mux2_x1 cmd=$abc$71600$new_n20901 i0=registers_m.ir[1] i1=$abc$71600$new_n20920 q=$abc$71600$new_n20921
.subckt and21nor_x0 i0=$abc$71600$new_n20921 i1=$abc$71600$new_n20918 i2=$abc$71600$new_n20917 nq=$abc$71600$new_n20922
.subckt or21nand_x0 i0=$abc$71600$new_n20922 i1=$abc$71600$new_n20916 i2=$abc$71600$new_n20915 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71213
.subckt and4_x1 i0=$abc$71600$new_n20896 i1=$abc$71600$new_n20894 i2=$abc$71600$new_n20892 i3=$abc$71600$new_n20890 q=$abc$71600$new_n20924
.subckt and4_x1 i0=$abc$71600$new_n20902 i1=$abc$71600$new_n4123 i2=$abc$71600$new_n4122 i3=$abc$71600$new_n3993 q=$abc$71600$new_n20925
.subckt or21nand_x0 i0=$abc$71600$new_n3488 i1=$abc$71600$new_n20902 i2=$abc$71600$new_n20901 nq=$abc$71600$new_n20926
.subckt nand4_x0 i0=$abc$71600$new_n20899 i1=$abc$71600$new_n3697 i2=memory_registers_m.micro_data[38] i3=$abc$71600$new_n3211 nq=$abc$71600$new_n20927
.subckt and3_x1 i0=$abc$71600$new_n20927 i1=$abc$71600$new_n20900 i2=$abc$71600$new_n20898 q=$abc$71600$new_n20928
.subckt or21nand_x0 i0=$abc$71600$new_n20925 i1=$abc$71600$new_n20926 i2=$abc$71600$new_n20928 nq=$abc$71600$new_n20929
.subckt and21nor_x0 i0=$abc$71600$new_n20887 i1=$abc$71600$new_n20886 i2=registers_m.trap[2] nq=$abc$71600$new_n20930
.subckt and21nor_x0 i0=$abc$71600$new_n20924 i1=$abc$71600$new_n20929 i2=$abc$71600$new_n20930 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71215
.subckt nand2_x0 i0=$abc$71600$new_n20888 i1=registers_m.trap[3] nq=$abc$71600$new_n20932
.subckt or21nand_x0 i0=bus_control_m.interrupt_trap_o[3] i1=$abc$71600$new_n20902 i2=$abc$71600$new_n20901 nq=$abc$71600$new_n20933
.subckt and21nor_x0 i0=$abc$71600$new_n3903 i1=$abc$71600$new_n20902 i2=$abc$71600$new_n20933 nq=$abc$71600$new_n20934
.subckt nand4_x0 i0=$abc$71600$new_n20899 i1=$abc$71600$new_n3697 i2=memory_registers_m.micro_data[38] i3=registers_m.ir[3] nq=$abc$71600$new_n20935
.subckt nand3_x0 i0=$abc$71600$new_n20935 i1=$abc$71600$new_n20900 i2=$abc$71600$new_n20898 nq=$abc$71600$new_n20936
.subckt or21nand_x0 i0=$abc$71600$new_n20936 i1=$abc$71600$new_n20934 i2=$abc$71600$new_n20924 nq=$abc$71600$new_n20937
.subckt nand2_x0 i0=$abc$71600$new_n20937 i1=$abc$71600$new_n20932 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71217
.subckt and21nor_x0 i0=$abc$71600$new_n20887 i1=$abc$71600$new_n20886 i2=$abc$71600$new_n3745 nq=$abc$71600$new_n20939
.subckt and4_x1 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] i2=memory_registers_m.micro_data[38] i3=bus_control_m.interrupt_trap_o[4] q=$abc$71600$new_n20940
.subckt or2_x1 i0=$abc$71600$new_n20940 i1=$abc$71600$new_n20939 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71219
.subckt nand2_x0 i0=$abc$71600$new_n20888 i1=registers_m.trap[5] nq=$abc$71600$new_n20942
.subckt or21nand_x0 i0=$abc$71600$new_n3489 i1=$abc$71600$new_n20902 i2=$abc$71600$new_n20901 nq=$abc$71600$new_n20943
.subckt nand3_x0 i0=$abc$71600$new_n20943 i1=$abc$71600$new_n20924 i2=$abc$71600$new_n20918 nq=$abc$71600$new_n20944
.subckt nand2_x0 i0=$abc$71600$new_n20944 i1=$abc$71600$new_n20942 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71221
.subckt and21nor_x0 i0=$abc$71600$new_n20887 i1=$abc$71600$new_n20886 i2=$abc$71600$new_n3750 nq=$abc$71600$new_n20946
.subckt and4_x1 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] i2=memory_registers_m.micro_data[38] i3=bus_control_m.interrupt_trap_o[6] q=$abc$71600$new_n20947
.subckt or2_x1 i0=$abc$71600$new_n20947 i1=$abc$71600$new_n20946 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71223
.subckt and21nor_x0 i0=$abc$71600$new_n20887 i1=$abc$71600$new_n20886 i2=$abc$71600$new_n3753 nq=$abc$71600$new_n20949
.subckt and4_x1 i0=$abc$71600$new_n20884 i1=memory_registers_m.micro_data[41] i2=memory_registers_m.micro_data[38] i3=bus_control_m.interrupt_trap_o[7] q=$abc$71600$new_n20950
.subckt or2_x1 i0=$abc$71600$new_n20950 i1=$abc$71600$new_n20949 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71225
.subckt nand2_x0 i0=$abc$71600$new_n14236 i1=$abc$71600$new_n3471 nq=$abc$71600$new_n20952
.subckt nor3_x0 i0=bus_control_m.prefetch_ir_o[78] i1=bus_control_m.prefetch_ir_o[77] i2=bus_control_m.prefetch_ir_o[76] nq=$abc$71600$new_n20953
.subckt and2_x1 i0=$abc$71600$new_n20953 i1=$abc$71600$new_n20952 q=$abc$71600$new_n20954
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.decoder_alu_reg[0] i1=$abc$71600$new_n20954 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71227
.subckt and4_x1 i0=$abc$71600$new_n3837 i1=$abc$71600$new_n3467 i2=$abc$71600$new_n3466 i3=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n20956
.subckt or21nand_x0 i0=$abc$71600$new_n4076 i1=$abc$71600$new_n20956 i2=$abc$71600$new_n20657 nq=$abc$71600$new_n20957
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[1] nq=$abc$71600$new_n20958
.subckt nand2_x0 i0=$abc$71600$new_n20958 i1=$abc$71600$new_n20957 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71229
.subckt and4_x1 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=bus_control_m.prefetch_ir_o[75] i3=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n20960
.subckt nand3_x0 i0=$abc$71600$new_n20960 i1=$abc$71600$new_n3839 i2=$abc$71600$new_n3837 nq=$abc$71600$new_n20961
.subckt nand4_x0 i0=$abc$71600$new_n20657 i1=$abc$71600$new_n4066 i2=$abc$71600$new_n3967 i3=$abc$71600$new_n3858 nq=$abc$71600$new_n20962
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[2] nq=$abc$71600$new_n20963
.subckt nand3_x0 i0=$abc$71600$new_n20963 i1=$abc$71600$new_n20962 i2=$abc$71600$new_n20961 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71231
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[72] i1=$abc$71600$new_n3471 i2=$abc$71600$new_n3470 nq=$abc$71600$new_n20965
.subckt or21nand_x0 i0=$abc$71600$new_n3464 i1=bus_control_m.prefetch_ir_o[79] i2=bus_control_m.prefetch_ir_o[78] nq=$abc$71600$new_n20966
.subckt and3_x1 i0=$abc$71600$new_n20965 i1=$abc$71600$new_n20657 i2=$abc$71600$new_n3919 q=$abc$71600$new_n20967
.subckt nand3_x0 i0=$abc$71600$new_n20965 i1=$abc$71600$new_n20657 i2=$abc$71600$new_n3919 nq=$abc$71600$new_n20968
.subckt and3_x1 i0=$abc$71600$new_n3884 i1=$abc$71600$new_n3837 i2=$abc$71600$new_n3467 q=$abc$71600$new_n20969
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.decoder_alu_reg[3] i1=$abc$71600$new_n20969 q=$abc$71600$new_n20970
.subckt or2_x1 i0=$abc$71600$new_n20970 i1=$abc$71600$new_n20967 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71233
.subckt nand4_x0 i0=$abc$71600$new_n3837 i1=$abc$71600$new_n3467 i2=bus_control_m.prefetch_ir_o[74] i3=$abc$71600$new_n3465 nq=$abc$71600$new_n20972
.subckt nand3_x0 i0=$abc$71600$new_n20966 i1=$abc$71600$new_n3919 i2=$abc$71600$new_n3836 nq=$abc$71600$new_n20973
.subckt nand2_x0 i0=$abc$71600$new_n20973 i1=$abc$71600$new_n20972 nq=$abc$71600$new_n20974
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.decoder_alu_reg[4] i1=$abc$71600$new_n20974 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71235
.subckt nand3_x0 i0=$abc$71600$new_n4091 i1=$abc$71600$new_n4074 i2=$abc$71600$new_n3969 nq=$abc$71600$new_n20976
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.decoder_alu_reg[5] i1=$abc$71600$new_n20976 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71237
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[6] nq=$abc$71600$new_n20978
.subckt nand2_x0 i0=$abc$71600$new_n20978 i1=$abc$71600$new_n20968 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71239
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[8] nq=$abc$71600$new_n20980
.subckt and4_x1 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=bus_control_m.prefetch_ir_o[72] i3=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n20981
.subckt nand4_x0 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=bus_control_m.prefetch_ir_o[72] i3=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n20982
.subckt mux2_x1 cmd=$abc$71600$new_n3860 i0=$abc$71600$new_n4000 i1=$abc$71600$new_n3895 q=$abc$71600$new_n20983
.subckt nand2_x0 i0=$abc$71600$new_n20983 i1=$abc$71600$new_n20981 nq=$abc$71600$new_n20984
.subckt nand2_x0 i0=$abc$71600$new_n20984 i1=$abc$71600$new_n20980 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71241
.subckt and2_x1 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[9] q=$abc$71600$new_n20986
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[67] i1=$abc$71600$new_n3460 i2=$abc$71600$new_n3859 nq=$abc$71600$new_n20987
.subckt and21nor_x0 i0=bus_control_m.prefetch_ir_o[73] i1=$abc$71600$new_n3466 i2=$abc$71600$new_n3860 nq=$abc$71600$new_n20988
.subckt nor3_x0 i0=$abc$71600$new_n20988 i1=$abc$71600$new_n20987 i2=$abc$71600$new_n20982 nq=$abc$71600$new_n20989
.subckt or2_x1 i0=$abc$71600$new_n20989 i1=$abc$71600$new_n20986 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71243
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[10] nq=$abc$71600$new_n20991
.subckt mux2_x1 cmd=$abc$71600$new_n3859 i0=$abc$71600$new_n3828 i1=$abc$71600$new_n3884 q=$abc$71600$new_n20992
.subckt nand2_x0 i0=$abc$71600$new_n20992 i1=$abc$71600$new_n20981 nq=$abc$71600$new_n20993
.subckt nand2_x0 i0=$abc$71600$new_n20993 i1=$abc$71600$new_n20991 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71245
.subckt and2_x1 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[11] q=$abc$71600$new_n20995
.subckt nand3_x0 i0=$abc$71600$new_n3860 i1=bus_control_m.prefetch_ir_o[68] i2=$abc$71600$new_n3459 nq=$abc$71600$new_n20996
.subckt nand3_x0 i0=$abc$71600$new_n3859 i1=bus_control_m.prefetch_ir_o[74] i2=$abc$71600$new_n3465 nq=$abc$71600$new_n20997
.subckt and21nor_x0 i0=$abc$71600$new_n20997 i1=$abc$71600$new_n20996 i2=$abc$71600$new_n20982 nq=$abc$71600$new_n20998
.subckt or2_x1 i0=$abc$71600$new_n20998 i1=$abc$71600$new_n20995 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71247
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[12] nq=$abc$71600$new_n21000
.subckt and4_x1 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=$abc$71600$new_n3464 i3=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n21001
.subckt nand4_x0 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=$abc$71600$new_n3464 i3=bus_control_m.prefetch_ir_valid_o nq=$abc$71600$new_n21002
.subckt nand2_x0 i0=$abc$71600$new_n21001 i1=$abc$71600$new_n20983 nq=$abc$71600$new_n21003
.subckt nand2_x0 i0=$abc$71600$new_n21003 i1=$abc$71600$new_n21000 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71249
.subckt nand2_x0 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[14] nq=$abc$71600$new_n21005
.subckt nand2_x0 i0=$abc$71600$new_n21001 i1=$abc$71600$new_n20992 nq=$abc$71600$new_n21006
.subckt nand2_x0 i0=$abc$71600$new_n21006 i1=$abc$71600$new_n21005 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71251
.subckt and2_x1 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[15] q=$abc$71600$new_n21008
.subckt and21nor_x0 i0=$abc$71600$new_n20996 i1=$abc$71600$new_n20997 i2=$abc$71600$new_n21002 nq=$abc$71600$new_n21009
.subckt or2_x1 i0=$abc$71600$new_n21009 i1=$abc$71600$new_n21008 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71253
.subckt or21nand_x0 i0=$abc$71600$new_n3846 i1=$abc$71600$new_n3851 i2=$abc$71600$new_n20657 nq=$abc$71600$new_n21011
.subckt and4_x1 i0=memory_registers_m.micro_data[53] i1=$abc$71600$new_n3631 i2=bus_control_m.prefetch_ir_o[65] i3=bus_control_m.prefetch_ir_valid_o q=$abc$71600$new_n21012
.subckt and2_x1 i0=$abc$71600$new_n20658 i1=registers_m.decoder_alu_reg[16] q=$abc$71600$new_n21013
.subckt and21nor_x0 i0=$abc$71600$new_n3877 i1=$abc$71600$new_n21012 i2=$abc$71600$new_n21013 nq=$abc$71600$new_n21014
.subckt nand2_x0 i0=$abc$71600$new_n21014 i1=$abc$71600$new_n21011 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71255
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[0] i1=bus_control_m.prefetch_ir_o[64] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71257
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[1] i1=bus_control_m.prefetch_ir_o[65] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71259
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[2] i1=bus_control_m.prefetch_ir_o[66] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71261
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[3] i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71263
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[4] i1=bus_control_m.prefetch_ir_o[68] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71265
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[5] i1=bus_control_m.prefetch_ir_o[69] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71267
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[6] i1=bus_control_m.prefetch_ir_o[70] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71269
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[7] i1=bus_control_m.prefetch_ir_o[71] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71271
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[8] i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71273
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[9] i1=bus_control_m.prefetch_ir_o[73] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71275
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[10] i1=bus_control_m.prefetch_ir_o[74] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71277
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[11] i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71279
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[12] i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71281
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[13] i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71283
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[14] i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71285
.subckt mux2_x1 cmd=$abc$71600$new_n20657 i0=registers_m.ir[15] i1=bus_control_m.prefetch_ir_o[79] q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71287
.subckt and2_x1 i0=memory_registers_m.micro_data[32] i1=$abc$71600$new_n3693 q=$abc$71600$new_n21032
.subckt nexor2_x0 i0=memory_registers_m.micro_data[32] i1=memory_registers_m.micro_data[31] nq=$abc$71600$new_n21033
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[0] nq=$abc$71600$new_n21034
.subckt nand3_x0 i0=registers_m.movem_reg[1] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21035
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[0] nq=$abc$71600$new_n21036
.subckt nand3_x0 i0=$abc$71600$new_n21036 i1=$abc$71600$new_n21035 i2=$abc$71600$new_n21034 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71289
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[1] nq=$abc$71600$new_n21038
.subckt nand3_x0 i0=registers_m.movem_reg[2] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21039
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[1] nq=$abc$71600$new_n21040
.subckt nand3_x0 i0=$abc$71600$new_n21040 i1=$abc$71600$new_n21039 i2=$abc$71600$new_n21038 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71291
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[2] nq=$abc$71600$new_n21042
.subckt nand3_x0 i0=registers_m.movem_reg[3] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21043
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[2] nq=$abc$71600$new_n21044
.subckt nand3_x0 i0=$abc$71600$new_n21044 i1=$abc$71600$new_n21043 i2=$abc$71600$new_n21042 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71293
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[3] nq=$abc$71600$new_n21046
.subckt nand3_x0 i0=registers_m.movem_reg[4] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21047
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[3] nq=$abc$71600$new_n21048
.subckt nand3_x0 i0=$abc$71600$new_n21048 i1=$abc$71600$new_n21047 i2=$abc$71600$new_n21046 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71295
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[4] nq=$abc$71600$new_n21050
.subckt nand3_x0 i0=registers_m.movem_reg[5] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21051
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[4] nq=$abc$71600$new_n21052
.subckt nand3_x0 i0=$abc$71600$new_n21052 i1=$abc$71600$new_n21051 i2=$abc$71600$new_n21050 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71297
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[5] nq=$abc$71600$new_n21054
.subckt nand3_x0 i0=registers_m.movem_reg[6] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21055
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[5] nq=$abc$71600$new_n21056
.subckt nand3_x0 i0=$abc$71600$new_n21056 i1=$abc$71600$new_n21055 i2=$abc$71600$new_n21054 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71299
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[6] nq=$abc$71600$new_n21058
.subckt nand3_x0 i0=registers_m.movem_reg[7] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21059
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[6] nq=$abc$71600$new_n21060
.subckt nand3_x0 i0=$abc$71600$new_n21060 i1=$abc$71600$new_n21059 i2=$abc$71600$new_n21058 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71301
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[7] nq=$abc$71600$new_n21062
.subckt nand3_x0 i0=registers_m.movem_reg[8] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21063
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[7] nq=$abc$71600$new_n21064
.subckt nand3_x0 i0=$abc$71600$new_n21064 i1=$abc$71600$new_n21063 i2=$abc$71600$new_n21062 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71303
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[8] nq=$abc$71600$new_n21066
.subckt nand3_x0 i0=registers_m.movem_reg[9] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21067
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[8] nq=$abc$71600$new_n21068
.subckt nand3_x0 i0=$abc$71600$new_n21068 i1=$abc$71600$new_n21067 i2=$abc$71600$new_n21066 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71305
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[9] nq=$abc$71600$new_n21070
.subckt nand3_x0 i0=registers_m.movem_reg[10] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21071
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[9] nq=$abc$71600$new_n21072
.subckt nand3_x0 i0=$abc$71600$new_n21072 i1=$abc$71600$new_n21071 i2=$abc$71600$new_n21070 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71307
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[10] nq=$abc$71600$new_n21074
.subckt nand3_x0 i0=registers_m.movem_reg[11] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21075
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[10] nq=$abc$71600$new_n21076
.subckt nand3_x0 i0=$abc$71600$new_n21076 i1=$abc$71600$new_n21075 i2=$abc$71600$new_n21074 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71309
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[11] nq=$abc$71600$new_n21078
.subckt nand3_x0 i0=registers_m.movem_reg[12] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21079
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[11] nq=$abc$71600$new_n21080
.subckt nand3_x0 i0=$abc$71600$new_n21080 i1=$abc$71600$new_n21079 i2=$abc$71600$new_n21078 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71311
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[12] nq=$abc$71600$new_n21082
.subckt nand3_x0 i0=registers_m.movem_reg[13] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21083
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[12] nq=$abc$71600$new_n21084
.subckt nand3_x0 i0=$abc$71600$new_n21084 i1=$abc$71600$new_n21083 i2=$abc$71600$new_n21082 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71313
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[13] nq=$abc$71600$new_n21086
.subckt nand3_x0 i0=registers_m.movem_reg[14] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21087
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[13] nq=$abc$71600$new_n21088
.subckt nand3_x0 i0=$abc$71600$new_n21088 i1=$abc$71600$new_n21087 i2=$abc$71600$new_n21086 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71315
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[14] nq=$abc$71600$new_n21090
.subckt nand3_x0 i0=registers_m.movem_reg[15] i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21091
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[14] nq=$abc$71600$new_n21092
.subckt nand3_x0 i0=$abc$71600$new_n21092 i1=$abc$71600$new_n21091 i2=$abc$71600$new_n21090 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71317
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_reg[15] nq=$abc$71600$new_n21094
.subckt nand3_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=registers_m.operand1[15] nq=$abc$71600$new_n21095
.subckt nand2_x0 i0=$abc$71600$new_n21095 i1=$abc$71600$new_n21094 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71319
.subckt mux2_x1 cmd=$abc$71600$new_n3627 i0=$abc$71600$new_n21033 i1=$abc$71600$new_n21032 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71321
.subckt nand2_x0 i0=$abc$71600$new_n21033 i1=registers_m.movem_loop[1] nq=$abc$71600$new_n21098
.subckt and2_x1 i0=registers_m.movem_loop[0] i1=registers_m.movem_loop[1] q=$abc$71600$new_n21099
.subckt xor2_x0 i0=registers_m.movem_loop[0] i1=registers_m.movem_loop[1] q=$abc$71600$new_n21100
.subckt nand3_x0 i0=$abc$71600$new_n21100 i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21101
.subckt nand2_x0 i0=$abc$71600$new_n21101 i1=$abc$71600$new_n21098 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71323
.subckt nand3_x0 i0=$abc$71600$new_n21099 i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 nq=$abc$71600$new_n21103
.subckt and4_x1 i0=$abc$71600$new_n21099 i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 i3=registers_m.movem_loop[2] q=$abc$71600$new_n21104
.subckt nand4_x0 i0=$abc$71600$new_n21099 i1=memory_registers_m.micro_data[32] i2=$abc$71600$new_n3693 i3=registers_m.movem_loop[2] nq=$abc$71600$new_n21105
.subckt and21nor_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=$abc$71600$new_n3629 nq=$abc$71600$new_n21106
.subckt mux2_x1 cmd=$abc$71600$new_n21103 i0=$abc$71600$new_n3629 i1=$abc$71600$new_n21106 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71325
.subckt nand2_x0 i0=$abc$71600$new_n21104 i1=registers_m.movem_loop[3] nq=$abc$71600$new_n21108
.subckt and21nor_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=$abc$71600$new_n3628 nq=$abc$71600$new_n21109
.subckt mux2_x1 cmd=$abc$71600$new_n21105 i0=$abc$71600$new_n3628 i1=$abc$71600$new_n21109 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71327
.subckt and21nor_x0 i0=$abc$71600$new_n3694 i1=memory_registers_m.micro_data[31] i2=$abc$71600$new_n3630 nq=$abc$71600$new_n21111
.subckt mux2_x1 cmd=$abc$71600$new_n21108 i0=$abc$71600$new_n3630 i1=$abc$71600$new_n21111 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71329
.subckt and2_x1 i0=$abc$71600$new_n3692 i1=memory_registers_m.micro_data[27] q=$abc$71600$new_n21113
.subckt nand2_x0 i0=$abc$71600$new_n3692 i1=memory_registers_m.micro_data[27] nq=$abc$71600$new_n21114
.subckt and3_x1 i0=$abc$71600$new_n3692 i1=memory_registers_m.micro_data[26] i2=memory_registers_m.micro_data[27] q=$abc$71600$new_n21115
.subckt nand3_x0 i0=$abc$71600$new_n3692 i1=memory_registers_m.micro_data[26] i2=memory_registers_m.micro_data[27] nq=$abc$71600$new_n21116
.subckt and3_x1 i0=$abc$71600$new_n3692 i1=memory_registers_m.micro_data[26] i2=$abc$71600$new_n3690 q=$abc$71600$new_n21117
.subckt nand3_x0 i0=$abc$71600$new_n3692 i1=memory_registers_m.micro_data[26] i2=$abc$71600$new_n3690 nq=$abc$71600$new_n21118
.subckt and3_x1 i0=$abc$71600$new_n3692 i1=$abc$71600$new_n3691 i2=memory_registers_m.micro_data[27] q=$abc$71600$new_n21119
.subckt nand3_x0 i0=$abc$71600$new_n3692 i1=$abc$71600$new_n3691 i2=memory_registers_m.micro_data[27] nq=$abc$71600$new_n21120
.subckt and3_x1 i0=memory_registers_m.micro_data[28] i1=$abc$71600$new_n3691 i2=$abc$71600$new_n3690 q=$abc$71600$new_n21121
.subckt nand3_x0 i0=memory_registers_m.micro_data[28] i1=$abc$71600$new_n3691 i2=$abc$71600$new_n3690 nq=$abc$71600$new_n21122
.subckt nand4_x0 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21118 i2=$abc$71600$new_n21114 i3=registers_m.movem_modreg[0] nq=$abc$71600$new_n21123
.subckt and2_x1 i0=$abc$71600$new_n21120 i1=registers_m.movem_modreg[0] q=$abc$71600$new_n21124
.subckt and21nor_x0 i0=$abc$71600$new_n21114 i1=$abc$71600$new_n21122 i2=$abc$71600$new_n21117 nq=$abc$71600$new_n21125
.subckt or21nand_x0 i0=$abc$71600$new_n21113 i1=$abc$71600$new_n21121 i2=$abc$71600$new_n21118 nq=$abc$71600$new_n21126
.subckt or21nand_x0 i0=$abc$71600$new_n21126 i1=$abc$71600$new_n21124 i2=$abc$71600$new_n21123 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71331
.subckt nand4_x0 i0=$abc$71600$new_n3726 i1=$abc$71600$new_n3692 i2=memory_registers_m.micro_data[26] i3=memory_registers_m.micro_data[27] nq=$abc$71600$new_n21128
.subckt and2_x1 i0=$abc$71600$new_n21116 i1=registers_m.movem_modreg[1] q=$abc$71600$new_n21129
.subckt nexor2_x0 i0=$abc$71600$new_n21115 i1=registers_m.movem_modreg[1] nq=$abc$71600$new_n21130
.subckt nexor2_x0 i0=$abc$71600$new_n21130 i1=registers_m.movem_modreg[0] nq=$abc$71600$new_n21131
.subckt and2_x1 i0=$abc$71600$new_n21131 i1=$abc$71600$new_n21120 q=$abc$71600$new_n21132
.subckt nand4_x0 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21118 i2=$abc$71600$new_n21114 i3=registers_m.movem_modreg[1] nq=$abc$71600$new_n21133
.subckt or21nand_x0 i0=$abc$71600$new_n21126 i1=$abc$71600$new_n21132 i2=$abc$71600$new_n21133 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71333
.subckt and21nor_x0 i0=registers_m.movem_modreg[0] i1=$abc$71600$new_n21128 i2=$abc$71600$new_n21129 nq=$abc$71600$new_n21135
.subckt and4_x1 i0=$abc$71600$new_n3727 i1=$abc$71600$new_n3692 i2=memory_registers_m.micro_data[26] i3=memory_registers_m.micro_data[27] q=$abc$71600$new_n21136
.subckt nand2_x0 i0=$abc$71600$new_n21116 i1=registers_m.movem_modreg[2] nq=$abc$71600$new_n21137
.subckt nexor2_x0 i0=$abc$71600$new_n21115 i1=registers_m.movem_modreg[2] nq=$abc$71600$new_n21138
.subckt nexor2_x0 i0=$abc$71600$new_n21138 i1=$abc$71600$new_n21135 nq=$abc$71600$new_n21139
.subckt or21nand_x0 i0=$abc$71600$new_n21119 i1=$abc$71600$new_n21139 i2=$abc$71600$new_n21125 nq=$abc$71600$new_n21140
.subckt nand4_x0 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21118 i2=$abc$71600$new_n21114 i3=registers_m.movem_modreg[2] nq=$abc$71600$new_n21141
.subckt nand2_x0 i0=$abc$71600$new_n21141 i1=$abc$71600$new_n21140 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71335
.subckt or21nand_x0 i0=$abc$71600$new_n21135 i1=$abc$71600$new_n21136 i2=$abc$71600$new_n21137 nq=$abc$71600$new_n21143
.subckt nand4_x0 i0=$abc$71600$new_n3728 i1=$abc$71600$new_n3692 i2=memory_registers_m.micro_data[26] i3=memory_registers_m.micro_data[27] nq=$abc$71600$new_n21144
.subckt and2_x1 i0=$abc$71600$new_n21116 i1=registers_m.movem_modreg[3] q=$abc$71600$new_n21145
.subckt nexor2_x0 i0=$abc$71600$new_n21115 i1=$abc$71600$new_n3728 nq=$abc$71600$new_n21146
.subckt nexor2_x0 i0=$abc$71600$new_n21146 i1=$abc$71600$new_n21143 nq=$abc$71600$new_n21147
.subckt or21nand_x0 i0=$abc$71600$new_n21119 i1=$abc$71600$new_n21147 i2=$abc$71600$new_n21125 nq=$abc$71600$new_n21148
.subckt nand4_x0 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21118 i2=$abc$71600$new_n21114 i3=registers_m.movem_modreg[3] nq=$abc$71600$new_n21149
.subckt nand2_x0 i0=$abc$71600$new_n21149 i1=$abc$71600$new_n21148 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71337
.subckt and4_x1 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21118 i2=$abc$71600$new_n21114 i3=registers_m.movem_modreg[4] q=$abc$71600$new_n21151
.subckt nand2_x0 i0=$abc$71600$new_n21116 i1=registers_m.movem_modreg[4] nq=$abc$71600$new_n21152
.subckt and4_x1 i0=$abc$71600$new_n3729 i1=$abc$71600$new_n3692 i2=memory_registers_m.micro_data[26] i3=memory_registers_m.micro_data[27] q=$abc$71600$new_n21153
.subckt nexor2_x0 i0=$abc$71600$new_n21115 i1=registers_m.movem_modreg[4] nq=$abc$71600$new_n21154
.subckt or21nand_x0 i0=$abc$71600$new_n21143 i1=$abc$71600$new_n21145 i2=$abc$71600$new_n21144 nq=$abc$71600$new_n21155
.subckt nand2_x0 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21116 nq=$abc$71600$new_n21156
.subckt nexor2_x0 i0=$abc$71600$new_n21155 i1=$abc$71600$new_n21154 nq=$abc$71600$new_n21157
.subckt and2_x1 i0=$abc$71600$new_n21157 i1=$abc$71600$new_n21156 q=$abc$71600$new_n21158
.subckt or2_x1 i0=$abc$71600$new_n21158 i1=$abc$71600$new_n21151 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71339
.subckt or21nand_x0 i0=$abc$71600$new_n21155 i1=$abc$71600$new_n21153 i2=$abc$71600$new_n21152 nq=$abc$71600$new_n21160
.subckt nexor2_x0 i0=$abc$71600$new_n21115 i1=registers_m.movem_modreg[5] nq=$abc$71600$new_n21161
.subckt or2_x1 i0=$abc$71600$new_n21161 i1=$abc$71600$new_n21160 q=$abc$71600$new_n21162
.subckt nand2_x0 i0=$abc$71600$new_n21161 i1=$abc$71600$new_n21160 nq=$abc$71600$new_n21163
.subckt nand3_x0 i0=$abc$71600$new_n21163 i1=$abc$71600$new_n21162 i2=$abc$71600$new_n21156 nq=$abc$71600$new_n21164
.subckt nand4_x0 i0=$abc$71600$new_n21122 i1=$abc$71600$new_n21118 i2=$abc$71600$new_n21114 i3=registers_m.movem_modreg[5] nq=$abc$71600$new_n21165
.subckt nand2_x0 i0=$abc$71600$new_n21165 i1=$abc$71600$new_n21164 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71341
.subckt or2_x1 i0=memory_registers_m.micro_data[21] i1=registers_m.address_type q=$abc$71600$new_n21167
.subckt and2_x1 i0=$abc$71600$new_n21167 i1=$abc$71600$new_n18778 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71343
.subckt and2_x1 i0=memory_registers_m.micro_data[15] i1=memory_registers_m.micro_data[16] q=$abc$71600$new_n21169
.subckt nand2_x0 i0=memory_registers_m.micro_data[15] i1=memory_registers_m.micro_data[16] nq=$abc$71600$new_n21170
.subckt and2_x1 i0=$abc$71600$new_n21169 i1=$abc$71600$new_n3687 q=$abc$71600$new_n21171
.subckt nand2_x0 i0=$abc$71600$new_n21169 i1=$abc$71600$new_n3687 nq=$abc$71600$new_n21172
.subckt and3_x1 i0=$abc$71600$new_n21169 i1=$abc$71600$new_n3687 i2=registers_m.ir[5] q=$abc$71600$new_n21173
.subckt nor2_x0 i0=$abc$71600$new_n21173 i1=$abc$71600$new_n20376 nq=$abc$71600$new_n21174
.subckt or2_x1 i0=$abc$71600$new_n21173 i1=$abc$71600$new_n20376 q=$abc$71600$new_n21175
.subckt or21nand_x0 i0=$abc$71600$new_n21173 i1=$abc$71600$new_n20376 i2=$auto$ff.cc:721:flip_bits$71344 nq=$abc$71600$new_n21176
.subckt mux2_x1 cmd=memory_registers_m.micro_data[17] i0=$abc$71600$new_n21170 i1=$abc$71600$new_n20371 q=$abc$71600$new_n21177
.subckt mux2_x1 cmd=$abc$71600$new_n20378 i0=$auto$ff.cc:721:flip_bits$71344 i1=bus_control_m.fc_state_o[0] q=$abc$71600$new_n21178
.subckt mux2_x1 cmd=$abc$71600$new_n20373 i0=registers_m.ir[0] i1=$abc$71600$new_n21178 q=$abc$71600$new_n21179
.subckt nand2_x0 i0=$abc$71600$new_n21179 i1=$abc$71600$new_n21177 nq=$abc$71600$new_n21180
.subckt nand3_x0 i0=$abc$71600$new_n3689 i1=memory_registers_m.micro_data[16] i2=$abc$71600$new_n3687 nq=$abc$71600$new_n21181
.subckt or21nand_x0 i0=$abc$71600$new_n21171 i1=$abc$71600$new_n20382 i2=registers_m.ir[9] nq=$abc$71600$new_n21182
.subckt and2_x1 i0=$abc$71600$new_n21182 i1=$abc$71600$new_n21181 q=$abc$71600$new_n21183
.subckt and21nor_x0 i0=$abc$71600$new_n21183 i1=$abc$71600$new_n21180 i2=$abc$71600$new_n20387 nq=$abc$71600$new_n21184
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[0] q=$abc$71600$new_n21185
.subckt or3_x1 i0=$abc$71600$new_n21185 i1=$abc$71600$new_n21173 i2=$abc$71600$new_n20376 q=$abc$71600$new_n21186
.subckt or21nand_x0 i0=$abc$71600$new_n21186 i1=$abc$71600$new_n21184 i2=$abc$71600$new_n21176 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71349
.subckt mux2_x1 cmd=$abc$71600$new_n20379 i0=$abc$71600$new_n3499 i1=$abc$71600$new_n11059 q=$abc$71600$new_n21188
.subckt and2_x1 i0=$abc$71600$new_n21188 i1=$abc$71600$new_n20373 q=$abc$71600$new_n21189
.subckt nand4_x0 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] i3=$abc$71600$new_n3208 nq=$abc$71600$new_n21190
.subckt nand3_x0 i0=$abc$71600$new_n21170 i1=$abc$71600$new_n20371 i2=$abc$71600$new_n3687 nq=$abc$71600$new_n21191
.subckt nand3_x0 i0=$abc$71600$new_n21190 i1=$abc$71600$new_n21172 i2=$abc$71600$new_n20383 nq=$abc$71600$new_n21192
.subckt or21nand_x0 i0=$abc$71600$new_n21171 i1=$abc$71600$new_n20382 i2=registers_m.ir[10] nq=$abc$71600$new_n21193
.subckt or21nand_x0 i0=$abc$71600$new_n21189 i1=$abc$71600$new_n21192 i2=$abc$71600$new_n21193 nq=$abc$71600$new_n21194
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[1] q=$abc$71600$new_n21195
.subckt or3_x1 i0=$abc$71600$new_n21195 i1=$abc$71600$new_n21173 i2=$abc$71600$new_n20376 q=$abc$71600$new_n21196
.subckt and21nor_x0 i0=$abc$71600$new_n21191 i1=$abc$71600$new_n21194 i2=$abc$71600$new_n21196 nq=$abc$71600$new_n21197
.subckt and2_x1 i0=$abc$71600$new_n21175 i1=$auto$ff.cc:721:flip_bits$71350 q=$abc$71600$new_n21198
.subckt or2_x1 i0=$abc$71600$new_n21198 i1=$abc$71600$new_n21197 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71355
.subckt mux2_x1 cmd=$abc$71600$new_n20379 i0=$abc$71600$new_n3500 i1=$abc$71600$new_n11063 q=$abc$71600$new_n21200
.subckt mux2_x1 cmd=$abc$71600$new_n20373 i0=$abc$71600$new_n3211 i1=$abc$71600$new_n21200 q=$abc$71600$new_n21201
.subckt nand2_x0 i0=$abc$71600$new_n21201 i1=$abc$71600$new_n21177 nq=$abc$71600$new_n21202
.subckt or21nand_x0 i0=$abc$71600$new_n21171 i1=$abc$71600$new_n20382 i2=$abc$71600$new_n3185 nq=$abc$71600$new_n21203
.subckt and2_x1 i0=$abc$71600$new_n21203 i1=$abc$71600$new_n21191 q=$abc$71600$new_n21204
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[2] q=$abc$71600$new_n21205
.subckt and21nor_x0 i0=$abc$71600$new_n21202 i1=$abc$71600$new_n21204 i2=$abc$71600$new_n21205 nq=$abc$71600$new_n21206
.subckt mux2_x1 cmd=$abc$71600$new_n21174 i0=$auto$ff.cc:721:flip_bits$71356 i1=$abc$71600$new_n21206 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71361
.subckt or21nand_x0 i0=$abc$71600$new_n21173 i1=$abc$71600$new_n20376 i2=$auto$ff.cc:721:flip_bits$71362 nq=$abc$71600$new_n21208
.subckt mux2_x1 cmd=$abc$71600$new_n20379 i0=$abc$71600$new_n3796 i1=$abc$71600$new_n11069 q=$abc$71600$new_n21209
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] i3=registers_m.ir[3] q=$abc$71600$new_n21210
.subckt nor3_x0 i0=$abc$71600$new_n21210 i1=$abc$71600$new_n21171 i2=$abc$71600$new_n20382 nq=$abc$71600$new_n21211
.subckt or21nand_x0 i0=$abc$71600$new_n20372 i1=$abc$71600$new_n21209 i2=$abc$71600$new_n21211 nq=$abc$71600$new_n21212
.subckt or21nand_x0 i0=$abc$71600$new_n21171 i1=$abc$71600$new_n20382 i2=$abc$71600$new_n5673 nq=$abc$71600$new_n21213
.subckt and2_x1 i0=$abc$71600$new_n21213 i1=$abc$71600$new_n21191 q=$abc$71600$new_n21214
.subckt and2_x1 i0=$abc$71600$new_n21214 i1=$abc$71600$new_n21212 q=$abc$71600$new_n21215
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[3] q=$abc$71600$new_n21216
.subckt or3_x1 i0=$abc$71600$new_n21216 i1=$abc$71600$new_n21173 i2=$abc$71600$new_n20376 q=$abc$71600$new_n21217
.subckt or21nand_x0 i0=$abc$71600$new_n21217 i1=$abc$71600$new_n21215 i2=$abc$71600$new_n21208 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71367
.subckt nand4_x0 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[4] nq=$abc$71600$new_n21219
.subckt and2_x1 i0=$abc$71600$new_n20379 i1=$abc$71600$new_n11074 q=$abc$71600$new_n21220
.subckt nand4_x0 i0=$abc$71600$new_n3689 i1=memory_registers_m.micro_data[16] i2=memory_registers_m.micro_data[17] i3=bus_control_m.rw_state_o nq=$abc$71600$new_n21221
.subckt nand4_x0 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] i3=$abc$71600$new_n3213 nq=$abc$71600$new_n21222
.subckt nand2_x0 i0=$abc$71600$new_n21221 i1=$abc$71600$new_n20373 nq=$abc$71600$new_n21223
.subckt and2_x1 i0=$abc$71600$new_n21222 i1=$abc$71600$new_n20384 q=$abc$71600$new_n21224
.subckt or21nand_x0 i0=$abc$71600$new_n21220 i1=$abc$71600$new_n21223 i2=$abc$71600$new_n21224 nq=$abc$71600$new_n21225
.subckt and2_x1 i0=$abc$71600$new_n21225 i1=$abc$71600$new_n21219 q=$abc$71600$new_n21226
.subckt mux2_x1 cmd=$abc$71600$new_n21174 i0=$auto$ff.cc:721:flip_bits$71368 i1=$abc$71600$new_n21226 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71373
.subckt nand4_x0 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=memory_registers_m.micro_data[17] i3=$abc$71600$new_n3214 nq=$abc$71600$new_n21228
.subckt or21nand_x0 i0=$abc$71600$new_n11084 i1=$abc$71600$new_n20378 i2=$abc$71600$new_n20373 nq=$abc$71600$new_n21229
.subckt and2_x1 i0=$abc$71600$new_n21228 i1=$abc$71600$new_n20384 q=$abc$71600$new_n21230
.subckt and4_x1 i0=memory_registers_m.micro_data[15] i1=$abc$71600$new_n3688 i2=$abc$71600$new_n3687 i3=registers_m.operand1[5] q=$abc$71600$new_n21231
.subckt and21nor_x0 i0=$abc$71600$new_n21229 i1=$abc$71600$new_n21230 i2=$abc$71600$new_n21231 nq=$abc$71600$new_n21232
.subckt mux2_x1 cmd=$abc$71600$new_n21174 i0=$auto$ff.cc:721:flip_bits$71374 i1=$abc$71600$new_n21232 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71379
.subckt nor2_x0 i0=memory_registers_m.micro_data[12] i1=memory_registers_m.micro_data[11] nq=$abc$71600$new_n21234
.subckt nor2_x0 i0=memory_registers_m.micro_data[14] i1=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21235
.subckt nor4_x0 i0=memory_registers_m.micro_data[14] i1=memory_registers_m.micro_data[13] i2=memory_registers_m.micro_data[12] i3=memory_registers_m.micro_data[11] nq=$abc$71600$new_n21236
.subckt or4_x1 i0=memory_registers_m.micro_data[14] i1=memory_registers_m.micro_data[13] i2=memory_registers_m.micro_data[12] i3=memory_registers_m.micro_data[11] q=$abc$71600$new_n21237
.subckt and3_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 q=$abc$71600$new_n21238
.subckt nand3_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 nq=$abc$71600$new_n21239
.subckt and2_x1 i0=memory_registers_m.micro_data[12] i1=memory_registers_m.micro_data[11] q=$abc$71600$new_n21240
.subckt and2_x1 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 q=$abc$71600$new_n21241
.subckt nand2_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 nq=$abc$71600$new_n21242
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=$abc$71600$new_n3472 nq=$abc$71600$new_n21243
.subckt and4_x1 i0=$abc$71600$new_n3686 i1=memory_registers_m.micro_data[13] i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 q=$abc$71600$new_n21244
.subckt nand4_x0 i0=$abc$71600$new_n3686 i1=memory_registers_m.micro_data[13] i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 nq=$abc$71600$new_n21245
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n3686 i2=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21246
.subckt nand3_x0 i0=$abc$71600$new_n21234 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 nq=$abc$71600$new_n21247
.subckt and2_x1 i0=$abc$71600$new_n21247 i1=$abc$71600$new_n21246 q=$abc$71600$new_n21248
.subckt nand2_x0 i0=$abc$71600$new_n21247 i1=$abc$71600$new_n21246 nq=$abc$71600$new_n21249
.subckt and3_x1 i0=$abc$71600$new_n21247 i1=$abc$71600$new_n21246 i2=$abc$71600$new_n21245 q=$abc$71600$new_n21250
.subckt nand3_x0 i0=$abc$71600$new_n21247 i1=$abc$71600$new_n21246 i2=$abc$71600$new_n21245 nq=$abc$71600$new_n21251
.subckt and4_x1 i0=memory_registers_m.micro_data[14] i1=$abc$71600$new_n3685 i2=$abc$71600$new_n3684 i3=memory_registers_m.micro_data[11] q=$abc$71600$new_n21252
.subckt nand4_x0 i0=memory_registers_m.micro_data[14] i1=$abc$71600$new_n3685 i2=$abc$71600$new_n3684 i3=memory_registers_m.micro_data[11] nq=$abc$71600$new_n21253
.subckt and4_x1 i0=memory_registers_m.micro_data[14] i1=$abc$71600$new_n3685 i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 q=$abc$71600$new_n21254
.subckt nand4_x0 i0=memory_registers_m.micro_data[14] i1=$abc$71600$new_n3685 i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 nq=$abc$71600$new_n21255
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 nq=$abc$71600$new_n21256
.subckt and2_x1 i0=memory_registers_m.micro_data[14] i1=memory_registers_m.micro_data[13] q=$abc$71600$new_n21257
.subckt nand2_x0 i0=memory_registers_m.micro_data[14] i1=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21258
.subckt and2_x1 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 q=$abc$71600$new_n21259
.subckt nand2_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 nq=$abc$71600$new_n21260
.subckt and3_x1 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] q=$abc$71600$new_n21261
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] nq=$abc$71600$new_n21262
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 nq=$abc$71600$new_n21263
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[0] i1=bus_control_m.fault_address_state_o[0] q=$abc$71600$new_n21264
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[0] i1=$abc$71600$new_n21264 q=$abc$71600$new_n21265
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[0] nq=$abc$71600$new_n21266
.subckt nand2_x0 i0=$abc$71600$new_n21266 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21267
.subckt and21nor_x0 i0=$abc$71600$new_n21260 i1=$abc$71600$new_n21265 i2=$abc$71600$new_n21267 nq=$abc$71600$new_n21268
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3545 nq=$abc$71600$new_n21269
.subckt nand2_x0 i0=$abc$71600$new_n21269 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21270
.subckt and21nor_x0 i0=alu_m.sr[0] i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21271
.subckt or21nand_x0 i0=$abc$71600$new_n21268 i1=$abc$71600$new_n21270 i2=$abc$71600$new_n21271 nq=$abc$71600$new_n21272
.subckt and2_x1 i0=$abc$71600$new_n21272 i1=$abc$71600$new_n21250 q=$abc$71600$new_n21273
.subckt and4_x1 i0=$abc$71600$new_n3686 i1=memory_registers_m.micro_data[13] i2=$abc$71600$new_n3684 i3=memory_registers_m.micro_data[11] q=$abc$71600$new_n21274
.subckt nand4_x0 i0=$abc$71600$new_n3686 i1=memory_registers_m.micro_data[13] i2=$abc$71600$new_n3684 i3=memory_registers_m.micro_data[11] nq=$abc$71600$new_n21275
.subckt or21nand_x0 i0=$abc$71600$new_n3209 i1=$abc$71600$new_n21245 i2=$abc$71600$new_n21275 nq=$abc$71600$new_n21276
.subckt and3_x1 i0=$abc$71600$new_n21234 i1=$abc$71600$new_n3686 i2=memory_registers_m.micro_data[13] q=$abc$71600$new_n21277
.subckt nand3_x0 i0=$abc$71600$new_n21234 i1=$abc$71600$new_n3686 i2=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21278
.subckt and21nor_x0 i0=$abc$71600$new_n3221 i1=$abc$71600$new_n21274 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21279
.subckt or21nand_x0 i0=$abc$71600$new_n21273 i1=$abc$71600$new_n21276 i2=$abc$71600$new_n21279 nq=$abc$71600$new_n21280
.subckt nand2_x0 i0=$abc$71600$new_n4291 i1=$abc$71600$new_n3456 nq=$abc$71600$new_n21281
.subckt or3_x1 i0=bus_control_m.prefetch_ir_o[48] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21282
.subckt nand3_x0 i0=$abc$71600$new_n21282 i1=$abc$71600$new_n21281 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21283
.subckt and2_x1 i0=$abc$71600$new_n21283 i1=$abc$71600$new_n21242 q=$abc$71600$new_n21284
.subckt nand2_x0 i0=$abc$71600$new_n21284 i1=$abc$71600$new_n21280 nq=$abc$71600$new_n21285
.subckt nand2_x0 i0=$abc$71600$new_n21285 i1=$abc$71600$new_n21243 nq=$abc$71600$new_n21286
.subckt nand2_x0 i0=$abc$71600$new_n21286 i1=$abc$71600$new_n21239 nq=$abc$71600$new_n21287
.subckt and3_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] q=$abc$71600$new_n21288
.subckt nand3_x0 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] nq=$abc$71600$new_n21289
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3274 q=$abc$71600$new_n21290
.subckt nor2_x0 i0=$abc$71600$new_n21290 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n21291
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[0] q=$abc$71600$new_n21292
.subckt and21nor_x0 i0=$abc$71600$new_n21287 i1=$abc$71600$new_n21291 i2=$abc$71600$new_n21292 nq=$abc$71600$new_n21293
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71380 i1=$abc$71600$new_n21293 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71385
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71386 nq=$abc$71600$new_n21295
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=bus_control_m.prefetch_ir_o[49] i1=bus_control_m.prefetch_ir_o[65] q=$abc$71600$new_n21296
.subckt nand2_x0 i0=$abc$71600$new_n21296 i1=$abc$71600$new_n21277 nq=$abc$71600$new_n21297
.subckt nand2_x0 i0=$abc$71600$new_n21244 i1=$abc$71600$new_n3208 nq=$abc$71600$new_n21298
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[1] i1=bus_control_m.fault_address_state_o[1] q=$abc$71600$new_n21299
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[1] i1=$abc$71600$new_n21299 q=$abc$71600$new_n21300
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[1] nq=$abc$71600$new_n21301
.subckt nand2_x0 i0=$abc$71600$new_n21301 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21302
.subckt and21nor_x0 i0=$abc$71600$new_n21260 i1=$abc$71600$new_n21300 i2=$abc$71600$new_n21302 nq=$abc$71600$new_n21303
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3546 nq=$abc$71600$new_n21304
.subckt nand2_x0 i0=$abc$71600$new_n21304 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21305
.subckt and21nor_x0 i0=alu_m.sr[1] i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21306
.subckt or21nand_x0 i0=$abc$71600$new_n21303 i1=$abc$71600$new_n21305 i2=$abc$71600$new_n21306 nq=$abc$71600$new_n21307
.subckt nand2_x0 i0=$abc$71600$new_n21307 i1=$abc$71600$new_n21248 nq=$abc$71600$new_n21308
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[1] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21309
.subckt and2_x1 i0=$abc$71600$new_n21309 i1=$abc$71600$new_n21245 q=$abc$71600$new_n21310
.subckt nand2_x0 i0=$abc$71600$new_n21310 i1=$abc$71600$new_n21308 nq=$abc$71600$new_n21311
.subckt nand2_x0 i0=$abc$71600$new_n21311 i1=$abc$71600$new_n21298 nq=$abc$71600$new_n21312
.subckt nand2_x0 i0=$abc$71600$new_n21312 i1=$abc$71600$new_n21275 nq=$abc$71600$new_n21313
.subckt and21nor_x0 i0=$abc$71600$new_n3222 i1=$abc$71600$new_n21274 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21314
.subckt nand2_x0 i0=$abc$71600$new_n21314 i1=$abc$71600$new_n21313 nq=$abc$71600$new_n21315
.subckt nand2_x0 i0=$abc$71600$new_n21315 i1=$abc$71600$new_n21297 nq=$abc$71600$new_n21316
.subckt nand2_x0 i0=$abc$71600$new_n21316 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21317
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=bus_control_m.data_read_o[1] nq=$abc$71600$new_n21318
.subckt and2_x1 i0=$abc$71600$new_n21318 i1=$abc$71600$new_n21239 q=$abc$71600$new_n21319
.subckt nand2_x0 i0=$abc$71600$new_n21319 i1=$abc$71600$new_n21317 nq=$abc$71600$new_n21320
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3275 q=$abc$71600$new_n21321
.subckt nor2_x0 i0=$abc$71600$new_n21321 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n21322
.subckt nand2_x0 i0=$abc$71600$new_n21322 i1=$abc$71600$new_n21320 nq=$abc$71600$new_n21323
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[1] q=$abc$71600$new_n21324
.subckt nor2_x0 i0=$abc$71600$new_n21324 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21325
.subckt nand2_x0 i0=$abc$71600$new_n21325 i1=$abc$71600$new_n21323 nq=$abc$71600$new_n21326
.subckt nand2_x0 i0=$abc$71600$new_n21326 i1=$abc$71600$new_n21295 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71391
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71392 nq=$abc$71600$new_n21328
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=bus_control_m.prefetch_ir_o[50] i1=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n21329
.subckt nand2_x0 i0=$abc$71600$new_n21329 i1=$abc$71600$new_n21277 nq=$abc$71600$new_n21330
.subckt nand2_x0 i0=$abc$71600$new_n21244 i1=$abc$71600$new_n3211 nq=$abc$71600$new_n21331
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[2] i1=bus_control_m.fault_address_state_o[2] q=$abc$71600$new_n21332
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[2] i1=$abc$71600$new_n21332 q=$abc$71600$new_n21333
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[2] nq=$abc$71600$new_n21334
.subckt nand2_x0 i0=$abc$71600$new_n21334 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21335
.subckt and21nor_x0 i0=$abc$71600$new_n21260 i1=$abc$71600$new_n21333 i2=$abc$71600$new_n21335 nq=$abc$71600$new_n21336
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3547 nq=$abc$71600$new_n21337
.subckt nand2_x0 i0=$abc$71600$new_n21337 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21338
.subckt and21nor_x0 i0=alu_m.sr[2] i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21339
.subckt or21nand_x0 i0=$abc$71600$new_n21336 i1=$abc$71600$new_n21338 i2=$abc$71600$new_n21339 nq=$abc$71600$new_n21340
.subckt nand2_x0 i0=$abc$71600$new_n21340 i1=$abc$71600$new_n21248 nq=$abc$71600$new_n21341
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[2] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21342
.subckt and2_x1 i0=$abc$71600$new_n21342 i1=$abc$71600$new_n21245 q=$abc$71600$new_n21343
.subckt nand2_x0 i0=$abc$71600$new_n21343 i1=$abc$71600$new_n21341 nq=$abc$71600$new_n21344
.subckt nand2_x0 i0=$abc$71600$new_n21344 i1=$abc$71600$new_n21331 nq=$abc$71600$new_n21345
.subckt nand2_x0 i0=$abc$71600$new_n21345 i1=$abc$71600$new_n21275 nq=$abc$71600$new_n21346
.subckt and21nor_x0 i0=$abc$71600$new_n3223 i1=$abc$71600$new_n21274 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21347
.subckt nand2_x0 i0=$abc$71600$new_n21347 i1=$abc$71600$new_n21346 nq=$abc$71600$new_n21348
.subckt nand2_x0 i0=$abc$71600$new_n21348 i1=$abc$71600$new_n21330 nq=$abc$71600$new_n21349
.subckt nand2_x0 i0=$abc$71600$new_n21349 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21350
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=bus_control_m.data_read_o[2] nq=$abc$71600$new_n21351
.subckt and2_x1 i0=$abc$71600$new_n21351 i1=$abc$71600$new_n21239 q=$abc$71600$new_n21352
.subckt nand2_x0 i0=$abc$71600$new_n21352 i1=$abc$71600$new_n21350 nq=$abc$71600$new_n21353
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3355 q=$abc$71600$new_n21354
.subckt nor2_x0 i0=$abc$71600$new_n21354 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n21355
.subckt nand2_x0 i0=$abc$71600$new_n21355 i1=$abc$71600$new_n21353 nq=$abc$71600$new_n21356
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[2] q=$abc$71600$new_n21357
.subckt nor2_x0 i0=$abc$71600$new_n21357 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21358
.subckt nand2_x0 i0=$abc$71600$new_n21358 i1=$abc$71600$new_n21356 nq=$abc$71600$new_n21359
.subckt nand2_x0 i0=$abc$71600$new_n21359 i1=$abc$71600$new_n21328 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71397
.subckt and2_x1 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71398 q=$abc$71600$new_n21361
.subckt and2_x1 i0=$abc$71600$new_n21244 i1=$abc$71600$new_n3210 q=$abc$71600$new_n21362
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[3] i1=bus_control_m.fault_address_state_o[3] q=$abc$71600$new_n21363
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[3] i1=$abc$71600$new_n21363 q=$abc$71600$new_n21364
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[3] nq=$abc$71600$new_n21365
.subckt nand2_x0 i0=$abc$71600$new_n21365 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21366
.subckt and21nor_x0 i0=$abc$71600$new_n21260 i1=$abc$71600$new_n21364 i2=$abc$71600$new_n21366 nq=$abc$71600$new_n21367
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3548 nq=$abc$71600$new_n21368
.subckt nand2_x0 i0=$abc$71600$new_n21368 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21369
.subckt and21nor_x0 i0=alu_m.sr[3] i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21370
.subckt or21nand_x0 i0=$abc$71600$new_n21367 i1=$abc$71600$new_n21369 i2=$abc$71600$new_n21370 nq=$abc$71600$new_n21371
.subckt nand2_x0 i0=$abc$71600$new_n21371 i1=$abc$71600$new_n21248 nq=$abc$71600$new_n21372
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[3] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21373
.subckt and2_x1 i0=$abc$71600$new_n21373 i1=$abc$71600$new_n21245 q=$abc$71600$new_n21374
.subckt and21nor_x0 i0=$abc$71600$new_n21374 i1=$abc$71600$new_n21372 i2=$abc$71600$new_n21362 nq=$abc$71600$new_n21375
.subckt and21nor_x0 i0=$abc$71600$new_n3224 i1=$abc$71600$new_n21274 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21376
.subckt or21nand_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n21375 i2=$abc$71600$new_n21376 nq=$abc$71600$new_n21377
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=bus_control_m.prefetch_ir_o[51] i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n21378
.subckt and3_x1 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=$abc$71600$new_n3475 q=$abc$71600$new_n21379
.subckt and21nor_x0 i0=$abc$71600$new_n21378 i1=$abc$71600$new_n21277 i2=$abc$71600$new_n21241 nq=$abc$71600$new_n21380
.subckt and21nor_x0 i0=$abc$71600$new_n21377 i1=$abc$71600$new_n21380 i2=$abc$71600$new_n21379 nq=$abc$71600$new_n21381
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3357 nq=$abc$71600$new_n21382
.subckt and2_x1 i0=$abc$71600$new_n21382 i1=$abc$71600$new_n21289 q=$abc$71600$new_n21383
.subckt or21nand_x0 i0=$abc$71600$new_n21238 i1=$abc$71600$new_n21381 i2=$abc$71600$new_n21383 nq=$abc$71600$new_n21384
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[3] q=$abc$71600$new_n21385
.subckt nor2_x0 i0=$abc$71600$new_n21385 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21386
.subckt and2_x1 i0=$abc$71600$new_n21386 i1=$abc$71600$new_n21384 q=$abc$71600$new_n21387
.subckt or2_x1 i0=$abc$71600$new_n21387 i1=$abc$71600$new_n21361 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71403
.subckt and2_x1 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71404 q=$abc$71600$new_n21389
.subckt and2_x1 i0=$abc$71600$new_n21244 i1=$abc$71600$new_n3213 q=$abc$71600$new_n21390
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[4] i1=bus_control_m.fault_address_state_o[4] q=$abc$71600$new_n21391
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[4] i1=$abc$71600$new_n21391 q=$abc$71600$new_n21392
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[4] nq=$abc$71600$new_n21393
.subckt nand2_x0 i0=$abc$71600$new_n21393 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21394
.subckt and21nor_x0 i0=$abc$71600$new_n21260 i1=$abc$71600$new_n21392 i2=$abc$71600$new_n21394 nq=$abc$71600$new_n21395
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3549 nq=$abc$71600$new_n21396
.subckt nand2_x0 i0=$abc$71600$new_n21396 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21397
.subckt and21nor_x0 i0=alu_m.sr[4] i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21398
.subckt or21nand_x0 i0=$abc$71600$new_n21395 i1=$abc$71600$new_n21397 i2=$abc$71600$new_n21398 nq=$abc$71600$new_n21399
.subckt nand2_x0 i0=$abc$71600$new_n21399 i1=$abc$71600$new_n21248 nq=$abc$71600$new_n21400
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[4] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21401
.subckt and2_x1 i0=$abc$71600$new_n21401 i1=$abc$71600$new_n21245 q=$abc$71600$new_n21402
.subckt and21nor_x0 i0=$abc$71600$new_n21402 i1=$abc$71600$new_n21400 i2=$abc$71600$new_n21390 nq=$abc$71600$new_n21403
.subckt and21nor_x0 i0=$abc$71600$new_n3225 i1=$abc$71600$new_n21274 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21404
.subckt or21nand_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n21403 i2=$abc$71600$new_n21404 nq=$abc$71600$new_n21405
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=bus_control_m.prefetch_ir_o[52] i1=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n21406
.subckt and3_x1 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=$abc$71600$new_n3476 q=$abc$71600$new_n21407
.subckt and21nor_x0 i0=$abc$71600$new_n21406 i1=$abc$71600$new_n21277 i2=$abc$71600$new_n21241 nq=$abc$71600$new_n21408
.subckt and21nor_x0 i0=$abc$71600$new_n21405 i1=$abc$71600$new_n21408 i2=$abc$71600$new_n21407 nq=$abc$71600$new_n21409
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3360 nq=$abc$71600$new_n21410
.subckt and2_x1 i0=$abc$71600$new_n21410 i1=$abc$71600$new_n21289 q=$abc$71600$new_n21411
.subckt or21nand_x0 i0=$abc$71600$new_n21238 i1=$abc$71600$new_n21409 i2=$abc$71600$new_n21411 nq=$abc$71600$new_n21412
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[4] q=$abc$71600$new_n21413
.subckt nor2_x0 i0=$abc$71600$new_n21413 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21414
.subckt and2_x1 i0=$abc$71600$new_n21414 i1=$abc$71600$new_n21412 q=$abc$71600$new_n21415
.subckt or2_x1 i0=$abc$71600$new_n21415 i1=$abc$71600$new_n21389 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71409
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71410 nq=$abc$71600$new_n21417
.subckt nand2_x0 i0=$abc$71600$new_n21244 i1=$abc$71600$new_n3214 nq=$abc$71600$new_n21418
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[5] i1=bus_control_m.fault_address_state_o[5] q=$abc$71600$new_n21419
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[5] i1=$abc$71600$new_n21419 q=$abc$71600$new_n21420
.subckt mux2_x1 cmd=$abc$71600$new_n21260 i0=memory_registers_m.An_output[5] i1=$abc$71600$new_n21420 q=$abc$71600$new_n21421
.subckt mux2_x1 cmd=$abc$71600$new_n21256 i0=memory_registers_m.usp[5] i1=$abc$71600$new_n21421 q=$abc$71600$new_n21422
.subckt and21nor_x0 i0=$abc$71600$new_n21422 i1=$abc$71600$new_n21255 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21423
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[5] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21424
.subckt and2_x1 i0=$abc$71600$new_n21424 i1=$abc$71600$new_n21245 q=$abc$71600$new_n21425
.subckt or21nand_x0 i0=$abc$71600$new_n21249 i1=$abc$71600$new_n21423 i2=$abc$71600$new_n21425 nq=$abc$71600$new_n21426
.subckt nand2_x0 i0=$abc$71600$new_n21426 i1=$abc$71600$new_n21418 nq=$abc$71600$new_n21427
.subckt or21nand_x0 i0=alu_m.result[5] i1=$abc$71600$new_n21275 i2=$abc$71600$new_n21278 nq=$abc$71600$new_n21428
.subckt and21nor_x0 i0=$abc$71600$new_n21275 i1=$abc$71600$new_n21427 i2=$abc$71600$new_n21428 nq=$abc$71600$new_n21429
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=$abc$71600$new_n3449 i1=$abc$71600$new_n3461 q=$abc$71600$new_n21430
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=$abc$71600$new_n3477 nq=$abc$71600$new_n21431
.subckt or21nand_x0 i0=$abc$71600$new_n21430 i1=$abc$71600$new_n21278 i2=$abc$71600$new_n21242 nq=$abc$71600$new_n21432
.subckt or21nand_x0 i0=$abc$71600$new_n21429 i1=$abc$71600$new_n21432 i2=$abc$71600$new_n21431 nq=$abc$71600$new_n21433
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3363 nq=$abc$71600$new_n21434
.subckt nand2_x0 i0=$abc$71600$new_n21434 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21435
.subckt and21nor_x0 i0=$abc$71600$new_n21239 i1=$abc$71600$new_n21433 i2=$abc$71600$new_n21435 nq=$abc$71600$new_n21436
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[5] q=$abc$71600$new_n21437
.subckt or2_x1 i0=$abc$71600$new_n21437 i1=$abc$71600$new_n21236 q=$abc$71600$new_n21438
.subckt or21nand_x0 i0=$abc$71600$new_n21438 i1=$abc$71600$new_n21436 i2=$abc$71600$new_n21417 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71415
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71416 nq=$abc$71600$new_n21440
.subckt nand2_x0 i0=$abc$71600$new_n21244 i1=$abc$71600$new_n3182 nq=$abc$71600$new_n21441
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[6] i1=bus_control_m.fault_address_state_o[6] q=$abc$71600$new_n21442
.subckt mux2_x1 cmd=$abc$71600$new_n21262 i0=memory_registers_m.Dn_output[6] i1=$abc$71600$new_n21442 q=$abc$71600$new_n21443
.subckt mux2_x1 cmd=$abc$71600$new_n21260 i0=memory_registers_m.An_output[6] i1=$abc$71600$new_n21443 q=$abc$71600$new_n21444
.subckt mux2_x1 cmd=$abc$71600$new_n21256 i0=memory_registers_m.usp[6] i1=$abc$71600$new_n21444 q=$abc$71600$new_n21445
.subckt and21nor_x0 i0=$abc$71600$new_n21445 i1=$abc$71600$new_n21255 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21446
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[6] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21447
.subckt and2_x1 i0=$abc$71600$new_n21447 i1=$abc$71600$new_n21245 q=$abc$71600$new_n21448
.subckt or21nand_x0 i0=$abc$71600$new_n21249 i1=$abc$71600$new_n21446 i2=$abc$71600$new_n21448 nq=$abc$71600$new_n21449
.subckt nand2_x0 i0=$abc$71600$new_n21449 i1=$abc$71600$new_n21441 nq=$abc$71600$new_n21450
.subckt or21nand_x0 i0=alu_m.result[6] i1=$abc$71600$new_n21275 i2=$abc$71600$new_n21278 nq=$abc$71600$new_n21451
.subckt and21nor_x0 i0=$abc$71600$new_n21275 i1=$abc$71600$new_n21450 i2=$abc$71600$new_n21451 nq=$abc$71600$new_n21452
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=$abc$71600$new_n3450 i1=$abc$71600$new_n3462 q=$abc$71600$new_n21453
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=$abc$71600$new_n3478 nq=$abc$71600$new_n21454
.subckt or21nand_x0 i0=$abc$71600$new_n21453 i1=$abc$71600$new_n21278 i2=$abc$71600$new_n21242 nq=$abc$71600$new_n21455
.subckt or21nand_x0 i0=$abc$71600$new_n21452 i1=$abc$71600$new_n21455 i2=$abc$71600$new_n21454 nq=$abc$71600$new_n21456
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3365 nq=$abc$71600$new_n21457
.subckt nand2_x0 i0=$abc$71600$new_n21457 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21458
.subckt and21nor_x0 i0=$abc$71600$new_n21239 i1=$abc$71600$new_n21456 i2=$abc$71600$new_n21458 nq=$abc$71600$new_n21459
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[6] q=$abc$71600$new_n21460
.subckt or2_x1 i0=$abc$71600$new_n21460 i1=$abc$71600$new_n21236 q=$abc$71600$new_n21461
.subckt or21nand_x0 i0=$abc$71600$new_n21461 i1=$abc$71600$new_n21459 i2=$abc$71600$new_n21440 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71421
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71422 nq=$abc$71600$new_n21463
.subckt mux2_x1 cmd=$abc$71600$new_n4291 i0=bus_control_m.prefetch_ir_o[55] i1=bus_control_m.prefetch_ir_o[71] q=$abc$71600$new_n21464
.subckt nand2_x0 i0=$abc$71600$new_n21464 i1=$abc$71600$new_n21277 nq=$abc$71600$new_n21465
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=$abc$71600$new_n3181 i1=$abc$71600$new_n3493 q=$abc$71600$new_n21466
.subckt nand4_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=memory_registers_m.Dn_output[7] nq=$abc$71600$new_n21467
.subckt and2_x1 i0=$abc$71600$new_n21467 i1=$abc$71600$new_n21260 q=$abc$71600$new_n21468
.subckt or21nand_x0 i0=$abc$71600$new_n21261 i1=$abc$71600$new_n21466 i2=$abc$71600$new_n21468 nq=$abc$71600$new_n21469
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=$abc$71600$new_n3717 nq=$abc$71600$new_n21470
.subckt and4_x1 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=memory_registers_m.usp[7] q=$abc$71600$new_n21471
.subckt and2_x1 i0=$abc$71600$new_n21470 i1=$abc$71600$new_n21256 q=$abc$71600$new_n21472
.subckt and2_x1 i0=$abc$71600$new_n21472 i1=$abc$71600$new_n21469 q=$abc$71600$new_n21473
.subckt or21nand_x0 i0=$abc$71600$new_n21473 i1=$abc$71600$new_n21471 i2=$abc$71600$new_n21255 nq=$abc$71600$new_n21474
.subckt and2_x1 i0=$abc$71600$new_n21474 i1=$abc$71600$new_n21253 q=$abc$71600$new_n21475
.subckt and21nor_x0 i0=registers_m.ir[7] i1=$abc$71600$new_n21244 i2=$abc$71600$new_n21274 nq=$abc$71600$new_n21476
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[7] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21477
.subckt and2_x1 i0=$abc$71600$new_n21477 i1=$abc$71600$new_n21476 q=$abc$71600$new_n21478
.subckt or21nand_x0 i0=$abc$71600$new_n21251 i1=$abc$71600$new_n21475 i2=$abc$71600$new_n21478 nq=$abc$71600$new_n21479
.subckt and21nor_x0 i0=$abc$71600$new_n3203 i1=$abc$71600$new_n21274 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21480
.subckt nand2_x0 i0=$abc$71600$new_n21480 i1=$abc$71600$new_n21479 nq=$abc$71600$new_n21481
.subckt nand2_x0 i0=$abc$71600$new_n21481 i1=$abc$71600$new_n21465 nq=$abc$71600$new_n21482
.subckt nand2_x0 i0=$abc$71600$new_n21482 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21483
.subckt nand3_x0 i0=$abc$71600$new_n21240 i1=$abc$71600$new_n21235 i2=bus_control_m.data_read_o[7] nq=$abc$71600$new_n21484
.subckt and2_x1 i0=$abc$71600$new_n21484 i1=$abc$71600$new_n21239 q=$abc$71600$new_n21485
.subckt nand2_x0 i0=$abc$71600$new_n21485 i1=$abc$71600$new_n21483 nq=$abc$71600$new_n21486
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3367 q=$abc$71600$new_n21487
.subckt nor2_x0 i0=$abc$71600$new_n21487 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n21488
.subckt nand2_x0 i0=$abc$71600$new_n21488 i1=$abc$71600$new_n21486 nq=$abc$71600$new_n21489
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[7] q=$abc$71600$new_n21490
.subckt nor2_x0 i0=$abc$71600$new_n21490 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21491
.subckt nand2_x0 i0=$abc$71600$new_n21491 i1=$abc$71600$new_n21489 nq=$abc$71600$new_n21492
.subckt nand2_x0 i0=$abc$71600$new_n21492 i1=$abc$71600$new_n21463 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71427
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71428 nq=$abc$71600$new_n21494
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3201 nq=$abc$71600$new_n21495
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=$abc$71600$new_n3122 i1=$abc$71600$new_n3494 q=$abc$71600$new_n21496
.subckt nand2_x0 i0=$abc$71600$new_n21496 i1=$abc$71600$new_n21262 nq=$abc$71600$new_n21497
.subckt mux2_x1 cmd=registers_m.size[0] i0=memory_registers_m.Dn_output[8] i1=memory_registers_m.Dn_output[7] q=$abc$71600$new_n21498
.subckt nor4_x0 i0=$abc$71600$new_n21498 i1=$abc$71600$new_n21258 i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 nq=$abc$71600$new_n21499
.subckt nor2_x0 i0=$abc$71600$new_n21499 i1=$abc$71600$new_n21259 nq=$abc$71600$new_n21500
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[8] nq=$abc$71600$new_n21501
.subckt nand2_x0 i0=$abc$71600$new_n21501 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21502
.subckt and21nor_x0 i0=$abc$71600$new_n21497 i1=$abc$71600$new_n21500 i2=$abc$71600$new_n21502 nq=$abc$71600$new_n21503
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3550 nq=$abc$71600$new_n21504
.subckt nand2_x0 i0=$abc$71600$new_n21504 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21505
.subckt and21nor_x0 i0=$abc$71600$new_n3105 i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21506
.subckt or21nand_x0 i0=$abc$71600$new_n21503 i1=$abc$71600$new_n21505 i2=$abc$71600$new_n21506 nq=$abc$71600$new_n21507
.subckt and2_x1 i0=$abc$71600$new_n21507 i1=$abc$71600$new_n21250 q=$abc$71600$new_n21508
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[8] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21509
.subckt nand2_x0 i0=$abc$71600$new_n21509 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21510
.subckt or21nand_x0 i0=$abc$71600$new_n21510 i1=$abc$71600$new_n21508 i2=$abc$71600$new_n21495 nq=$abc$71600$new_n21511
.subckt nand2_x0 i0=$abc$71600$new_n21511 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21512
.subckt nand2_x0 i0=bus_control_m.prefetch_ir_o[71] i1=registers_m.size[0] nq=$abc$71600$new_n21513
.subckt nand4_x0 i0=$abc$71600$new_n21513 i1=$abc$71600$new_n21234 i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21514
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[56] q=$abc$71600$new_n21515
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[72] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21516
.subckt or3_x1 i0=$abc$71600$new_n21516 i1=$abc$71600$new_n21515 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21517
.subckt nand2_x0 i0=$abc$71600$new_n21517 i1=$abc$71600$new_n21512 nq=$abc$71600$new_n21518
.subckt nand2_x0 i0=bus_control_m.data_read_o[8] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21519
.subckt nand2_x0 i0=bus_control_m.data_read_o[7] i1=registers_m.size[0] nq=$abc$71600$new_n21520
.subckt and3_x1 i0=$abc$71600$new_n21520 i1=$abc$71600$new_n21240 i2=$abc$71600$new_n21235 q=$abc$71600$new_n21521
.subckt and2_x1 i0=$abc$71600$new_n21521 i1=$abc$71600$new_n21519 q=$abc$71600$new_n21522
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21518 i2=$abc$71600$new_n21522 nq=$abc$71600$new_n21523
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[8] i1=$abc$71600$new_n21523 q=$abc$71600$new_n21524
.subckt nand2_x0 i0=$abc$71600$new_n21524 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21525
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[8] q=$abc$71600$new_n21526
.subckt nor2_x0 i0=$abc$71600$new_n21526 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21527
.subckt nand2_x0 i0=$abc$71600$new_n21527 i1=$abc$71600$new_n21525 nq=$abc$71600$new_n21528
.subckt nand2_x0 i0=$abc$71600$new_n21528 i1=$abc$71600$new_n21494 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71433
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71434 nq=$abc$71600$new_n21530
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[9] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21531
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=$abc$71600$new_n3183 i1=$abc$71600$new_n3495 q=$abc$71600$new_n21532
.subckt nand2_x0 i0=$abc$71600$new_n21532 i1=$abc$71600$new_n21262 nq=$abc$71600$new_n21533
.subckt mux2_x1 cmd=registers_m.size[0] i0=memory_registers_m.Dn_output[9] i1=memory_registers_m.Dn_output[7] q=$abc$71600$new_n21534
.subckt nor4_x0 i0=$abc$71600$new_n21534 i1=$abc$71600$new_n21258 i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 nq=$abc$71600$new_n21535
.subckt nor2_x0 i0=$abc$71600$new_n21535 i1=$abc$71600$new_n21259 nq=$abc$71600$new_n21536
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[9] nq=$abc$71600$new_n21537
.subckt nand2_x0 i0=$abc$71600$new_n21537 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21538
.subckt and21nor_x0 i0=$abc$71600$new_n21533 i1=$abc$71600$new_n21536 i2=$abc$71600$new_n21538 nq=$abc$71600$new_n21539
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3551 nq=$abc$71600$new_n21540
.subckt nand2_x0 i0=$abc$71600$new_n21540 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21541
.subckt and21nor_x0 i0=$abc$71600$new_n3104 i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21542
.subckt or21nand_x0 i0=$abc$71600$new_n21539 i1=$abc$71600$new_n21541 i2=$abc$71600$new_n21542 nq=$abc$71600$new_n21543
.subckt nand2_x0 i0=$abc$71600$new_n21543 i1=$abc$71600$new_n21248 nq=$abc$71600$new_n21544
.subckt nand2_x0 i0=$abc$71600$new_n21544 i1=$abc$71600$new_n21531 nq=$abc$71600$new_n21545
.subckt nand2_x0 i0=$abc$71600$new_n21545 i1=$abc$71600$new_n21245 nq=$abc$71600$new_n21546
.subckt nand2_x0 i0=$abc$71600$new_n21546 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21547
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3202 nq=$abc$71600$new_n21548
.subckt nand2_x0 i0=$abc$71600$new_n21548 i1=$abc$71600$new_n21547 nq=$abc$71600$new_n21549
.subckt nand2_x0 i0=$abc$71600$new_n21549 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21550
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[57] q=$abc$71600$new_n21551
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[73] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21552
.subckt or3_x1 i0=$abc$71600$new_n21552 i1=$abc$71600$new_n21551 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21553
.subckt nand2_x0 i0=$abc$71600$new_n21553 i1=$abc$71600$new_n21550 nq=$abc$71600$new_n21554
.subckt nand2_x0 i0=bus_control_m.data_read_o[9] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21555
.subckt and2_x1 i0=$abc$71600$new_n21555 i1=$abc$71600$new_n21521 q=$abc$71600$new_n21556
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21554 i2=$abc$71600$new_n21556 nq=$abc$71600$new_n21557
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[9] i1=$abc$71600$new_n21557 q=$abc$71600$new_n21558
.subckt nand2_x0 i0=$abc$71600$new_n21558 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21559
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[9] q=$abc$71600$new_n21560
.subckt nor2_x0 i0=$abc$71600$new_n21560 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21561
.subckt nand2_x0 i0=$abc$71600$new_n21561 i1=$abc$71600$new_n21559 nq=$abc$71600$new_n21562
.subckt nand2_x0 i0=$abc$71600$new_n21562 i1=$abc$71600$new_n21530 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71439
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71440 nq=$abc$71600$new_n21564
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3199 nq=$abc$71600$new_n21565
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=$abc$71600$new_n3184 i1=$abc$71600$new_n3496 q=$abc$71600$new_n21566
.subckt nand2_x0 i0=$abc$71600$new_n21566 i1=$abc$71600$new_n21262 nq=$abc$71600$new_n21567
.subckt mux2_x1 cmd=registers_m.size[0] i0=memory_registers_m.Dn_output[10] i1=memory_registers_m.Dn_output[7] q=$abc$71600$new_n21568
.subckt nor4_x0 i0=$abc$71600$new_n21568 i1=$abc$71600$new_n21258 i2=memory_registers_m.micro_data[12] i3=$abc$71600$new_n3683 nq=$abc$71600$new_n21569
.subckt nor2_x0 i0=$abc$71600$new_n21569 i1=$abc$71600$new_n21259 nq=$abc$71600$new_n21570
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[10] nq=$abc$71600$new_n21571
.subckt nand2_x0 i0=$abc$71600$new_n21571 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21572
.subckt and21nor_x0 i0=$abc$71600$new_n21567 i1=$abc$71600$new_n21570 i2=$abc$71600$new_n21572 nq=$abc$71600$new_n21573
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3552 nq=$abc$71600$new_n21574
.subckt nand2_x0 i0=$abc$71600$new_n21574 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21575
.subckt and21nor_x0 i0=$abc$71600$new_n3103 i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21576
.subckt or21nand_x0 i0=$abc$71600$new_n21573 i1=$abc$71600$new_n21575 i2=$abc$71600$new_n21576 nq=$abc$71600$new_n21577
.subckt and2_x1 i0=$abc$71600$new_n21577 i1=$abc$71600$new_n21250 q=$abc$71600$new_n21578
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[10] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21579
.subckt nand2_x0 i0=$abc$71600$new_n21579 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21580
.subckt or21nand_x0 i0=$abc$71600$new_n21580 i1=$abc$71600$new_n21578 i2=$abc$71600$new_n21565 nq=$abc$71600$new_n21581
.subckt nand2_x0 i0=$abc$71600$new_n21581 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21582
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[58] q=$abc$71600$new_n21583
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[74] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21584
.subckt or3_x1 i0=$abc$71600$new_n21584 i1=$abc$71600$new_n21583 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21585
.subckt nand2_x0 i0=$abc$71600$new_n21585 i1=$abc$71600$new_n21582 nq=$abc$71600$new_n21586
.subckt nand2_x0 i0=bus_control_m.data_read_o[10] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21587
.subckt and2_x1 i0=$abc$71600$new_n21587 i1=$abc$71600$new_n21521 q=$abc$71600$new_n21588
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21586 i2=$abc$71600$new_n21588 nq=$abc$71600$new_n21589
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[10] i1=$abc$71600$new_n21589 q=$abc$71600$new_n21590
.subckt nand2_x0 i0=$abc$71600$new_n21590 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21591
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[10] q=$abc$71600$new_n21592
.subckt nor2_x0 i0=$abc$71600$new_n21592 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21593
.subckt nand2_x0 i0=$abc$71600$new_n21593 i1=$abc$71600$new_n21591 nq=$abc$71600$new_n21594
.subckt nand2_x0 i0=$abc$71600$new_n21594 i1=$abc$71600$new_n21564 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71445
.subckt nand2_x0 i0=bus_control_m.data_read_o[11] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21596
.subckt nand2_x0 i0=$abc$71600$new_n21596 i1=$abc$71600$new_n21521 nq=$abc$71600$new_n21597
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3200 nq=$abc$71600$new_n21598
.subckt nand4_x0 i0=$abc$71600$new_n21257 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3185 nq=$abc$71600$new_n21599
.subckt and21nor_x0 i0=$abc$71600$new_n3497 i1=$abc$71600$new_n21263 i2=$abc$71600$new_n21261 nq=$abc$71600$new_n21600
.subckt and2_x1 i0=$abc$71600$new_n21600 i1=$abc$71600$new_n21599 q=$abc$71600$new_n21601
.subckt or2_x1 i0=memory_registers_m.Dn_output[11] i1=registers_m.size[0] q=$abc$71600$new_n21602
.subckt nand2_x0 i0=$abc$71600$new_n3606 i1=registers_m.size[0] nq=$abc$71600$new_n21603
.subckt nand3_x0 i0=$abc$71600$new_n21603 i1=$abc$71600$new_n21602 i2=$abc$71600$new_n21261 nq=$abc$71600$new_n21604
.subckt nand2_x0 i0=$abc$71600$new_n21604 i1=$abc$71600$new_n21260 nq=$abc$71600$new_n21605
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=$abc$71600$new_n3721 nq=$abc$71600$new_n21606
.subckt or21nand_x0 i0=$abc$71600$new_n21601 i1=$abc$71600$new_n21605 i2=$abc$71600$new_n21606 nq=$abc$71600$new_n21607
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3553 nq=$abc$71600$new_n21608
.subckt nand2_x0 i0=$abc$71600$new_n21608 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21609
.subckt and21nor_x0 i0=$abc$71600$new_n21256 i1=$abc$71600$new_n21607 i2=$abc$71600$new_n21609 nq=$abc$71600$new_n21610
.subckt or21nand_x0 i0=$abc$71600$new_n21610 i1=$abc$71600$new_n21252 i2=$abc$71600$new_n21250 nq=$abc$71600$new_n21611
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[11] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21612
.subckt and2_x1 i0=$abc$71600$new_n21612 i1=$abc$71600$new_n21476 q=$abc$71600$new_n21613
.subckt nand2_x0 i0=$abc$71600$new_n21613 i1=$abc$71600$new_n21611 nq=$abc$71600$new_n21614
.subckt nand2_x0 i0=$abc$71600$new_n21614 i1=$abc$71600$new_n21598 nq=$abc$71600$new_n21615
.subckt nand2_x0 i0=$abc$71600$new_n21615 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21616
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[59] q=$abc$71600$new_n21617
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[75] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21618
.subckt or3_x1 i0=$abc$71600$new_n21618 i1=$abc$71600$new_n21617 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21619
.subckt nand2_x0 i0=$abc$71600$new_n21619 i1=$abc$71600$new_n21616 nq=$abc$71600$new_n21620
.subckt nand2_x0 i0=$abc$71600$new_n21620 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21621
.subckt nand2_x0 i0=$abc$71600$new_n21621 i1=$abc$71600$new_n21597 nq=$abc$71600$new_n21622
.subckt nand2_x0 i0=$abc$71600$new_n21622 i1=$abc$71600$new_n21239 nq=$abc$71600$new_n21623
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3377 q=$abc$71600$new_n21624
.subckt nor2_x0 i0=$abc$71600$new_n21624 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n21625
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[11] q=$abc$71600$new_n21626
.subckt and21nor_x0 i0=$abc$71600$new_n21623 i1=$abc$71600$new_n21625 i2=$abc$71600$new_n21626 nq=$abc$71600$new_n21627
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71446 i1=$abc$71600$new_n21627 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71451
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71452 nq=$abc$71600$new_n21629
.subckt nand4_x0 i0=$abc$71600$new_n21257 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3168 nq=$abc$71600$new_n21630
.subckt nand2_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n3498 nq=$abc$71600$new_n21631
.subckt and2_x1 i0=$abc$71600$new_n21630 i1=$abc$71600$new_n21262 q=$abc$71600$new_n21632
.subckt or2_x1 i0=memory_registers_m.Dn_output[12] i1=registers_m.size[0] q=$abc$71600$new_n21633
.subckt and3_x1 i0=$abc$71600$new_n21633 i1=$abc$71600$new_n21603 i2=$abc$71600$new_n21261 q=$abc$71600$new_n21634
.subckt and21nor_x0 i0=$abc$71600$new_n21631 i1=$abc$71600$new_n21632 i2=$abc$71600$new_n21634 nq=$abc$71600$new_n21635
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=memory_registers_m.An_output[12] nq=$abc$71600$new_n21636
.subckt and2_x1 i0=$abc$71600$new_n21636 i1=$abc$71600$new_n21256 q=$abc$71600$new_n21637
.subckt or21nand_x0 i0=$abc$71600$new_n21259 i1=$abc$71600$new_n21635 i2=$abc$71600$new_n21637 nq=$abc$71600$new_n21638
.subckt and4_x1 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3554 q=$abc$71600$new_n21639
.subckt nor2_x0 i0=$abc$71600$new_n21639 i1=$abc$71600$new_n21254 nq=$abc$71600$new_n21640
.subckt and21nor_x0 i0=$abc$71600$new_n21640 i1=$abc$71600$new_n21638 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21641
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[12] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21642
.subckt or21nand_x0 i0=$abc$71600$new_n21249 i1=$abc$71600$new_n21641 i2=$abc$71600$new_n21642 nq=$abc$71600$new_n21643
.subckt nand2_x0 i0=$abc$71600$new_n21643 i1=$abc$71600$new_n21245 nq=$abc$71600$new_n21644
.subckt nand2_x0 i0=$abc$71600$new_n21644 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21645
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3193 nq=$abc$71600$new_n21646
.subckt nand2_x0 i0=$abc$71600$new_n21646 i1=$abc$71600$new_n21645 nq=$abc$71600$new_n21647
.subckt nand2_x0 i0=$abc$71600$new_n21647 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21648
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[60] q=$abc$71600$new_n21649
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[76] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21650
.subckt or3_x1 i0=$abc$71600$new_n21650 i1=$abc$71600$new_n21649 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21651
.subckt nand2_x0 i0=$abc$71600$new_n21651 i1=$abc$71600$new_n21648 nq=$abc$71600$new_n21652
.subckt nand2_x0 i0=bus_control_m.data_read_o[12] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21653
.subckt and2_x1 i0=$abc$71600$new_n21653 i1=$abc$71600$new_n21521 q=$abc$71600$new_n21654
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21652 i2=$abc$71600$new_n21654 nq=$abc$71600$new_n21655
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[12] i1=$abc$71600$new_n21655 q=$abc$71600$new_n21656
.subckt nand2_x0 i0=$abc$71600$new_n21656 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21657
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[12] q=$abc$71600$new_n21658
.subckt nor2_x0 i0=$abc$71600$new_n21658 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21659
.subckt nand2_x0 i0=$abc$71600$new_n21659 i1=$abc$71600$new_n21657 nq=$abc$71600$new_n21660
.subckt nand2_x0 i0=$abc$71600$new_n21660 i1=$abc$71600$new_n21629 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71457
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71458 nq=$abc$71600$new_n21662
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3192 nq=$abc$71600$new_n21663
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[13] i1=bus_control_m.fault_address_state_o[13] q=$abc$71600$new_n21664
.subckt and2_x1 i0=$abc$71600$new_n21664 i1=$abc$71600$new_n21262 q=$abc$71600$new_n21665
.subckt or2_x1 i0=memory_registers_m.Dn_output[13] i1=registers_m.size[0] q=$abc$71600$new_n21666
.subckt nand3_x0 i0=$abc$71600$new_n21666 i1=$abc$71600$new_n21603 i2=$abc$71600$new_n21261 nq=$abc$71600$new_n21667
.subckt nand2_x0 i0=$abc$71600$new_n21667 i1=$abc$71600$new_n21260 nq=$abc$71600$new_n21668
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=$abc$71600$new_n3723 nq=$abc$71600$new_n21669
.subckt or21nand_x0 i0=$abc$71600$new_n21665 i1=$abc$71600$new_n21668 i2=$abc$71600$new_n21669 nq=$abc$71600$new_n21670
.subckt and2_x1 i0=$abc$71600$new_n21670 i1=$abc$71600$new_n21256 q=$abc$71600$new_n21671
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3555 nq=$abc$71600$new_n21672
.subckt nand2_x0 i0=$abc$71600$new_n21672 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21673
.subckt and21nor_x0 i0=$abc$71600$new_n3102 i1=$abc$71600$new_n21254 i2=$abc$71600$new_n21252 nq=$abc$71600$new_n21674
.subckt or21nand_x0 i0=$abc$71600$new_n21671 i1=$abc$71600$new_n21673 i2=$abc$71600$new_n21674 nq=$abc$71600$new_n21675
.subckt and2_x1 i0=$abc$71600$new_n21675 i1=$abc$71600$new_n21250 q=$abc$71600$new_n21676
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[13] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21677
.subckt nand2_x0 i0=$abc$71600$new_n21677 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21678
.subckt or21nand_x0 i0=$abc$71600$new_n21678 i1=$abc$71600$new_n21676 i2=$abc$71600$new_n21663 nq=$abc$71600$new_n21679
.subckt nand2_x0 i0=$abc$71600$new_n21679 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21680
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[77] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21681
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[61] q=$abc$71600$new_n21682
.subckt or3_x1 i0=$abc$71600$new_n21682 i1=$abc$71600$new_n21681 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21683
.subckt nand2_x0 i0=$abc$71600$new_n21683 i1=$abc$71600$new_n21680 nq=$abc$71600$new_n21684
.subckt nand2_x0 i0=bus_control_m.data_read_o[13] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21685
.subckt and2_x1 i0=$abc$71600$new_n21685 i1=$abc$71600$new_n21521 q=$abc$71600$new_n21686
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21684 i2=$abc$71600$new_n21686 nq=$abc$71600$new_n21687
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[13] i1=$abc$71600$new_n21687 q=$abc$71600$new_n21688
.subckt nand2_x0 i0=$abc$71600$new_n21688 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21689
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[13] q=$abc$71600$new_n21690
.subckt nor2_x0 i0=$abc$71600$new_n21690 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21691
.subckt nand2_x0 i0=$abc$71600$new_n21691 i1=$abc$71600$new_n21689 nq=$abc$71600$new_n21692
.subckt nand2_x0 i0=$abc$71600$new_n21692 i1=$abc$71600$new_n21662 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71463
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71464 nq=$abc$71600$new_n21694
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3194 nq=$abc$71600$new_n21695
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[14] i1=bus_control_m.fault_address_state_o[14] q=$abc$71600$new_n21696
.subckt and2_x1 i0=$abc$71600$new_n21696 i1=$abc$71600$new_n21262 q=$abc$71600$new_n21697
.subckt or2_x1 i0=memory_registers_m.Dn_output[14] i1=registers_m.size[0] q=$abc$71600$new_n21698
.subckt nand3_x0 i0=$abc$71600$new_n21698 i1=$abc$71600$new_n21603 i2=$abc$71600$new_n21261 nq=$abc$71600$new_n21699
.subckt nand2_x0 i0=$abc$71600$new_n21699 i1=$abc$71600$new_n21260 nq=$abc$71600$new_n21700
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=$abc$71600$new_n3724 nq=$abc$71600$new_n21701
.subckt or21nand_x0 i0=$abc$71600$new_n21697 i1=$abc$71600$new_n21700 i2=$abc$71600$new_n21701 nq=$abc$71600$new_n21702
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3556 nq=$abc$71600$new_n21703
.subckt nand2_x0 i0=$abc$71600$new_n21703 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21704
.subckt and21nor_x0 i0=$abc$71600$new_n21256 i1=$abc$71600$new_n21702 i2=$abc$71600$new_n21704 nq=$abc$71600$new_n21705
.subckt or21nand_x0 i0=$abc$71600$new_n21705 i1=$abc$71600$new_n21252 i2=$abc$71600$new_n21250 nq=$abc$71600$new_n21706
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[14] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21707
.subckt and2_x1 i0=$abc$71600$new_n21707 i1=$abc$71600$new_n21476 q=$abc$71600$new_n21708
.subckt nand2_x0 i0=$abc$71600$new_n21708 i1=$abc$71600$new_n21706 nq=$abc$71600$new_n21709
.subckt nand2_x0 i0=$abc$71600$new_n21709 i1=$abc$71600$new_n21695 nq=$abc$71600$new_n21710
.subckt nand2_x0 i0=$abc$71600$new_n21710 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21711
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[62] q=$abc$71600$new_n21712
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[78] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21713
.subckt or3_x1 i0=$abc$71600$new_n21713 i1=$abc$71600$new_n21712 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21714
.subckt nand2_x0 i0=$abc$71600$new_n21714 i1=$abc$71600$new_n21711 nq=$abc$71600$new_n21715
.subckt nand2_x0 i0=bus_control_m.data_read_o[14] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21716
.subckt and2_x1 i0=$abc$71600$new_n21716 i1=$abc$71600$new_n21521 q=$abc$71600$new_n21717
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21715 i2=$abc$71600$new_n21717 nq=$abc$71600$new_n21718
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[14] i1=$abc$71600$new_n21718 q=$abc$71600$new_n21719
.subckt nand2_x0 i0=$abc$71600$new_n21719 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21720
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[14] q=$abc$71600$new_n21721
.subckt nor2_x0 i0=$abc$71600$new_n21721 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21722
.subckt nand2_x0 i0=$abc$71600$new_n21722 i1=$abc$71600$new_n21720 nq=$abc$71600$new_n21723
.subckt nand2_x0 i0=$abc$71600$new_n21723 i1=$abc$71600$new_n21694 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71469
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71470 nq=$abc$71600$new_n21725
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[63] q=$abc$71600$new_n21726
.subckt and2_x1 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n3177 q=$abc$71600$new_n21727
.subckt and3_x1 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n3177 i2=registers_m.size[1] q=$abc$71600$new_n21728
.subckt nand3_x0 i0=bus_control_m.prefetch_ir_o[79] i1=$abc$71600$new_n3177 i2=registers_m.size[1] nq=$abc$71600$new_n21729
.subckt or3_x1 i0=$abc$71600$new_n21728 i1=$abc$71600$new_n21726 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21730
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[15] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21731
.subckt nand3_x0 i0=$abc$71600$new_n21257 i1=$abc$71600$new_n21234 i2=$abc$71600$new_n3725 nq=$abc$71600$new_n21732
.subckt nor2_x0 i0=memory_registers_m.Dn_output[15] i1=registers_m.size[0] nq=$abc$71600$new_n21733
.subckt or2_x1 i0=memory_registers_m.Dn_output[15] i1=registers_m.size[0] q=$abc$71600$new_n21734
.subckt nand3_x0 i0=$abc$71600$new_n21734 i1=$abc$71600$new_n21603 i2=$abc$71600$new_n21261 nq=$abc$71600$new_n21735
.subckt mux2_x1 cmd=$abc$71600$new_n21263 i0=registers_m.ir[15] i1=bus_control_m.fault_address_state_o[15] q=$abc$71600$new_n21736
.subckt and2_x1 i0=$abc$71600$new_n21736 i1=$abc$71600$new_n21262 q=$abc$71600$new_n21737
.subckt nand2_x0 i0=$abc$71600$new_n21735 i1=$abc$71600$new_n21260 nq=$abc$71600$new_n21738
.subckt or21nand_x0 i0=$abc$71600$new_n21738 i1=$abc$71600$new_n21737 i2=$abc$71600$new_n21732 nq=$abc$71600$new_n21739
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3557 nq=$abc$71600$new_n21740
.subckt nand2_x0 i0=$abc$71600$new_n21740 i1=$abc$71600$new_n21255 nq=$abc$71600$new_n21741
.subckt and21nor_x0 i0=$abc$71600$new_n21256 i1=$abc$71600$new_n21739 i2=$abc$71600$new_n21741 nq=$abc$71600$new_n21742
.subckt or21nand_x0 i0=$abc$71600$new_n3232 i1=$abc$71600$new_n21255 i2=$abc$71600$new_n21253 nq=$abc$71600$new_n21743
.subckt or21nand_x0 i0=$abc$71600$new_n21743 i1=$abc$71600$new_n21742 i2=$abc$71600$new_n21248 nq=$abc$71600$new_n21744
.subckt nand2_x0 i0=$abc$71600$new_n21744 i1=$abc$71600$new_n21731 nq=$abc$71600$new_n21745
.subckt nand2_x0 i0=$abc$71600$new_n21745 i1=$abc$71600$new_n21245 nq=$abc$71600$new_n21746
.subckt nand2_x0 i0=$abc$71600$new_n21746 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21747
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3191 nq=$abc$71600$new_n21748
.subckt nand2_x0 i0=$abc$71600$new_n21748 i1=$abc$71600$new_n21747 nq=$abc$71600$new_n21749
.subckt nand2_x0 i0=$abc$71600$new_n21749 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21750
.subckt nand2_x0 i0=$abc$71600$new_n21750 i1=$abc$71600$new_n21730 nq=$abc$71600$new_n21751
.subckt nand2_x0 i0=bus_control_m.data_read_o[15] i1=$abc$71600$new_n3177 nq=$abc$71600$new_n21752
.subckt and2_x1 i0=$abc$71600$new_n21752 i1=$abc$71600$new_n21521 q=$abc$71600$new_n21753
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21751 i2=$abc$71600$new_n21753 nq=$abc$71600$new_n21754
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[15] i1=$abc$71600$new_n21754 q=$abc$71600$new_n21755
.subckt nand2_x0 i0=$abc$71600$new_n21755 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21756
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=registers_m.operand2[15] q=$abc$71600$new_n21757
.subckt nor2_x0 i0=$abc$71600$new_n21757 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21758
.subckt nand2_x0 i0=$abc$71600$new_n21758 i1=$abc$71600$new_n21756 nq=$abc$71600$new_n21759
.subckt nand2_x0 i0=$abc$71600$new_n21759 i1=$abc$71600$new_n21725 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71475
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71476 nq=$abc$71600$new_n21761
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[16] nq=$abc$71600$new_n21762
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[64] q=$abc$71600$new_n21763
.subckt or3_x1 i0=$abc$71600$new_n21763 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21764
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3198 nq=$abc$71600$new_n21765
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[16] nq=$abc$71600$new_n21766
.subckt nand2_x0 i0=$abc$71600$new_n21733 i1=registers_m.size[1] nq=$abc$71600$new_n21767
.subckt or3_x1 i0=memory_registers_m.Dn_output[16] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21768
.subckt nand4_x0 i0=$abc$71600$new_n21768 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21769
.subckt and21nor_x0 i0=$abc$71600$new_n21769 i1=$abc$71600$new_n21766 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21770
.subckt or2_x1 i0=memory_registers_m.An_output[16] i1=registers_m.size[1] q=$abc$71600$new_n21771
.subckt nand2_x0 i0=$abc$71600$new_n3725 i1=registers_m.size[1] nq=$abc$71600$new_n21772
.subckt nand3_x0 i0=$abc$71600$new_n21772 i1=$abc$71600$new_n21771 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21773
.subckt nand2_x0 i0=$abc$71600$new_n21773 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21774
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3558 nq=$abc$71600$new_n21775
.subckt and2_x1 i0=$abc$71600$new_n21775 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21776
.subckt or21nand_x0 i0=$abc$71600$new_n21770 i1=$abc$71600$new_n21774 i2=$abc$71600$new_n21776 nq=$abc$71600$new_n21777
.subckt and21nor_x0 i0=$abc$71600$new_n21777 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21778
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[16] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21779
.subckt nand2_x0 i0=$abc$71600$new_n21779 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21780
.subckt or21nand_x0 i0=$abc$71600$new_n21780 i1=$abc$71600$new_n21778 i2=$abc$71600$new_n21765 nq=$abc$71600$new_n21781
.subckt nand2_x0 i0=$abc$71600$new_n21781 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21782
.subckt nand2_x0 i0=$abc$71600$new_n21782 i1=$abc$71600$new_n21764 nq=$abc$71600$new_n21783
.subckt nand2_x0 i0=$abc$71600$new_n21783 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21784
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[16] nq=$abc$71600$new_n21785
.subckt nand3_x0 i0=bus_control_m.data_read_o[15] i1=$abc$71600$new_n3177 i2=registers_m.size[1] nq=$abc$71600$new_n21786
.subckt nand3_x0 i0=$abc$71600$new_n21786 i1=$abc$71600$new_n21785 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n21787
.subckt and2_x1 i0=$abc$71600$new_n21787 i1=$abc$71600$new_n21239 q=$abc$71600$new_n21788
.subckt nand2_x0 i0=$abc$71600$new_n21788 i1=$abc$71600$new_n21784 nq=$abc$71600$new_n21789
.subckt nand2_x0 i0=$abc$71600$new_n21789 i1=$abc$71600$new_n21762 nq=$abc$71600$new_n21790
.subckt nand2_x0 i0=$abc$71600$new_n21790 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21791
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3075 q=$abc$71600$new_n21792
.subckt nor2_x0 i0=$abc$71600$new_n21792 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21793
.subckt nand2_x0 i0=$abc$71600$new_n21793 i1=$abc$71600$new_n21791 nq=$abc$71600$new_n21794
.subckt nand2_x0 i0=$abc$71600$new_n21794 i1=$abc$71600$new_n21761 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71481
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71482 nq=$abc$71600$new_n21796
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[17] nq=$abc$71600$new_n21797
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[65] q=$abc$71600$new_n21798
.subckt or3_x1 i0=$abc$71600$new_n21798 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21799
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3197 nq=$abc$71600$new_n21800
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[17] nq=$abc$71600$new_n21801
.subckt or3_x1 i0=memory_registers_m.Dn_output[17] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21802
.subckt nand4_x0 i0=$abc$71600$new_n21802 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21803
.subckt and21nor_x0 i0=$abc$71600$new_n21803 i1=$abc$71600$new_n21801 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21804
.subckt or2_x1 i0=memory_registers_m.An_output[17] i1=registers_m.size[1] q=$abc$71600$new_n21805
.subckt nand3_x0 i0=$abc$71600$new_n21805 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21806
.subckt nand2_x0 i0=$abc$71600$new_n21806 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21807
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3559 nq=$abc$71600$new_n21808
.subckt and2_x1 i0=$abc$71600$new_n21808 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21809
.subckt or21nand_x0 i0=$abc$71600$new_n21804 i1=$abc$71600$new_n21807 i2=$abc$71600$new_n21809 nq=$abc$71600$new_n21810
.subckt and21nor_x0 i0=$abc$71600$new_n21810 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21811
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[17] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21812
.subckt nand2_x0 i0=$abc$71600$new_n21812 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21813
.subckt or21nand_x0 i0=$abc$71600$new_n21813 i1=$abc$71600$new_n21811 i2=$abc$71600$new_n21800 nq=$abc$71600$new_n21814
.subckt nand2_x0 i0=$abc$71600$new_n21814 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21815
.subckt nand2_x0 i0=$abc$71600$new_n21815 i1=$abc$71600$new_n21799 nq=$abc$71600$new_n21816
.subckt nand2_x0 i0=$abc$71600$new_n21816 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21817
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[17] nq=$abc$71600$new_n21818
.subckt nand3_x0 i0=$abc$71600$new_n21818 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n21819
.subckt and2_x1 i0=$abc$71600$new_n21819 i1=$abc$71600$new_n21239 q=$abc$71600$new_n21820
.subckt nand2_x0 i0=$abc$71600$new_n21820 i1=$abc$71600$new_n21817 nq=$abc$71600$new_n21821
.subckt nand2_x0 i0=$abc$71600$new_n21821 i1=$abc$71600$new_n21797 nq=$abc$71600$new_n21822
.subckt nand2_x0 i0=$abc$71600$new_n21822 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21823
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3074 q=$abc$71600$new_n21824
.subckt nor2_x0 i0=$abc$71600$new_n21824 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21825
.subckt nand2_x0 i0=$abc$71600$new_n21825 i1=$abc$71600$new_n21823 nq=$abc$71600$new_n21826
.subckt nand2_x0 i0=$abc$71600$new_n21826 i1=$abc$71600$new_n21796 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71487
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71488 nq=$abc$71600$new_n21828
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[66] q=$abc$71600$new_n21829
.subckt or3_x1 i0=$abc$71600$new_n21829 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21830
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3196 nq=$abc$71600$new_n21831
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[18] nq=$abc$71600$new_n21832
.subckt or3_x1 i0=memory_registers_m.Dn_output[18] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21833
.subckt nand4_x0 i0=$abc$71600$new_n21833 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21834
.subckt and21nor_x0 i0=$abc$71600$new_n21834 i1=$abc$71600$new_n21832 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21835
.subckt or2_x1 i0=memory_registers_m.An_output[18] i1=registers_m.size[1] q=$abc$71600$new_n21836
.subckt nand3_x0 i0=$abc$71600$new_n21836 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21837
.subckt nand2_x0 i0=$abc$71600$new_n21837 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21838
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3560 nq=$abc$71600$new_n21839
.subckt and2_x1 i0=$abc$71600$new_n21839 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21840
.subckt or21nand_x0 i0=$abc$71600$new_n21835 i1=$abc$71600$new_n21838 i2=$abc$71600$new_n21840 nq=$abc$71600$new_n21841
.subckt and21nor_x0 i0=$abc$71600$new_n21841 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21842
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[18] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21843
.subckt nand2_x0 i0=$abc$71600$new_n21843 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21844
.subckt or21nand_x0 i0=$abc$71600$new_n21844 i1=$abc$71600$new_n21842 i2=$abc$71600$new_n21831 nq=$abc$71600$new_n21845
.subckt nand2_x0 i0=$abc$71600$new_n21845 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21846
.subckt nand2_x0 i0=$abc$71600$new_n21846 i1=$abc$71600$new_n21830 nq=$abc$71600$new_n21847
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[18] nq=$abc$71600$new_n21848
.subckt and3_x1 i0=$abc$71600$new_n21848 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 q=$abc$71600$new_n21849
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21847 i2=$abc$71600$new_n21849 nq=$abc$71600$new_n21850
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[18] i1=$abc$71600$new_n21850 q=$abc$71600$new_n21851
.subckt nand2_x0 i0=$abc$71600$new_n21851 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21852
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3073 q=$abc$71600$new_n21853
.subckt nor2_x0 i0=$abc$71600$new_n21853 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21854
.subckt nand2_x0 i0=$abc$71600$new_n21854 i1=$abc$71600$new_n21852 nq=$abc$71600$new_n21855
.subckt nand2_x0 i0=$abc$71600$new_n21855 i1=$abc$71600$new_n21828 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71493
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71494 nq=$abc$71600$new_n21857
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[67] q=$abc$71600$new_n21858
.subckt or3_x1 i0=$abc$71600$new_n21858 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21859
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3195 nq=$abc$71600$new_n21860
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[19] nq=$abc$71600$new_n21861
.subckt or3_x1 i0=memory_registers_m.Dn_output[19] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21862
.subckt nand4_x0 i0=$abc$71600$new_n21862 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21863
.subckt and21nor_x0 i0=$abc$71600$new_n21863 i1=$abc$71600$new_n21861 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21864
.subckt or2_x1 i0=memory_registers_m.An_output[19] i1=registers_m.size[1] q=$abc$71600$new_n21865
.subckt nand3_x0 i0=$abc$71600$new_n21865 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21866
.subckt nand2_x0 i0=$abc$71600$new_n21866 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21867
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3561 nq=$abc$71600$new_n21868
.subckt and2_x1 i0=$abc$71600$new_n21868 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21869
.subckt or21nand_x0 i0=$abc$71600$new_n21864 i1=$abc$71600$new_n21867 i2=$abc$71600$new_n21869 nq=$abc$71600$new_n21870
.subckt and21nor_x0 i0=$abc$71600$new_n21870 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21871
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[19] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21872
.subckt nand2_x0 i0=$abc$71600$new_n21872 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21873
.subckt or21nand_x0 i0=$abc$71600$new_n21873 i1=$abc$71600$new_n21871 i2=$abc$71600$new_n21860 nq=$abc$71600$new_n21874
.subckt nand2_x0 i0=$abc$71600$new_n21874 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21875
.subckt nand2_x0 i0=$abc$71600$new_n21875 i1=$abc$71600$new_n21859 nq=$abc$71600$new_n21876
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[19] nq=$abc$71600$new_n21877
.subckt and3_x1 i0=$abc$71600$new_n21877 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 q=$abc$71600$new_n21878
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21876 i2=$abc$71600$new_n21878 nq=$abc$71600$new_n21879
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[19] i1=$abc$71600$new_n21879 q=$abc$71600$new_n21880
.subckt nand2_x0 i0=$abc$71600$new_n21880 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21881
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3072 q=$abc$71600$new_n21882
.subckt nor2_x0 i0=$abc$71600$new_n21882 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21883
.subckt nand2_x0 i0=$abc$71600$new_n21883 i1=$abc$71600$new_n21881 nq=$abc$71600$new_n21884
.subckt nand2_x0 i0=$abc$71600$new_n21884 i1=$abc$71600$new_n21857 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71499
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71500 nq=$abc$71600$new_n21886
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[20] q=$abc$71600$new_n21887
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[68] q=$abc$71600$new_n21888
.subckt or3_x1 i0=$abc$71600$new_n21888 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21889
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3226 nq=$abc$71600$new_n21890
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[20] nq=$abc$71600$new_n21891
.subckt or3_x1 i0=memory_registers_m.Dn_output[20] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21892
.subckt nand4_x0 i0=$abc$71600$new_n21892 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21893
.subckt and21nor_x0 i0=$abc$71600$new_n21893 i1=$abc$71600$new_n21891 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21894
.subckt or2_x1 i0=memory_registers_m.An_output[20] i1=registers_m.size[1] q=$abc$71600$new_n21895
.subckt nand3_x0 i0=$abc$71600$new_n21895 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21896
.subckt nand2_x0 i0=$abc$71600$new_n21896 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21897
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3562 nq=$abc$71600$new_n21898
.subckt and2_x1 i0=$abc$71600$new_n21898 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21899
.subckt or21nand_x0 i0=$abc$71600$new_n21894 i1=$abc$71600$new_n21897 i2=$abc$71600$new_n21899 nq=$abc$71600$new_n21900
.subckt and21nor_x0 i0=$abc$71600$new_n21900 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21901
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[20] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21902
.subckt nand2_x0 i0=$abc$71600$new_n21902 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21903
.subckt or21nand_x0 i0=$abc$71600$new_n21903 i1=$abc$71600$new_n21901 i2=$abc$71600$new_n21890 nq=$abc$71600$new_n21904
.subckt nand2_x0 i0=$abc$71600$new_n21904 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21905
.subckt nand2_x0 i0=$abc$71600$new_n21905 i1=$abc$71600$new_n21889 nq=$abc$71600$new_n21906
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[20] nq=$abc$71600$new_n21907
.subckt and3_x1 i0=$abc$71600$new_n21907 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 q=$abc$71600$new_n21908
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21906 i2=$abc$71600$new_n21908 nq=$abc$71600$new_n21909
.subckt and21nor_x0 i0=$abc$71600$new_n21239 i1=$abc$71600$new_n21909 i2=$abc$71600$new_n21887 nq=$abc$71600$new_n21910
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3071 q=$abc$71600$new_n21911
.subckt nor2_x0 i0=$abc$71600$new_n21911 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21912
.subckt or21nand_x0 i0=$abc$71600$new_n21288 i1=$abc$71600$new_n21910 i2=$abc$71600$new_n21912 nq=$abc$71600$new_n21913
.subckt nand2_x0 i0=$abc$71600$new_n21913 i1=$abc$71600$new_n21886 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71505
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71506 nq=$abc$71600$new_n21915
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[69] q=$abc$71600$new_n21916
.subckt or3_x1 i0=$abc$71600$new_n21916 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21917
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3227 nq=$abc$71600$new_n21918
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[21] nq=$abc$71600$new_n21919
.subckt or3_x1 i0=memory_registers_m.Dn_output[21] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21920
.subckt nand4_x0 i0=$abc$71600$new_n21920 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21921
.subckt and21nor_x0 i0=$abc$71600$new_n21921 i1=$abc$71600$new_n21919 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21922
.subckt or2_x1 i0=memory_registers_m.An_output[21] i1=registers_m.size[1] q=$abc$71600$new_n21923
.subckt nand3_x0 i0=$abc$71600$new_n21923 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21924
.subckt nand2_x0 i0=$abc$71600$new_n21924 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21925
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3563 nq=$abc$71600$new_n21926
.subckt and2_x1 i0=$abc$71600$new_n21926 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21927
.subckt or21nand_x0 i0=$abc$71600$new_n21922 i1=$abc$71600$new_n21925 i2=$abc$71600$new_n21927 nq=$abc$71600$new_n21928
.subckt and21nor_x0 i0=$abc$71600$new_n21928 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21929
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[21] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21930
.subckt nand2_x0 i0=$abc$71600$new_n21930 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21931
.subckt or21nand_x0 i0=$abc$71600$new_n21931 i1=$abc$71600$new_n21929 i2=$abc$71600$new_n21918 nq=$abc$71600$new_n21932
.subckt nand2_x0 i0=$abc$71600$new_n21932 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21933
.subckt nand2_x0 i0=$abc$71600$new_n21933 i1=$abc$71600$new_n21917 nq=$abc$71600$new_n21934
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[21] nq=$abc$71600$new_n21935
.subckt and3_x1 i0=$abc$71600$new_n21935 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 q=$abc$71600$new_n21936
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21934 i2=$abc$71600$new_n21936 nq=$abc$71600$new_n21937
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[21] i1=$abc$71600$new_n21937 q=$abc$71600$new_n21938
.subckt nand2_x0 i0=$abc$71600$new_n21938 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21939
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3070 q=$abc$71600$new_n21940
.subckt nor2_x0 i0=$abc$71600$new_n21940 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21941
.subckt nand2_x0 i0=$abc$71600$new_n21941 i1=$abc$71600$new_n21939 nq=$abc$71600$new_n21942
.subckt nand2_x0 i0=$abc$71600$new_n21942 i1=$abc$71600$new_n21915 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71511
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71512 nq=$abc$71600$new_n21944
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[22] nq=$abc$71600$new_n21945
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[70] q=$abc$71600$new_n21946
.subckt or3_x1 i0=$abc$71600$new_n21946 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n21947
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3228 nq=$abc$71600$new_n21948
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[22] nq=$abc$71600$new_n21949
.subckt or3_x1 i0=memory_registers_m.Dn_output[22] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21950
.subckt nand4_x0 i0=$abc$71600$new_n21950 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21951
.subckt and21nor_x0 i0=$abc$71600$new_n21951 i1=$abc$71600$new_n21949 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21952
.subckt or2_x1 i0=memory_registers_m.An_output[22] i1=registers_m.size[1] q=$abc$71600$new_n21953
.subckt nand3_x0 i0=$abc$71600$new_n21953 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21954
.subckt nand2_x0 i0=$abc$71600$new_n21954 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21955
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3564 nq=$abc$71600$new_n21956
.subckt and2_x1 i0=$abc$71600$new_n21956 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21957
.subckt or21nand_x0 i0=$abc$71600$new_n21952 i1=$abc$71600$new_n21955 i2=$abc$71600$new_n21957 nq=$abc$71600$new_n21958
.subckt and21nor_x0 i0=$abc$71600$new_n21958 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21959
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[22] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21960
.subckt nand2_x0 i0=$abc$71600$new_n21960 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21961
.subckt or21nand_x0 i0=$abc$71600$new_n21961 i1=$abc$71600$new_n21959 i2=$abc$71600$new_n21948 nq=$abc$71600$new_n21962
.subckt nand2_x0 i0=$abc$71600$new_n21962 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21963
.subckt nand2_x0 i0=$abc$71600$new_n21963 i1=$abc$71600$new_n21947 nq=$abc$71600$new_n21964
.subckt nand2_x0 i0=$abc$71600$new_n21964 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n21965
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[22] nq=$abc$71600$new_n21966
.subckt nand3_x0 i0=$abc$71600$new_n21966 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n21967
.subckt and2_x1 i0=$abc$71600$new_n21967 i1=$abc$71600$new_n21239 q=$abc$71600$new_n21968
.subckt nand2_x0 i0=$abc$71600$new_n21968 i1=$abc$71600$new_n21965 nq=$abc$71600$new_n21969
.subckt nand2_x0 i0=$abc$71600$new_n21969 i1=$abc$71600$new_n21945 nq=$abc$71600$new_n21970
.subckt nand2_x0 i0=$abc$71600$new_n21970 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n21971
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3069 q=$abc$71600$new_n21972
.subckt nor2_x0 i0=$abc$71600$new_n21972 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n21973
.subckt nand2_x0 i0=$abc$71600$new_n21973 i1=$abc$71600$new_n21971 nq=$abc$71600$new_n21974
.subckt nand2_x0 i0=$abc$71600$new_n21974 i1=$abc$71600$new_n21944 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71517
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71518 nq=$abc$71600$new_n21976
.subckt or21nand_x0 i0=$abc$71600$new_n3176 i1=registers_m.size[0] i2=bus_control_m.prefetch_ir_o[71] nq=$abc$71600$new_n21977
.subckt nand3_x0 i0=$abc$71600$new_n21977 i1=$abc$71600$new_n21729 i2=$abc$71600$new_n21277 nq=$abc$71600$new_n21978
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3229 nq=$abc$71600$new_n21979
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[23] nq=$abc$71600$new_n21980
.subckt or3_x1 i0=memory_registers_m.Dn_output[23] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n21981
.subckt nand4_x0 i0=$abc$71600$new_n21981 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n21982
.subckt and21nor_x0 i0=$abc$71600$new_n21982 i1=$abc$71600$new_n21980 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21983
.subckt or2_x1 i0=memory_registers_m.An_output[23] i1=registers_m.size[1] q=$abc$71600$new_n21984
.subckt nand3_x0 i0=$abc$71600$new_n21984 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n21985
.subckt nand2_x0 i0=$abc$71600$new_n21985 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n21986
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3565 nq=$abc$71600$new_n21987
.subckt and2_x1 i0=$abc$71600$new_n21987 i1=$abc$71600$new_n21255 q=$abc$71600$new_n21988
.subckt or21nand_x0 i0=$abc$71600$new_n21983 i1=$abc$71600$new_n21986 i2=$abc$71600$new_n21988 nq=$abc$71600$new_n21989
.subckt and21nor_x0 i0=$abc$71600$new_n21989 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n21990
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[23] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n21991
.subckt nand2_x0 i0=$abc$71600$new_n21991 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n21992
.subckt or21nand_x0 i0=$abc$71600$new_n21992 i1=$abc$71600$new_n21990 i2=$abc$71600$new_n21979 nq=$abc$71600$new_n21993
.subckt nand2_x0 i0=$abc$71600$new_n21993 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n21994
.subckt nand2_x0 i0=$abc$71600$new_n21994 i1=$abc$71600$new_n21978 nq=$abc$71600$new_n21995
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[23] nq=$abc$71600$new_n21996
.subckt and3_x1 i0=$abc$71600$new_n21996 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 q=$abc$71600$new_n21997
.subckt and21nor_x0 i0=$abc$71600$new_n21242 i1=$abc$71600$new_n21995 i2=$abc$71600$new_n21997 nq=$abc$71600$new_n21998
.subckt mux2_x1 cmd=$abc$71600$new_n21239 i0=registers_m.address[23] i1=$abc$71600$new_n21998 q=$abc$71600$new_n21999
.subckt nand2_x0 i0=$abc$71600$new_n21999 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n22000
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3068 q=$abc$71600$new_n22001
.subckt nor2_x0 i0=$abc$71600$new_n22001 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n22002
.subckt nand2_x0 i0=$abc$71600$new_n22002 i1=$abc$71600$new_n22000 nq=$abc$71600$new_n22003
.subckt nand2_x0 i0=$abc$71600$new_n22003 i1=$abc$71600$new_n21976 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71523
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3212 nq=$abc$71600$new_n22005
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[24] nq=$abc$71600$new_n22006
.subckt or3_x1 i0=memory_registers_m.Dn_output[24] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22007
.subckt nand4_x0 i0=$abc$71600$new_n22007 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22008
.subckt and21nor_x0 i0=$abc$71600$new_n22008 i1=$abc$71600$new_n22006 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22009
.subckt or2_x1 i0=memory_registers_m.An_output[24] i1=registers_m.size[1] q=$abc$71600$new_n22010
.subckt nand3_x0 i0=$abc$71600$new_n22010 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22011
.subckt nand2_x0 i0=$abc$71600$new_n22011 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22012
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3566 nq=$abc$71600$new_n22013
.subckt and2_x1 i0=$abc$71600$new_n22013 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22014
.subckt or21nand_x0 i0=$abc$71600$new_n22009 i1=$abc$71600$new_n22012 i2=$abc$71600$new_n22014 nq=$abc$71600$new_n22015
.subckt and2_x1 i0=$abc$71600$new_n22015 i1=$abc$71600$new_n21253 q=$abc$71600$new_n22016
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[24] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22017
.subckt and2_x1 i0=$abc$71600$new_n22017 i1=$abc$71600$new_n21476 q=$abc$71600$new_n22018
.subckt or21nand_x0 i0=$abc$71600$new_n21251 i1=$abc$71600$new_n22016 i2=$abc$71600$new_n22018 nq=$abc$71600$new_n22019
.subckt and2_x1 i0=$abc$71600$new_n22019 i1=$abc$71600$new_n22005 q=$abc$71600$new_n22020
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[72] q=$abc$71600$new_n22021
.subckt or3_x1 i0=$abc$71600$new_n22021 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22022
.subckt and2_x1 i0=$abc$71600$new_n22022 i1=$abc$71600$new_n21242 q=$abc$71600$new_n22023
.subckt or21nand_x0 i0=$abc$71600$new_n21277 i1=$abc$71600$new_n22020 i2=$abc$71600$new_n22023 nq=$abc$71600$new_n22024
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[24] nq=$abc$71600$new_n22025
.subckt nand3_x0 i0=$abc$71600$new_n22025 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21520 nq=$abc$71600$new_n22026
.subckt and21nor_x0 i0=$abc$71600$new_n22026 i1=$abc$71600$new_n21241 i2=$abc$71600$new_n21238 nq=$abc$71600$new_n22027
.subckt nand2_x0 i0=$abc$71600$new_n22027 i1=$abc$71600$new_n22024 nq=$abc$71600$new_n22028
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3406 q=$abc$71600$new_n22029
.subckt nor2_x0 i0=$abc$71600$new_n22029 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n22030
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3067 q=$abc$71600$new_n22031
.subckt and21nor_x0 i0=$abc$71600$new_n22028 i1=$abc$71600$new_n22030 i2=$abc$71600$new_n22031 nq=$abc$71600$new_n22032
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71524 i1=$abc$71600$new_n22032 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71529
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71530 nq=$abc$71600$new_n22034
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[25] nq=$abc$71600$new_n22035
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[73] q=$abc$71600$new_n22036
.subckt or3_x1 i0=$abc$71600$new_n22036 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22037
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3215 nq=$abc$71600$new_n22038
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[25] nq=$abc$71600$new_n22039
.subckt or3_x1 i0=memory_registers_m.Dn_output[25] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22040
.subckt nand4_x0 i0=$abc$71600$new_n22040 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22041
.subckt and21nor_x0 i0=$abc$71600$new_n22041 i1=$abc$71600$new_n22039 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22042
.subckt or2_x1 i0=memory_registers_m.An_output[25] i1=registers_m.size[1] q=$abc$71600$new_n22043
.subckt nand3_x0 i0=$abc$71600$new_n22043 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22044
.subckt nand2_x0 i0=$abc$71600$new_n22044 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22045
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3567 nq=$abc$71600$new_n22046
.subckt and2_x1 i0=$abc$71600$new_n22046 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22047
.subckt or21nand_x0 i0=$abc$71600$new_n22042 i1=$abc$71600$new_n22045 i2=$abc$71600$new_n22047 nq=$abc$71600$new_n22048
.subckt and21nor_x0 i0=$abc$71600$new_n22048 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n22049
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[25] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22050
.subckt nand2_x0 i0=$abc$71600$new_n22050 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n22051
.subckt or21nand_x0 i0=$abc$71600$new_n22051 i1=$abc$71600$new_n22049 i2=$abc$71600$new_n22038 nq=$abc$71600$new_n22052
.subckt nand2_x0 i0=$abc$71600$new_n22052 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n22053
.subckt nand2_x0 i0=$abc$71600$new_n22053 i1=$abc$71600$new_n22037 nq=$abc$71600$new_n22054
.subckt nand2_x0 i0=$abc$71600$new_n22054 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n22055
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[25] nq=$abc$71600$new_n22056
.subckt nand3_x0 i0=$abc$71600$new_n22056 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n22057
.subckt and2_x1 i0=$abc$71600$new_n22057 i1=$abc$71600$new_n21239 q=$abc$71600$new_n22058
.subckt nand2_x0 i0=$abc$71600$new_n22058 i1=$abc$71600$new_n22055 nq=$abc$71600$new_n22059
.subckt nand2_x0 i0=$abc$71600$new_n22059 i1=$abc$71600$new_n22035 nq=$abc$71600$new_n22060
.subckt nand2_x0 i0=$abc$71600$new_n22060 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n22061
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3066 q=$abc$71600$new_n22062
.subckt nor2_x0 i0=$abc$71600$new_n22062 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n22063
.subckt nand2_x0 i0=$abc$71600$new_n22063 i1=$abc$71600$new_n22061 nq=$abc$71600$new_n22064
.subckt nand2_x0 i0=$abc$71600$new_n22064 i1=$abc$71600$new_n22034 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71535
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[74] q=$abc$71600$new_n22066
.subckt or3_x1 i0=$abc$71600$new_n22066 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22067
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3216 nq=$abc$71600$new_n22068
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[26] nq=$abc$71600$new_n22069
.subckt or3_x1 i0=memory_registers_m.Dn_output[26] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22070
.subckt nand4_x0 i0=$abc$71600$new_n22070 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22071
.subckt and21nor_x0 i0=$abc$71600$new_n22071 i1=$abc$71600$new_n22069 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22072
.subckt or2_x1 i0=memory_registers_m.An_output[26] i1=registers_m.size[1] q=$abc$71600$new_n22073
.subckt nand3_x0 i0=$abc$71600$new_n22073 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22074
.subckt nand2_x0 i0=$abc$71600$new_n22074 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22075
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3568 nq=$abc$71600$new_n22076
.subckt and2_x1 i0=$abc$71600$new_n22076 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22077
.subckt or21nand_x0 i0=$abc$71600$new_n22072 i1=$abc$71600$new_n22075 i2=$abc$71600$new_n22077 nq=$abc$71600$new_n22078
.subckt and2_x1 i0=$abc$71600$new_n22078 i1=$abc$71600$new_n21253 q=$abc$71600$new_n22079
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[26] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22080
.subckt and2_x1 i0=$abc$71600$new_n22080 i1=$abc$71600$new_n21476 q=$abc$71600$new_n22081
.subckt or21nand_x0 i0=$abc$71600$new_n21251 i1=$abc$71600$new_n22079 i2=$abc$71600$new_n22081 nq=$abc$71600$new_n22082
.subckt and2_x1 i0=$abc$71600$new_n22082 i1=$abc$71600$new_n22068 q=$abc$71600$new_n22083
.subckt or21nand_x0 i0=$abc$71600$new_n21277 i1=$abc$71600$new_n22083 i2=$abc$71600$new_n22067 nq=$abc$71600$new_n22084
.subckt nand2_x0 i0=$abc$71600$new_n22084 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n22085
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[26] nq=$abc$71600$new_n22086
.subckt nand3_x0 i0=$abc$71600$new_n22086 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n22087
.subckt nand2_x0 i0=$abc$71600$new_n22087 i1=$abc$71600$new_n22085 nq=$abc$71600$new_n22088
.subckt nand2_x0 i0=$abc$71600$new_n22088 i1=$abc$71600$new_n21239 nq=$abc$71600$new_n22089
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3411 q=$abc$71600$new_n22090
.subckt nor2_x0 i0=$abc$71600$new_n22090 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n22091
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3065 q=$abc$71600$new_n22092
.subckt and21nor_x0 i0=$abc$71600$new_n22089 i1=$abc$71600$new_n22091 i2=$abc$71600$new_n22092 nq=$abc$71600$new_n22093
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71536 i1=$abc$71600$new_n22093 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71541
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[75] q=$abc$71600$new_n22095
.subckt or3_x1 i0=$abc$71600$new_n22095 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22096
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3217 nq=$abc$71600$new_n22097
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[27] nq=$abc$71600$new_n22098
.subckt or3_x1 i0=memory_registers_m.Dn_output[27] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22099
.subckt nand4_x0 i0=$abc$71600$new_n22099 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22100
.subckt and21nor_x0 i0=$abc$71600$new_n22100 i1=$abc$71600$new_n22098 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22101
.subckt or2_x1 i0=memory_registers_m.An_output[27] i1=registers_m.size[1] q=$abc$71600$new_n22102
.subckt nand3_x0 i0=$abc$71600$new_n22102 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22103
.subckt nand2_x0 i0=$abc$71600$new_n22103 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22104
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3569 nq=$abc$71600$new_n22105
.subckt and2_x1 i0=$abc$71600$new_n22105 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22106
.subckt or21nand_x0 i0=$abc$71600$new_n22101 i1=$abc$71600$new_n22104 i2=$abc$71600$new_n22106 nq=$abc$71600$new_n22107
.subckt and21nor_x0 i0=$abc$71600$new_n22107 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n22108
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[27] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22109
.subckt nand2_x0 i0=$abc$71600$new_n22109 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n22110
.subckt or21nand_x0 i0=$abc$71600$new_n22110 i1=$abc$71600$new_n22108 i2=$abc$71600$new_n22097 nq=$abc$71600$new_n22111
.subckt nand2_x0 i0=$abc$71600$new_n22111 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n22112
.subckt nand2_x0 i0=$abc$71600$new_n22112 i1=$abc$71600$new_n22096 nq=$abc$71600$new_n22113
.subckt nand2_x0 i0=$abc$71600$new_n22113 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n22114
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[27] nq=$abc$71600$new_n22115
.subckt nand3_x0 i0=$abc$71600$new_n22115 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n22116
.subckt nand2_x0 i0=$abc$71600$new_n22116 i1=$abc$71600$new_n22114 nq=$abc$71600$new_n22117
.subckt nand2_x0 i0=$abc$71600$new_n22117 i1=$abc$71600$new_n21239 nq=$abc$71600$new_n22118
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3414 q=$abc$71600$new_n22119
.subckt nor2_x0 i0=$abc$71600$new_n22119 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n22120
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3064 q=$abc$71600$new_n22121
.subckt and21nor_x0 i0=$abc$71600$new_n22118 i1=$abc$71600$new_n22120 i2=$abc$71600$new_n22121 nq=$abc$71600$new_n22122
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71542 i1=$abc$71600$new_n22122 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71547
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3218 nq=$abc$71600$new_n22124
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[28] nq=$abc$71600$new_n22125
.subckt or3_x1 i0=memory_registers_m.Dn_output[28] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22126
.subckt nand4_x0 i0=$abc$71600$new_n22126 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22127
.subckt and21nor_x0 i0=$abc$71600$new_n22127 i1=$abc$71600$new_n22125 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22128
.subckt or2_x1 i0=memory_registers_m.An_output[28] i1=registers_m.size[1] q=$abc$71600$new_n22129
.subckt nand3_x0 i0=$abc$71600$new_n22129 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22130
.subckt nand2_x0 i0=$abc$71600$new_n22130 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22131
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3570 nq=$abc$71600$new_n22132
.subckt and2_x1 i0=$abc$71600$new_n22132 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22133
.subckt or21nand_x0 i0=$abc$71600$new_n22128 i1=$abc$71600$new_n22131 i2=$abc$71600$new_n22133 nq=$abc$71600$new_n22134
.subckt nand2_x0 i0=$abc$71600$new_n22134 i1=$abc$71600$new_n21253 nq=$abc$71600$new_n22135
.subckt nand2_x0 i0=$abc$71600$new_n22135 i1=$abc$71600$new_n21250 nq=$abc$71600$new_n22136
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[28] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22137
.subckt and2_x1 i0=$abc$71600$new_n22137 i1=$abc$71600$new_n21476 q=$abc$71600$new_n22138
.subckt nand2_x0 i0=$abc$71600$new_n22138 i1=$abc$71600$new_n22136 nq=$abc$71600$new_n22139
.subckt nand2_x0 i0=$abc$71600$new_n22139 i1=$abc$71600$new_n22124 nq=$abc$71600$new_n22140
.subckt nand2_x0 i0=$abc$71600$new_n22140 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n22141
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[76] q=$abc$71600$new_n22142
.subckt or3_x1 i0=$abc$71600$new_n22142 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22143
.subckt and2_x1 i0=$abc$71600$new_n22143 i1=$abc$71600$new_n21242 q=$abc$71600$new_n22144
.subckt nand2_x0 i0=$abc$71600$new_n22144 i1=$abc$71600$new_n22141 nq=$abc$71600$new_n22145
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[28] nq=$abc$71600$new_n22146
.subckt nand3_x0 i0=$abc$71600$new_n22146 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21520 nq=$abc$71600$new_n22147
.subckt and21nor_x0 i0=$abc$71600$new_n22147 i1=$abc$71600$new_n21241 i2=$abc$71600$new_n21238 nq=$abc$71600$new_n22148
.subckt nand2_x0 i0=$abc$71600$new_n22148 i1=$abc$71600$new_n22145 nq=$abc$71600$new_n22149
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3416 q=$abc$71600$new_n22150
.subckt nor2_x0 i0=$abc$71600$new_n22150 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n22151
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3063 q=$abc$71600$new_n22152
.subckt and21nor_x0 i0=$abc$71600$new_n22149 i1=$abc$71600$new_n22151 i2=$abc$71600$new_n22152 nq=$abc$71600$new_n22153
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71548 i1=$abc$71600$new_n22153 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71553
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71554 nq=$abc$71600$new_n22155
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[29] nq=$abc$71600$new_n22156
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[77] q=$abc$71600$new_n22157
.subckt or3_x1 i0=$abc$71600$new_n22157 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22158
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3219 nq=$abc$71600$new_n22159
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[29] nq=$abc$71600$new_n22160
.subckt or3_x1 i0=memory_registers_m.Dn_output[29] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22161
.subckt nand4_x0 i0=$abc$71600$new_n22161 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22162
.subckt and21nor_x0 i0=$abc$71600$new_n22162 i1=$abc$71600$new_n22160 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22163
.subckt or2_x1 i0=memory_registers_m.An_output[29] i1=registers_m.size[1] q=$abc$71600$new_n22164
.subckt nand3_x0 i0=$abc$71600$new_n22164 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22165
.subckt nand2_x0 i0=$abc$71600$new_n22165 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22166
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3571 nq=$abc$71600$new_n22167
.subckt and2_x1 i0=$abc$71600$new_n22167 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22168
.subckt or21nand_x0 i0=$abc$71600$new_n22163 i1=$abc$71600$new_n22166 i2=$abc$71600$new_n22168 nq=$abc$71600$new_n22169
.subckt and21nor_x0 i0=$abc$71600$new_n22169 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n22170
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[29] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22171
.subckt nand2_x0 i0=$abc$71600$new_n22171 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n22172
.subckt or21nand_x0 i0=$abc$71600$new_n22172 i1=$abc$71600$new_n22170 i2=$abc$71600$new_n22159 nq=$abc$71600$new_n22173
.subckt nand2_x0 i0=$abc$71600$new_n22173 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n22174
.subckt nand2_x0 i0=$abc$71600$new_n22174 i1=$abc$71600$new_n22158 nq=$abc$71600$new_n22175
.subckt nand2_x0 i0=$abc$71600$new_n22175 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n22176
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[29] nq=$abc$71600$new_n22177
.subckt nand3_x0 i0=$abc$71600$new_n22177 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n22178
.subckt and2_x1 i0=$abc$71600$new_n22178 i1=$abc$71600$new_n21239 q=$abc$71600$new_n22179
.subckt nand2_x0 i0=$abc$71600$new_n22179 i1=$abc$71600$new_n22176 nq=$abc$71600$new_n22180
.subckt nand2_x0 i0=$abc$71600$new_n22180 i1=$abc$71600$new_n22156 nq=$abc$71600$new_n22181
.subckt nand2_x0 i0=$abc$71600$new_n22181 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n22182
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3062 q=$abc$71600$new_n22183
.subckt nor2_x0 i0=$abc$71600$new_n22183 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n22184
.subckt nand2_x0 i0=$abc$71600$new_n22184 i1=$abc$71600$new_n22182 nq=$abc$71600$new_n22185
.subckt nand2_x0 i0=$abc$71600$new_n22185 i1=$abc$71600$new_n22155 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71559
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3220 nq=$abc$71600$new_n22187
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[30] nq=$abc$71600$new_n22188
.subckt or3_x1 i0=memory_registers_m.Dn_output[30] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22189
.subckt nand4_x0 i0=$abc$71600$new_n22189 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22190
.subckt and21nor_x0 i0=$abc$71600$new_n22190 i1=$abc$71600$new_n22188 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22191
.subckt or2_x1 i0=memory_registers_m.An_output[30] i1=registers_m.size[1] q=$abc$71600$new_n22192
.subckt nand3_x0 i0=$abc$71600$new_n22192 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22193
.subckt nand2_x0 i0=$abc$71600$new_n22193 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22194
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3572 nq=$abc$71600$new_n22195
.subckt and2_x1 i0=$abc$71600$new_n22195 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22196
.subckt or21nand_x0 i0=$abc$71600$new_n22191 i1=$abc$71600$new_n22194 i2=$abc$71600$new_n22196 nq=$abc$71600$new_n22197
.subckt and21nor_x0 i0=$abc$71600$new_n22197 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n22198
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[30] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22199
.subckt nand2_x0 i0=$abc$71600$new_n22199 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n22200
.subckt or21nand_x0 i0=$abc$71600$new_n22200 i1=$abc$71600$new_n22198 i2=$abc$71600$new_n22187 nq=$abc$71600$new_n22201
.subckt nand2_x0 i0=$abc$71600$new_n22201 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n22202
.subckt and2_x1 i0=$abc$71600$new_n4290 i1=bus_control_m.prefetch_ir_o[78] q=$abc$71600$new_n22203
.subckt or3_x1 i0=$abc$71600$new_n22203 i1=$abc$71600$new_n21728 i2=$abc$71600$new_n21514 q=$abc$71600$new_n22204
.subckt and2_x1 i0=$abc$71600$new_n22204 i1=$abc$71600$new_n21242 q=$abc$71600$new_n22205
.subckt nand2_x0 i0=$abc$71600$new_n22205 i1=$abc$71600$new_n22202 nq=$abc$71600$new_n22206
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[30] nq=$abc$71600$new_n22207
.subckt nand3_x0 i0=$abc$71600$new_n22207 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21520 nq=$abc$71600$new_n22208
.subckt and21nor_x0 i0=$abc$71600$new_n22208 i1=$abc$71600$new_n21241 i2=$abc$71600$new_n21238 nq=$abc$71600$new_n22209
.subckt nand2_x0 i0=$abc$71600$new_n22209 i1=$abc$71600$new_n22206 nq=$abc$71600$new_n22210
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=$abc$71600$new_n3421 q=$abc$71600$new_n22211
.subckt nor2_x0 i0=$abc$71600$new_n22211 i1=$abc$71600$new_n21288 nq=$abc$71600$new_n22212
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3061 q=$abc$71600$new_n22213
.subckt and21nor_x0 i0=$abc$71600$new_n22210 i1=$abc$71600$new_n22212 i2=$abc$71600$new_n22213 nq=$abc$71600$new_n22214
.subckt mux2_x1 cmd=$abc$71600$new_n21237 i0=$auto$ff.cc:721:flip_bits$71560 i1=$abc$71600$new_n22214 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71565
.subckt nand2_x0 i0=$abc$71600$new_n21236 i1=$auto$ff.cc:721:flip_bits$71566 nq=$abc$71600$new_n22216
.subckt nand4_x0 i0=$abc$71600$new_n21235 i1=memory_registers_m.micro_data[12] i2=$abc$71600$new_n3683 i3=registers_m.address[31] nq=$abc$71600$new_n22217
.subckt or2_x1 i0=$abc$71600$new_n21727 i1=$abc$71600$new_n21514 q=$abc$71600$new_n22218
.subckt nand2_x0 i0=$abc$71600$new_n21274 i1=$abc$71600$new_n3180 nq=$abc$71600$new_n22219
.subckt nand3_x0 i0=$abc$71600$new_n21263 i1=$abc$71600$new_n21262 i2=bus_control_m.fault_address_state_o[31] nq=$abc$71600$new_n22220
.subckt or3_x1 i0=memory_registers_m.Dn_output[31] i1=registers_m.size[0] i2=registers_m.size[1] q=$abc$71600$new_n22221
.subckt nand4_x0 i0=$abc$71600$new_n22221 i1=$abc$71600$new_n21767 i2=$abc$71600$new_n21603 i3=$abc$71600$new_n21261 nq=$abc$71600$new_n22222
.subckt and21nor_x0 i0=$abc$71600$new_n22222 i1=$abc$71600$new_n22220 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22223
.subckt or2_x1 i0=memory_registers_m.An_output[31] i1=registers_m.size[1] q=$abc$71600$new_n22224
.subckt nand3_x0 i0=$abc$71600$new_n22224 i1=$abc$71600$new_n21772 i2=$abc$71600$new_n21259 nq=$abc$71600$new_n22225
.subckt nand2_x0 i0=$abc$71600$new_n22225 i1=$abc$71600$new_n21256 nq=$abc$71600$new_n22226
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=memory_registers_m.micro_data[14] i2=$abc$71600$new_n3685 i3=$abc$71600$new_n3573 nq=$abc$71600$new_n22227
.subckt and2_x1 i0=$abc$71600$new_n22227 i1=$abc$71600$new_n21255 q=$abc$71600$new_n22228
.subckt or21nand_x0 i0=$abc$71600$new_n22223 i1=$abc$71600$new_n22226 i2=$abc$71600$new_n22228 nq=$abc$71600$new_n22229
.subckt and21nor_x0 i0=$abc$71600$new_n22229 i1=$abc$71600$new_n21253 i2=$abc$71600$new_n21251 nq=$abc$71600$new_n22230
.subckt nand4_x0 i0=$abc$71600$new_n21240 i1=registers_m.pc_valid[31] i2=$abc$71600$new_n3686 i3=memory_registers_m.micro_data[13] nq=$abc$71600$new_n22231
.subckt nand2_x0 i0=$abc$71600$new_n22231 i1=$abc$71600$new_n21476 nq=$abc$71600$new_n22232
.subckt or21nand_x0 i0=$abc$71600$new_n22232 i1=$abc$71600$new_n22230 i2=$abc$71600$new_n22219 nq=$abc$71600$new_n22233
.subckt nand2_x0 i0=$abc$71600$new_n22233 i1=$abc$71600$new_n21278 nq=$abc$71600$new_n22234
.subckt nand2_x0 i0=$abc$71600$new_n22234 i1=$abc$71600$new_n22218 nq=$abc$71600$new_n22235
.subckt nand2_x0 i0=$abc$71600$new_n22235 i1=$abc$71600$new_n21242 nq=$abc$71600$new_n22236
.subckt nand2_x0 i0=$abc$71600$new_n4290 i1=bus_control_m.data_read_o[31] nq=$abc$71600$new_n22237
.subckt nand3_x0 i0=$abc$71600$new_n22237 i1=$abc$71600$new_n21786 i2=$abc$71600$new_n21521 nq=$abc$71600$new_n22238
.subckt and2_x1 i0=$abc$71600$new_n22238 i1=$abc$71600$new_n21239 q=$abc$71600$new_n22239
.subckt nand2_x0 i0=$abc$71600$new_n22239 i1=$abc$71600$new_n22236 nq=$abc$71600$new_n22240
.subckt nand2_x0 i0=$abc$71600$new_n22240 i1=$abc$71600$new_n22217 nq=$abc$71600$new_n22241
.subckt nand2_x0 i0=$abc$71600$new_n22241 i1=$abc$71600$new_n21289 nq=$abc$71600$new_n22242
.subckt and4_x1 i0=$abc$71600$new_n21235 i1=$abc$71600$new_n3684 i2=memory_registers_m.micro_data[11] i3=$abc$71600$new_n3060 q=$abc$71600$new_n22243
.subckt nor2_x0 i0=$abc$71600$new_n22243 i1=$abc$71600$new_n21236 nq=$abc$71600$new_n22244
.subckt nand2_x0 i0=$abc$71600$new_n22244 i1=$abc$71600$new_n22242 nq=$abc$71600$new_n22245
.subckt nand2_x0 i0=$abc$71600$new_n22245 i1=$abc$71600$new_n22216 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71571
.subckt nor3_x0 i0=memory_registers_m.micro_data[9] i1=memory_registers_m.micro_data[8] i2=memory_registers_m.micro_data[7] nq=$abc$71600$new_n22247
.subckt nand2_x0 i0=$abc$71600$new_n22247 i1=memory_registers_m.micro_data[10] nq=$abc$71600$new_n22248
.subckt nexor2_x0 i0=$abc$71600$new_n22247 i1=memory_registers_m.micro_data[10] nq=$abc$71600$new_n22249
.subckt nand2_x0 i0=$abc$71600$new_n3682 i1=memory_registers_m.micro_data[7] nq=$abc$71600$new_n22250
.subckt or21nand_x0 i0=$abc$71600$new_n3504 i1=$abc$71600$new_n22249 i2=$abc$71600$new_n22250 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71573
.subckt nand2_x0 i0=$abc$71600$new_n3682 i1=memory_registers_m.micro_data[8] nq=$abc$71600$new_n22252
.subckt or21nand_x0 i0=$abc$71600$new_n3505 i1=$abc$71600$new_n22249 i2=$abc$71600$new_n22252 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71575
.subckt nand2_x0 i0=$abc$71600$new_n3682 i1=memory_registers_m.micro_data[9] nq=$abc$71600$new_n22254
.subckt or21nand_x0 i0=$abc$71600$new_n3507 i1=$abc$71600$new_n22249 i2=$abc$71600$new_n22254 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71577
.subckt or21nand_x0 i0=$abc$71600$new_n22247 i1=memory_registers_m.micro_data[10] i2=registers_m.ea_type[3] nq=$abc$71600$new_n22256
.subckt nand2_x0 i0=$abc$71600$new_n22256 i1=$abc$71600$new_n22248 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71579
.subckt nor2_x0 i0=memory_registers_m.micro_data[4] i1=memory_registers_m.micro_data[3] nq=$abc$71600$new_n22258
.subckt nor2_x0 i0=memory_registers_m.micro_data[6] i1=memory_registers_m.micro_data[5] nq=$abc$71600$new_n22259
.subckt nor4_x0 i0=memory_registers_m.micro_data[6] i1=memory_registers_m.micro_data[5] i2=memory_registers_m.micro_data[4] i3=memory_registers_m.micro_data[3] nq=$abc$71600$new_n22260
.subckt or4_x1 i0=memory_registers_m.micro_data[6] i1=memory_registers_m.micro_data[5] i2=memory_registers_m.micro_data[4] i3=memory_registers_m.micro_data[3] q=$abc$71600$new_n22261
.subckt and2_x1 i0=memory_registers_m.micro_data[6] i1=memory_registers_m.micro_data[5] q=$abc$71600$new_n22262
.subckt nand2_x0 i0=memory_registers_m.micro_data[6] i1=memory_registers_m.micro_data[5] nq=$abc$71600$new_n22263
.subckt and3_x1 i0=$abc$71600$new_n22259 i1=$abc$71600$new_n3679 i2=memory_registers_m.micro_data[3] q=$abc$71600$new_n22264
.subckt and3_x1 i0=$abc$71600$new_n22259 i1=memory_registers_m.micro_data[4] i2=$abc$71600$new_n3678 q=$abc$71600$new_n22265
.subckt mux2_x1 cmd=$abc$71600$new_n3210 i0=$abc$71600$new_n10306 i1=$abc$71600$new_n5432 q=$abc$71600$new_n22266
.subckt and2_x1 i0=memory_registers_m.micro_data[4] i1=memory_registers_m.micro_data[3] q=$abc$71600$new_n22267
.subckt nand2_x0 i0=memory_registers_m.micro_data[4] i1=memory_registers_m.micro_data[3] nq=$abc$71600$new_n22268
.subckt nand2_x0 i0=$abc$71600$new_n22267 i1=$abc$71600$new_n22259 nq=$abc$71600$new_n22269
.subckt nand4_x0 i0=memory_registers_m.micro_data[6] i1=$abc$71600$new_n3680 i2=memory_registers_m.micro_data[4] i3=$abc$71600$new_n3678 nq=$abc$71600$new_n22270
.subckt and4_x1 i0=$abc$71600$new_n22267 i1=$abc$71600$new_n7075 i2=$abc$71600$new_n3681 i3=memory_registers_m.micro_data[5] q=$abc$71600$new_n22271
.subckt nand3_x0 i0=$abc$71600$new_n3681 i1=memory_registers_m.micro_data[5] i2=$abc$71600$new_n3678 nq=$abc$71600$new_n22272
.subckt nand2_x0 i0=$abc$71600$new_n22272 i1=$abc$71600$new_n22270 nq=$abc$71600$new_n22273
.subckt and21nor_x0 i0=$abc$71600$new_n22266 i1=$abc$71600$new_n22271 i2=$abc$71600$new_n22273 nq=$abc$71600$new_n22274
.subckt mux2_x1 cmd=$abc$71600$new_n22269 i0=registers_m.ir[6] i1=$abc$71600$new_n22274 q=$abc$71600$new_n22275
.subckt and21nor_x0 i0=$abc$71600$new_n3728 i1=$abc$71600$new_n22265 i2=$abc$71600$new_n22264 nq=$abc$71600$new_n22276
.subckt nand2_x0 i0=$abc$71600$new_n22276 i1=$abc$71600$new_n22275 nq=$abc$71600$new_n22277
.subckt nand4_x0 i0=$abc$71600$new_n22259 i1=$abc$71600$new_n3679 i2=memory_registers_m.micro_data[3] i3=registers_m.ir[3] nq=$abc$71600$new_n22278
.subckt and21nor_x0 i0=$abc$71600$new_n22263 i1=$abc$71600$new_n22261 i2=registers_m.ea_mod[0] nq=$abc$71600$new_n22279
.subckt and21nor_x0 i0=$abc$71600$new_n22277 i1=$abc$71600$new_n22278 i2=$abc$71600$new_n22279 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71581
.subckt and21nor_x0 i0=$abc$71600$new_n22263 i1=$abc$71600$new_n22261 i2=$abc$71600$new_n3502 nq=$abc$71600$new_n22281
.subckt nand3_x0 i0=$abc$71600$new_n22267 i1=$abc$71600$new_n22259 i2=registers_m.ir[7] nq=$abc$71600$new_n22282
.subckt and3_x1 i0=$abc$71600$new_n22258 i1=memory_registers_m.micro_data[6] i2=$abc$71600$new_n3680 q=$abc$71600$new_n22283
.subckt nand4_x0 i0=$abc$71600$new_n3681 i1=memory_registers_m.micro_data[5] i2=$abc$71600$new_n3679 i3=memory_registers_m.micro_data[3] nq=$abc$71600$new_n22284
.subckt and4_x1 i0=$abc$71600$new_n22259 i1=registers_m.movem_modreg[4] i2=memory_registers_m.micro_data[4] i3=$abc$71600$new_n3678 q=$abc$71600$new_n22285
.subckt and4_x1 i0=$abc$71600$new_n22259 i1=$abc$71600$new_n3679 i2=memory_registers_m.micro_data[3] i3=registers_m.ir[4] q=$abc$71600$new_n22286
.subckt or2_x1 i0=$abc$71600$new_n22285 i1=$abc$71600$new_n22283 q=$abc$71600$new_n22287
.subckt nand2_x0 i0=$abc$71600$new_n22284 i1=$abc$71600$new_n22282 nq=$abc$71600$new_n22288
.subckt or4_x1 i0=$abc$71600$new_n22288 i1=$abc$71600$new_n22287 i2=$abc$71600$new_n22286 i3=$abc$71600$new_n22281 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71583
.subckt or21nand_x0 i0=$abc$71600$new_n22262 i1=$abc$71600$new_n22260 i2=registers_m.ea_mod[2] nq=$abc$71600$new_n22290
.subckt nand2_x0 i0=memory_registers_m.micro_data[5] i1=$abc$71600$new_n3210 nq=$abc$71600$new_n22291
.subckt or21nand_x0 i0=$abc$71600$new_n3681 i1=memory_registers_m.micro_data[5] i2=memory_registers_m.micro_data[3] nq=$abc$71600$new_n22292
.subckt or21nand_x0 i0=$abc$71600$new_n3122 i1=memory_registers_m.micro_data[5] i2=memory_registers_m.micro_data[4] nq=$abc$71600$new_n22293
.subckt and21nor_x0 i0=$abc$71600$new_n22291 i1=$abc$71600$new_n22292 i2=$abc$71600$new_n22293 nq=$abc$71600$new_n22294
.subckt nand2_x0 i0=$abc$71600$new_n22268 i1=memory_registers_m.micro_data[6] nq=$abc$71600$new_n22295
.subckt or2_x1 i0=memory_registers_m.micro_data[4] i1=registers_m.ir[5] q=$abc$71600$new_n22296
.subckt and2_x1 i0=$abc$71600$new_n22296 i1=memory_registers_m.micro_data[3] q=$abc$71600$new_n22297
.subckt nand2_x0 i0=registers_m.movem_modreg[5] i1=memory_registers_m.micro_data[4] nq=$abc$71600$new_n22298
.subckt nand2_x0 i0=$abc$71600$new_n22298 i1=$abc$71600$new_n3680 nq=$abc$71600$new_n22299
.subckt or21nand_x0 i0=$abc$71600$new_n22299 i1=$abc$71600$new_n22297 i2=$abc$71600$new_n22295 nq=$abc$71600$new_n22300
.subckt or21nand_x0 i0=$abc$71600$new_n22300 i1=$abc$71600$new_n22294 i2=$abc$71600$new_n22290 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71585
.subckt nand2_x0 i0=memory_registers_m.micro_data[0] i1=$abc$71600$new_n3675 nq=$abc$71600$new_n22302
.subckt nexor2_x0 i0=memory_registers_m.micro_data[1] i1=memory_registers_m.micro_data[2] nq=$abc$71600$new_n22303
.subckt nor2_x0 i0=memory_registers_m.micro_data[0] i1=memory_registers_m.micro_data[1] nq=$abc$71600$new_n22304
.subckt nand3_x0 i0=$abc$71600$new_n22303 i1=$abc$71600$new_n22302 i2=registers_m.ea_reg[0] nq=$abc$71600$new_n22305
.subckt nand4_x0 i0=registers_m.movem_modreg[0] i1=memory_registers_m.micro_data[0] i2=memory_registers_m.micro_data[1] i3=$abc$71600$new_n3675 nq=$abc$71600$new_n22306
.subckt nand4_x0 i0=$abc$71600$new_n3677 i1=memory_registers_m.micro_data[1] i2=$abc$71600$new_n3675 i3=registers_m.ir[9] nq=$abc$71600$new_n22307
.subckt nand2_x0 i0=$abc$71600$new_n22304 i1=memory_registers_m.micro_data[2] nq=$abc$71600$new_n22308
.subckt nand4_x0 i0=memory_registers_m.micro_data[0] i1=$abc$71600$new_n3676 i2=$abc$71600$new_n3675 i3=registers_m.ir[0] nq=$abc$71600$new_n22309
.subckt and4_x1 i0=$abc$71600$new_n22309 i1=$abc$71600$new_n22308 i2=$abc$71600$new_n22307 i3=$abc$71600$new_n22306 q=$abc$71600$new_n22310
.subckt nand2_x0 i0=$abc$71600$new_n22310 i1=$abc$71600$new_n22305 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71587
.subckt nand3_x0 i0=$abc$71600$new_n22303 i1=$abc$71600$new_n22302 i2=registers_m.ea_reg[1] nq=$abc$71600$new_n22312
.subckt nand4_x0 i0=memory_registers_m.micro_data[0] i1=$abc$71600$new_n3676 i2=$abc$71600$new_n3675 i3=registers_m.ir[1] nq=$abc$71600$new_n22313
.subckt nand4_x0 i0=$abc$71600$new_n3677 i1=memory_registers_m.micro_data[1] i2=$abc$71600$new_n3675 i3=registers_m.ir[10] nq=$abc$71600$new_n22314
.subckt nand4_x0 i0=registers_m.movem_modreg[1] i1=memory_registers_m.micro_data[0] i2=memory_registers_m.micro_data[1] i3=$abc$71600$new_n3675 nq=$abc$71600$new_n22315
.subckt and4_x1 i0=$abc$71600$new_n22315 i1=$abc$71600$new_n22314 i2=$abc$71600$new_n22313 i3=$abc$71600$new_n22308 q=$abc$71600$new_n22316
.subckt nand2_x0 i0=$abc$71600$new_n22316 i1=$abc$71600$new_n22312 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71589
.subckt and4_x1 i0=$abc$71600$new_n3677 i1=memory_registers_m.micro_data[1] i2=$abc$71600$new_n3675 i3=$abc$71600$new_n3185 q=$abc$71600$new_n22318
.subckt and21nor_x0 i0=memory_registers_m.micro_data[1] i1=registers_m.movem_modreg[2] i2=$abc$71600$new_n22302 nq=$abc$71600$new_n22319
.subckt nand4_x0 i0=memory_registers_m.micro_data[0] i1=$abc$71600$new_n3676 i2=$abc$71600$new_n3675 i3=registers_m.ir[2] nq=$abc$71600$new_n22320
.subckt or21nand_x0 i0=$abc$71600$new_n22318 i1=$abc$71600$new_n22319 i2=$abc$71600$new_n22320 nq=$abc$71600$new_n22321
.subckt nand3_x0 i0=$abc$71600$new_n22303 i1=$abc$71600$new_n22302 i2=$abc$71600$new_n3510 nq=$abc$71600$new_n22322
.subckt and2_x1 i0=$abc$71600$new_n22322 i1=$abc$71600$new_n22321 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71591
.subckt nor2_x0 i0=memory_registers_m.micro_data[23] i1=memory_registers_m.micro_data[22] nq=$abc$71600$new_n22324
.subckt or2_x1 i0=memory_registers_m.micro_data[23] i1=memory_registers_m.micro_data[22] q=$abc$71600$new_n22325
.subckt and3_x1 i0=$abc$71600$new_n22324 i1=$abc$71600$new_n3669 i2=memory_registers_m.micro_data[25] q=$abc$71600$new_n22326
.subckt nand2_x0 i0=$abc$71600$new_n22326 i1=$abc$71600$new_n4280 nq=$abc$71600$new_n22327
.subckt and2_x1 i0=memory_registers_m.micro_data[23] i1=memory_registers_m.micro_data[22] q=$abc$71600$new_n22328
.subckt nand2_x0 i0=memory_registers_m.micro_data[23] i1=memory_registers_m.micro_data[22] nq=$abc$71600$new_n22329
.subckt nand4_x0 i0=$abc$71600$new_n22328 i1=$abc$71600$new_n5442 i2=memory_registers_m.micro_data[24] i3=$abc$71600$new_n3668 nq=$abc$71600$new_n22330
.subckt or2_x1 i0=memory_registers_m.micro_data[22] i1=registers_m.size[0] q=$abc$71600$new_n22331
.subckt nor2_x0 i0=memory_registers_m.micro_data[24] i1=memory_registers_m.micro_data[25] nq=$abc$71600$new_n22332
.subckt nor3_x0 i0=memory_registers_m.micro_data[24] i1=memory_registers_m.micro_data[25] i2=memory_registers_m.micro_data[23] nq=$abc$71600$new_n22333
.subckt nand2_x0 i0=$abc$71600$new_n22333 i1=$abc$71600$new_n22331 nq=$abc$71600$new_n22334
.subckt and4_x1 i0=$abc$71600$new_n3669 i1=memory_registers_m.micro_data[25] i2=memory_registers_m.micro_data[23] i3=$abc$71600$new_n3666 q=$abc$71600$new_n22335
.subckt nand2_x0 i0=$abc$71600$new_n22335 i1=$abc$71600$new_n7077 nq=$abc$71600$new_n22336
.subckt nand4_x0 i0=$abc$71600$new_n22336 i1=$abc$71600$new_n22334 i2=$abc$71600$new_n22330 i3=$abc$71600$new_n22327 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71593
.subckt and4_x1 i0=memory_registers_m.micro_data[24] i1=$abc$71600$new_n3668 i2=memory_registers_m.micro_data[23] i3=$abc$71600$new_n3666 q=$abc$71600$new_n22338
.subckt nand3_x0 i0=$abc$71600$new_n22324 i1=memory_registers_m.micro_data[24] i2=$abc$71600$new_n3668 nq=$abc$71600$new_n22339
.subckt nand2_x0 i0=$abc$71600$new_n22339 i1=$abc$71600$new_n5442 nq=$abc$71600$new_n22340
.subckt and4_x1 i0=memory_registers_m.micro_data[24] i1=$abc$71600$new_n3668 i2=$abc$71600$new_n3667 i3=memory_registers_m.micro_data[22] q=$abc$71600$new_n22341
.subckt nand4_x0 i0=memory_registers_m.micro_data[24] i1=$abc$71600$new_n3668 i2=$abc$71600$new_n3667 i3=memory_registers_m.micro_data[22] nq=$abc$71600$new_n22342
.subckt nand2_x0 i0=$abc$71600$new_n22342 i1=registers_m.ir[7] nq=$abc$71600$new_n22343
.subckt and21nor_x0 i0=$abc$71600$new_n22343 i1=$abc$71600$new_n22340 i2=$abc$71600$new_n22338 nq=$abc$71600$new_n22344
.subckt nand4_x0 i0=$abc$71600$new_n22328 i1=memory_registers_m.micro_data[24] i2=$abc$71600$new_n3668 i3=$abc$71600$new_n3181 nq=$abc$71600$new_n22345
.subckt and2_x1 i0=$abc$71600$new_n22345 i1=registers_m.ir[6] q=$abc$71600$new_n22346
.subckt nand4_x0 i0=$abc$71600$new_n22324 i1=$abc$71600$new_n5729 i2=$abc$71600$new_n3669 i3=memory_registers_m.micro_data[25] nq=$abc$71600$new_n22347
.subckt and4_x1 i0=$abc$71600$new_n3669 i1=memory_registers_m.micro_data[25] i2=$abc$71600$new_n3667 i3=memory_registers_m.micro_data[22] q=$abc$71600$new_n22348
.subckt nand2_x0 i0=$abc$71600$new_n22348 i1=$abc$71600$new_n3122 nq=$abc$71600$new_n22349
.subckt nor2_x0 i0=memory_registers_m.micro_data[23] i1=registers_m.size[1] nq=$abc$71600$new_n22350
.subckt or3_x1 i0=memory_registers_m.micro_data[24] i1=memory_registers_m.micro_data[25] i2=memory_registers_m.micro_data[22] q=$abc$71600$new_n22351
.subckt or2_x1 i0=$abc$71600$new_n22351 i1=$abc$71600$new_n22350 q=$abc$71600$new_n22352
.subckt and3_x1 i0=$abc$71600$new_n22352 i1=$abc$71600$new_n22349 i2=$abc$71600$new_n22347 q=$abc$71600$new_n22353
.subckt or21nand_x0 i0=$abc$71600$new_n22344 i1=$abc$71600$new_n22346 i2=$abc$71600$new_n22353 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71595
.subckt nand2_x0 i0=$abc$71600$new_n22338 i1=registers_m.ir[6] nq=$abc$71600$new_n22355
.subckt nand2_x0 i0=$abc$71600$new_n22348 i1=registers_m.ir[8] nq=$abc$71600$new_n22356
.subckt nand2_x0 i0=$abc$71600$new_n22335 i1=$abc$71600$new_n7076 nq=$abc$71600$new_n22357
.subckt nand4_x0 i0=$abc$71600$new_n22324 i1=$abc$71600$new_n3669 i2=memory_registers_m.micro_data[25] i3=$abc$71600$new_n3168 nq=$abc$71600$new_n22358
.subckt or21nand_x0 i0=$abc$71600$new_n3273 i1=$abc$71600$new_n22325 i2=$abc$71600$new_n22329 nq=$abc$71600$new_n22359
.subckt nand2_x0 i0=$abc$71600$new_n22359 i1=$abc$71600$new_n22332 nq=$abc$71600$new_n22360
.subckt nand4_x0 i0=$abc$71600$new_n22328 i1=memory_registers_m.micro_data[24] i2=$abc$71600$new_n3668 i3=registers_m.ir[7] nq=$abc$71600$new_n22361
.subckt nand4_x0 i0=$abc$71600$new_n22324 i1=$abc$71600$new_n5443 i2=memory_registers_m.micro_data[24] i3=$abc$71600$new_n3668 nq=$abc$71600$new_n22362
.subckt nand2_x0 i0=$abc$71600$new_n22341 i1=$abc$71600$new_n10307 nq=$abc$71600$new_n22363
.subckt and3_x1 i0=$abc$71600$new_n22361 i1=$abc$71600$new_n22356 i2=$abc$71600$new_n22355 q=$abc$71600$new_n22364
.subckt and4_x1 i0=$abc$71600$new_n22363 i1=$abc$71600$new_n22362 i2=$abc$71600$new_n22358 i3=$abc$71600$new_n22357 q=$abc$71600$new_n22365
.subckt nand3_x0 i0=$abc$71600$new_n22365 i1=$abc$71600$new_n22364 i2=$abc$71600$new_n22360 nq=$abc$71600$auto$rtlil.cc:3381:MuxGate$71597
.subckt nand2_x0 i0=$abc$71600$new_n18783 i1=bus_control_m.prefetch_ir_o[64] nq=$abc$71600$new_n22367
.subckt nand2_x0 i0=memory_registers_m.micro_data[18] i1=bus_control_m.prefetch_ir_o[48] nq=$abc$71600$new_n22368
.subckt and4_x1 i0=$abc$71600$new_n22368 i1=memory_registers_m.micro_data[20] i2=$abc$71600$new_n3674 i3=memory_registers_m.micro_data[19] q=$abc$71600$new_n22369
.subckt xor2_x0 i0=registers_m.index[0] i1=registers_m.offset[0] q=$abc$71600$new_n22370
.subckt and3_x1 i0=$abc$71600$new_n22370 i1=$abc$71600$new_n18778 i2=memory_registers_m.micro_data[21] q=$abc$71600$new_n22371
.subckt nor2_x0 i0=$abc$71600$new_n22371 i1=$abc$71600$new_n18787 nq=$abc$71600$new_n22372
.subckt or21nand_x0 i0=$abc$71600$new_n22372 i1=$abc$71600$new_n22369 i2=$abc$71600$new_n22367 nq=$abc$71600$new_n22373
.subckt nand2_x0 i0=$abc$71600$new_n18802 i1=$abc$71600$new_n3730 nq=$abc$71600$new_n22374
.subckt and3_x1 i0=$abc$71600$new_n22374 i1=$abc$71600$new_n18812 i2=$abc$71600$new_n18803 q=$abc$71600$new_n22375
.subckt and21nor_x0 i0=$abc$71600$new_n18794 i1=$abc$71600$new_n18782 i2=$abc$71600$new_n3274 nq=$abc$71600$new_n22376
.subckt nand4_x0 i0=$abc$71600$new_n18777 i1=memory_registers_m.An_output[0] i2=memory_registers_m.micro_data[20] i3=$abc$71600$new_n3674 nq=$abc$71600$new_n22377
.subckt nexor2_x0 i0=registers_m.address[0] i1=registers_m.size[0] nq=$abc$71600$new_n22378
.subckt mux2_x1 cmd=$abc$71600$new_n18764 i0=$abc$71600$new_n3274 i1=$abc$71600$new_n22378 q=$abc$71600$new_n22379
.subckt or21nand_x0 i0=$abc$71600$new_n19180 i1=$abc$71600$new_n22379 i2=$abc$71600$new_n22377 nq=$abc$71600$new_n22380
.subckt or4_x1 i0=$abc$71600$new_n22380 i1=$abc$71600$new_n22376 i2=$abc$71600$new_n22375 i3=$abc$71600$new_n22373 q=$abc$71600$auto$rtlil.cc:3381:MuxGate$71599
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68589 q=alu_m.divider[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68593 q=alu_m.divider[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68597 q=alu_m.divider[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68601 q=alu_m.divider[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68605 q=alu_m.divider[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68609 q=alu_m.divider[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68613 q=alu_m.divider[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68617 q=alu_m.divider[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68621 q=alu_m.divider[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68625 q=alu_m.divider[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68629 q=alu_m.divider[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68633 q=alu_m.divider[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68637 q=alu_m.divider[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68641 q=alu_m.divider[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68645 q=alu_m.divider[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68649 q=alu_m.divider[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68651 nrst=reset_n q=alu_m.sr[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68657 nrst=reset_n q=$abc$71600$auto$ff.cc:721:flip_bits$68652
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68663 nrst=reset_n q=$abc$71600$auto$ff.cc:721:flip_bits$68658
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68669 nrst=reset_n q=$abc$71600$auto$ff.cc:721:flip_bits$68664
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68675 nrst=reset_n q=$abc$71600$auto$ff.cc:721:flip_bits$68670
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68677 nrst=reset_n q=alu_m.sr[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68679 nrst=reset_n q=alu_m.sr[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68681 nrst=reset_n q=alu_m.sr[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68683 nrst=reset_n q=alu_m.sr[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68685 nrst=reset_n q=alu_m.result[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68687 nrst=reset_n q=alu_m.result[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68689 nrst=reset_n q=alu_m.result[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68691 nrst=reset_n q=alu_m.result[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68693 nrst=reset_n q=alu_m.result[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68695 nrst=reset_n q=alu_m.result[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68697 nrst=reset_n q=alu_m.result[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68699 nrst=reset_n q=alu_m.result[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68701 nrst=reset_n q=alu_m.result[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68703 nrst=reset_n q=alu_m.result[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68705 nrst=reset_n q=alu_m.result[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68707 nrst=reset_n q=alu_m.result[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68709 nrst=reset_n q=alu_m.result[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68711 nrst=reset_n q=alu_m.result[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68713 nrst=reset_n q=alu_m.result[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68715 nrst=reset_n q=alu_m.result[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68717 nrst=reset_n q=alu_m.result[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68719 nrst=reset_n q=alu_m.result[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68721 nrst=reset_n q=alu_m.result[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68723 nrst=reset_n q=alu_m.result[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68725 nrst=reset_n q=alu_m.result[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68727 nrst=reset_n q=alu_m.result[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68729 nrst=reset_n q=alu_m.result[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68731 nrst=reset_n q=alu_m.result[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68733 q=alu_m.divider[16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68735 q=alu_m.divider[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68737 q=alu_m.divider[18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68739 q=alu_m.divider[19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68741 q=alu_m.divider[20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68743 q=alu_m.divider[21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68745 q=alu_m.divider[22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68747 q=alu_m.divider[23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68749 q=alu_m.divider[24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68751 q=alu_m.divider[25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68753 q=alu_m.divider[26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68755 q=alu_m.divider[27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68757 q=alu_m.divider[28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68759 q=alu_m.divider[29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68761 q=alu_m.divider[30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68765 q=alu_m.divider[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68767 nrst=reset_n q=alu_m.result[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68769 nrst=reset_n q=alu_m.result[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68771 nrst=reset_n q=alu_m.result[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68773 nrst=reset_n q=alu_m.result[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68775 nrst=reset_n q=alu_m.result[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68777 nrst=reset_n q=alu_m.result[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68779 nrst=reset_n q=alu_m.result[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68781 nrst=reset_n q=alu_m.result[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68783 nrst=reset_n q=alu_m.sr[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68785 nrst=reset_n q=alu_m.alu_signal
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68787 nrst=reset_n q=alu_m.interrupt_mask_copy[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68789 nrst=reset_n q=alu_m.interrupt_mask_copy[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68791 nrst=reset_n q=alu_m.interrupt_mask_copy[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68793 nrst=reset_n q=alu_m.was_interrupt
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68797 q=alu_m.quotient[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68801 q=alu_m.quotient[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68805 q=alu_m.quotient[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68809 q=alu_m.quotient[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68813 q=alu_m.quotient[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68817 q=alu_m.quotient[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68821 q=alu_m.quotient[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68825 q=alu_m.quotient[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68829 q=alu_m.quotient[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68833 q=alu_m.quotient[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68837 q=alu_m.quotient[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68841 q=alu_m.quotient[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68845 q=alu_m.quotient[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68849 q=alu_m.quotient[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68853 q=alu_m.quotient[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68857 q=alu_m.quotient[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68861 q=alu_m.quotient[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68863 nrst=reset_n q=alu_m.div_count[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68865 nrst=reset_n q=alu_m.div_count[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68867 nrst=reset_n q=alu_m.div_count[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68869 nrst=reset_n q=alu_m.div_count[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68871 nrst=reset_n q=alu_m.div_count[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68873 q=alu_m.dividend[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68875 q=alu_m.dividend[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68877 q=alu_m.dividend[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68879 q=alu_m.dividend[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68881 q=alu_m.dividend[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68883 q=alu_m.dividend[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68885 q=alu_m.dividend[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68887 q=alu_m.dividend[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68889 q=alu_m.dividend[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68891 q=alu_m.dividend[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68893 q=alu_m.dividend[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68895 q=alu_m.dividend[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68897 q=alu_m.dividend[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68899 q=alu_m.dividend[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68901 q=alu_m.dividend[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68903 q=alu_m.dividend[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68905 q=alu_m.dividend[16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68907 q=alu_m.dividend[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68909 q=alu_m.dividend[18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68911 q=alu_m.dividend[19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68913 q=alu_m.dividend[20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68915 q=alu_m.dividend[21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68917 q=alu_m.dividend[22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68919 q=alu_m.dividend[23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68921 q=alu_m.dividend[24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68923 q=alu_m.dividend[25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68925 q=alu_m.dividend[26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68927 q=alu_m.dividend[27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68929 q=alu_m.dividend[28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68931 q=alu_m.dividend[29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68933 q=alu_m.dividend[30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68935 q=alu_m.dividend[31]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[0] q=alu_m.muls.a[0]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[1] q=alu_m.muls.a[1]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[2] q=alu_m.muls.a[2]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[3] q=alu_m.muls.a[3]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[4] q=alu_m.muls.a[4]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[5] q=alu_m.muls.a[5]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[6] q=alu_m.muls.a[6]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[7] q=alu_m.muls.a[7]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[8] q=alu_m.muls.a[8]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[9] q=alu_m.muls.a[9]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[10] q=alu_m.muls.a[10]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[11] q=alu_m.muls.a[11]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[12] q=alu_m.muls.a[12]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[13] q=alu_m.muls.a[13]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[14] q=alu_m.muls.a[14]
.subckt dff_x1 clk=CLK_I i=registers_m.operand1[15] q=alu_m.muls.a[15]
.subckt dff_x1 clk=CLK_I i=alu_m.muls.dataa[16] q=alu_m.muls.a[16]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[0] q=alu_m.muls.b[0]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[1] q=alu_m.muls.b[1]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[2] q=alu_m.muls.b[2]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[3] q=alu_m.muls.b[3]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[4] q=alu_m.muls.b[4]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[5] q=alu_m.muls.b[5]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[6] q=alu_m.muls.b[6]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[7] q=alu_m.muls.b[7]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[8] q=alu_m.muls.b[8]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[9] q=alu_m.muls.b[9]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[10] q=alu_m.muls.b[10]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[11] q=alu_m.muls.b[11]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[12] q=alu_m.muls.b[12]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[13] q=alu_m.muls.b[13]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[14] q=alu_m.muls.b[14]
.subckt dff_x1 clk=CLK_I i=registers_m.operand2[15] q=alu_m.muls.b[15]
.subckt dff_x1 clk=CLK_I i=alu_m.muls.datab[16] q=alu_m.muls.b[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3372:NotGate$68938 nrst=reset_n q=$abc$71600$auto$ff.cc:721:flip_bits$68936
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[1] nrst=reset_n q=bus_control_m.current_state[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[2] nrst=reset_n q=bus_control_m.current_state[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[3] nrst=reset_n q=bus_control_m.current_state[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[4] nrst=reset_n q=bus_control_m.current_state[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6843 nrst=reset_n q=bus_control_m.current_state[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6847 nrst=reset_n q=bus_control_m.current_state[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[8] nrst=reset_n q=bus_control_m.current_state[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[9] nrst=reset_n q=bus_control_m.current_state[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6869 nrst=reset_n q=bus_control_m.current_state[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[11] nrst=reset_n q=bus_control_m.current_state[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[12] nrst=reset_n q=bus_control_m.current_state[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6891 nrst=reset_n q=bus_control_m.current_state[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[14] nrst=reset_n q=bus_control_m.current_state[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[15] nrst=reset_n q=bus_control_m.current_state[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[16] nrst=reset_n q=bus_control_m.current_state[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6960 nrst=reset_n q=bus_control_m.current_state[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68941 q=bus_control_m.prefetch_ir_o[64]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68943 q=bus_control_m.prefetch_ir_o[65]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68945 q=bus_control_m.prefetch_ir_o[66]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68947 q=bus_control_m.prefetch_ir_o[67]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68949 q=bus_control_m.prefetch_ir_o[68]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68951 q=bus_control_m.prefetch_ir_o[69]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68953 q=bus_control_m.prefetch_ir_o[70]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68955 q=bus_control_m.prefetch_ir_o[71]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68957 q=bus_control_m.prefetch_ir_o[72]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68959 q=bus_control_m.prefetch_ir_o[73]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68961 q=bus_control_m.prefetch_ir_o[74]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68963 q=bus_control_m.prefetch_ir_o[75]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68965 q=bus_control_m.prefetch_ir_o[76]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68967 q=bus_control_m.prefetch_ir_o[77]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68969 q=bus_control_m.prefetch_ir_o[78]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68971 q=bus_control_m.prefetch_ir_o[79]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68973 nrst=reset_n q=bus_control_m.data_read_o[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68975 nrst=reset_n q=bus_control_m.data_read_o[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68977 nrst=reset_n q=bus_control_m.data_read_o[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68979 nrst=reset_n q=bus_control_m.data_read_o[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68981 nrst=reset_n q=bus_control_m.data_read_o[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68983 nrst=reset_n q=bus_control_m.data_read_o[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68985 nrst=reset_n q=bus_control_m.data_read_o[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68987 nrst=reset_n q=bus_control_m.data_read_o[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68989 nrst=reset_n q=bus_control_m.data_read_o[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68991 nrst=reset_n q=bus_control_m.data_read_o[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68993 nrst=reset_n q=bus_control_m.data_read_o[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68995 nrst=reset_n q=bus_control_m.data_read_o[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68997 nrst=reset_n q=bus_control_m.data_read_o[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$68999 nrst=reset_n q=bus_control_m.data_read_o[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69001 nrst=reset_n q=bus_control_m.data_read_o[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69003 nrst=reset_n q=bus_control_m.data_read_o[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69005 q=bus_control_m.prefetch_ir_o[48]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69007 q=bus_control_m.prefetch_ir_o[49]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69009 q=bus_control_m.prefetch_ir_o[50]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69011 q=bus_control_m.prefetch_ir_o[51]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69013 q=bus_control_m.prefetch_ir_o[52]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69015 q=bus_control_m.prefetch_ir_o[53]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69017 q=bus_control_m.prefetch_ir_o[54]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69019 q=bus_control_m.prefetch_ir_o[55]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69021 q=bus_control_m.prefetch_ir_o[56]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69023 q=bus_control_m.prefetch_ir_o[57]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69025 q=bus_control_m.prefetch_ir_o[58]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69027 q=bus_control_m.prefetch_ir_o[59]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69029 q=bus_control_m.prefetch_ir_o[60]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69031 q=bus_control_m.prefetch_ir_o[61]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69033 q=bus_control_m.prefetch_ir_o[62]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69035 q=bus_control_m.prefetch_ir_o[63]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69037 q=bus_control_m.prefetch_ir_o[32]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69039 q=bus_control_m.prefetch_ir_o[33]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69041 q=bus_control_m.prefetch_ir_o[34]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69043 q=bus_control_m.prefetch_ir_o[35]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69045 q=bus_control_m.prefetch_ir_o[36]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69047 q=bus_control_m.prefetch_ir_o[37]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69049 q=bus_control_m.prefetch_ir_o[38]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69051 q=bus_control_m.prefetch_ir_o[39]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69053 q=bus_control_m.prefetch_ir_o[40]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69055 q=bus_control_m.prefetch_ir_o[41]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69057 q=bus_control_m.prefetch_ir_o[42]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69059 q=bus_control_m.prefetch_ir_o[43]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69061 q=bus_control_m.prefetch_ir_o[44]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69063 q=bus_control_m.prefetch_ir_o[45]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69065 q=bus_control_m.prefetch_ir_o[46]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69067 q=bus_control_m.prefetch_ir_o[47]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69069 nrst=reset_n q=bus_control_m.STB_O
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69071 nrst=reset_n q=bus_control_m.interrupt_trap_o[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69073 nrst=reset_n q=bus_control_m.interrupt_trap_o[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69075 nrst=reset_n q=bus_control_m.interrupt_trap_o[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69077 nrst=reset_n q=bus_control_m.interrupt_trap_o[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69079 nrst=reset_n q=bus_control_m.interrupt_trap_o[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69081 nrst=reset_n q=bus_control_m.interrupt_trap_o[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69083 nrst=reset_n q=bus_control_m.interrupt_trap_o[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69085 nrst=reset_n q=bus_control_m.interrupt_trap_o[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69087 nrst=reset_n q=bus_control_m.reset_counter[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69089 nrst=reset_n q=bus_control_m.reset_counter[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69091 nrst=reset_n q=bus_control_m.reset_counter[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69093 nrst=reset_n q=bus_control_m.reset_counter[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69095 nrst=reset_n q=bus_control_m.reset_counter[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69097 nrst=reset_n q=bus_control_m.reset_counter[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69099 nrst=reset_n q=bus_control_m.reset_counter[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69101 nrst=reset_n q=bus_control_m.reset_counter[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69103 nrst=reset_n q=bus_control_m.CYC_O
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69105 nrst=reset_n q=bus_control_m.ADR_O[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69107 nrst=reset_n q=bus_control_m.ADR_O[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69109 nrst=reset_n q=bus_control_m.ADR_O[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69111 nrst=reset_n q=bus_control_m.ADR_O[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69113 nrst=reset_n q=bus_control_m.ADR_O[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69115 nrst=reset_n q=bus_control_m.ADR_O[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69117 nrst=reset_n q=bus_control_m.ADR_O[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69119 nrst=reset_n q=bus_control_m.ADR_O[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69121 nrst=reset_n q=bus_control_m.ADR_O[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69123 nrst=reset_n q=bus_control_m.ADR_O[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69125 nrst=reset_n q=bus_control_m.ADR_O[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69127 nrst=reset_n q=bus_control_m.ADR_O[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69129 nrst=reset_n q=bus_control_m.ADR_O[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69131 nrst=reset_n q=bus_control_m.ADR_O[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69133 nrst=reset_n q=bus_control_m.ADR_O[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69135 nrst=reset_n q=bus_control_m.ADR_O[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69137 nrst=reset_n q=bus_control_m.ADR_O[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69139 nrst=reset_n q=bus_control_m.ADR_O[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69141 nrst=reset_n q=bus_control_m.ADR_O[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69143 nrst=reset_n q=bus_control_m.ADR_O[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69145 nrst=reset_n q=bus_control_m.ADR_O[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69147 nrst=reset_n q=bus_control_m.ADR_O[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69149 nrst=reset_n q=bus_control_m.ADR_O[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69151 nrst=reset_n q=bus_control_m.ADR_O[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69153 nrst=reset_n q=bus_control_m.ADR_O[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69155 nrst=reset_n q=bus_control_m.ADR_O[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69157 nrst=reset_n q=bus_control_m.ADR_O[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69159 nrst=reset_n q=bus_control_m.ADR_O[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69161 nrst=reset_n q=bus_control_m.ADR_O[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69163 nrst=reset_n q=bus_control_m.ADR_O[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69165 nrst=reset_n q=bus_control_m.DAT_O[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69167 nrst=reset_n q=bus_control_m.DAT_O[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69169 nrst=reset_n q=bus_control_m.DAT_O[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69171 nrst=reset_n q=bus_control_m.DAT_O[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69173 nrst=reset_n q=bus_control_m.DAT_O[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69175 nrst=reset_n q=bus_control_m.DAT_O[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69177 nrst=reset_n q=bus_control_m.DAT_O[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69179 nrst=reset_n q=bus_control_m.DAT_O[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69181 nrst=reset_n q=bus_control_m.DAT_O[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69183 nrst=reset_n q=bus_control_m.DAT_O[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69185 nrst=reset_n q=bus_control_m.DAT_O[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69187 nrst=reset_n q=bus_control_m.DAT_O[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69189 nrst=reset_n q=bus_control_m.DAT_O[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69191 nrst=reset_n q=bus_control_m.DAT_O[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69193 nrst=reset_n q=bus_control_m.DAT_O[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69195 nrst=reset_n q=bus_control_m.DAT_O[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69197 nrst=reset_n q=bus_control_m.DAT_O[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69199 nrst=reset_n q=bus_control_m.DAT_O[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69201 nrst=reset_n q=bus_control_m.DAT_O[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69203 nrst=reset_n q=bus_control_m.DAT_O[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69205 nrst=reset_n q=bus_control_m.DAT_O[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69207 nrst=reset_n q=bus_control_m.DAT_O[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69209 nrst=reset_n q=bus_control_m.DAT_O[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69211 nrst=reset_n q=bus_control_m.DAT_O[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69213 nrst=reset_n q=bus_control_m.DAT_O[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69215 nrst=reset_n q=bus_control_m.DAT_O[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69217 nrst=reset_n q=bus_control_m.DAT_O[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69219 nrst=reset_n q=bus_control_m.DAT_O[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69221 nrst=reset_n q=bus_control_m.DAT_O[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69223 nrst=reset_n q=bus_control_m.DAT_O[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69225 nrst=reset_n q=bus_control_m.DAT_O[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69227 nrst=reset_n q=bus_control_m.DAT_O[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69229 nrst=reset_n q=bus_control_m.SEL_O[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69231 nrst=reset_n q=bus_control_m.SEL_O[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69233 nrst=reset_n q=bus_control_m.SEL_O[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69235 nrst=reset_n q=bus_control_m.SEL_O[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69237 nrst=reset_n q=bus_control_m.WE_O
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69239 nrst=reset_n q=bus_control_m.SGL_O
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69241 nrst=reset_n q=bus_control_m.BLK_O
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69243 nrst=reset_n q=bus_control_m.RMW_O
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69245 nrst=reset_n q=bus_control_m.CTI_O[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69247 nrst=reset_n q=bus_control_m.CTI_O[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69249 nrst=reset_n q=bus_control_m.CTI_O[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69251 nrst=reset_n q=bus_control_m.fc_o[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69253 nrst=reset_n q=bus_control_m.fc_o[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69255 nrst=reset_n q=bus_control_m.fc_o[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69257 nrst=reset_n q=bus_control_m.reset_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69259 nrst=reset_n q=bus_control_m.blocked_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69261 nrst=reset_n q=bus_control_m.data_read_o[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69263 nrst=reset_n q=bus_control_m.data_read_o[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69265 nrst=reset_n q=bus_control_m.data_read_o[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69267 nrst=reset_n q=bus_control_m.data_read_o[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69269 nrst=reset_n q=bus_control_m.data_read_o[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69271 nrst=reset_n q=bus_control_m.data_read_o[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69273 nrst=reset_n q=bus_control_m.data_read_o[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69275 nrst=reset_n q=bus_control_m.data_read_o[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69277 nrst=reset_n q=bus_control_m.data_read_o[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69279 nrst=reset_n q=bus_control_m.data_read_o[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69281 nrst=reset_n q=bus_control_m.data_read_o[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69283 nrst=reset_n q=bus_control_m.data_read_o[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69285 nrst=reset_n q=bus_control_m.data_read_o[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69287 nrst=reset_n q=bus_control_m.data_read_o[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69289 nrst=reset_n q=bus_control_m.data_read_o[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69291 nrst=reset_n q=bus_control_m.data_read_o[31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69293 q=bus_control_m.prefetch_ir_o[16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69295 q=bus_control_m.prefetch_ir_o[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69297 q=bus_control_m.prefetch_ir_o[18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69299 q=bus_control_m.prefetch_ir_o[19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69301 q=bus_control_m.prefetch_ir_o[20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69303 q=bus_control_m.prefetch_ir_o[21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69305 q=bus_control_m.prefetch_ir_o[22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69307 q=bus_control_m.prefetch_ir_o[23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69309 q=bus_control_m.prefetch_ir_o[24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69311 q=bus_control_m.prefetch_ir_o[25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69313 q=bus_control_m.prefetch_ir_o[26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69315 q=bus_control_m.prefetch_ir_o[27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69317 q=bus_control_m.prefetch_ir_o[28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69319 q=bus_control_m.prefetch_ir_o[29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69321 q=bus_control_m.prefetch_ir_o[30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69323 q=bus_control_m.prefetch_ir_o[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69325 nrst=reset_n q=bus_control_m.prefetch_ir_valid_32_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69327 nrst=reset_n q=bus_control_m.prefetch_ir_valid_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69329 nrst=reset_n q=bus_control_m.prefetch_ir_valid_80_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69331 nrst=reset_n q=bus_control_m.jmp_address_trap_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69333 nrst=reset_n q=bus_control_m.jmp_bus_trap_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69335 nrst=reset_n q=bus_control_m.finished_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69337 nrst=reset_n q=bus_control_m.fault_address_state_o[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69339 nrst=reset_n q=bus_control_m.fault_address_state_o[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69341 nrst=reset_n q=bus_control_m.fault_address_state_o[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69343 nrst=reset_n q=bus_control_m.fault_address_state_o[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69345 nrst=reset_n q=bus_control_m.fault_address_state_o[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69347 nrst=reset_n q=bus_control_m.fault_address_state_o[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69349 nrst=reset_n q=bus_control_m.fault_address_state_o[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69351 nrst=reset_n q=bus_control_m.fault_address_state_o[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69353 nrst=reset_n q=bus_control_m.fault_address_state_o[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69355 nrst=reset_n q=bus_control_m.fault_address_state_o[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69357 nrst=reset_n q=bus_control_m.fault_address_state_o[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69359 nrst=reset_n q=bus_control_m.fault_address_state_o[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69361 nrst=reset_n q=bus_control_m.fault_address_state_o[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69363 nrst=reset_n q=bus_control_m.fault_address_state_o[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69365 nrst=reset_n q=bus_control_m.fault_address_state_o[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69367 nrst=reset_n q=bus_control_m.fault_address_state_o[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69369 nrst=reset_n q=bus_control_m.fault_address_state_o[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69371 nrst=reset_n q=bus_control_m.fault_address_state_o[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69373 nrst=reset_n q=bus_control_m.fault_address_state_o[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69375 nrst=reset_n q=bus_control_m.fault_address_state_o[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69377 nrst=reset_n q=bus_control_m.fault_address_state_o[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69379 nrst=reset_n q=bus_control_m.fault_address_state_o[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69381 nrst=reset_n q=bus_control_m.fault_address_state_o[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69383 nrst=reset_n q=bus_control_m.fault_address_state_o[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69385 nrst=reset_n q=bus_control_m.fault_address_state_o[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69387 nrst=reset_n q=bus_control_m.fault_address_state_o[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69389 nrst=reset_n q=bus_control_m.fault_address_state_o[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69391 nrst=reset_n q=bus_control_m.fault_address_state_o[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69393 nrst=reset_n q=bus_control_m.fault_address_state_o[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69395 nrst=reset_n q=bus_control_m.fault_address_state_o[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69397 nrst=reset_n q=bus_control_m.fault_address_state_o[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69399 nrst=reset_n q=bus_control_m.fault_address_state_o[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69401 nrst=reset_n q=bus_control_m.rw_state_o
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69403 nrst=reset_n q=bus_control_m.fc_state_o[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69405 nrst=reset_n q=bus_control_m.fc_state_o[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69407 nrst=reset_n q=bus_control_m.fc_state_o[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69409 nrst=reset_n q=bus_control_m.saved_pc_change[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69411 nrst=reset_n q=bus_control_m.saved_pc_change[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$0\interrupt_mask_o[2:0][0] nrst=reset_n q=bus_control_m.interrupt_mask_o[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$0\interrupt_mask_o[2:0][1] nrst=reset_n q=bus_control_m.interrupt_mask_o[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$0\interrupt_mask_o[2:0][2] nrst=reset_n q=bus_control_m.interrupt_mask_o[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$0\last_interrupt_mask[2:0][0] nrst=reset_n q=bus_control_m.last_interrupt_mask[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$0\last_interrupt_mask[2:0][1] nrst=reset_n q=bus_control_m.last_interrupt_mask[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$flatten\bus_control_m.$0\last_interrupt_mask[2:0][2] nrst=reset_n q=bus_control_m.last_interrupt_mask[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69415 q=bus_control_m.prefetch_ir_o[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69419 q=bus_control_m.prefetch_ir_o[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69423 q=bus_control_m.prefetch_ir_o[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69427 q=bus_control_m.prefetch_ir_o[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69431 q=bus_control_m.prefetch_ir_o[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69435 q=bus_control_m.prefetch_ir_o[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69439 q=bus_control_m.prefetch_ir_o[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69443 q=bus_control_m.prefetch_ir_o[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69447 q=bus_control_m.prefetch_ir_o[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69451 q=bus_control_m.prefetch_ir_o[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69455 q=bus_control_m.prefetch_ir_o[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69459 q=bus_control_m.prefetch_ir_o[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69463 q=bus_control_m.prefetch_ir_o[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69467 q=bus_control_m.prefetch_ir_o[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69471 q=bus_control_m.prefetch_ir_o[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69475 q=bus_control_m.prefetch_ir_o[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69477 q=memory_registers_m.micro_data[47]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69479 q=memory_registers_m.Dn[5][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69481 q=memory_registers_m.Dn[5][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69483 q=memory_registers_m.Dn[5][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69485 q=memory_registers_m.Dn[5][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69487 q=memory_registers_m.Dn[5][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69489 q=memory_registers_m.Dn[5][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69491 q=memory_registers_m.Dn[5][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69493 q=memory_registers_m.Dn[5][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69495 q=memory_registers_m.An[4][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69497 q=memory_registers_m.An[4][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69499 q=memory_registers_m.An[4][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69501 q=memory_registers_m.An[4][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69503 q=memory_registers_m.An[4][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69505 q=memory_registers_m.An[4][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69507 q=memory_registers_m.An[4][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69509 q=memory_registers_m.An[4][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69511 q=memory_registers_m.An[4][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69513 q=memory_registers_m.An[4][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69515 q=memory_registers_m.An[4][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69517 q=memory_registers_m.An[4][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69519 q=memory_registers_m.An[4][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69521 q=memory_registers_m.An[4][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69523 q=memory_registers_m.An[4][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69525 q=memory_registers_m.An[4][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69527 q=memory_registers_m.An[4][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69529 q=memory_registers_m.An[4][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69531 q=memory_registers_m.An[4][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69533 q=memory_registers_m.An[4][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69535 q=memory_registers_m.An[4][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69537 q=memory_registers_m.An[4][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69539 q=memory_registers_m.An[4][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69541 q=memory_registers_m.An[4][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69543 q=memory_registers_m.An[4][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69545 q=memory_registers_m.An[4][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69547 q=memory_registers_m.An[4][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69549 q=memory_registers_m.An[4][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69551 q=memory_registers_m.An[4][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69553 q=memory_registers_m.An[4][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69555 q=memory_registers_m.An[4][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69557 q=memory_registers_m.An[4][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69559 q=memory_registers_m.Dn[6][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69561 q=memory_registers_m.Dn[6][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69563 q=memory_registers_m.Dn[6][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69565 q=memory_registers_m.Dn[6][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69567 q=memory_registers_m.Dn[6][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69569 q=memory_registers_m.Dn[6][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69571 q=memory_registers_m.Dn[6][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69573 q=memory_registers_m.Dn[6][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69575 q=memory_registers_m.Dn[2][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69577 q=memory_registers_m.Dn[2][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69579 q=memory_registers_m.Dn[2][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69581 q=memory_registers_m.Dn[2][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69583 q=memory_registers_m.Dn[2][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69585 q=memory_registers_m.Dn[2][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69587 q=memory_registers_m.Dn[2][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69589 q=memory_registers_m.Dn[2][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69591 q=memory_registers_m.Dn[0][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69593 q=memory_registers_m.Dn[0][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69595 q=memory_registers_m.Dn[0][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69597 q=memory_registers_m.Dn[0][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69599 q=memory_registers_m.Dn[0][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69601 q=memory_registers_m.Dn[0][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69603 q=memory_registers_m.Dn[0][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69605 q=memory_registers_m.Dn[0][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69607 q=memory_registers_m.An[0][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69609 q=memory_registers_m.An[0][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69611 q=memory_registers_m.An[0][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69613 q=memory_registers_m.An[0][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69615 q=memory_registers_m.An[0][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69617 q=memory_registers_m.An[0][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69619 q=memory_registers_m.An[0][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69621 q=memory_registers_m.An[0][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69623 q=memory_registers_m.An[0][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69625 q=memory_registers_m.An[0][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69627 q=memory_registers_m.An[0][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69629 q=memory_registers_m.An[0][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69631 q=memory_registers_m.An[0][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69633 q=memory_registers_m.An[0][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69635 q=memory_registers_m.An[0][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69637 q=memory_registers_m.An[0][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69639 q=memory_registers_m.An[0][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69641 q=memory_registers_m.An[0][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69643 q=memory_registers_m.An[0][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69645 q=memory_registers_m.An[0][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69647 q=memory_registers_m.An[0][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69649 q=memory_registers_m.An[0][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69651 q=memory_registers_m.An[0][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69653 q=memory_registers_m.An[0][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69655 q=memory_registers_m.An[0][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69657 q=memory_registers_m.An[0][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69659 q=memory_registers_m.An[0][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69661 q=memory_registers_m.An[0][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69663 q=memory_registers_m.An[0][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69665 q=memory_registers_m.An[0][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69667 q=memory_registers_m.An[0][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69669 q=memory_registers_m.An[0][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69671 q=memory_registers_m.An[2][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69673 q=memory_registers_m.An[2][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69675 q=memory_registers_m.An[2][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69677 q=memory_registers_m.An[2][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69679 q=memory_registers_m.An[2][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69681 q=memory_registers_m.An[2][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69683 q=memory_registers_m.An[2][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69685 q=memory_registers_m.An[2][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69687 q=memory_registers_m.An[2][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69689 q=memory_registers_m.An[2][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69691 q=memory_registers_m.An[2][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69693 q=memory_registers_m.An[2][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69695 q=memory_registers_m.An[2][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69697 q=memory_registers_m.An[2][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69699 q=memory_registers_m.An[2][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69701 q=memory_registers_m.An[2][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69703 q=memory_registers_m.An[2][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69705 q=memory_registers_m.An[2][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69707 q=memory_registers_m.An[2][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69709 q=memory_registers_m.An[2][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69711 q=memory_registers_m.An[2][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69713 q=memory_registers_m.An[2][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69715 q=memory_registers_m.An[2][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69717 q=memory_registers_m.An[2][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69719 q=memory_registers_m.An[2][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69721 q=memory_registers_m.An[2][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69723 q=memory_registers_m.An[2][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69725 q=memory_registers_m.An[2][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69727 q=memory_registers_m.An[2][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69729 q=memory_registers_m.An[2][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69731 q=memory_registers_m.An[2][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69733 q=memory_registers_m.An[2][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69735 q=memory_registers_m.An[3][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69737 q=memory_registers_m.An[3][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69739 q=memory_registers_m.An[3][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69741 q=memory_registers_m.An[3][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69743 q=memory_registers_m.An[3][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69745 q=memory_registers_m.An[3][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69747 q=memory_registers_m.An[3][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69749 q=memory_registers_m.An[3][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69751 q=memory_registers_m.An[3][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69753 q=memory_registers_m.An[3][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69755 q=memory_registers_m.An[3][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69757 q=memory_registers_m.An[3][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69759 q=memory_registers_m.An[3][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69761 q=memory_registers_m.An[3][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69763 q=memory_registers_m.An[3][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69765 q=memory_registers_m.An[3][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69767 q=memory_registers_m.An[3][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69769 q=memory_registers_m.An[3][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69771 q=memory_registers_m.An[3][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69773 q=memory_registers_m.An[3][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69775 q=memory_registers_m.An[3][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69777 q=memory_registers_m.An[3][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69779 q=memory_registers_m.An[3][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69781 q=memory_registers_m.An[3][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69783 q=memory_registers_m.An[3][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69785 q=memory_registers_m.An[3][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69787 q=memory_registers_m.An[3][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69789 q=memory_registers_m.An[3][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69791 q=memory_registers_m.An[3][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69793 q=memory_registers_m.An[3][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69795 q=memory_registers_m.An[3][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69797 q=memory_registers_m.An[3][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69799 q=memory_registers_m.Dn[0][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69801 q=memory_registers_m.Dn[0][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69803 q=memory_registers_m.Dn[0][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69805 q=memory_registers_m.Dn[0][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69807 q=memory_registers_m.Dn[0][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69809 q=memory_registers_m.Dn[0][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69811 q=memory_registers_m.Dn[0][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69813 q=memory_registers_m.Dn[0][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69815 q=memory_registers_m.Dn[0][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69817 q=memory_registers_m.Dn[0][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69819 q=memory_registers_m.Dn[0][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69821 q=memory_registers_m.Dn[0][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69823 q=memory_registers_m.Dn[0][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69825 q=memory_registers_m.Dn[0][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69827 q=memory_registers_m.Dn[0][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69829 q=memory_registers_m.Dn[0][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[0] q=memory_registers_m.micro_data[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[1] q=memory_registers_m.micro_data[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[2] q=memory_registers_m.micro_data[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[3] q=memory_registers_m.micro_data[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[4] q=memory_registers_m.micro_data[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[5] q=memory_registers_m.micro_data[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[6] q=memory_registers_m.micro_data[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[7] q=memory_registers_m.micro_data[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[9] q=memory_registers_m.micro_data[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[11] q=memory_registers_m.micro_data[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[12] q=memory_registers_m.micro_data[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[13] q=memory_registers_m.micro_data[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[14] q=memory_registers_m.micro_data[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[15] q=memory_registers_m.micro_data[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[16] q=memory_registers_m.micro_data[16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[17] q=memory_registers_m.micro_data[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[22] q=memory_registers_m.micro_data[22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[23] q=memory_registers_m.micro_data[23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[24] q=memory_registers_m.micro_data[24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[25] q=memory_registers_m.micro_data[25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[34] q=memory_registers_m.micro_data[35]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[35] q=memory_registers_m.micro_data[36]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[36] q=memory_registers_m.micro_data[37]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[37] q=memory_registers_m.micro_data[38]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[38] q=memory_registers_m.micro_data[39]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[39] q=memory_registers_m.micro_data[40]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[53] q=memory_registers_m.micro_data[55]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[65] q=memory_registers_m.micro_data[69]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[66] q=memory_registers_m.micro_data[70]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[71] q=memory_registers_m.micro_data[75]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[72] q=memory_registers_m.micro_data[76]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[73] q=memory_registers_m.micro_data[77]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[74] q=memory_registers_m.micro_data[78]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[75] q=memory_registers_m.micro_data[79]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[76] q=memory_registers_m.micro_data[80]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[77] q=memory_registers_m.micro_data[81]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[78] q=memory_registers_m.micro_data[82]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[79] q=memory_registers_m.micro_data[83]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[80] q=memory_registers_m.micro_data[84]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[81] q=memory_registers_m.micro_data[85]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[82] q=memory_registers_m.micro_data[86]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$\microcode$rdreg[0]$d[83] q=memory_registers_m.micro_data[87]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69831 q=memory_registers_m.Dn[1][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69833 q=memory_registers_m.Dn[1][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69835 q=memory_registers_m.Dn[1][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69837 q=memory_registers_m.Dn[1][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69839 q=memory_registers_m.Dn[1][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69841 q=memory_registers_m.Dn[1][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69843 q=memory_registers_m.Dn[1][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69845 q=memory_registers_m.Dn[1][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69847 q=memory_registers_m.Dn[0][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69849 q=memory_registers_m.Dn[0][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69851 q=memory_registers_m.Dn[0][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69853 q=memory_registers_m.Dn[0][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69855 q=memory_registers_m.Dn[0][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69857 q=memory_registers_m.Dn[0][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69859 q=memory_registers_m.Dn[0][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69861 q=memory_registers_m.Dn[0][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69863 q=memory_registers_m.micro_data[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69865 q=memory_registers_m.micro_data[18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69867 q=memory_registers_m.micro_data[19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69869 q=memory_registers_m.micro_data[26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69871 q=memory_registers_m.micro_data[27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69873 q=memory_registers_m.micro_data[72]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69875 q=memory_registers_m.An[1][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69877 q=memory_registers_m.An[1][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69879 q=memory_registers_m.An[1][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69881 q=memory_registers_m.An[1][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69883 q=memory_registers_m.An[1][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69885 q=memory_registers_m.An[1][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69887 q=memory_registers_m.An[1][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69889 q=memory_registers_m.An[1][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69891 q=memory_registers_m.An[1][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69893 q=memory_registers_m.An[1][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69895 q=memory_registers_m.An[1][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69897 q=memory_registers_m.An[1][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69899 q=memory_registers_m.An[1][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69901 q=memory_registers_m.An[1][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69903 q=memory_registers_m.An[1][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69905 q=memory_registers_m.An[1][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69907 q=memory_registers_m.An[1][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69909 q=memory_registers_m.An[1][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69911 q=memory_registers_m.An[1][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69913 q=memory_registers_m.An[1][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69915 q=memory_registers_m.An[1][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69917 q=memory_registers_m.An[1][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69919 q=memory_registers_m.An[1][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69921 q=memory_registers_m.An[1][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69923 q=memory_registers_m.An[1][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69925 q=memory_registers_m.An[1][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69927 q=memory_registers_m.An[1][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69929 q=memory_registers_m.An[1][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69931 q=memory_registers_m.An[1][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69933 q=memory_registers_m.An[1][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69935 q=memory_registers_m.An[1][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69937 q=memory_registers_m.An[1][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69939 q=memory_registers_m.Dn[4][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69941 q=memory_registers_m.Dn[4][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69943 q=memory_registers_m.Dn[4][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69945 q=memory_registers_m.Dn[4][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69947 q=memory_registers_m.Dn[4][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69949 q=memory_registers_m.Dn[4][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69951 q=memory_registers_m.Dn[4][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69953 q=memory_registers_m.Dn[4][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69955 q=memory_registers_m.An[7][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69957 q=memory_registers_m.An[7][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69959 q=memory_registers_m.An[7][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69961 q=memory_registers_m.An[7][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69963 q=memory_registers_m.An[7][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69965 q=memory_registers_m.An[7][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69967 q=memory_registers_m.An[7][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69969 q=memory_registers_m.An[7][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69971 q=memory_registers_m.An[7][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69973 q=memory_registers_m.An[7][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69975 q=memory_registers_m.An[7][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69977 q=memory_registers_m.An[7][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69979 q=memory_registers_m.An[7][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69981 q=memory_registers_m.An[7][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69983 q=memory_registers_m.An[7][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69985 q=memory_registers_m.An[7][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69987 q=memory_registers_m.An[7][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69989 q=memory_registers_m.An[7][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69991 q=memory_registers_m.An[7][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69993 q=memory_registers_m.An[7][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69995 q=memory_registers_m.An[7][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69997 q=memory_registers_m.An[7][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$69999 q=memory_registers_m.An[7][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70001 q=memory_registers_m.An[7][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70003 q=memory_registers_m.An[7][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70005 q=memory_registers_m.An[7][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70007 q=memory_registers_m.An[7][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70009 q=memory_registers_m.An[7][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70011 q=memory_registers_m.An[7][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70013 q=memory_registers_m.An[7][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70015 q=memory_registers_m.An[7][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70017 q=memory_registers_m.An[7][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70019 q=memory_registers_m.micro_data[74]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70021 q=memory_registers_m.micro_data[20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70023 q=memory_registers_m.micro_data[21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70025 q=memory_registers_m.micro_data[61]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70027 q=memory_registers_m.micro_data[63]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70029 q=memory_registers_m.micro_data[68]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70031 q=memory_registers_m.Dn[6][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70033 q=memory_registers_m.Dn[6][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70035 q=memory_registers_m.Dn[6][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70037 q=memory_registers_m.Dn[6][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70039 q=memory_registers_m.Dn[6][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70041 q=memory_registers_m.Dn[6][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70043 q=memory_registers_m.Dn[6][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70045 q=memory_registers_m.Dn[6][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70047 q=memory_registers_m.Dn[6][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70049 q=memory_registers_m.Dn[6][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70051 q=memory_registers_m.Dn[6][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70053 q=memory_registers_m.Dn[6][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70055 q=memory_registers_m.Dn[6][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70057 q=memory_registers_m.Dn[6][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70059 q=memory_registers_m.Dn[6][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70061 q=memory_registers_m.Dn[6][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70063 q=memory_registers_m.micro_data[58]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70065 q=memory_registers_m.Dn[7][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70067 q=memory_registers_m.Dn[7][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70069 q=memory_registers_m.Dn[7][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70071 q=memory_registers_m.Dn[7][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70073 q=memory_registers_m.Dn[7][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70075 q=memory_registers_m.Dn[7][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70077 q=memory_registers_m.Dn[7][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70079 q=memory_registers_m.Dn[7][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70081 q=memory_registers_m.Dn[7][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70083 q=memory_registers_m.Dn[7][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70085 q=memory_registers_m.Dn[7][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70087 q=memory_registers_m.Dn[7][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70089 q=memory_registers_m.Dn[7][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70091 q=memory_registers_m.Dn[7][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70093 q=memory_registers_m.Dn[7][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70095 q=memory_registers_m.Dn[7][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70097 q=memory_registers_m.Dn[1][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70099 q=memory_registers_m.Dn[1][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70101 q=memory_registers_m.Dn[1][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70103 q=memory_registers_m.Dn[1][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70105 q=memory_registers_m.Dn[1][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70107 q=memory_registers_m.Dn[1][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70109 q=memory_registers_m.Dn[1][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70111 q=memory_registers_m.Dn[1][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70113 q=memory_registers_m.Dn[1][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70115 q=memory_registers_m.Dn[1][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70117 q=memory_registers_m.Dn[1][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70119 q=memory_registers_m.Dn[1][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70121 q=memory_registers_m.Dn[1][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70123 q=memory_registers_m.Dn[1][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70125 q=memory_registers_m.Dn[1][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70127 q=memory_registers_m.Dn[1][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70129 q=memory_registers_m.micro_data[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70131 q=memory_registers_m.An[5][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70133 q=memory_registers_m.An[5][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70135 q=memory_registers_m.An[5][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70137 q=memory_registers_m.An[5][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70139 q=memory_registers_m.An[5][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70141 q=memory_registers_m.An[5][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70143 q=memory_registers_m.An[5][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70145 q=memory_registers_m.An[5][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70147 q=memory_registers_m.An[5][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70149 q=memory_registers_m.An[5][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70151 q=memory_registers_m.An[5][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70153 q=memory_registers_m.An[5][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70155 q=memory_registers_m.An[5][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70157 q=memory_registers_m.An[5][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70159 q=memory_registers_m.An[5][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70161 q=memory_registers_m.An[5][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70163 q=memory_registers_m.An[5][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70165 q=memory_registers_m.An[5][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70167 q=memory_registers_m.An[5][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70169 q=memory_registers_m.An[5][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70171 q=memory_registers_m.An[5][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70173 q=memory_registers_m.An[5][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70175 q=memory_registers_m.An[5][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70177 q=memory_registers_m.An[5][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70179 q=memory_registers_m.An[5][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70181 q=memory_registers_m.An[5][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70183 q=memory_registers_m.An[5][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70185 q=memory_registers_m.An[5][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70187 q=memory_registers_m.An[5][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70189 q=memory_registers_m.An[5][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70191 q=memory_registers_m.An[5][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70193 q=memory_registers_m.An[5][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70195 q=memory_registers_m.An[6][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70197 q=memory_registers_m.An[6][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70199 q=memory_registers_m.An[6][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70201 q=memory_registers_m.An[6][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70203 q=memory_registers_m.An[6][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70205 q=memory_registers_m.An[6][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70207 q=memory_registers_m.An[6][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70209 q=memory_registers_m.An[6][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70211 q=memory_registers_m.An[6][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70213 q=memory_registers_m.An[6][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70215 q=memory_registers_m.An[6][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70217 q=memory_registers_m.An[6][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70219 q=memory_registers_m.An[6][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70221 q=memory_registers_m.An[6][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70223 q=memory_registers_m.An[6][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70225 q=memory_registers_m.An[6][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70227 q=memory_registers_m.An[6][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70229 q=memory_registers_m.An[6][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70231 q=memory_registers_m.An[6][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70233 q=memory_registers_m.An[6][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70235 q=memory_registers_m.An[6][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70237 q=memory_registers_m.An[6][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70239 q=memory_registers_m.An[6][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70241 q=memory_registers_m.An[6][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70243 q=memory_registers_m.An[6][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70245 q=memory_registers_m.An[6][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70247 q=memory_registers_m.An[6][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70249 q=memory_registers_m.An[6][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70251 q=memory_registers_m.An[6][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70253 q=memory_registers_m.An[6][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70255 q=memory_registers_m.An[6][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70257 q=memory_registers_m.An[6][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70259 q=memory_registers_m.micro_data[41]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70261 q=memory_registers_m.micro_data[52]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70263 q=memory_registers_m.micro_data[59]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70265 q=memory_registers_m.Dn[7][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70267 q=memory_registers_m.Dn[7][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70269 q=memory_registers_m.Dn[7][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70271 q=memory_registers_m.Dn[7][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70273 q=memory_registers_m.Dn[7][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70275 q=memory_registers_m.Dn[7][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70277 q=memory_registers_m.Dn[7][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70279 q=memory_registers_m.Dn[7][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70281 q=memory_registers_m.Dn[2][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70283 q=memory_registers_m.Dn[2][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70285 q=memory_registers_m.Dn[2][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70287 q=memory_registers_m.Dn[2][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70289 q=memory_registers_m.Dn[2][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70291 q=memory_registers_m.Dn[2][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70293 q=memory_registers_m.Dn[2][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70295 q=memory_registers_m.Dn[2][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70297 q=memory_registers_m.Dn[2][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70299 q=memory_registers_m.Dn[2][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70301 q=memory_registers_m.Dn[2][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70303 q=memory_registers_m.Dn[2][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70305 q=memory_registers_m.Dn[2][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70307 q=memory_registers_m.Dn[2][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70309 q=memory_registers_m.Dn[2][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70311 q=memory_registers_m.Dn[2][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70313 q=memory_registers_m.micro_data[45]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70315 q=memory_registers_m.Dn[3][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70317 q=memory_registers_m.Dn[3][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70319 q=memory_registers_m.Dn[3][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70321 q=memory_registers_m.Dn[3][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70323 q=memory_registers_m.Dn[3][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70325 q=memory_registers_m.Dn[3][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70327 q=memory_registers_m.Dn[3][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70329 q=memory_registers_m.Dn[3][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70331 q=memory_registers_m.micro_data[64]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70333 q=memory_registers_m.Dn[5][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70335 q=memory_registers_m.Dn[5][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70337 q=memory_registers_m.Dn[5][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70339 q=memory_registers_m.Dn[5][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70341 q=memory_registers_m.Dn[5][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70343 q=memory_registers_m.Dn[5][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70345 q=memory_registers_m.Dn[5][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70347 q=memory_registers_m.Dn[5][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70349 q=memory_registers_m.Dn[5][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70351 q=memory_registers_m.Dn[5][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70353 q=memory_registers_m.Dn[5][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70355 q=memory_registers_m.Dn[5][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70357 q=memory_registers_m.Dn[5][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70359 q=memory_registers_m.Dn[5][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70361 q=memory_registers_m.Dn[5][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70363 q=memory_registers_m.Dn[5][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70365 q=memory_registers_m.micro_data[71]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70367 q=memory_registers_m.Dn[1][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70369 q=memory_registers_m.Dn[1][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70371 q=memory_registers_m.Dn[1][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70373 q=memory_registers_m.Dn[1][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70375 q=memory_registers_m.Dn[1][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70377 q=memory_registers_m.Dn[1][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70379 q=memory_registers_m.Dn[1][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70381 q=memory_registers_m.Dn[1][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70383 q=memory_registers_m.micro_data[60]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70385 q=memory_registers_m.Dn[2][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70387 q=memory_registers_m.Dn[2][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70389 q=memory_registers_m.Dn[2][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70391 q=memory_registers_m.Dn[2][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70393 q=memory_registers_m.Dn[2][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70395 q=memory_registers_m.Dn[2][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70397 q=memory_registers_m.Dn[2][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70399 q=memory_registers_m.Dn[2][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70401 q=memory_registers_m.Dn[4][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70403 q=memory_registers_m.Dn[4][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70405 q=memory_registers_m.Dn[4][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70407 q=memory_registers_m.Dn[4][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70409 q=memory_registers_m.Dn[4][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70411 q=memory_registers_m.Dn[4][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70413 q=memory_registers_m.Dn[4][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70415 q=memory_registers_m.Dn[4][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70417 q=memory_registers_m.micro_data[28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70419 q=memory_registers_m.Dn[5][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70421 q=memory_registers_m.Dn[5][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70423 q=memory_registers_m.Dn[5][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70425 q=memory_registers_m.Dn[5][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70427 q=memory_registers_m.Dn[5][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70429 q=memory_registers_m.Dn[5][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70431 q=memory_registers_m.Dn[5][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70433 q=memory_registers_m.Dn[5][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70435 q=memory_registers_m.Dn[6][0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70437 q=memory_registers_m.Dn[6][1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70439 q=memory_registers_m.Dn[6][2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70441 q=memory_registers_m.Dn[6][3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70443 q=memory_registers_m.Dn[6][4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70445 q=memory_registers_m.Dn[6][5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70447 q=memory_registers_m.Dn[6][6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70449 q=memory_registers_m.Dn[6][7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70451 q=memory_registers_m.micro_data[50]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70453 q=memory_registers_m.Dn[7][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70455 q=memory_registers_m.Dn[7][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70457 q=memory_registers_m.Dn[7][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70459 q=memory_registers_m.Dn[7][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70461 q=memory_registers_m.Dn[7][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70463 q=memory_registers_m.Dn[7][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70465 q=memory_registers_m.Dn[7][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70467 q=memory_registers_m.Dn[7][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70469 q=memory_registers_m.Dn[3][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70471 q=memory_registers_m.Dn[3][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70473 q=memory_registers_m.Dn[3][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70475 q=memory_registers_m.Dn[3][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70477 q=memory_registers_m.Dn[3][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70479 q=memory_registers_m.Dn[3][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70481 q=memory_registers_m.Dn[3][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70483 q=memory_registers_m.Dn[3][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70485 q=memory_registers_m.Dn[3][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70487 q=memory_registers_m.Dn[3][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70489 q=memory_registers_m.Dn[3][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70491 q=memory_registers_m.Dn[3][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70493 q=memory_registers_m.Dn[3][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70495 q=memory_registers_m.Dn[3][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70497 q=memory_registers_m.Dn[3][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70499 q=memory_registers_m.Dn[3][31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70501 q=memory_registers_m.Dn[3][8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70503 q=memory_registers_m.Dn[3][9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70505 q=memory_registers_m.Dn[3][10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70507 q=memory_registers_m.Dn[3][11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70509 q=memory_registers_m.Dn[3][12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70511 q=memory_registers_m.Dn[3][13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70513 q=memory_registers_m.Dn[3][14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70515 q=memory_registers_m.Dn[3][15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70517 q=memory_registers_m.Dn[4][16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70519 q=memory_registers_m.Dn[4][17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70521 q=memory_registers_m.Dn[4][18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70523 q=memory_registers_m.Dn[4][19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70525 q=memory_registers_m.Dn[4][20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70527 q=memory_registers_m.Dn[4][21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70529 q=memory_registers_m.Dn[4][22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70531 q=memory_registers_m.Dn[4][23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70533 q=memory_registers_m.Dn[4][24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70535 q=memory_registers_m.Dn[4][25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70537 q=memory_registers_m.Dn[4][26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70539 q=memory_registers_m.Dn[4][27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70541 q=memory_registers_m.Dn[4][28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70543 q=memory_registers_m.Dn[4][29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70545 q=memory_registers_m.Dn[4][30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70547 q=memory_registers_m.Dn[4][31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70549 nrst=reset_n q=memory_registers_m.usp[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70551 nrst=reset_n q=memory_registers_m.usp[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70553 nrst=reset_n q=memory_registers_m.usp[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70555 nrst=reset_n q=memory_registers_m.usp[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70557 nrst=reset_n q=memory_registers_m.usp[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70559 nrst=reset_n q=memory_registers_m.usp[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70561 nrst=reset_n q=memory_registers_m.usp[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70563 nrst=reset_n q=memory_registers_m.usp[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70565 nrst=reset_n q=memory_registers_m.usp[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70567 nrst=reset_n q=memory_registers_m.usp[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70569 nrst=reset_n q=memory_registers_m.usp[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70571 nrst=reset_n q=memory_registers_m.usp[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70573 nrst=reset_n q=memory_registers_m.usp[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70575 nrst=reset_n q=memory_registers_m.usp[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70577 nrst=reset_n q=memory_registers_m.usp[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70579 nrst=reset_n q=memory_registers_m.usp[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70581 nrst=reset_n q=memory_registers_m.usp[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70583 nrst=reset_n q=memory_registers_m.usp[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70585 nrst=reset_n q=memory_registers_m.usp[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70587 nrst=reset_n q=memory_registers_m.usp[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70589 nrst=reset_n q=memory_registers_m.usp[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70591 nrst=reset_n q=memory_registers_m.usp[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70593 nrst=reset_n q=memory_registers_m.usp[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70595 nrst=reset_n q=memory_registers_m.usp[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70597 nrst=reset_n q=memory_registers_m.usp[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70599 nrst=reset_n q=memory_registers_m.usp[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70601 nrst=reset_n q=memory_registers_m.usp[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70603 nrst=reset_n q=memory_registers_m.usp[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70605 nrst=reset_n q=memory_registers_m.usp[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70607 nrst=reset_n q=memory_registers_m.usp[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70609 nrst=reset_n q=memory_registers_m.usp[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70611 nrst=reset_n q=memory_registers_m.usp[31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70613 q=memory_registers_m.micro_data[46]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70615 q=memory_registers_m.micro_data[56]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70617 q=memory_registers_m.micro_data[57]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][0] q=memory_registers_m.An_output[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][1] q=memory_registers_m.An_output[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][2] q=memory_registers_m.An_output[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][3] q=memory_registers_m.An_output[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][4] q=memory_registers_m.An_output[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][5] q=memory_registers_m.An_output[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][6] q=memory_registers_m.An_output[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][7] q=memory_registers_m.An_output[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][8] q=memory_registers_m.An_output[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][9] q=memory_registers_m.An_output[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][10] q=memory_registers_m.An_output[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][11] q=memory_registers_m.An_output[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][12] q=memory_registers_m.An_output[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][13] q=memory_registers_m.An_output[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][14] q=memory_registers_m.An_output[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][15] q=memory_registers_m.An_output[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][16] q=memory_registers_m.An_output[16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][17] q=memory_registers_m.An_output[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][18] q=memory_registers_m.An_output[18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][19] q=memory_registers_m.An_output[19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][20] q=memory_registers_m.An_output[20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][21] q=memory_registers_m.An_output[21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][22] q=memory_registers_m.An_output[22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][23] q=memory_registers_m.An_output[23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][24] q=memory_registers_m.An_output[24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][25] q=memory_registers_m.An_output[25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][26] q=memory_registers_m.An_output[26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][27] q=memory_registers_m.An_output[27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][28] q=memory_registers_m.An_output[28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][29] q=memory_registers_m.An_output[29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][30] q=memory_registers_m.An_output[30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$flatten\memory_registers_m.$0\An_output[31:0][31] q=memory_registers_m.An_output[31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70619 q=memory_registers_m.Dn_output[0]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70621 q=memory_registers_m.Dn_output[1]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70623 q=memory_registers_m.Dn_output[2]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70625 q=memory_registers_m.Dn_output[3]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70627 q=memory_registers_m.Dn_output[4]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70629 q=memory_registers_m.Dn_output[5]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70631 q=memory_registers_m.Dn_output[6]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70633 q=memory_registers_m.Dn_output[7]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70635 q=memory_registers_m.Dn_output[8]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70637 q=memory_registers_m.Dn_output[9]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70639 q=memory_registers_m.Dn_output[10]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70641 q=memory_registers_m.Dn_output[11]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70643 q=memory_registers_m.Dn_output[12]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70645 q=memory_registers_m.Dn_output[13]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70647 q=memory_registers_m.Dn_output[14]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70649 q=memory_registers_m.Dn_output[15]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70651 q=memory_registers_m.Dn_output[16]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70653 q=memory_registers_m.Dn_output[17]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70655 q=memory_registers_m.Dn_output[18]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70657 q=memory_registers_m.Dn_output[19]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70659 q=memory_registers_m.Dn_output[20]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70661 q=memory_registers_m.Dn_output[21]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70663 q=memory_registers_m.Dn_output[22]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70665 q=memory_registers_m.Dn_output[23]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70667 q=memory_registers_m.Dn_output[24]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70669 q=memory_registers_m.Dn_output[25]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70671 q=memory_registers_m.Dn_output[26]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70673 q=memory_registers_m.Dn_output[27]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70675 q=memory_registers_m.Dn_output[28]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70677 q=memory_registers_m.Dn_output[29]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70679 q=memory_registers_m.Dn_output[30]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70681 q=memory_registers_m.Dn_output[31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70683 q=memory_registers_m.micro_data[31]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70685 q=memory_registers_m.micro_data[32]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70687 q=memory_registers_m.micro_data[44]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70689 q=memory_registers_m.micro_data[53]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70691 q=memory_registers_m.micro_data[66]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70693 q=memory_registers_m.micro_data[73]
.subckt dff_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70695 q=memory_registers_m.micro_data[54]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70697 nrst=reset_n q=microcode_branch_m.micro_pc_1[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70699 nrst=reset_n q=microcode_branch_m.micro_pc_1[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70701 nrst=reset_n q=microcode_branch_m.micro_pc_1[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70703 nrst=reset_n q=microcode_branch_m.micro_pc_1[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70705 nrst=reset_n q=microcode_branch_m.micro_pc_1[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70707 nrst=reset_n q=microcode_branch_m.micro_pc_1[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70709 nrst=reset_n q=microcode_branch_m.micro_pc_1[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70711 nrst=reset_n q=microcode_branch_m.micro_pc_1[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70713 nrst=reset_n q=microcode_branch_m.micro_pc_1[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70715 nrst=reset_n q=microcode_branch_m.micro_pc_2[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70717 nrst=reset_n q=microcode_branch_m.micro_pc_2[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70719 nrst=reset_n q=microcode_branch_m.micro_pc_2[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70721 nrst=reset_n q=microcode_branch_m.micro_pc_2[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70723 nrst=reset_n q=microcode_branch_m.micro_pc_2[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70725 nrst=reset_n q=microcode_branch_m.micro_pc_2[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70727 nrst=reset_n q=microcode_branch_m.micro_pc_2[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70729 nrst=reset_n q=microcode_branch_m.micro_pc_2[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70731 nrst=reset_n q=microcode_branch_m.micro_pc_2[8]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[0] nrst=reset_n q=microcode_branch_m.micro_pc_0[0]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[1] nrst=reset_n q=microcode_branch_m.micro_pc_0[1]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[2] nrst=reset_n q=microcode_branch_m.micro_pc_0[2]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[3] nrst=reset_n q=microcode_branch_m.micro_pc_0[3]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[4] nrst=reset_n q=microcode_branch_m.micro_pc_0[4]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[5] nrst=reset_n q=microcode_branch_m.micro_pc_0[5]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[6] nrst=reset_n q=microcode_branch_m.micro_pc_0[6]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[7] nrst=reset_n q=microcode_branch_m.micro_pc_0[7]
.subckt dffnr_x1 clk=CLK_I i=memory_registers_m.micro_pc[8] nrst=reset_n q=microcode_branch_m.micro_pc_0[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70733 nrst=reset_n q=microcode_branch_m.micro_pc_3[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70735 nrst=reset_n q=microcode_branch_m.micro_pc_3[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70737 nrst=reset_n q=microcode_branch_m.micro_pc_3[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70739 nrst=reset_n q=microcode_branch_m.micro_pc_3[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70741 nrst=reset_n q=microcode_branch_m.micro_pc_3[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70743 nrst=reset_n q=microcode_branch_m.micro_pc_3[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70745 nrst=reset_n q=microcode_branch_m.micro_pc_3[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70747 nrst=reset_n q=microcode_branch_m.micro_pc_3[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70749 nrst=reset_n q=microcode_branch_m.micro_pc_3[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70751 nrst=reset_n q=registers_m.address[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70753 nrst=reset_n q=registers_m.address[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70755 nrst=reset_n q=registers_m.address[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70757 nrst=reset_n q=registers_m.address[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70759 nrst=reset_n q=registers_m.address[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70761 nrst=reset_n q=registers_m.address[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70763 nrst=reset_n q=registers_m.address[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70765 nrst=reset_n q=registers_m.address[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70767 nrst=reset_n q=registers_m.address[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70769 nrst=reset_n q=registers_m.address[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70771 nrst=reset_n q=registers_m.address[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70773 nrst=reset_n q=registers_m.address[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70775 nrst=reset_n q=registers_m.address[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70777 nrst=reset_n q=registers_m.address[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70779 nrst=reset_n q=registers_m.address[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70781 nrst=reset_n q=registers_m.address[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70783 nrst=reset_n q=registers_m.address[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70785 nrst=reset_n q=registers_m.address[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70787 nrst=reset_n q=registers_m.address[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70789 nrst=reset_n q=registers_m.address[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70791 nrst=reset_n q=registers_m.address[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70793 nrst=reset_n q=registers_m.address[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70795 nrst=reset_n q=registers_m.address[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70797 nrst=reset_n q=registers_m.address[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70799 nrst=reset_n q=registers_m.address[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70801 nrst=reset_n q=registers_m.address[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70803 nrst=reset_n q=registers_m.address[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70805 nrst=reset_n q=registers_m.address[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70807 nrst=reset_n q=registers_m.address[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70809 nrst=reset_n q=registers_m.address[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70811 nrst=reset_n q=registers_m.address[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70817 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70812
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70823 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70818
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70829 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70824
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70835 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70830
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70841 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70836
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70847 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70842
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70853 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70848
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70859 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70854
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70865 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70860
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70871 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70866
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70877 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70872
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70883 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70878
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70889 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70884
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70895 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70890
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70901 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70896
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70907 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70902
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70913 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70908
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70919 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70914
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70925 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70920
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70931 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70926
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70937 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70932
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70943 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70938
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70949 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70944
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70955 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70950
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70961 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70956
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70967 nrst=reset_n q=$auto$ff.cc:721:flip_bits$70962
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70969 nrst=reset_n q=registers_m.pc_valid[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70971 nrst=reset_n q=registers_m.pc_valid[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70973 nrst=reset_n q=registers_m.pc_valid[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70975 nrst=reset_n q=registers_m.pc_valid[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70977 nrst=reset_n q=registers_m.pc_valid[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70979 nrst=reset_n q=registers_m.pc_valid[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70981 nrst=reset_n q=registers_m.pc_valid[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70983 nrst=reset_n q=registers_m.pc_valid[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70985 nrst=reset_n q=registers_m.pc_valid[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70987 nrst=reset_n q=registers_m.pc_valid[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70989 nrst=reset_n q=registers_m.pc_valid[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70991 nrst=reset_n q=registers_m.pc_valid[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70993 nrst=reset_n q=registers_m.pc_valid[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70995 nrst=reset_n q=registers_m.pc_valid[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70997 nrst=reset_n q=registers_m.pc_valid[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$70999 nrst=reset_n q=registers_m.pc_valid[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71001 nrst=reset_n q=registers_m.pc_valid[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71003 nrst=reset_n q=registers_m.pc_valid[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71005 nrst=reset_n q=registers_m.pc_valid[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71007 nrst=reset_n q=registers_m.pc_valid[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71009 nrst=reset_n q=registers_m.pc_valid[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71011 nrst=reset_n q=registers_m.pc_valid[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71013 nrst=reset_n q=registers_m.pc_valid[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71015 nrst=reset_n q=registers_m.pc_valid[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71017 nrst=reset_n q=registers_m.pc_valid[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71019 nrst=reset_n q=registers_m.pc_valid[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71021 nrst=reset_n q=registers_m.pc_valid[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71023 nrst=reset_n q=registers_m.pc_valid[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71025 nrst=reset_n q=registers_m.pc_valid[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71027 nrst=reset_n q=registers_m.pc_valid[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71029 nrst=reset_n q=registers_m.pc_valid[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71031 nrst=reset_n q=registers_m.data_write[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71033 nrst=reset_n q=registers_m.data_write[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71035 nrst=reset_n q=registers_m.data_write[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71037 nrst=reset_n q=registers_m.data_write[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71039 nrst=reset_n q=registers_m.data_write[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71041 nrst=reset_n q=registers_m.data_write[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71043 nrst=reset_n q=registers_m.data_write[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71045 nrst=reset_n q=registers_m.data_write[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71047 nrst=reset_n q=registers_m.data_write[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71049 nrst=reset_n q=registers_m.data_write[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71051 nrst=reset_n q=registers_m.data_write[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71053 nrst=reset_n q=registers_m.data_write[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71055 nrst=reset_n q=registers_m.data_write[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71057 nrst=reset_n q=registers_m.data_write[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71059 nrst=reset_n q=registers_m.data_write[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71061 nrst=reset_n q=registers_m.data_write[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71063 nrst=reset_n q=registers_m.data_write[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71065 nrst=reset_n q=registers_m.data_write[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71067 nrst=reset_n q=registers_m.data_write[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71069 nrst=reset_n q=registers_m.data_write[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71071 nrst=reset_n q=registers_m.data_write[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71073 nrst=reset_n q=registers_m.data_write[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71075 nrst=reset_n q=registers_m.data_write[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71077 nrst=reset_n q=registers_m.data_write[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71079 nrst=reset_n q=registers_m.data_write[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71081 nrst=reset_n q=registers_m.data_write[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71083 nrst=reset_n q=registers_m.data_write[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71085 nrst=reset_n q=registers_m.data_write[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71087 nrst=reset_n q=registers_m.data_write[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71089 nrst=reset_n q=registers_m.data_write[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71091 nrst=reset_n q=registers_m.data_write[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71093 nrst=reset_n q=registers_m.data_write[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71095 nrst=reset_n q=registers_m.do_blocked_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71097 nrst=reset_n q=registers_m.do_write_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71099 nrst=reset_n q=registers_m.do_read_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71101 nrst=reset_n q=registers_m.do_interrupt_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71103 nrst=reset_n q=registers_m.do_reset_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71105 nrst=reset_n q=registers_m.read_modify_write_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71107 nrst=reset_n q=registers_m.instruction_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71109 nrst=reset_n q=registers_m.group_0_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71111 nrst=reset_n q=registers_m.trace_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71113 nrst=reset_n q=registers_m.stop_flag
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71115 nrst=reset_n q=registers_m.index[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71117 nrst=reset_n q=registers_m.index[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71119 nrst=reset_n q=registers_m.index[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71121 nrst=reset_n q=registers_m.index[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71123 nrst=reset_n q=registers_m.index[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71125 nrst=reset_n q=registers_m.index[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71127 nrst=reset_n q=registers_m.index[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71129 nrst=reset_n q=registers_m.index[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71131 nrst=reset_n q=registers_m.index[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71133 nrst=reset_n q=registers_m.index[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71135 nrst=reset_n q=registers_m.index[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71137 nrst=reset_n q=registers_m.index[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71139 nrst=reset_n q=registers_m.index[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71141 nrst=reset_n q=registers_m.index[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71143 nrst=reset_n q=registers_m.index[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71145 nrst=reset_n q=registers_m.index[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71147 nrst=reset_n q=registers_m.index[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71149 nrst=reset_n q=registers_m.index[17]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71151 nrst=reset_n q=registers_m.index[18]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71153 nrst=reset_n q=registers_m.index[19]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71155 nrst=reset_n q=registers_m.index[20]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71157 nrst=reset_n q=registers_m.index[21]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71159 nrst=reset_n q=registers_m.index[22]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71161 nrst=reset_n q=registers_m.index[23]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71163 nrst=reset_n q=registers_m.index[24]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71165 nrst=reset_n q=registers_m.index[25]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71167 nrst=reset_n q=registers_m.index[26]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71169 nrst=reset_n q=registers_m.index[27]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71171 nrst=reset_n q=registers_m.index[28]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71173 nrst=reset_n q=registers_m.index[29]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71175 nrst=reset_n q=registers_m.index[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71177 nrst=reset_n q=registers_m.index[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71179 nrst=reset_n q=registers_m.offset[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71181 nrst=reset_n q=registers_m.offset[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71183 nrst=reset_n q=registers_m.offset[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71185 nrst=reset_n q=registers_m.offset[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71187 nrst=reset_n q=registers_m.offset[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71189 nrst=reset_n q=registers_m.offset[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71191 nrst=reset_n q=registers_m.offset[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71193 nrst=reset_n q=registers_m.offset[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71195 nrst=reset_n q=registers_m.offset[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71197 nrst=reset_n q=registers_m.offset[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71199 nrst=reset_n q=registers_m.offset[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71201 nrst=reset_n q=registers_m.offset[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71203 nrst=reset_n q=registers_m.offset[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71205 nrst=reset_n q=registers_m.offset[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71207 nrst=reset_n q=registers_m.offset[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71209 nrst=reset_n q=registers_m.offset[30]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71211 nrst=reset_n q=registers_m.trap[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71213 nrst=reset_n q=registers_m.trap[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71215 nrst=reset_n q=registers_m.trap[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71217 nrst=reset_n q=registers_m.trap[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71219 nrst=reset_n q=registers_m.trap[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71221 nrst=reset_n q=registers_m.trap[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71223 nrst=reset_n q=registers_m.trap[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71225 nrst=reset_n q=registers_m.trap[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71227 nrst=reset_n q=registers_m.decoder_alu_reg[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71229 nrst=reset_n q=registers_m.decoder_alu_reg[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71231 nrst=reset_n q=registers_m.decoder_alu_reg[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71233 nrst=reset_n q=registers_m.decoder_alu_reg[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71235 nrst=reset_n q=registers_m.decoder_alu_reg[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71237 nrst=reset_n q=registers_m.decoder_alu_reg[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71239 nrst=reset_n q=registers_m.decoder_alu_reg[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71241 nrst=reset_n q=registers_m.decoder_alu_reg[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71243 nrst=reset_n q=registers_m.decoder_alu_reg[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71245 nrst=reset_n q=registers_m.decoder_alu_reg[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71247 nrst=reset_n q=registers_m.decoder_alu_reg[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71249 nrst=reset_n q=registers_m.decoder_alu_reg[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71251 nrst=reset_n q=registers_m.decoder_alu_reg[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71253 nrst=reset_n q=registers_m.decoder_alu_reg[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71255 nrst=reset_n q=registers_m.decoder_alu_reg[16]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71257 nrst=reset_n q=registers_m.ir[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71259 nrst=reset_n q=registers_m.ir[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71261 nrst=reset_n q=registers_m.ir[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71263 nrst=reset_n q=registers_m.ir[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71265 nrst=reset_n q=registers_m.ir[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71267 nrst=reset_n q=registers_m.ir[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71269 nrst=reset_n q=registers_m.ir[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71271 nrst=reset_n q=registers_m.ir[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71273 nrst=reset_n q=registers_m.ir[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71275 nrst=reset_n q=registers_m.ir[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71277 nrst=reset_n q=registers_m.ir[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71279 nrst=reset_n q=registers_m.ir[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71281 nrst=reset_n q=registers_m.ir[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71283 nrst=reset_n q=registers_m.ir[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71285 nrst=reset_n q=registers_m.ir[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71287 nrst=reset_n q=registers_m.ir[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71289 nrst=reset_n q=registers_m.movem_reg[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71291 nrst=reset_n q=registers_m.movem_reg[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71293 nrst=reset_n q=registers_m.movem_reg[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71295 nrst=reset_n q=registers_m.movem_reg[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71297 nrst=reset_n q=registers_m.movem_reg[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71299 nrst=reset_n q=registers_m.movem_reg[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71301 nrst=reset_n q=registers_m.movem_reg[6]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71303 nrst=reset_n q=registers_m.movem_reg[7]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71305 nrst=reset_n q=registers_m.movem_reg[8]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71307 nrst=reset_n q=registers_m.movem_reg[9]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71309 nrst=reset_n q=registers_m.movem_reg[10]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71311 nrst=reset_n q=registers_m.movem_reg[11]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71313 nrst=reset_n q=registers_m.movem_reg[12]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71315 nrst=reset_n q=registers_m.movem_reg[13]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71317 nrst=reset_n q=registers_m.movem_reg[14]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71319 nrst=reset_n q=registers_m.movem_reg[15]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71321 nrst=reset_n q=registers_m.movem_loop[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71323 nrst=reset_n q=registers_m.movem_loop[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71325 nrst=reset_n q=registers_m.movem_loop[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71327 nrst=reset_n q=registers_m.movem_loop[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71329 nrst=reset_n q=registers_m.movem_loop[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71331 nrst=reset_n q=registers_m.movem_modreg[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71333 nrst=reset_n q=registers_m.movem_modreg[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71335 nrst=reset_n q=registers_m.movem_modreg[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71337 nrst=reset_n q=registers_m.movem_modreg[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71339 nrst=reset_n q=registers_m.movem_modreg[4]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71341 nrst=reset_n q=registers_m.movem_modreg[5]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71343 nrst=reset_n q=registers_m.address_type
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71349 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71344
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71355 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71350
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71361 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71356
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71367 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71362
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71373 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71368
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71379 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71374
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71385 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71380
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71391 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71386
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71397 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71392
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71403 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71398
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71409 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71404
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71415 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71410
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71421 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71416
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71427 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71422
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71433 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71428
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71439 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71434
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71445 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71440
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71451 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71446
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71457 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71452
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71463 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71458
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71469 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71464
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71475 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71470
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71481 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71476
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71487 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71482
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71493 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71488
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71499 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71494
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71505 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71500
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71511 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71506
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71517 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71512
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71523 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71518
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71529 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71524
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71535 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71530
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71541 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71536
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71547 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71542
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71553 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71548
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71559 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71554
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71565 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71560
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71571 nrst=reset_n q=$auto$ff.cc:721:flip_bits$71566
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71573 nrst=reset_n q=registers_m.ea_type[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71575 nrst=reset_n q=registers_m.ea_type[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71577 nrst=reset_n q=registers_m.ea_type[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71579 nrst=reset_n q=registers_m.ea_type[3]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71581 nrst=reset_n q=registers_m.ea_mod[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71583 nrst=reset_n q=registers_m.ea_mod[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71585 nrst=reset_n q=registers_m.ea_mod[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71587 nrst=reset_n q=registers_m.ea_reg[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71589 nrst=reset_n q=registers_m.ea_reg[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71591 nrst=reset_n q=registers_m.ea_reg[2]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[0] nrst=reset_n q=registers_m.pc[0]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[1] nrst=reset_n q=registers_m.pc[1]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[2] nrst=reset_n q=registers_m.pc[2]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[3] nrst=reset_n q=registers_m.pc[3]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[4] nrst=reset_n q=registers_m.pc[4]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[5] nrst=reset_n q=registers_m.pc[5]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[6] nrst=reset_n q=registers_m.pc[6]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[7] nrst=reset_n q=registers_m.pc[7]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[8] nrst=reset_n q=registers_m.pc[8]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[9] nrst=reset_n q=registers_m.pc[9]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[10] nrst=reset_n q=registers_m.pc[10]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[11] nrst=reset_n q=registers_m.pc[11]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[12] nrst=reset_n q=registers_m.pc[12]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[13] nrst=reset_n q=registers_m.pc[13]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[14] nrst=reset_n q=registers_m.pc[14]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[15] nrst=reset_n q=registers_m.pc[15]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[16] nrst=reset_n q=registers_m.pc[16]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[17] nrst=reset_n q=registers_m.pc[17]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[18] nrst=reset_n q=registers_m.pc[18]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[19] nrst=reset_n q=registers_m.pc[19]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[20] nrst=reset_n q=registers_m.pc[20]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[21] nrst=reset_n q=registers_m.pc[21]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[22] nrst=reset_n q=registers_m.pc[22]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[23] nrst=reset_n q=registers_m.pc[23]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[24] nrst=reset_n q=registers_m.pc[24]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[25] nrst=reset_n q=registers_m.pc[25]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[26] nrst=reset_n q=registers_m.pc[26]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[27] nrst=reset_n q=registers_m.pc[27]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[28] nrst=reset_n q=registers_m.pc[28]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[29] nrst=reset_n q=registers_m.pc[29]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[30] nrst=reset_n q=registers_m.pc[30]
.subckt dffnr_x1 clk=CLK_I i=registers_m.pc_next[31] nrst=reset_n q=registers_m.pc[31]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71593 nrst=reset_n q=registers_m.size[0]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71595 nrst=reset_n q=registers_m.size[1]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71597 nrst=reset_n q=registers_m.size[2]
.subckt dffnr_x1 clk=CLK_I i=$abc$71600$auto$rtlil.cc:3381:MuxGate$71599 nrst=reset_n q=registers_m.address[0]
.names bus_control_m.ADR_O[2] ADR_O[2]
1 1
.names bus_control_m.ADR_O[3] ADR_O[3]
1 1
.names bus_control_m.ADR_O[4] ADR_O[4]
1 1
.names bus_control_m.ADR_O[5] ADR_O[5]
1 1
.names bus_control_m.ADR_O[6] ADR_O[6]
1 1
.names bus_control_m.ADR_O[7] ADR_O[7]
1 1
.names bus_control_m.ADR_O[8] ADR_O[8]
1 1
.names bus_control_m.ADR_O[9] ADR_O[9]
1 1
.names bus_control_m.ADR_O[10] ADR_O[10]
1 1
.names bus_control_m.ADR_O[11] ADR_O[11]
1 1
.names bus_control_m.ADR_O[12] ADR_O[12]
1 1
.names bus_control_m.ADR_O[13] ADR_O[13]
1 1
.names bus_control_m.ADR_O[14] ADR_O[14]
1 1
.names bus_control_m.ADR_O[15] ADR_O[15]
1 1
.names bus_control_m.ADR_O[16] ADR_O[16]
1 1
.names bus_control_m.ADR_O[17] ADR_O[17]
1 1
.names bus_control_m.ADR_O[18] ADR_O[18]
1 1
.names bus_control_m.ADR_O[19] ADR_O[19]
1 1
.names bus_control_m.ADR_O[20] ADR_O[20]
1 1
.names bus_control_m.ADR_O[21] ADR_O[21]
1 1
.names bus_control_m.ADR_O[22] ADR_O[22]
1 1
.names bus_control_m.ADR_O[23] ADR_O[23]
1 1
.names bus_control_m.ADR_O[24] ADR_O[24]
1 1
.names bus_control_m.ADR_O[25] ADR_O[25]
1 1
.names bus_control_m.ADR_O[26] ADR_O[26]
1 1
.names bus_control_m.ADR_O[27] ADR_O[27]
1 1
.names bus_control_m.ADR_O[28] ADR_O[28]
1 1
.names bus_control_m.ADR_O[29] ADR_O[29]
1 1
.names bus_control_m.ADR_O[30] ADR_O[30]
1 1
.names bus_control_m.ADR_O[31] ADR_O[31]
1 1
.names memory_registers_m.An_output[0] An_output[0]
1 1
.names memory_registers_m.An_output[1] An_output[1]
1 1
.names memory_registers_m.An_output[2] An_output[2]
1 1
.names memory_registers_m.An_output[3] An_output[3]
1 1
.names memory_registers_m.An_output[4] An_output[4]
1 1
.names memory_registers_m.An_output[5] An_output[5]
1 1
.names memory_registers_m.An_output[6] An_output[6]
1 1
.names memory_registers_m.An_output[7] An_output[7]
1 1
.names memory_registers_m.An_output[8] An_output[8]
1 1
.names memory_registers_m.An_output[9] An_output[9]
1 1
.names memory_registers_m.An_output[10] An_output[10]
1 1
.names memory_registers_m.An_output[11] An_output[11]
1 1
.names memory_registers_m.An_output[12] An_output[12]
1 1
.names memory_registers_m.An_output[13] An_output[13]
1 1
.names memory_registers_m.An_output[14] An_output[14]
1 1
.names memory_registers_m.An_output[15] An_output[15]
1 1
.names memory_registers_m.An_output[16] An_output[16]
1 1
.names memory_registers_m.An_output[17] An_output[17]
1 1
.names memory_registers_m.An_output[18] An_output[18]
1 1
.names memory_registers_m.An_output[19] An_output[19]
1 1
.names memory_registers_m.An_output[20] An_output[20]
1 1
.names memory_registers_m.An_output[21] An_output[21]
1 1
.names memory_registers_m.An_output[22] An_output[22]
1 1
.names memory_registers_m.An_output[23] An_output[23]
1 1
.names memory_registers_m.An_output[24] An_output[24]
1 1
.names memory_registers_m.An_output[25] An_output[25]
1 1
.names memory_registers_m.An_output[26] An_output[26]
1 1
.names memory_registers_m.An_output[27] An_output[27]
1 1
.names memory_registers_m.An_output[28] An_output[28]
1 1
.names memory_registers_m.An_output[29] An_output[29]
1 1
.names memory_registers_m.An_output[30] An_output[30]
1 1
.names memory_registers_m.An_output[31] An_output[31]
1 1
.names bus_control_m.BLK_O BLK_O
1 1
.names $false BTE_O[0]
1 1
.names $false BTE_O[1]
1 1
.names bus_control_m.CTI_O[0] CTI_O[0]
1 1
.names bus_control_m.CTI_O[1] CTI_O[1]
1 1
.names bus_control_m.CTI_O[2] CTI_O[2]
1 1
.names bus_control_m.CYC_O CYC_O
1 1
.names bus_control_m.DAT_O[0] DAT_O[0]
1 1
.names bus_control_m.DAT_O[1] DAT_O[1]
1 1
.names bus_control_m.DAT_O[2] DAT_O[2]
1 1
.names bus_control_m.DAT_O[3] DAT_O[3]
1 1
.names bus_control_m.DAT_O[4] DAT_O[4]
1 1
.names bus_control_m.DAT_O[5] DAT_O[5]
1 1
.names bus_control_m.DAT_O[6] DAT_O[6]
1 1
.names bus_control_m.DAT_O[7] DAT_O[7]
1 1
.names bus_control_m.DAT_O[8] DAT_O[8]
1 1
.names bus_control_m.DAT_O[9] DAT_O[9]
1 1
.names bus_control_m.DAT_O[10] DAT_O[10]
1 1
.names bus_control_m.DAT_O[11] DAT_O[11]
1 1
.names bus_control_m.DAT_O[12] DAT_O[12]
1 1
.names bus_control_m.DAT_O[13] DAT_O[13]
1 1
.names bus_control_m.DAT_O[14] DAT_O[14]
1 1
.names bus_control_m.DAT_O[15] DAT_O[15]
1 1
.names bus_control_m.DAT_O[16] DAT_O[16]
1 1
.names bus_control_m.DAT_O[17] DAT_O[17]
1 1
.names bus_control_m.DAT_O[18] DAT_O[18]
1 1
.names bus_control_m.DAT_O[19] DAT_O[19]
1 1
.names bus_control_m.DAT_O[20] DAT_O[20]
1 1
.names bus_control_m.DAT_O[21] DAT_O[21]
1 1
.names bus_control_m.DAT_O[22] DAT_O[22]
1 1
.names bus_control_m.DAT_O[23] DAT_O[23]
1 1
.names bus_control_m.DAT_O[24] DAT_O[24]
1 1
.names bus_control_m.DAT_O[25] DAT_O[25]
1 1
.names bus_control_m.DAT_O[26] DAT_O[26]
1 1
.names bus_control_m.DAT_O[27] DAT_O[27]
1 1
.names bus_control_m.DAT_O[28] DAT_O[28]
1 1
.names bus_control_m.DAT_O[29] DAT_O[29]
1 1
.names bus_control_m.DAT_O[30] DAT_O[30]
1 1
.names bus_control_m.DAT_O[31] DAT_O[31]
1 1
.names memory_registers_m.Dn_output[0] Dn_output[0]
1 1
.names memory_registers_m.Dn_output[1] Dn_output[1]
1 1
.names memory_registers_m.Dn_output[2] Dn_output[2]
1 1
.names memory_registers_m.Dn_output[3] Dn_output[3]
1 1
.names memory_registers_m.Dn_output[4] Dn_output[4]
1 1
.names memory_registers_m.Dn_output[5] Dn_output[5]
1 1
.names memory_registers_m.Dn_output[6] Dn_output[6]
1 1
.names memory_registers_m.Dn_output[7] Dn_output[7]
1 1
.names memory_registers_m.Dn_output[8] Dn_output[8]
1 1
.names memory_registers_m.Dn_output[9] Dn_output[9]
1 1
.names memory_registers_m.Dn_output[10] Dn_output[10]
1 1
.names memory_registers_m.Dn_output[11] Dn_output[11]
1 1
.names memory_registers_m.Dn_output[12] Dn_output[12]
1 1
.names memory_registers_m.Dn_output[13] Dn_output[13]
1 1
.names memory_registers_m.Dn_output[14] Dn_output[14]
1 1
.names memory_registers_m.Dn_output[15] Dn_output[15]
1 1
.names memory_registers_m.Dn_output[16] Dn_output[16]
1 1
.names memory_registers_m.Dn_output[17] Dn_output[17]
1 1
.names memory_registers_m.Dn_output[18] Dn_output[18]
1 1
.names memory_registers_m.Dn_output[19] Dn_output[19]
1 1
.names memory_registers_m.Dn_output[20] Dn_output[20]
1 1
.names memory_registers_m.Dn_output[21] Dn_output[21]
1 1
.names memory_registers_m.Dn_output[22] Dn_output[22]
1 1
.names memory_registers_m.Dn_output[23] Dn_output[23]
1 1
.names memory_registers_m.Dn_output[24] Dn_output[24]
1 1
.names memory_registers_m.Dn_output[25] Dn_output[25]
1 1
.names memory_registers_m.Dn_output[26] Dn_output[26]
1 1
.names memory_registers_m.Dn_output[27] Dn_output[27]
1 1
.names memory_registers_m.Dn_output[28] Dn_output[28]
1 1
.names memory_registers_m.Dn_output[29] Dn_output[29]
1 1
.names memory_registers_m.Dn_output[30] Dn_output[30]
1 1
.names memory_registers_m.Dn_output[31] Dn_output[31]
1 1
.names bus_control_m.RMW_O RMW_O
1 1
.names bus_control_m.SEL_O[0] SEL_O[0]
1 1
.names bus_control_m.SEL_O[1] SEL_O[1]
1 1
.names bus_control_m.SEL_O[2] SEL_O[2]
1 1
.names bus_control_m.SEL_O[3] SEL_O[3]
1 1
.names bus_control_m.SGL_O SGL_O
1 1
.names bus_control_m.STB_O STB_O
1 1
.names bus_control_m.WE_O WE_O
1 1
.names registers_m.address[0] address[0]
1 1
.names registers_m.address[1] address[1]
1 1
.names registers_m.address[2] address[2]
1 1
.names registers_m.address[3] address[3]
1 1
.names registers_m.address[4] address[4]
1 1
.names registers_m.address[5] address[5]
1 1
.names registers_m.address[6] address[6]
1 1
.names registers_m.address[7] address[7]
1 1
.names registers_m.address[8] address[8]
1 1
.names registers_m.address[9] address[9]
1 1
.names registers_m.address[10] address[10]
1 1
.names registers_m.address[11] address[11]
1 1
.names registers_m.address[12] address[12]
1 1
.names registers_m.address[13] address[13]
1 1
.names registers_m.address[14] address[14]
1 1
.names registers_m.address[15] address[15]
1 1
.names registers_m.address[16] address[16]
1 1
.names registers_m.address[17] address[17]
1 1
.names registers_m.address[18] address[18]
1 1
.names registers_m.address[19] address[19]
1 1
.names registers_m.address[20] address[20]
1 1
.names registers_m.address[21] address[21]
1 1
.names registers_m.address[22] address[22]
1 1
.names registers_m.address[23] address[23]
1 1
.names registers_m.address[24] address[24]
1 1
.names registers_m.address[25] address[25]
1 1
.names registers_m.address[26] address[26]
1 1
.names registers_m.address[27] address[27]
1 1
.names registers_m.address[28] address[28]
1 1
.names registers_m.address[29] address[29]
1 1
.names registers_m.address[30] address[30]
1 1
.names registers_m.address[31] address[31]
1 1
.names registers_m.address_type address_type
1 1
.names registers_m.address[0] alu_m.address[0]
1 1
.names registers_m.address[1] alu_m.address[1]
1 1
.names registers_m.address[2] alu_m.address[2]
1 1
.names registers_m.address[3] alu_m.address[3]
1 1
.names registers_m.address[4] alu_m.address[4]
1 1
.names registers_m.address[5] alu_m.address[5]
1 1
.names registers_m.address[6] alu_m.address[6]
1 1
.names registers_m.address[7] alu_m.address[7]
1 1
.names registers_m.address[8] alu_m.address[8]
1 1
.names registers_m.address[9] alu_m.address[9]
1 1
.names registers_m.address[10] alu_m.address[10]
1 1
.names registers_m.address[11] alu_m.address[11]
1 1
.names registers_m.address[12] alu_m.address[12]
1 1
.names registers_m.address[13] alu_m.address[13]
1 1
.names registers_m.address[14] alu_m.address[14]
1 1
.names registers_m.address[15] alu_m.address[15]
1 1
.names registers_m.address[16] alu_m.address[16]
1 1
.names registers_m.address[17] alu_m.address[17]
1 1
.names registers_m.address[18] alu_m.address[18]
1 1
.names registers_m.address[19] alu_m.address[19]
1 1
.names registers_m.address[20] alu_m.address[20]
1 1
.names registers_m.address[21] alu_m.address[21]
1 1
.names registers_m.address[22] alu_m.address[22]
1 1
.names registers_m.address[23] alu_m.address[23]
1 1
.names registers_m.address[24] alu_m.address[24]
1 1
.names registers_m.address[25] alu_m.address[25]
1 1
.names registers_m.address[26] alu_m.address[26]
1 1
.names registers_m.address[27] alu_m.address[27]
1 1
.names registers_m.address[28] alu_m.address[28]
1 1
.names registers_m.address[29] alu_m.address[29]
1 1
.names registers_m.address[30] alu_m.address[30]
1 1
.names registers_m.address[31] alu_m.address[31]
1 1
.names memory_registers_m.micro_data[75] alu_m.alu_control[0]
1 1
.names memory_registers_m.micro_data[76] alu_m.alu_control[1]
1 1
.names memory_registers_m.micro_data[77] alu_m.alu_control[2]
1 1
.names memory_registers_m.micro_data[78] alu_m.alu_control[3]
1 1
.names memory_registers_m.micro_data[79] alu_m.alu_control[4]
1 1
.names CLK_I alu_m.clock
1 1
.names registers_m.decoder_alu_reg[0] alu_m.decoder_alu_reg[0]
1 1
.names registers_m.decoder_alu_reg[1] alu_m.decoder_alu_reg[1]
1 1
.names registers_m.decoder_alu_reg[2] alu_m.decoder_alu_reg[2]
1 1
.names registers_m.decoder_alu_reg[3] alu_m.decoder_alu_reg[3]
1 1
.names registers_m.decoder_alu_reg[4] alu_m.decoder_alu_reg[4]
1 1
.names registers_m.decoder_alu_reg[5] alu_m.decoder_alu_reg[5]
1 1
.names registers_m.decoder_alu_reg[6] alu_m.decoder_alu_reg[6]
1 1
.names registers_m.decoder_alu_reg[8] alu_m.decoder_alu_reg[8]
1 1
.names registers_m.decoder_alu_reg[9] alu_m.decoder_alu_reg[9]
1 1
.names registers_m.decoder_alu_reg[10] alu_m.decoder_alu_reg[10]
1 1
.names registers_m.decoder_alu_reg[11] alu_m.decoder_alu_reg[11]
1 1
.names registers_m.decoder_alu_reg[12] alu_m.decoder_alu_reg[12]
1 1
.names registers_m.decoder_alu_reg[14] alu_m.decoder_alu_reg[14]
1 1
.names registers_m.decoder_alu_reg[15] alu_m.decoder_alu_reg[15]
1 1
.names registers_m.decoder_alu_reg[16] alu_m.decoder_alu_reg[16]
1 1
.names alu_m.quotient[0] alu_m.div_quotient[0]
1 1
.names alu_m.dividend[0] alu_m.div_remainder[0]
1 1
.names bus_control_m.interrupt_mask_o[0] alu_m.interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] alu_m.interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] alu_m.interrupt_mask[2]
1 1
.names registers_m.ir[0] alu_m.ir[0]
1 1
.names registers_m.ir[1] alu_m.ir[1]
1 1
.names registers_m.ir[2] alu_m.ir[2]
1 1
.names registers_m.ir[3] alu_m.ir[3]
1 1
.names registers_m.ir[4] alu_m.ir[4]
1 1
.names registers_m.ir[5] alu_m.ir[5]
1 1
.names registers_m.ir[6] alu_m.ir[6]
1 1
.names registers_m.ir[7] alu_m.ir[7]
1 1
.names registers_m.ir[8] alu_m.ir[8]
1 1
.names registers_m.ir[9] alu_m.ir[9]
1 1
.names registers_m.ir[10] alu_m.ir[10]
1 1
.names registers_m.ir[11] alu_m.ir[11]
1 1
.names registers_m.ir[12] alu_m.ir[12]
1 1
.names registers_m.ir[13] alu_m.ir[13]
1 1
.names registers_m.ir[14] alu_m.ir[14]
1 1
.names registers_m.ir[15] alu_m.ir[15]
1 1
.names CLK_I alu_m.muls.clock
1 1
.names registers_m.operand1[0] alu_m.muls.dataa[0]
1 1
.names registers_m.operand1[1] alu_m.muls.dataa[1]
1 1
.names registers_m.operand1[2] alu_m.muls.dataa[2]
1 1
.names registers_m.operand1[3] alu_m.muls.dataa[3]
1 1
.names registers_m.operand1[4] alu_m.muls.dataa[4]
1 1
.names registers_m.operand1[5] alu_m.muls.dataa[5]
1 1
.names registers_m.operand1[6] alu_m.muls.dataa[6]
1 1
.names registers_m.operand1[7] alu_m.muls.dataa[7]
1 1
.names registers_m.operand1[8] alu_m.muls.dataa[8]
1 1
.names registers_m.operand1[9] alu_m.muls.dataa[9]
1 1
.names registers_m.operand1[10] alu_m.muls.dataa[10]
1 1
.names registers_m.operand1[11] alu_m.muls.dataa[11]
1 1
.names registers_m.operand1[12] alu_m.muls.dataa[12]
1 1
.names registers_m.operand1[13] alu_m.muls.dataa[13]
1 1
.names registers_m.operand1[14] alu_m.muls.dataa[14]
1 1
.names registers_m.operand1[15] alu_m.muls.dataa[15]
1 1
.names registers_m.operand2[0] alu_m.muls.datab[0]
1 1
.names registers_m.operand2[1] alu_m.muls.datab[1]
1 1
.names registers_m.operand2[2] alu_m.muls.datab[2]
1 1
.names registers_m.operand2[3] alu_m.muls.datab[3]
1 1
.names registers_m.operand2[4] alu_m.muls.datab[4]
1 1
.names registers_m.operand2[5] alu_m.muls.datab[5]
1 1
.names registers_m.operand2[6] alu_m.muls.datab[6]
1 1
.names registers_m.operand2[7] alu_m.muls.datab[7]
1 1
.names registers_m.operand2[8] alu_m.muls.datab[8]
1 1
.names registers_m.operand2[9] alu_m.muls.datab[9]
1 1
.names registers_m.operand2[10] alu_m.muls.datab[10]
1 1
.names registers_m.operand2[11] alu_m.muls.datab[11]
1 1
.names registers_m.operand2[12] alu_m.muls.datab[12]
1 1
.names registers_m.operand2[13] alu_m.muls.datab[13]
1 1
.names registers_m.operand2[14] alu_m.muls.datab[14]
1 1
.names registers_m.operand2[15] alu_m.muls.datab[15]
1 1
.names registers_m.ir[8] alu_m.mult_div_sign
1 1
.names registers_m.operand1[0] alu_m.operand1[0]
1 1
.names registers_m.operand1[1] alu_m.operand1[1]
1 1
.names registers_m.operand1[2] alu_m.operand1[2]
1 1
.names registers_m.operand1[3] alu_m.operand1[3]
1 1
.names registers_m.operand1[4] alu_m.operand1[4]
1 1
.names registers_m.operand1[5] alu_m.operand1[5]
1 1
.names registers_m.operand1[6] alu_m.operand1[6]
1 1
.names registers_m.operand1[7] alu_m.operand1[7]
1 1
.names registers_m.operand1[8] alu_m.operand1[8]
1 1
.names registers_m.operand1[9] alu_m.operand1[9]
1 1
.names registers_m.operand1[10] alu_m.operand1[10]
1 1
.names registers_m.operand1[11] alu_m.operand1[11]
1 1
.names registers_m.operand1[12] alu_m.operand1[12]
1 1
.names registers_m.operand1[13] alu_m.operand1[13]
1 1
.names registers_m.operand1[14] alu_m.operand1[14]
1 1
.names registers_m.operand1[15] alu_m.operand1[15]
1 1
.names registers_m.operand2[0] alu_m.operand2[0]
1 1
.names registers_m.operand2[1] alu_m.operand2[1]
1 1
.names registers_m.operand2[2] alu_m.operand2[2]
1 1
.names registers_m.operand2[3] alu_m.operand2[3]
1 1
.names registers_m.operand2[4] alu_m.operand2[4]
1 1
.names registers_m.operand2[5] alu_m.operand2[5]
1 1
.names registers_m.operand2[6] alu_m.operand2[6]
1 1
.names registers_m.operand2[7] alu_m.operand2[7]
1 1
.names registers_m.operand2[8] alu_m.operand2[8]
1 1
.names registers_m.operand2[9] alu_m.operand2[9]
1 1
.names registers_m.operand2[10] alu_m.operand2[10]
1 1
.names registers_m.operand2[11] alu_m.operand2[11]
1 1
.names registers_m.operand2[12] alu_m.operand2[12]
1 1
.names registers_m.operand2[13] alu_m.operand2[13]
1 1
.names registers_m.operand2[14] alu_m.operand2[14]
1 1
.names registers_m.operand2[15] alu_m.operand2[15]
1 1
.names reset_n alu_m.reset_n
1 1
.names alu_m.result[8] alu_m.result_ABCD2[0]
1 1
.names alu_m.result[9] alu_m.result_ABCD2[1]
1 1
.names alu_m.result[10] alu_m.result_ABCD2[2]
1 1
.names alu_m.result[11] alu_m.result_ABCD2[3]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2[4]
1 1
.names alu_m.result_ABCD2[15] alu_m.result_ABCD2[5]
1 1
.names alu_m.result_ABCD2[16] alu_m.result_ABCD2[6]
1 1
.names alu_m.result_ABCD2[17] alu_m.result_ABCD2[7]
1 1
.names alu_m.result[8] alu_m.result_ABCD2[8]
1 1
.names alu_m.result[9] alu_m.result_ABCD2[9]
1 1
.names alu_m.result[10] alu_m.result_ABCD2[10]
1 1
.names alu_m.result[11] alu_m.result_ABCD2[11]
1 1
.names alu_m.result[12] alu_m.result_ABCD2[12]
1 1
.names alu_m.result[13] alu_m.result_ABCD2[13]
1 1
.names alu_m.result[20] alu_m.result_ABCD2[20]
1 1
.names alu_m.result[21] alu_m.result_ABCD2[21]
1 1
.names alu_m.result[22] alu_m.result_ABCD2[22]
1 1
.names alu_m.result[23] alu_m.result_ABCD2[23]
1 1
.names alu_m.result[24] alu_m.result_ABCD2[24]
1 1
.names alu_m.result[25] alu_m.result_ABCD2[25]
1 1
.names alu_m.result[26] alu_m.result_ABCD2[26]
1 1
.names alu_m.result[27] alu_m.result_ABCD2[27]
1 1
.names alu_m.result[28] alu_m.result_ABCD2[28]
1 1
.names alu_m.result[29] alu_m.result_ABCD2[29]
1 1
.names alu_m.result[30] alu_m.result_ABCD2[30]
1 1
.names alu_m.result[31] alu_m.result_ABCD2[31]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2_19_14a[0]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2_19_14b[0]
1 1
.names alu_m.result_ABCD2[15] alu_m.result_ABCD2_19_14b[1]
1 1
.names alu_m.result_ABCD2[16] alu_m.result_ABCD2_19_14b[2]
1 1
.names alu_m.result_ABCD2[17] alu_m.result_ABCD2_19_14b[3]
1 1
.names alu_m.result_ABCD2[18] alu_m.result_ABCD2_19_14b[4]
1 1
.names alu_m.result_ABCD2[19] alu_m.result_ABCD2_19_14b[5]
1 1
.names alu_m.result[8] alu_m.result_ABCD2_3_0[0]
1 1
.names alu_m.result[9] alu_m.result_ABCD2_3_0[1]
1 1
.names alu_m.result[10] alu_m.result_ABCD2_3_0[2]
1 1
.names alu_m.result[11] alu_m.result_ABCD2_3_0[3]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2_7_4[0]
1 1
.names alu_m.result_ABCD2[15] alu_m.result_ABCD2_7_4[1]
1 1
.names alu_m.result_ABCD2[16] alu_m.result_ABCD2_7_4[2]
1 1
.names alu_m.result_ABCD2[17] alu_m.result_ABCD2_7_4[3]
1 1
.names $false alu_m.result_ABCD_13_8a[5]
1 1
.names alu_m.result_ABCD_13_8a[0] alu_m.result_ABCD_13_8b[0]
1 1
.names alu_m.result_ABCD_13_8a[0] alu_m.result_ABCD_31_23[0]
1 1
.names alu_m.result_ABCD_13_8a[1] alu_m.result_ABCD_31_23[1]
1 1
.names alu_m.result_ABCD_13_8a[2] alu_m.result_ABCD_31_23[2]
1 1
.names alu_m.result_ABCD_13_8a[3] alu_m.result_ABCD_31_23[3]
1 1
.names registers_m.operand1[8] alu_m.result_BITS8[8]
1 1
.names registers_m.operand1[9] alu_m.result_BITS8[9]
1 1
.names registers_m.operand1[10] alu_m.result_BITS8[10]
1 1
.names registers_m.operand1[11] alu_m.result_BITS8[11]
1 1
.names registers_m.operand1[12] alu_m.result_BITS8[12]
1 1
.names registers_m.operand1[13] alu_m.result_BITS8[13]
1 1
.names registers_m.operand1[14] alu_m.result_BITS8[14]
1 1
.names registers_m.operand1[15] alu_m.result_BITS8[15]
1 1
.names alu_m.operand1[16] alu_m.result_BITS8[16]
1 1
.names alu_m.operand1[17] alu_m.result_BITS8[17]
1 1
.names alu_m.operand1[18] alu_m.result_BITS8[18]
1 1
.names alu_m.operand1[19] alu_m.result_BITS8[19]
1 1
.names alu_m.operand1[20] alu_m.result_BITS8[20]
1 1
.names alu_m.operand1[21] alu_m.result_BITS8[21]
1 1
.names alu_m.operand1[22] alu_m.result_BITS8[22]
1 1
.names alu_m.operand1[23] alu_m.result_BITS8[23]
1 1
.names alu_m.operand1[24] alu_m.result_BITS8[24]
1 1
.names alu_m.operand1[25] alu_m.result_BITS8[25]
1 1
.names alu_m.operand1[26] alu_m.result_BITS8[26]
1 1
.names alu_m.operand1[27] alu_m.result_BITS8[27]
1 1
.names alu_m.operand1[28] alu_m.result_BITS8[28]
1 1
.names alu_m.operand1[29] alu_m.result_BITS8[29]
1 1
.names alu_m.operand1[30] alu_m.result_BITS8[30]
1 1
.names alu_m.operand1[31] alu_m.result_BITS8[31]
1 1
.names registers_m.operand1[1] alu_m.result_NBCD_3_0a[1]
1 1
.names alu_m.result[8] alu_m.result_SBCD2[0]
1 1
.names alu_m.result[9] alu_m.result_SBCD2[1]
1 1
.names alu_m.result[10] alu_m.result_SBCD2[2]
1 1
.names alu_m.result[11] alu_m.result_SBCD2[3]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2[4]
1 1
.names alu_m.result_SBCD2[15] alu_m.result_SBCD2[5]
1 1
.names alu_m.result_SBCD2[16] alu_m.result_SBCD2[6]
1 1
.names alu_m.result_SBCD2[17] alu_m.result_SBCD2[7]
1 1
.names alu_m.result[8] alu_m.result_SBCD2[8]
1 1
.names alu_m.result[9] alu_m.result_SBCD2[9]
1 1
.names alu_m.result[10] alu_m.result_SBCD2[10]
1 1
.names alu_m.result[11] alu_m.result_SBCD2[11]
1 1
.names alu_m.result[12] alu_m.result_SBCD2[12]
1 1
.names alu_m.result[13] alu_m.result_SBCD2[13]
1 1
.names alu_m.result[20] alu_m.result_SBCD2[20]
1 1
.names alu_m.result[21] alu_m.result_SBCD2[21]
1 1
.names alu_m.result[22] alu_m.result_SBCD2[22]
1 1
.names alu_m.result[23] alu_m.result_SBCD2[23]
1 1
.names alu_m.result[24] alu_m.result_SBCD2[24]
1 1
.names alu_m.result[25] alu_m.result_SBCD2[25]
1 1
.names alu_m.result[26] alu_m.result_SBCD2[26]
1 1
.names alu_m.result[27] alu_m.result_SBCD2[27]
1 1
.names alu_m.result[28] alu_m.result_SBCD2[28]
1 1
.names alu_m.result[29] alu_m.result_SBCD2[29]
1 1
.names alu_m.result[30] alu_m.result_SBCD2[30]
1 1
.names alu_m.result[31] alu_m.result_SBCD2[31]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2_19_14a[0]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2_19_14b[0]
1 1
.names alu_m.result_SBCD2[15] alu_m.result_SBCD2_19_14b[1]
1 1
.names alu_m.result_SBCD2[16] alu_m.result_SBCD2_19_14b[2]
1 1
.names alu_m.result_SBCD2[17] alu_m.result_SBCD2_19_14b[3]
1 1
.names alu_m.result_SBCD2[18] alu_m.result_SBCD2_19_14b[4]
1 1
.names alu_m.result_SBCD2[19] alu_m.result_SBCD2_19_14b[5]
1 1
.names alu_m.result[8] alu_m.result_SBCD2_3_0[0]
1 1
.names alu_m.result[9] alu_m.result_SBCD2_3_0[1]
1 1
.names alu_m.result[10] alu_m.result_SBCD2_3_0[2]
1 1
.names alu_m.result[11] alu_m.result_SBCD2_3_0[3]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2_7_4[0]
1 1
.names alu_m.result_SBCD2[15] alu_m.result_SBCD2_7_4[1]
1 1
.names alu_m.result_SBCD2[16] alu_m.result_SBCD2_7_4[2]
1 1
.names alu_m.result_SBCD2[17] alu_m.result_SBCD2_7_4[3]
1 1
.names registers_m.size[0] alu_m.size[0]
1 1
.names registers_m.size[1] alu_m.size[1]
1 1
.names registers_m.size[2] alu_m.size[2]
1 1
.names $false alu_m.sr[5]
1 1
.names $false alu_m.sr[6]
1 1
.names $false alu_m.sr[7]
1 1
.names $false alu_m.sr[11]
1 1
.names $false alu_m.sr[12]
1 1
.names $false alu_m.sr[14]
1 1
.names alu_m.alu_signal alu_signal
1 1
.names bus_control_m.blocked_o blocked_o
1 1
.names ACK_I bus_control_m.ACK_I
1 1
.names $false bus_control_m.BTE_O[0]
1 1
.names $false bus_control_m.BTE_O[1]
1 1
.names CLK_I bus_control_m.CLK_I
1 1
.names DAT_I[0] bus_control_m.DAT_I[0]
1 1
.names DAT_I[1] bus_control_m.DAT_I[1]
1 1
.names DAT_I[2] bus_control_m.DAT_I[2]
1 1
.names DAT_I[3] bus_control_m.DAT_I[3]
1 1
.names DAT_I[4] bus_control_m.DAT_I[4]
1 1
.names DAT_I[5] bus_control_m.DAT_I[5]
1 1
.names DAT_I[6] bus_control_m.DAT_I[6]
1 1
.names DAT_I[7] bus_control_m.DAT_I[7]
1 1
.names DAT_I[8] bus_control_m.DAT_I[8]
1 1
.names DAT_I[9] bus_control_m.DAT_I[9]
1 1
.names DAT_I[10] bus_control_m.DAT_I[10]
1 1
.names DAT_I[11] bus_control_m.DAT_I[11]
1 1
.names DAT_I[12] bus_control_m.DAT_I[12]
1 1
.names DAT_I[13] bus_control_m.DAT_I[13]
1 1
.names DAT_I[14] bus_control_m.DAT_I[14]
1 1
.names DAT_I[15] bus_control_m.DAT_I[15]
1 1
.names DAT_I[16] bus_control_m.DAT_I[16]
1 1
.names DAT_I[17] bus_control_m.DAT_I[17]
1 1
.names DAT_I[18] bus_control_m.DAT_I[18]
1 1
.names DAT_I[19] bus_control_m.DAT_I[19]
1 1
.names DAT_I[20] bus_control_m.DAT_I[20]
1 1
.names DAT_I[21] bus_control_m.DAT_I[21]
1 1
.names DAT_I[22] bus_control_m.DAT_I[22]
1 1
.names DAT_I[23] bus_control_m.DAT_I[23]
1 1
.names DAT_I[24] bus_control_m.DAT_I[24]
1 1
.names DAT_I[25] bus_control_m.DAT_I[25]
1 1
.names DAT_I[26] bus_control_m.DAT_I[26]
1 1
.names DAT_I[27] bus_control_m.DAT_I[27]
1 1
.names DAT_I[28] bus_control_m.DAT_I[28]
1 1
.names DAT_I[29] bus_control_m.DAT_I[29]
1 1
.names DAT_I[30] bus_control_m.DAT_I[30]
1 1
.names DAT_I[31] bus_control_m.DAT_I[31]
1 1
.names ERR_I bus_control_m.ERR_I
1 1
.names RTY_I bus_control_m.RTY_I
1 1
.names registers_m.address[0] bus_control_m.address_i[0]
1 1
.names registers_m.address[1] bus_control_m.address_i[1]
1 1
.names registers_m.address[2] bus_control_m.address_i[2]
1 1
.names registers_m.address[3] bus_control_m.address_i[3]
1 1
.names registers_m.address[4] bus_control_m.address_i[4]
1 1
.names registers_m.address[5] bus_control_m.address_i[5]
1 1
.names registers_m.address[6] bus_control_m.address_i[6]
1 1
.names registers_m.address[7] bus_control_m.address_i[7]
1 1
.names registers_m.address[8] bus_control_m.address_i[8]
1 1
.names registers_m.address[9] bus_control_m.address_i[9]
1 1
.names registers_m.address[10] bus_control_m.address_i[10]
1 1
.names registers_m.address[11] bus_control_m.address_i[11]
1 1
.names registers_m.address[12] bus_control_m.address_i[12]
1 1
.names registers_m.address[13] bus_control_m.address_i[13]
1 1
.names registers_m.address[14] bus_control_m.address_i[14]
1 1
.names registers_m.address[15] bus_control_m.address_i[15]
1 1
.names registers_m.address[16] bus_control_m.address_i[16]
1 1
.names registers_m.address[17] bus_control_m.address_i[17]
1 1
.names registers_m.address[18] bus_control_m.address_i[18]
1 1
.names registers_m.address[19] bus_control_m.address_i[19]
1 1
.names registers_m.address[20] bus_control_m.address_i[20]
1 1
.names registers_m.address[21] bus_control_m.address_i[21]
1 1
.names registers_m.address[22] bus_control_m.address_i[22]
1 1
.names registers_m.address[23] bus_control_m.address_i[23]
1 1
.names registers_m.address[24] bus_control_m.address_i[24]
1 1
.names registers_m.address[25] bus_control_m.address_i[25]
1 1
.names registers_m.address[26] bus_control_m.address_i[26]
1 1
.names registers_m.address[27] bus_control_m.address_i[27]
1 1
.names registers_m.address[28] bus_control_m.address_i[28]
1 1
.names registers_m.address[29] bus_control_m.address_i[29]
1 1
.names registers_m.address[30] bus_control_m.address_i[30]
1 1
.names registers_m.address[31] bus_control_m.address_i[31]
1 1
.names registers_m.address[0] bus_control_m.address_i_plus_4[0]
1 1
.names registers_m.address[1] bus_control_m.address_i_plus_4[1]
1 1
.names $undef bus_control_m.address_i_plus_4[2]
1 1
.names $undef bus_control_m.address_i_plus_4[3]
1 1
.names $undef bus_control_m.address_i_plus_4[4]
1 1
.names $undef bus_control_m.address_i_plus_4[5]
1 1
.names $undef bus_control_m.address_i_plus_4[6]
1 1
.names $undef bus_control_m.address_i_plus_4[7]
1 1
.names $undef bus_control_m.address_i_plus_4[8]
1 1
.names $undef bus_control_m.address_i_plus_4[9]
1 1
.names $undef bus_control_m.address_i_plus_4[10]
1 1
.names $undef bus_control_m.address_i_plus_4[11]
1 1
.names $undef bus_control_m.address_i_plus_4[12]
1 1
.names $undef bus_control_m.address_i_plus_4[13]
1 1
.names $undef bus_control_m.address_i_plus_4[14]
1 1
.names $undef bus_control_m.address_i_plus_4[15]
1 1
.names $undef bus_control_m.address_i_plus_4[16]
1 1
.names $undef bus_control_m.address_i_plus_4[17]
1 1
.names $undef bus_control_m.address_i_plus_4[18]
1 1
.names $undef bus_control_m.address_i_plus_4[19]
1 1
.names $undef bus_control_m.address_i_plus_4[20]
1 1
.names $undef bus_control_m.address_i_plus_4[21]
1 1
.names $undef bus_control_m.address_i_plus_4[22]
1 1
.names $undef bus_control_m.address_i_plus_4[23]
1 1
.names $undef bus_control_m.address_i_plus_4[24]
1 1
.names $undef bus_control_m.address_i_plus_4[25]
1 1
.names $undef bus_control_m.address_i_plus_4[26]
1 1
.names $undef bus_control_m.address_i_plus_4[27]
1 1
.names $undef bus_control_m.address_i_plus_4[28]
1 1
.names $undef bus_control_m.address_i_plus_4[29]
1 1
.names $undef bus_control_m.address_i_plus_4[30]
1 1
.names $undef bus_control_m.address_i_plus_4[31]
1 1
.names registers_m.address_type bus_control_m.address_type_i
1 1
.names registers_m.data_write[0] bus_control_m.data_write_i[0]
1 1
.names registers_m.data_write[1] bus_control_m.data_write_i[1]
1 1
.names registers_m.data_write[2] bus_control_m.data_write_i[2]
1 1
.names registers_m.data_write[3] bus_control_m.data_write_i[3]
1 1
.names registers_m.data_write[4] bus_control_m.data_write_i[4]
1 1
.names registers_m.data_write[5] bus_control_m.data_write_i[5]
1 1
.names registers_m.data_write[6] bus_control_m.data_write_i[6]
1 1
.names registers_m.data_write[7] bus_control_m.data_write_i[7]
1 1
.names registers_m.data_write[8] bus_control_m.data_write_i[8]
1 1
.names registers_m.data_write[9] bus_control_m.data_write_i[9]
1 1
.names registers_m.data_write[10] bus_control_m.data_write_i[10]
1 1
.names registers_m.data_write[11] bus_control_m.data_write_i[11]
1 1
.names registers_m.data_write[12] bus_control_m.data_write_i[12]
1 1
.names registers_m.data_write[13] bus_control_m.data_write_i[13]
1 1
.names registers_m.data_write[14] bus_control_m.data_write_i[14]
1 1
.names registers_m.data_write[15] bus_control_m.data_write_i[15]
1 1
.names registers_m.data_write[16] bus_control_m.data_write_i[16]
1 1
.names registers_m.data_write[17] bus_control_m.data_write_i[17]
1 1
.names registers_m.data_write[18] bus_control_m.data_write_i[18]
1 1
.names registers_m.data_write[19] bus_control_m.data_write_i[19]
1 1
.names registers_m.data_write[20] bus_control_m.data_write_i[20]
1 1
.names registers_m.data_write[21] bus_control_m.data_write_i[21]
1 1
.names registers_m.data_write[22] bus_control_m.data_write_i[22]
1 1
.names registers_m.data_write[23] bus_control_m.data_write_i[23]
1 1
.names registers_m.data_write[24] bus_control_m.data_write_i[24]
1 1
.names registers_m.data_write[25] bus_control_m.data_write_i[25]
1 1
.names registers_m.data_write[26] bus_control_m.data_write_i[26]
1 1
.names registers_m.data_write[27] bus_control_m.data_write_i[27]
1 1
.names registers_m.data_write[28] bus_control_m.data_write_i[28]
1 1
.names registers_m.data_write[29] bus_control_m.data_write_i[29]
1 1
.names registers_m.data_write[30] bus_control_m.data_write_i[30]
1 1
.names registers_m.data_write[31] bus_control_m.data_write_i[31]
1 1
.names registers_m.do_blocked_flag bus_control_m.do_blocked_i
1 1
.names registers_m.do_interrupt_flag bus_control_m.do_interrupt_i
1 1
.names registers_m.do_read_flag bus_control_m.do_read_i
1 1
.names registers_m.do_reset_flag bus_control_m.do_reset_i
1 1
.names registers_m.do_write_flag bus_control_m.do_write_i
1 1
.names ipl_i[0] bus_control_m.ipl_i[0]
1 1
.names ipl_i[1] bus_control_m.ipl_i[1]
1 1
.names ipl_i[2] bus_control_m.ipl_i[2]
1 1
.names alu_m.sr[8] bus_control_m.ipm_i[0]
1 1
.names alu_m.sr[9] bus_control_m.ipm_i[1]
1 1
.names alu_m.sr[10] bus_control_m.ipm_i[2]
1 1
.names registers_m.pc[0] bus_control_m.pc_i[0]
1 1
.names registers_m.pc[1] bus_control_m.pc_i[1]
1 1
.names registers_m.pc[2] bus_control_m.pc_i[2]
1 1
.names registers_m.pc[3] bus_control_m.pc_i[3]
1 1
.names registers_m.pc[4] bus_control_m.pc_i[4]
1 1
.names registers_m.pc[5] bus_control_m.pc_i[5]
1 1
.names registers_m.pc[6] bus_control_m.pc_i[6]
1 1
.names registers_m.pc[7] bus_control_m.pc_i[7]
1 1
.names registers_m.pc[8] bus_control_m.pc_i[8]
1 1
.names registers_m.pc[9] bus_control_m.pc_i[9]
1 1
.names registers_m.pc[10] bus_control_m.pc_i[10]
1 1
.names registers_m.pc[11] bus_control_m.pc_i[11]
1 1
.names registers_m.pc[12] bus_control_m.pc_i[12]
1 1
.names registers_m.pc[13] bus_control_m.pc_i[13]
1 1
.names registers_m.pc[14] bus_control_m.pc_i[14]
1 1
.names registers_m.pc[15] bus_control_m.pc_i[15]
1 1
.names registers_m.pc[16] bus_control_m.pc_i[16]
1 1
.names registers_m.pc[17] bus_control_m.pc_i[17]
1 1
.names registers_m.pc[18] bus_control_m.pc_i[18]
1 1
.names registers_m.pc[19] bus_control_m.pc_i[19]
1 1
.names registers_m.pc[20] bus_control_m.pc_i[20]
1 1
.names registers_m.pc[21] bus_control_m.pc_i[21]
1 1
.names registers_m.pc[22] bus_control_m.pc_i[22]
1 1
.names registers_m.pc[23] bus_control_m.pc_i[23]
1 1
.names registers_m.pc[24] bus_control_m.pc_i[24]
1 1
.names registers_m.pc[25] bus_control_m.pc_i[25]
1 1
.names registers_m.pc[26] bus_control_m.pc_i[26]
1 1
.names registers_m.pc[27] bus_control_m.pc_i[27]
1 1
.names registers_m.pc[28] bus_control_m.pc_i[28]
1 1
.names registers_m.pc[29] bus_control_m.pc_i[29]
1 1
.names registers_m.pc[30] bus_control_m.pc_i[30]
1 1
.names registers_m.pc[31] bus_control_m.pc_i[31]
1 1
.names registers_m.pc[0] bus_control_m.pc_i_plus_4[0]
1 1
.names registers_m.pc[1] bus_control_m.pc_i_plus_4[1]
1 1
.names $undef bus_control_m.pc_i_plus_4[2]
1 1
.names $undef bus_control_m.pc_i_plus_4[3]
1 1
.names $undef bus_control_m.pc_i_plus_4[4]
1 1
.names $undef bus_control_m.pc_i_plus_4[5]
1 1
.names $undef bus_control_m.pc_i_plus_4[6]
1 1
.names $undef bus_control_m.pc_i_plus_4[7]
1 1
.names $undef bus_control_m.pc_i_plus_4[8]
1 1
.names $undef bus_control_m.pc_i_plus_4[9]
1 1
.names $undef bus_control_m.pc_i_plus_4[10]
1 1
.names $undef bus_control_m.pc_i_plus_4[11]
1 1
.names $undef bus_control_m.pc_i_plus_4[12]
1 1
.names $undef bus_control_m.pc_i_plus_4[13]
1 1
.names $undef bus_control_m.pc_i_plus_4[14]
1 1
.names $undef bus_control_m.pc_i_plus_4[15]
1 1
.names $undef bus_control_m.pc_i_plus_4[16]
1 1
.names $undef bus_control_m.pc_i_plus_4[17]
1 1
.names $undef bus_control_m.pc_i_plus_4[18]
1 1
.names $undef bus_control_m.pc_i_plus_4[19]
1 1
.names $undef bus_control_m.pc_i_plus_4[20]
1 1
.names $undef bus_control_m.pc_i_plus_4[21]
1 1
.names $undef bus_control_m.pc_i_plus_4[22]
1 1
.names $undef bus_control_m.pc_i_plus_4[23]
1 1
.names $undef bus_control_m.pc_i_plus_4[24]
1 1
.names $undef bus_control_m.pc_i_plus_4[25]
1 1
.names $undef bus_control_m.pc_i_plus_4[26]
1 1
.names $undef bus_control_m.pc_i_plus_4[27]
1 1
.names $undef bus_control_m.pc_i_plus_4[28]
1 1
.names $undef bus_control_m.pc_i_plus_4[29]
1 1
.names $undef bus_control_m.pc_i_plus_4[30]
1 1
.names $undef bus_control_m.pc_i_plus_4[31]
1 1
.names registers_m.pc[0] bus_control_m.pc_i_plus_6[0]
1 1
.names registers_m.read_modify_write_flag bus_control_m.read_modify_write_i
1 1
.names reset_n bus_control_m.reset_n
1 1
.names registers_m.size[0] bus_control_m.size_i[0]
1 1
.names registers_m.size[1] bus_control_m.size_i[1]
1 1
.names registers_m.size[2] bus_control_m.size_i[2]
1 1
.names alu_m.sr[13] bus_control_m.supervisor_i
1 1
.names alu_m.sr[0] condition_m.C
1 1
.names alu_m.sr[3] condition_m.N
1 1
.names alu_m.sr[1] condition_m.V
1 1
.names alu_m.sr[2] condition_m.Z
1 1
.names alu_m.sr[0] condition_m.ccr[0]
1 1
.names alu_m.sr[1] condition_m.ccr[1]
1 1
.names alu_m.sr[2] condition_m.ccr[2]
1 1
.names alu_m.sr[3] condition_m.ccr[3]
1 1
.names alu_m.sr[4] condition_m.ccr[4]
1 1
.names $false condition_m.ccr[5]
1 1
.names $false condition_m.ccr[6]
1 1
.names $false condition_m.ccr[7]
1 1
.names registers_m.ir[8] condition_m.cond[0]
1 1
.names registers_m.ir[9] condition_m.cond[1]
1 1
.names registers_m.ir[10] condition_m.cond[2]
1 1
.names registers_m.ir[11] condition_m.cond[3]
1 1
.names bus_control_m.data_read_o[0] data_read[0]
1 1
.names bus_control_m.data_read_o[1] data_read[1]
1 1
.names bus_control_m.data_read_o[2] data_read[2]
1 1
.names bus_control_m.data_read_o[3] data_read[3]
1 1
.names bus_control_m.data_read_o[4] data_read[4]
1 1
.names bus_control_m.data_read_o[5] data_read[5]
1 1
.names bus_control_m.data_read_o[6] data_read[6]
1 1
.names bus_control_m.data_read_o[7] data_read[7]
1 1
.names bus_control_m.data_read_o[8] data_read[8]
1 1
.names bus_control_m.data_read_o[9] data_read[9]
1 1
.names bus_control_m.data_read_o[10] data_read[10]
1 1
.names bus_control_m.data_read_o[11] data_read[11]
1 1
.names bus_control_m.data_read_o[12] data_read[12]
1 1
.names bus_control_m.data_read_o[13] data_read[13]
1 1
.names bus_control_m.data_read_o[14] data_read[14]
1 1
.names bus_control_m.data_read_o[15] data_read[15]
1 1
.names bus_control_m.data_read_o[16] data_read[16]
1 1
.names bus_control_m.data_read_o[17] data_read[17]
1 1
.names bus_control_m.data_read_o[18] data_read[18]
1 1
.names bus_control_m.data_read_o[19] data_read[19]
1 1
.names bus_control_m.data_read_o[20] data_read[20]
1 1
.names bus_control_m.data_read_o[21] data_read[21]
1 1
.names bus_control_m.data_read_o[22] data_read[22]
1 1
.names bus_control_m.data_read_o[23] data_read[23]
1 1
.names bus_control_m.data_read_o[24] data_read[24]
1 1
.names bus_control_m.data_read_o[25] data_read[25]
1 1
.names bus_control_m.data_read_o[26] data_read[26]
1 1
.names bus_control_m.data_read_o[27] data_read[27]
1 1
.names bus_control_m.data_read_o[28] data_read[28]
1 1
.names bus_control_m.data_read_o[29] data_read[29]
1 1
.names bus_control_m.data_read_o[30] data_read[30]
1 1
.names bus_control_m.data_read_o[31] data_read[31]
1 1
.names registers_m.data_write[0] data_write[0]
1 1
.names registers_m.data_write[1] data_write[1]
1 1
.names registers_m.data_write[2] data_write[2]
1 1
.names registers_m.data_write[3] data_write[3]
1 1
.names registers_m.data_write[4] data_write[4]
1 1
.names registers_m.data_write[5] data_write[5]
1 1
.names registers_m.data_write[6] data_write[6]
1 1
.names registers_m.data_write[7] data_write[7]
1 1
.names registers_m.data_write[8] data_write[8]
1 1
.names registers_m.data_write[9] data_write[9]
1 1
.names registers_m.data_write[10] data_write[10]
1 1
.names registers_m.data_write[11] data_write[11]
1 1
.names registers_m.data_write[12] data_write[12]
1 1
.names registers_m.data_write[13] data_write[13]
1 1
.names registers_m.data_write[14] data_write[14]
1 1
.names registers_m.data_write[15] data_write[15]
1 1
.names registers_m.data_write[16] data_write[16]
1 1
.names registers_m.data_write[17] data_write[17]
1 1
.names registers_m.data_write[18] data_write[18]
1 1
.names registers_m.data_write[19] data_write[19]
1 1
.names registers_m.data_write[20] data_write[20]
1 1
.names registers_m.data_write[21] data_write[21]
1 1
.names registers_m.data_write[22] data_write[22]
1 1
.names registers_m.data_write[23] data_write[23]
1 1
.names registers_m.data_write[24] data_write[24]
1 1
.names registers_m.data_write[25] data_write[25]
1 1
.names registers_m.data_write[26] data_write[26]
1 1
.names registers_m.data_write[27] data_write[27]
1 1
.names registers_m.data_write[28] data_write[28]
1 1
.names registers_m.data_write[29] data_write[29]
1 1
.names registers_m.data_write[30] data_write[30]
1 1
.names registers_m.data_write[31] data_write[31]
1 1
.names registers_m.decoder_alu_reg[0] decoder_alu_reg[0]
1 1
.names registers_m.decoder_alu_reg[1] decoder_alu_reg[1]
1 1
.names registers_m.decoder_alu_reg[2] decoder_alu_reg[2]
1 1
.names registers_m.decoder_alu_reg[3] decoder_alu_reg[3]
1 1
.names registers_m.decoder_alu_reg[4] decoder_alu_reg[4]
1 1
.names registers_m.decoder_alu_reg[5] decoder_alu_reg[5]
1 1
.names registers_m.decoder_alu_reg[6] decoder_alu_reg[6]
1 1
.names alu_m.decoder_alu_reg[7] decoder_alu_reg[7]
1 1
.names registers_m.decoder_alu_reg[8] decoder_alu_reg[8]
1 1
.names registers_m.decoder_alu_reg[9] decoder_alu_reg[9]
1 1
.names registers_m.decoder_alu_reg[10] decoder_alu_reg[10]
1 1
.names registers_m.decoder_alu_reg[11] decoder_alu_reg[11]
1 1
.names registers_m.decoder_alu_reg[12] decoder_alu_reg[12]
1 1
.names alu_m.decoder_alu_reg[13] decoder_alu_reg[13]
1 1
.names registers_m.decoder_alu_reg[14] decoder_alu_reg[14]
1 1
.names registers_m.decoder_alu_reg[15] decoder_alu_reg[15]
1 1
.names registers_m.decoder_alu_reg[16] decoder_alu_reg[16]
1 1
.names alu_m.decoder_alu_reg[17] decoder_alu_reg[17]
1 1
.names CLK_I decoder_m.clock
1 1
.names $false decoder_m.decoder_trap[4]
1 1
.names $false decoder_m.decoder_trap[5]
1 1
.names $false decoder_m.decoder_trap[6]
1 1
.names $false decoder_m.decoder_trap[7]
1 1
.names registers_m.ea_mod[0] decoder_m.ea_mod[0]
1 1
.names registers_m.ea_mod[1] decoder_m.ea_mod[1]
1 1
.names registers_m.ea_mod[2] decoder_m.ea_mod[2]
1 1
.names registers_m.ea_reg[0] decoder_m.ea_reg[0]
1 1
.names registers_m.ea_reg[1] decoder_m.ea_reg[1]
1 1
.names registers_m.ea_reg[2] decoder_m.ea_reg[2]
1 1
.names registers_m.ea_type[0] decoder_m.ea_type[0]
1 1
.names registers_m.ea_type[1] decoder_m.ea_type[1]
1 1
.names registers_m.ea_type[2] decoder_m.ea_type[2]
1 1
.names registers_m.ea_type[3] decoder_m.ea_type[3]
1 1
.names bus_control_m.prefetch_ir_o[64] decoder_m.ir[0]
1 1
.names bus_control_m.prefetch_ir_o[65] decoder_m.ir[1]
1 1
.names bus_control_m.prefetch_ir_o[66] decoder_m.ir[2]
1 1
.names bus_control_m.prefetch_ir_o[67] decoder_m.ir[3]
1 1
.names bus_control_m.prefetch_ir_o[68] decoder_m.ir[4]
1 1
.names bus_control_m.prefetch_ir_o[69] decoder_m.ir[5]
1 1
.names bus_control_m.prefetch_ir_o[70] decoder_m.ir[6]
1 1
.names bus_control_m.prefetch_ir_o[71] decoder_m.ir[7]
1 1
.names bus_control_m.prefetch_ir_o[72] decoder_m.ir[8]
1 1
.names bus_control_m.prefetch_ir_o[73] decoder_m.ir[9]
1 1
.names bus_control_m.prefetch_ir_o[74] decoder_m.ir[10]
1 1
.names bus_control_m.prefetch_ir_o[75] decoder_m.ir[11]
1 1
.names bus_control_m.prefetch_ir_o[76] decoder_m.ir[12]
1 1
.names bus_control_m.prefetch_ir_o[77] decoder_m.ir[13]
1 1
.names bus_control_m.prefetch_ir_o[78] decoder_m.ir[14]
1 1
.names bus_control_m.prefetch_ir_o[79] decoder_m.ir[15]
1 1
.names $false decoder_m.load_ea[7]
1 1
.names $false decoder_m.load_ea[8]
1 1
.names $true decoder_m.perform_ea_read[4]
1 1
.names $false decoder_m.perform_ea_read[5]
1 1
.names $true decoder_m.perform_ea_read[6]
1 1
.names $false decoder_m.perform_ea_read[7]
1 1
.names $false decoder_m.perform_ea_read[8]
1 1
.names decoder_m.perform_ea_read[0] decoder_m.perform_ea_write[0]
1 1
.names $true decoder_m.perform_ea_write[3]
1 1
.names $true decoder_m.perform_ea_write[4]
1 1
.names $false decoder_m.perform_ea_write[5]
1 1
.names $true decoder_m.perform_ea_write[6]
1 1
.names $false decoder_m.perform_ea_write[7]
1 1
.names $false decoder_m.perform_ea_write[8]
1 1
.names reset_n decoder_m.reset_n
1 1
.names decoder_m.save_ea[6] decoder_m.save_ea[0]
1 1
.names decoder_m.save_ea[4] decoder_m.save_ea[1]
1 1
.names decoder_m.save_ea[4] decoder_m.save_ea[2]
1 1
.names decoder_m.save_ea[4] decoder_m.save_ea[3]
1 1
.names $false decoder_m.save_ea[7]
1 1
.names $false decoder_m.save_ea[8]
1 1
.names alu_m.sr[13] decoder_m.supervisor
1 1
.names decoder_m.decoder_trap[0] decoder_trap[0]
1 1
.names decoder_m.decoder_trap[1] decoder_trap[1]
1 1
.names decoder_m.decoder_trap[2] decoder_trap[2]
1 1
.names decoder_m.decoder_trap[3] decoder_trap[3]
1 1
.names $false decoder_trap[4]
1 1
.names $false decoder_trap[5]
1 1
.names $false decoder_trap[6]
1 1
.names $false decoder_trap[7]
1 1
.names registers_m.do_blocked_flag do_blocked
1 1
.names registers_m.do_interrupt_flag do_interrupt
1 1
.names registers_m.do_read_flag do_read
1 1
.names registers_m.do_reset_flag do_reset
1 1
.names registers_m.do_write_flag do_write
1 1
.names registers_m.ea_mod[0] ea_mod[0]
1 1
.names registers_m.ea_mod[1] ea_mod[1]
1 1
.names registers_m.ea_mod[2] ea_mod[2]
1 1
.names registers_m.ea_reg[0] ea_reg[0]
1 1
.names registers_m.ea_reg[1] ea_reg[1]
1 1
.names registers_m.ea_reg[2] ea_reg[2]
1 1
.names registers_m.ea_type[0] ea_type[0]
1 1
.names registers_m.ea_type[1] ea_type[1]
1 1
.names registers_m.ea_type[2] ea_type[2]
1 1
.names registers_m.ea_type[3] ea_type[3]
1 1
.names bus_control_m.fault_address_state_o[0] fault_address_state[0]
1 1
.names bus_control_m.fault_address_state_o[1] fault_address_state[1]
1 1
.names bus_control_m.fault_address_state_o[2] fault_address_state[2]
1 1
.names bus_control_m.fault_address_state_o[3] fault_address_state[3]
1 1
.names bus_control_m.fault_address_state_o[4] fault_address_state[4]
1 1
.names bus_control_m.fault_address_state_o[5] fault_address_state[5]
1 1
.names bus_control_m.fault_address_state_o[6] fault_address_state[6]
1 1
.names bus_control_m.fault_address_state_o[7] fault_address_state[7]
1 1
.names bus_control_m.fault_address_state_o[8] fault_address_state[8]
1 1
.names bus_control_m.fault_address_state_o[9] fault_address_state[9]
1 1
.names bus_control_m.fault_address_state_o[10] fault_address_state[10]
1 1
.names bus_control_m.fault_address_state_o[11] fault_address_state[11]
1 1
.names bus_control_m.fault_address_state_o[12] fault_address_state[12]
1 1
.names bus_control_m.fault_address_state_o[13] fault_address_state[13]
1 1
.names bus_control_m.fault_address_state_o[14] fault_address_state[14]
1 1
.names bus_control_m.fault_address_state_o[15] fault_address_state[15]
1 1
.names bus_control_m.fault_address_state_o[16] fault_address_state[16]
1 1
.names bus_control_m.fault_address_state_o[17] fault_address_state[17]
1 1
.names bus_control_m.fault_address_state_o[18] fault_address_state[18]
1 1
.names bus_control_m.fault_address_state_o[19] fault_address_state[19]
1 1
.names bus_control_m.fault_address_state_o[20] fault_address_state[20]
1 1
.names bus_control_m.fault_address_state_o[21] fault_address_state[21]
1 1
.names bus_control_m.fault_address_state_o[22] fault_address_state[22]
1 1
.names bus_control_m.fault_address_state_o[23] fault_address_state[23]
1 1
.names bus_control_m.fault_address_state_o[24] fault_address_state[24]
1 1
.names bus_control_m.fault_address_state_o[25] fault_address_state[25]
1 1
.names bus_control_m.fault_address_state_o[26] fault_address_state[26]
1 1
.names bus_control_m.fault_address_state_o[27] fault_address_state[27]
1 1
.names bus_control_m.fault_address_state_o[28] fault_address_state[28]
1 1
.names bus_control_m.fault_address_state_o[29] fault_address_state[29]
1 1
.names bus_control_m.fault_address_state_o[30] fault_address_state[30]
1 1
.names bus_control_m.fault_address_state_o[31] fault_address_state[31]
1 1
.names bus_control_m.fc_o[0] fc_o[0]
1 1
.names bus_control_m.fc_o[1] fc_o[1]
1 1
.names bus_control_m.fc_o[2] fc_o[2]
1 1
.names bus_control_m.fc_state_o[0] fc_state[0]
1 1
.names bus_control_m.fc_state_o[1] fc_state[1]
1 1
.names bus_control_m.fc_state_o[2] fc_state[2]
1 1
.names bus_control_m.finished_o finished
1 1
.names registers_m.group_0_flag group_0_flag
1 1
.names bus_control_m.interrupt_mask_o[0] interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] interrupt_mask[2]
1 1
.names bus_control_m.interrupt_trap_o[0] interrupt_trap[0]
1 1
.names bus_control_m.interrupt_trap_o[1] interrupt_trap[1]
1 1
.names bus_control_m.interrupt_trap_o[2] interrupt_trap[2]
1 1
.names bus_control_m.interrupt_trap_o[3] interrupt_trap[3]
1 1
.names bus_control_m.interrupt_trap_o[4] interrupt_trap[4]
1 1
.names bus_control_m.interrupt_trap_o[5] interrupt_trap[5]
1 1
.names bus_control_m.interrupt_trap_o[6] interrupt_trap[6]
1 1
.names bus_control_m.interrupt_trap_o[7] interrupt_trap[7]
1 1
.names registers_m.ir[0] ir[0]
1 1
.names registers_m.ir[1] ir[1]
1 1
.names registers_m.ir[2] ir[2]
1 1
.names registers_m.ir[3] ir[3]
1 1
.names registers_m.ir[4] ir[4]
1 1
.names registers_m.ir[5] ir[5]
1 1
.names registers_m.ir[6] ir[6]
1 1
.names registers_m.ir[7] ir[7]
1 1
.names registers_m.ir[8] ir[8]
1 1
.names registers_m.ir[9] ir[9]
1 1
.names registers_m.ir[10] ir[10]
1 1
.names registers_m.ir[11] ir[11]
1 1
.names registers_m.ir[12] ir[12]
1 1
.names registers_m.ir[13] ir[13]
1 1
.names registers_m.ir[14] ir[14]
1 1
.names registers_m.ir[15] ir[15]
1 1
.names bus_control_m.jmp_address_trap_o jmp_address_trap
1 1
.names bus_control_m.jmp_bus_trap_o jmp_bus_trap
1 1
.names decoder_m.load_ea[0] load_ea[0]
1 1
.names decoder_m.load_ea[1] load_ea[1]
1 1
.names decoder_m.load_ea[2] load_ea[2]
1 1
.names decoder_m.load_ea[3] load_ea[3]
1 1
.names decoder_m.load_ea[4] load_ea[4]
1 1
.names decoder_m.load_ea[5] load_ea[5]
1 1
.names decoder_m.load_ea[6] load_ea[6]
1 1
.names $false load_ea[7]
1 1
.names $false load_ea[8]
1 1
.names memory_registers_m.micro_data[70] memory_registers_m.An_write_enable
1 1
.names alu_m.result[0] memory_registers_m.Dn_input[0]
1 1
.names alu_m.result[1] memory_registers_m.Dn_input[1]
1 1
.names alu_m.result[2] memory_registers_m.Dn_input[2]
1 1
.names alu_m.result[3] memory_registers_m.Dn_input[3]
1 1
.names alu_m.result[4] memory_registers_m.Dn_input[4]
1 1
.names alu_m.result[5] memory_registers_m.Dn_input[5]
1 1
.names alu_m.result[6] memory_registers_m.Dn_input[6]
1 1
.names alu_m.result[7] memory_registers_m.Dn_input[7]
1 1
.names alu_m.result[8] memory_registers_m.Dn_input[8]
1 1
.names alu_m.result[9] memory_registers_m.Dn_input[9]
1 1
.names alu_m.result[10] memory_registers_m.Dn_input[10]
1 1
.names alu_m.result[11] memory_registers_m.Dn_input[11]
1 1
.names alu_m.result[12] memory_registers_m.Dn_input[12]
1 1
.names alu_m.result[13] memory_registers_m.Dn_input[13]
1 1
.names alu_m.result[14] memory_registers_m.Dn_input[14]
1 1
.names alu_m.result[15] memory_registers_m.Dn_input[15]
1 1
.names alu_m.result[16] memory_registers_m.Dn_input[16]
1 1
.names alu_m.result[17] memory_registers_m.Dn_input[17]
1 1
.names alu_m.result[18] memory_registers_m.Dn_input[18]
1 1
.names alu_m.result[19] memory_registers_m.Dn_input[19]
1 1
.names alu_m.result[20] memory_registers_m.Dn_input[20]
1 1
.names alu_m.result[21] memory_registers_m.Dn_input[21]
1 1
.names alu_m.result[22] memory_registers_m.Dn_input[22]
1 1
.names alu_m.result[23] memory_registers_m.Dn_input[23]
1 1
.names alu_m.result[24] memory_registers_m.Dn_input[24]
1 1
.names alu_m.result[25] memory_registers_m.Dn_input[25]
1 1
.names alu_m.result[26] memory_registers_m.Dn_input[26]
1 1
.names alu_m.result[27] memory_registers_m.Dn_input[27]
1 1
.names alu_m.result[28] memory_registers_m.Dn_input[28]
1 1
.names alu_m.result[29] memory_registers_m.Dn_input[29]
1 1
.names alu_m.result[30] memory_registers_m.Dn_input[30]
1 1
.names alu_m.result[31] memory_registers_m.Dn_input[31]
1 1
.names registers_m.size[0] memory_registers_m.Dn_size[0]
1 1
.names registers_m.size[1] memory_registers_m.Dn_size[1]
1 1
.names registers_m.size[2] memory_registers_m.Dn_size[2]
1 1
.names memory_registers_m.micro_data[74] memory_registers_m.Dn_write_enable
1 1
.names CLK_I memory_registers_m.clock
1 1
.names memory_registers_m.micro_data[31] memory_registers_m.micro_data[29]
1 1
.names memory_registers_m.micro_data[32] memory_registers_m.micro_data[30]
1 1
.names memory_registers_m.micro_data[53] memory_registers_m.micro_data[33]
1 1
.names $false memory_registers_m.micro_data[34]
1 1
.names memory_registers_m.micro_data[73] memory_registers_m.micro_data[42]
1 1
.names memory_registers_m.micro_data[44] memory_registers_m.micro_data[43]
1 1
.names memory_registers_m.micro_data[53] memory_registers_m.micro_data[48]
1 1
.names $false memory_registers_m.micro_data[49]
1 1
.names memory_registers_m.micro_data[53] memory_registers_m.micro_data[51]
1 1
.names memory_registers_m.micro_data[66] memory_registers_m.micro_data[62]
1 1
.names $false memory_registers_m.micro_data[65]
1 1
.names $false memory_registers_m.micro_data[67]
1 1
.names reset_n memory_registers_m.reset_n
1 1
.names memory_registers_m.micro_data[0] micro_data[0]
1 1
.names memory_registers_m.micro_data[1] micro_data[1]
1 1
.names memory_registers_m.micro_data[2] micro_data[2]
1 1
.names memory_registers_m.micro_data[3] micro_data[3]
1 1
.names memory_registers_m.micro_data[4] micro_data[4]
1 1
.names memory_registers_m.micro_data[5] micro_data[5]
1 1
.names memory_registers_m.micro_data[6] micro_data[6]
1 1
.names memory_registers_m.micro_data[7] micro_data[7]
1 1
.names memory_registers_m.micro_data[8] micro_data[8]
1 1
.names memory_registers_m.micro_data[9] micro_data[9]
1 1
.names memory_registers_m.micro_data[10] micro_data[10]
1 1
.names memory_registers_m.micro_data[11] micro_data[11]
1 1
.names memory_registers_m.micro_data[12] micro_data[12]
1 1
.names memory_registers_m.micro_data[13] micro_data[13]
1 1
.names memory_registers_m.micro_data[14] micro_data[14]
1 1
.names memory_registers_m.micro_data[15] micro_data[15]
1 1
.names memory_registers_m.micro_data[16] micro_data[16]
1 1
.names memory_registers_m.micro_data[17] micro_data[17]
1 1
.names memory_registers_m.micro_data[18] micro_data[18]
1 1
.names memory_registers_m.micro_data[19] micro_data[19]
1 1
.names memory_registers_m.micro_data[20] micro_data[20]
1 1
.names memory_registers_m.micro_data[21] micro_data[21]
1 1
.names memory_registers_m.micro_data[22] micro_data[22]
1 1
.names memory_registers_m.micro_data[23] micro_data[23]
1 1
.names memory_registers_m.micro_data[24] micro_data[24]
1 1
.names memory_registers_m.micro_data[25] micro_data[25]
1 1
.names memory_registers_m.micro_data[26] micro_data[26]
1 1
.names memory_registers_m.micro_data[27] micro_data[27]
1 1
.names memory_registers_m.micro_data[28] micro_data[28]
1 1
.names memory_registers_m.micro_data[31] micro_data[29]
1 1
.names memory_registers_m.micro_data[32] micro_data[30]
1 1
.names memory_registers_m.micro_data[31] micro_data[31]
1 1
.names memory_registers_m.micro_data[32] micro_data[32]
1 1
.names memory_registers_m.micro_data[53] micro_data[33]
1 1
.names $false micro_data[34]
1 1
.names memory_registers_m.micro_data[35] micro_data[35]
1 1
.names memory_registers_m.micro_data[36] micro_data[36]
1 1
.names memory_registers_m.micro_data[37] micro_data[37]
1 1
.names memory_registers_m.micro_data[38] micro_data[38]
1 1
.names memory_registers_m.micro_data[39] micro_data[39]
1 1
.names memory_registers_m.micro_data[40] micro_data[40]
1 1
.names memory_registers_m.micro_data[41] micro_data[41]
1 1
.names memory_registers_m.micro_data[73] micro_data[42]
1 1
.names memory_registers_m.micro_data[44] micro_data[43]
1 1
.names memory_registers_m.micro_data[44] micro_data[44]
1 1
.names memory_registers_m.micro_data[45] micro_data[45]
1 1
.names memory_registers_m.micro_data[46] micro_data[46]
1 1
.names memory_registers_m.micro_data[47] micro_data[47]
1 1
.names memory_registers_m.micro_data[53] micro_data[48]
1 1
.names $false micro_data[49]
1 1
.names memory_registers_m.micro_data[50] micro_data[50]
1 1
.names memory_registers_m.micro_data[53] micro_data[51]
1 1
.names memory_registers_m.micro_data[52] micro_data[52]
1 1
.names memory_registers_m.micro_data[53] micro_data[53]
1 1
.names memory_registers_m.micro_data[54] micro_data[54]
1 1
.names memory_registers_m.micro_data[55] micro_data[55]
1 1
.names memory_registers_m.micro_data[56] micro_data[56]
1 1
.names memory_registers_m.micro_data[57] micro_data[57]
1 1
.names memory_registers_m.micro_data[58] micro_data[58]
1 1
.names memory_registers_m.micro_data[59] micro_data[59]
1 1
.names memory_registers_m.micro_data[60] micro_data[60]
1 1
.names memory_registers_m.micro_data[61] micro_data[61]
1 1
.names memory_registers_m.micro_data[66] micro_data[62]
1 1
.names memory_registers_m.micro_data[63] micro_data[63]
1 1
.names memory_registers_m.micro_data[64] micro_data[64]
1 1
.names $false micro_data[65]
1 1
.names memory_registers_m.micro_data[66] micro_data[66]
1 1
.names $false micro_data[67]
1 1
.names memory_registers_m.micro_data[68] micro_data[68]
1 1
.names memory_registers_m.micro_data[69] micro_data[69]
1 1
.names memory_registers_m.micro_data[70] micro_data[70]
1 1
.names memory_registers_m.micro_data[71] micro_data[71]
1 1
.names memory_registers_m.micro_data[72] micro_data[72]
1 1
.names memory_registers_m.micro_data[73] micro_data[73]
1 1
.names memory_registers_m.micro_data[74] micro_data[74]
1 1
.names memory_registers_m.micro_data[75] micro_data[75]
1 1
.names memory_registers_m.micro_data[76] micro_data[76]
1 1
.names memory_registers_m.micro_data[77] micro_data[77]
1 1
.names memory_registers_m.micro_data[78] micro_data[78]
1 1
.names memory_registers_m.micro_data[79] micro_data[79]
1 1
.names memory_registers_m.micro_data[80] micro_data[80]
1 1
.names memory_registers_m.micro_data[81] micro_data[81]
1 1
.names memory_registers_m.micro_data[82] micro_data[82]
1 1
.names memory_registers_m.micro_data[83] micro_data[83]
1 1
.names memory_registers_m.micro_data[84] micro_data[84]
1 1
.names memory_registers_m.micro_data[85] micro_data[85]
1 1
.names memory_registers_m.micro_data[86] micro_data[86]
1 1
.names memory_registers_m.micro_data[87] micro_data[87]
1 1
.names memory_registers_m.micro_pc[0] micro_pc[0]
1 1
.names memory_registers_m.micro_pc[1] micro_pc[1]
1 1
.names memory_registers_m.micro_pc[2] micro_pc[2]
1 1
.names memory_registers_m.micro_pc[3] micro_pc[3]
1 1
.names memory_registers_m.micro_pc[4] micro_pc[4]
1 1
.names memory_registers_m.micro_pc[5] micro_pc[5]
1 1
.names memory_registers_m.micro_pc[6] micro_pc[6]
1 1
.names memory_registers_m.micro_pc[7] micro_pc[7]
1 1
.names memory_registers_m.micro_pc[8] micro_pc[8]
1 1
.names alu_m.alu_signal microcode_branch_m.alu_signal
1 1
.names memory_registers_m.micro_data[80] microcode_branch_m.branch_control[0]
1 1
.names memory_registers_m.micro_data[81] microcode_branch_m.branch_control[1]
1 1
.names memory_registers_m.micro_data[82] microcode_branch_m.branch_control[2]
1 1
.names memory_registers_m.micro_data[83] microcode_branch_m.branch_control[3]
1 1
.names memory_registers_m.micro_data[84] microcode_branch_m.branch_offset[0]
1 1
.names memory_registers_m.micro_data[85] microcode_branch_m.branch_offset[1]
1 1
.names memory_registers_m.micro_data[86] microcode_branch_m.branch_offset[2]
1 1
.names memory_registers_m.micro_data[87] microcode_branch_m.branch_offset[3]
1 1
.names CLK_I microcode_branch_m.clock
1 1
.names decoder_m.decoder_trap[0] microcode_branch_m.decoder_trap[0]
1 1
.names decoder_m.decoder_trap[1] microcode_branch_m.decoder_trap[1]
1 1
.names decoder_m.decoder_trap[2] microcode_branch_m.decoder_trap[2]
1 1
.names decoder_m.decoder_trap[3] microcode_branch_m.decoder_trap[3]
1 1
.names $false microcode_branch_m.decoder_trap[4]
1 1
.names $false microcode_branch_m.decoder_trap[5]
1 1
.names $false microcode_branch_m.decoder_trap[6]
1 1
.names $false microcode_branch_m.decoder_trap[7]
1 1
.names bus_control_m.finished_o microcode_branch_m.finished
1 1
.names registers_m.group_0_flag microcode_branch_m.group_0_flag
1 1
.names bus_control_m.interrupt_mask_o[0] microcode_branch_m.interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] microcode_branch_m.interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] microcode_branch_m.interrupt_mask[2]
1 1
.names registers_m.ir[0] microcode_branch_m.ir[0]
1 1
.names registers_m.ir[1] microcode_branch_m.ir[1]
1 1
.names registers_m.ir[2] microcode_branch_m.ir[2]
1 1
.names registers_m.ir[3] microcode_branch_m.ir[3]
1 1
.names registers_m.ir[4] microcode_branch_m.ir[4]
1 1
.names registers_m.ir[5] microcode_branch_m.ir[5]
1 1
.names registers_m.ir[6] microcode_branch_m.ir[6]
1 1
.names registers_m.ir[7] microcode_branch_m.ir[7]
1 1
.names registers_m.ir[8] microcode_branch_m.ir[8]
1 1
.names registers_m.ir[9] microcode_branch_m.ir[9]
1 1
.names registers_m.ir[10] microcode_branch_m.ir[10]
1 1
.names registers_m.ir[11] microcode_branch_m.ir[11]
1 1
.names registers_m.ir[12] microcode_branch_m.ir[12]
1 1
.names registers_m.ir[13] microcode_branch_m.ir[13]
1 1
.names registers_m.ir[14] microcode_branch_m.ir[14]
1 1
.names registers_m.ir[15] microcode_branch_m.ir[15]
1 1
.names bus_control_m.jmp_address_trap_o microcode_branch_m.jmp_address_trap
1 1
.names bus_control_m.jmp_bus_trap_o microcode_branch_m.jmp_bus_trap
1 1
.names decoder_m.load_ea[0] microcode_branch_m.load_ea[0]
1 1
.names decoder_m.load_ea[1] microcode_branch_m.load_ea[1]
1 1
.names decoder_m.load_ea[2] microcode_branch_m.load_ea[2]
1 1
.names decoder_m.load_ea[3] microcode_branch_m.load_ea[3]
1 1
.names decoder_m.load_ea[4] microcode_branch_m.load_ea[4]
1 1
.names decoder_m.load_ea[5] microcode_branch_m.load_ea[5]
1 1
.names decoder_m.load_ea[6] microcode_branch_m.load_ea[6]
1 1
.names $false microcode_branch_m.load_ea[7]
1 1
.names $false microcode_branch_m.load_ea[8]
1 1
.names memory_registers_m.micro_pc[0] microcode_branch_m.micro_pc[0]
1 1
.names memory_registers_m.micro_pc[1] microcode_branch_m.micro_pc[1]
1 1
.names memory_registers_m.micro_pc[2] microcode_branch_m.micro_pc[2]
1 1
.names memory_registers_m.micro_pc[3] microcode_branch_m.micro_pc[3]
1 1
.names memory_registers_m.micro_pc[4] microcode_branch_m.micro_pc[4]
1 1
.names memory_registers_m.micro_pc[5] microcode_branch_m.micro_pc[5]
1 1
.names memory_registers_m.micro_pc[6] microcode_branch_m.micro_pc[6]
1 1
.names memory_registers_m.micro_pc[7] microcode_branch_m.micro_pc[7]
1 1
.names memory_registers_m.micro_pc[8] microcode_branch_m.micro_pc[8]
1 1
.names registers_m.movem_loop[0] microcode_branch_m.movem_loop[0]
1 1
.names registers_m.movem_loop[1] microcode_branch_m.movem_loop[1]
1 1
.names registers_m.movem_loop[2] microcode_branch_m.movem_loop[2]
1 1
.names registers_m.movem_loop[3] microcode_branch_m.movem_loop[3]
1 1
.names registers_m.movem_loop[4] microcode_branch_m.movem_loop[4]
1 1
.names registers_m.movem_reg[0] microcode_branch_m.movem_reg[0]
1 1
.names registers_m.movem_reg[1] microcode_branch_m.movem_reg[1]
1 1
.names registers_m.movem_reg[2] microcode_branch_m.movem_reg[2]
1 1
.names registers_m.movem_reg[3] microcode_branch_m.movem_reg[3]
1 1
.names registers_m.movem_reg[4] microcode_branch_m.movem_reg[4]
1 1
.names registers_m.movem_reg[5] microcode_branch_m.movem_reg[5]
1 1
.names registers_m.movem_reg[6] microcode_branch_m.movem_reg[6]
1 1
.names registers_m.movem_reg[7] microcode_branch_m.movem_reg[7]
1 1
.names registers_m.movem_reg[8] microcode_branch_m.movem_reg[8]
1 1
.names registers_m.movem_reg[9] microcode_branch_m.movem_reg[9]
1 1
.names registers_m.movem_reg[10] microcode_branch_m.movem_reg[10]
1 1
.names registers_m.movem_reg[11] microcode_branch_m.movem_reg[11]
1 1
.names registers_m.movem_reg[12] microcode_branch_m.movem_reg[12]
1 1
.names registers_m.movem_reg[13] microcode_branch_m.movem_reg[13]
1 1
.names registers_m.movem_reg[14] microcode_branch_m.movem_reg[14]
1 1
.names registers_m.movem_reg[15] microcode_branch_m.movem_reg[15]
1 1
.names registers_m.operand2[0] microcode_branch_m.operand2[0]
1 1
.names registers_m.operand2[1] microcode_branch_m.operand2[1]
1 1
.names registers_m.operand2[2] microcode_branch_m.operand2[2]
1 1
.names registers_m.operand2[3] microcode_branch_m.operand2[3]
1 1
.names registers_m.operand2[4] microcode_branch_m.operand2[4]
1 1
.names registers_m.operand2[5] microcode_branch_m.operand2[5]
1 1
.names registers_m.operand2[6] microcode_branch_m.operand2[6]
1 1
.names registers_m.operand2[7] microcode_branch_m.operand2[7]
1 1
.names registers_m.operand2[8] microcode_branch_m.operand2[8]
1 1
.names registers_m.operand2[9] microcode_branch_m.operand2[9]
1 1
.names registers_m.operand2[10] microcode_branch_m.operand2[10]
1 1
.names registers_m.operand2[11] microcode_branch_m.operand2[11]
1 1
.names registers_m.operand2[12] microcode_branch_m.operand2[12]
1 1
.names registers_m.operand2[13] microcode_branch_m.operand2[13]
1 1
.names registers_m.operand2[14] microcode_branch_m.operand2[14]
1 1
.names registers_m.operand2[15] microcode_branch_m.operand2[15]
1 1
.names alu_m.operand2[16] microcode_branch_m.operand2[16]
1 1
.names alu_m.operand2[17] microcode_branch_m.operand2[17]
1 1
.names alu_m.operand2[18] microcode_branch_m.operand2[18]
1 1
.names alu_m.operand2[19] microcode_branch_m.operand2[19]
1 1
.names alu_m.operand2[20] microcode_branch_m.operand2[20]
1 1
.names alu_m.operand2[21] microcode_branch_m.operand2[21]
1 1
.names alu_m.operand2[22] microcode_branch_m.operand2[22]
1 1
.names alu_m.operand2[23] microcode_branch_m.operand2[23]
1 1
.names alu_m.operand2[24] microcode_branch_m.operand2[24]
1 1
.names alu_m.operand2[25] microcode_branch_m.operand2[25]
1 1
.names alu_m.operand2[26] microcode_branch_m.operand2[26]
1 1
.names alu_m.operand2[27] microcode_branch_m.operand2[27]
1 1
.names alu_m.operand2[28] microcode_branch_m.operand2[28]
1 1
.names alu_m.operand2[29] microcode_branch_m.operand2[29]
1 1
.names alu_m.operand2[30] microcode_branch_m.operand2[30]
1 1
.names alu_m.operand2[31] microcode_branch_m.operand2[31]
1 1
.names alu_m.sr[1] microcode_branch_m.overflow
1 1
.names decoder_m.perform_ea_read[0] microcode_branch_m.perform_ea_read[0]
1 1
.names decoder_m.perform_ea_read[1] microcode_branch_m.perform_ea_read[1]
1 1
.names decoder_m.perform_ea_read[2] microcode_branch_m.perform_ea_read[2]
1 1
.names decoder_m.perform_ea_read[3] microcode_branch_m.perform_ea_read[3]
1 1
.names $true microcode_branch_m.perform_ea_read[4]
1 1
.names $false microcode_branch_m.perform_ea_read[5]
1 1
.names $true microcode_branch_m.perform_ea_read[6]
1 1
.names $false microcode_branch_m.perform_ea_read[7]
1 1
.names $false microcode_branch_m.perform_ea_read[8]
1 1
.names decoder_m.perform_ea_read[0] microcode_branch_m.perform_ea_write[0]
1 1
.names decoder_m.perform_ea_write[1] microcode_branch_m.perform_ea_write[1]
1 1
.names decoder_m.perform_ea_write[2] microcode_branch_m.perform_ea_write[2]
1 1
.names $true microcode_branch_m.perform_ea_write[3]
1 1
.names $true microcode_branch_m.perform_ea_write[4]
1 1
.names $false microcode_branch_m.perform_ea_write[5]
1 1
.names $true microcode_branch_m.perform_ea_write[6]
1 1
.names $false microcode_branch_m.perform_ea_write[7]
1 1
.names $false microcode_branch_m.perform_ea_write[8]
1 1
.names bus_control_m.prefetch_ir_valid_o microcode_branch_m.prefetch_ir_valid
1 1
.names bus_control_m.prefetch_ir_valid_32_o microcode_branch_m.prefetch_ir_valid_32
1 1
.names reset_n microcode_branch_m.reset_n
1 1
.names alu_m.result[0] microcode_branch_m.result[0]
1 1
.names alu_m.result[1] microcode_branch_m.result[1]
1 1
.names alu_m.result[2] microcode_branch_m.result[2]
1 1
.names alu_m.result[3] microcode_branch_m.result[3]
1 1
.names alu_m.result[4] microcode_branch_m.result[4]
1 1
.names alu_m.result[5] microcode_branch_m.result[5]
1 1
.names alu_m.result[6] microcode_branch_m.result[6]
1 1
.names alu_m.result[7] microcode_branch_m.result[7]
1 1
.names alu_m.result[8] microcode_branch_m.result[8]
1 1
.names alu_m.result[9] microcode_branch_m.result[9]
1 1
.names alu_m.result[10] microcode_branch_m.result[10]
1 1
.names alu_m.result[11] microcode_branch_m.result[11]
1 1
.names alu_m.result[12] microcode_branch_m.result[12]
1 1
.names alu_m.result[13] microcode_branch_m.result[13]
1 1
.names alu_m.result[14] microcode_branch_m.result[14]
1 1
.names alu_m.result[15] microcode_branch_m.result[15]
1 1
.names alu_m.result[16] microcode_branch_m.result[16]
1 1
.names alu_m.result[17] microcode_branch_m.result[17]
1 1
.names alu_m.result[18] microcode_branch_m.result[18]
1 1
.names alu_m.result[19] microcode_branch_m.result[19]
1 1
.names alu_m.result[20] microcode_branch_m.result[20]
1 1
.names alu_m.result[21] microcode_branch_m.result[21]
1 1
.names alu_m.result[22] microcode_branch_m.result[22]
1 1
.names alu_m.result[23] microcode_branch_m.result[23]
1 1
.names alu_m.result[24] microcode_branch_m.result[24]
1 1
.names alu_m.result[25] microcode_branch_m.result[25]
1 1
.names alu_m.result[26] microcode_branch_m.result[26]
1 1
.names alu_m.result[27] microcode_branch_m.result[27]
1 1
.names alu_m.result[28] microcode_branch_m.result[28]
1 1
.names alu_m.result[29] microcode_branch_m.result[29]
1 1
.names alu_m.result[30] microcode_branch_m.result[30]
1 1
.names alu_m.result[31] microcode_branch_m.result[31]
1 1
.names decoder_m.save_ea[6] microcode_branch_m.save_ea[0]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[1]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[2]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[3]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[4]
1 1
.names decoder_m.save_ea[5] microcode_branch_m.save_ea[5]
1 1
.names decoder_m.save_ea[6] microcode_branch_m.save_ea[6]
1 1
.names $false microcode_branch_m.save_ea[7]
1 1
.names $false microcode_branch_m.save_ea[8]
1 1
.names registers_m.stop_flag microcode_branch_m.stop_flag
1 1
.names registers_m.trace_flag microcode_branch_m.trace_flag
1 1
.names registers_m.movem_loop[0] movem_loop[0]
1 1
.names registers_m.movem_loop[1] movem_loop[1]
1 1
.names registers_m.movem_loop[2] movem_loop[2]
1 1
.names registers_m.movem_loop[3] movem_loop[3]
1 1
.names registers_m.movem_loop[4] movem_loop[4]
1 1
.names registers_m.movem_reg[0] movem_reg[0]
1 1
.names registers_m.movem_reg[1] movem_reg[1]
1 1
.names registers_m.movem_reg[2] movem_reg[2]
1 1
.names registers_m.movem_reg[3] movem_reg[3]
1 1
.names registers_m.movem_reg[4] movem_reg[4]
1 1
.names registers_m.movem_reg[5] movem_reg[5]
1 1
.names registers_m.movem_reg[6] movem_reg[6]
1 1
.names registers_m.movem_reg[7] movem_reg[7]
1 1
.names registers_m.movem_reg[8] movem_reg[8]
1 1
.names registers_m.movem_reg[9] movem_reg[9]
1 1
.names registers_m.movem_reg[10] movem_reg[10]
1 1
.names registers_m.movem_reg[11] movem_reg[11]
1 1
.names registers_m.movem_reg[12] movem_reg[12]
1 1
.names registers_m.movem_reg[13] movem_reg[13]
1 1
.names registers_m.movem_reg[14] movem_reg[14]
1 1
.names registers_m.movem_reg[15] movem_reg[15]
1 1
.names registers_m.operand1[0] operand1[0]
1 1
.names registers_m.operand1[1] operand1[1]
1 1
.names registers_m.operand1[2] operand1[2]
1 1
.names registers_m.operand1[3] operand1[3]
1 1
.names registers_m.operand1[4] operand1[4]
1 1
.names registers_m.operand1[5] operand1[5]
1 1
.names registers_m.operand1[6] operand1[6]
1 1
.names registers_m.operand1[7] operand1[7]
1 1
.names registers_m.operand1[8] operand1[8]
1 1
.names registers_m.operand1[9] operand1[9]
1 1
.names registers_m.operand1[10] operand1[10]
1 1
.names registers_m.operand1[11] operand1[11]
1 1
.names registers_m.operand1[12] operand1[12]
1 1
.names registers_m.operand1[13] operand1[13]
1 1
.names registers_m.operand1[14] operand1[14]
1 1
.names registers_m.operand1[15] operand1[15]
1 1
.names alu_m.operand1[16] operand1[16]
1 1
.names alu_m.operand1[17] operand1[17]
1 1
.names alu_m.operand1[18] operand1[18]
1 1
.names alu_m.operand1[19] operand1[19]
1 1
.names alu_m.operand1[20] operand1[20]
1 1
.names alu_m.operand1[21] operand1[21]
1 1
.names alu_m.operand1[22] operand1[22]
1 1
.names alu_m.operand1[23] operand1[23]
1 1
.names alu_m.operand1[24] operand1[24]
1 1
.names alu_m.operand1[25] operand1[25]
1 1
.names alu_m.operand1[26] operand1[26]
1 1
.names alu_m.operand1[27] operand1[27]
1 1
.names alu_m.operand1[28] operand1[28]
1 1
.names alu_m.operand1[29] operand1[29]
1 1
.names alu_m.operand1[30] operand1[30]
1 1
.names alu_m.operand1[31] operand1[31]
1 1
.names registers_m.operand2[0] operand2[0]
1 1
.names registers_m.operand2[1] operand2[1]
1 1
.names registers_m.operand2[2] operand2[2]
1 1
.names registers_m.operand2[3] operand2[3]
1 1
.names registers_m.operand2[4] operand2[4]
1 1
.names registers_m.operand2[5] operand2[5]
1 1
.names registers_m.operand2[6] operand2[6]
1 1
.names registers_m.operand2[7] operand2[7]
1 1
.names registers_m.operand2[8] operand2[8]
1 1
.names registers_m.operand2[9] operand2[9]
1 1
.names registers_m.operand2[10] operand2[10]
1 1
.names registers_m.operand2[11] operand2[11]
1 1
.names registers_m.operand2[12] operand2[12]
1 1
.names registers_m.operand2[13] operand2[13]
1 1
.names registers_m.operand2[14] operand2[14]
1 1
.names registers_m.operand2[15] operand2[15]
1 1
.names alu_m.operand2[16] operand2[16]
1 1
.names alu_m.operand2[17] operand2[17]
1 1
.names alu_m.operand2[18] operand2[18]
1 1
.names alu_m.operand2[19] operand2[19]
1 1
.names alu_m.operand2[20] operand2[20]
1 1
.names alu_m.operand2[21] operand2[21]
1 1
.names alu_m.operand2[22] operand2[22]
1 1
.names alu_m.operand2[23] operand2[23]
1 1
.names alu_m.operand2[24] operand2[24]
1 1
.names alu_m.operand2[25] operand2[25]
1 1
.names alu_m.operand2[26] operand2[26]
1 1
.names alu_m.operand2[27] operand2[27]
1 1
.names alu_m.operand2[28] operand2[28]
1 1
.names alu_m.operand2[29] operand2[29]
1 1
.names alu_m.operand2[30] operand2[30]
1 1
.names alu_m.operand2[31] operand2[31]
1 1
.names registers_m.pc[0] pc[0]
1 1
.names registers_m.pc[1] pc[1]
1 1
.names registers_m.pc[2] pc[2]
1 1
.names registers_m.pc[3] pc[3]
1 1
.names registers_m.pc[4] pc[4]
1 1
.names registers_m.pc[5] pc[5]
1 1
.names registers_m.pc[6] pc[6]
1 1
.names registers_m.pc[7] pc[7]
1 1
.names registers_m.pc[8] pc[8]
1 1
.names registers_m.pc[9] pc[9]
1 1
.names registers_m.pc[10] pc[10]
1 1
.names registers_m.pc[11] pc[11]
1 1
.names registers_m.pc[12] pc[12]
1 1
.names registers_m.pc[13] pc[13]
1 1
.names registers_m.pc[14] pc[14]
1 1
.names registers_m.pc[15] pc[15]
1 1
.names registers_m.pc[16] pc[16]
1 1
.names registers_m.pc[17] pc[17]
1 1
.names registers_m.pc[18] pc[18]
1 1
.names registers_m.pc[19] pc[19]
1 1
.names registers_m.pc[20] pc[20]
1 1
.names registers_m.pc[21] pc[21]
1 1
.names registers_m.pc[22] pc[22]
1 1
.names registers_m.pc[23] pc[23]
1 1
.names registers_m.pc[24] pc[24]
1 1
.names registers_m.pc[25] pc[25]
1 1
.names registers_m.pc[26] pc[26]
1 1
.names registers_m.pc[27] pc[27]
1 1
.names registers_m.pc[28] pc[28]
1 1
.names registers_m.pc[29] pc[29]
1 1
.names registers_m.pc[30] pc[30]
1 1
.names registers_m.pc[31] pc[31]
1 1
.names decoder_m.perform_ea_read[0] perform_ea_read[0]
1 1
.names decoder_m.perform_ea_read[1] perform_ea_read[1]
1 1
.names decoder_m.perform_ea_read[2] perform_ea_read[2]
1 1
.names decoder_m.perform_ea_read[3] perform_ea_read[3]
1 1
.names $true perform_ea_read[4]
1 1
.names $false perform_ea_read[5]
1 1
.names $true perform_ea_read[6]
1 1
.names $false perform_ea_read[7]
1 1
.names $false perform_ea_read[8]
1 1
.names decoder_m.perform_ea_read[0] perform_ea_write[0]
1 1
.names decoder_m.perform_ea_write[1] perform_ea_write[1]
1 1
.names decoder_m.perform_ea_write[2] perform_ea_write[2]
1 1
.names $true perform_ea_write[3]
1 1
.names $true perform_ea_write[4]
1 1
.names $false perform_ea_write[5]
1 1
.names $true perform_ea_write[6]
1 1
.names $false perform_ea_write[7]
1 1
.names $false perform_ea_write[8]
1 1
.names bus_control_m.prefetch_ir_o[0] prefetch_ir[0]
1 1
.names bus_control_m.prefetch_ir_o[1] prefetch_ir[1]
1 1
.names bus_control_m.prefetch_ir_o[2] prefetch_ir[2]
1 1
.names bus_control_m.prefetch_ir_o[3] prefetch_ir[3]
1 1
.names bus_control_m.prefetch_ir_o[4] prefetch_ir[4]
1 1
.names bus_control_m.prefetch_ir_o[5] prefetch_ir[5]
1 1
.names bus_control_m.prefetch_ir_o[6] prefetch_ir[6]
1 1
.names bus_control_m.prefetch_ir_o[7] prefetch_ir[7]
1 1
.names bus_control_m.prefetch_ir_o[8] prefetch_ir[8]
1 1
.names bus_control_m.prefetch_ir_o[9] prefetch_ir[9]
1 1
.names bus_control_m.prefetch_ir_o[10] prefetch_ir[10]
1 1
.names bus_control_m.prefetch_ir_o[11] prefetch_ir[11]
1 1
.names bus_control_m.prefetch_ir_o[12] prefetch_ir[12]
1 1
.names bus_control_m.prefetch_ir_o[13] prefetch_ir[13]
1 1
.names bus_control_m.prefetch_ir_o[14] prefetch_ir[14]
1 1
.names bus_control_m.prefetch_ir_o[15] prefetch_ir[15]
1 1
.names bus_control_m.prefetch_ir_o[16] prefetch_ir[16]
1 1
.names bus_control_m.prefetch_ir_o[17] prefetch_ir[17]
1 1
.names bus_control_m.prefetch_ir_o[18] prefetch_ir[18]
1 1
.names bus_control_m.prefetch_ir_o[19] prefetch_ir[19]
1 1
.names bus_control_m.prefetch_ir_o[20] prefetch_ir[20]
1 1
.names bus_control_m.prefetch_ir_o[21] prefetch_ir[21]
1 1
.names bus_control_m.prefetch_ir_o[22] prefetch_ir[22]
1 1
.names bus_control_m.prefetch_ir_o[23] prefetch_ir[23]
1 1
.names bus_control_m.prefetch_ir_o[24] prefetch_ir[24]
1 1
.names bus_control_m.prefetch_ir_o[25] prefetch_ir[25]
1 1
.names bus_control_m.prefetch_ir_o[26] prefetch_ir[26]
1 1
.names bus_control_m.prefetch_ir_o[27] prefetch_ir[27]
1 1
.names bus_control_m.prefetch_ir_o[28] prefetch_ir[28]
1 1
.names bus_control_m.prefetch_ir_o[29] prefetch_ir[29]
1 1
.names bus_control_m.prefetch_ir_o[30] prefetch_ir[30]
1 1
.names bus_control_m.prefetch_ir_o[31] prefetch_ir[31]
1 1
.names bus_control_m.prefetch_ir_o[32] prefetch_ir[32]
1 1
.names bus_control_m.prefetch_ir_o[33] prefetch_ir[33]
1 1
.names bus_control_m.prefetch_ir_o[34] prefetch_ir[34]
1 1
.names bus_control_m.prefetch_ir_o[35] prefetch_ir[35]
1 1
.names bus_control_m.prefetch_ir_o[36] prefetch_ir[36]
1 1
.names bus_control_m.prefetch_ir_o[37] prefetch_ir[37]
1 1
.names bus_control_m.prefetch_ir_o[38] prefetch_ir[38]
1 1
.names bus_control_m.prefetch_ir_o[39] prefetch_ir[39]
1 1
.names bus_control_m.prefetch_ir_o[40] prefetch_ir[40]
1 1
.names bus_control_m.prefetch_ir_o[41] prefetch_ir[41]
1 1
.names bus_control_m.prefetch_ir_o[42] prefetch_ir[42]
1 1
.names bus_control_m.prefetch_ir_o[43] prefetch_ir[43]
1 1
.names bus_control_m.prefetch_ir_o[44] prefetch_ir[44]
1 1
.names bus_control_m.prefetch_ir_o[45] prefetch_ir[45]
1 1
.names bus_control_m.prefetch_ir_o[46] prefetch_ir[46]
1 1
.names bus_control_m.prefetch_ir_o[47] prefetch_ir[47]
1 1
.names bus_control_m.prefetch_ir_o[48] prefetch_ir[48]
1 1
.names bus_control_m.prefetch_ir_o[49] prefetch_ir[49]
1 1
.names bus_control_m.prefetch_ir_o[50] prefetch_ir[50]
1 1
.names bus_control_m.prefetch_ir_o[51] prefetch_ir[51]
1 1
.names bus_control_m.prefetch_ir_o[52] prefetch_ir[52]
1 1
.names bus_control_m.prefetch_ir_o[53] prefetch_ir[53]
1 1
.names bus_control_m.prefetch_ir_o[54] prefetch_ir[54]
1 1
.names bus_control_m.prefetch_ir_o[55] prefetch_ir[55]
1 1
.names bus_control_m.prefetch_ir_o[56] prefetch_ir[56]
1 1
.names bus_control_m.prefetch_ir_o[57] prefetch_ir[57]
1 1
.names bus_control_m.prefetch_ir_o[58] prefetch_ir[58]
1 1
.names bus_control_m.prefetch_ir_o[59] prefetch_ir[59]
1 1
.names bus_control_m.prefetch_ir_o[60] prefetch_ir[60]
1 1
.names bus_control_m.prefetch_ir_o[61] prefetch_ir[61]
1 1
.names bus_control_m.prefetch_ir_o[62] prefetch_ir[62]
1 1
.names bus_control_m.prefetch_ir_o[63] prefetch_ir[63]
1 1
.names bus_control_m.prefetch_ir_o[64] prefetch_ir[64]
1 1
.names bus_control_m.prefetch_ir_o[65] prefetch_ir[65]
1 1
.names bus_control_m.prefetch_ir_o[66] prefetch_ir[66]
1 1
.names bus_control_m.prefetch_ir_o[67] prefetch_ir[67]
1 1
.names bus_control_m.prefetch_ir_o[68] prefetch_ir[68]
1 1
.names bus_control_m.prefetch_ir_o[69] prefetch_ir[69]
1 1
.names bus_control_m.prefetch_ir_o[70] prefetch_ir[70]
1 1
.names bus_control_m.prefetch_ir_o[71] prefetch_ir[71]
1 1
.names bus_control_m.prefetch_ir_o[72] prefetch_ir[72]
1 1
.names bus_control_m.prefetch_ir_o[73] prefetch_ir[73]
1 1
.names bus_control_m.prefetch_ir_o[74] prefetch_ir[74]
1 1
.names bus_control_m.prefetch_ir_o[75] prefetch_ir[75]
1 1
.names bus_control_m.prefetch_ir_o[76] prefetch_ir[76]
1 1
.names bus_control_m.prefetch_ir_o[77] prefetch_ir[77]
1 1
.names bus_control_m.prefetch_ir_o[78] prefetch_ir[78]
1 1
.names bus_control_m.prefetch_ir_o[79] prefetch_ir[79]
1 1
.names bus_control_m.prefetch_ir_valid_o prefetch_ir_valid
1 1
.names bus_control_m.prefetch_ir_valid_32_o prefetch_ir_valid_32
1 1
.names registers_m.read_modify_write_flag read_modify_write_flag
1 1
.names memory_registers_m.micro_data[68] registers_m.An_address_control[0]
1 1
.names memory_registers_m.micro_data[69] registers_m.An_address_control[1]
1 1
.names memory_registers_m.micro_data[71] registers_m.An_input_control[0]
1 1
.names memory_registers_m.micro_data[72] registers_m.An_input_control[1]
1 1
.names memory_registers_m.An_output[0] registers_m.An_output[0]
1 1
.names memory_registers_m.An_output[1] registers_m.An_output[1]
1 1
.names memory_registers_m.An_output[2] registers_m.An_output[2]
1 1
.names memory_registers_m.An_output[3] registers_m.An_output[3]
1 1
.names memory_registers_m.An_output[4] registers_m.An_output[4]
1 1
.names memory_registers_m.An_output[5] registers_m.An_output[5]
1 1
.names memory_registers_m.An_output[6] registers_m.An_output[6]
1 1
.names memory_registers_m.An_output[7] registers_m.An_output[7]
1 1
.names memory_registers_m.An_output[8] registers_m.An_output[8]
1 1
.names memory_registers_m.An_output[9] registers_m.An_output[9]
1 1
.names memory_registers_m.An_output[10] registers_m.An_output[10]
1 1
.names memory_registers_m.An_output[11] registers_m.An_output[11]
1 1
.names memory_registers_m.An_output[12] registers_m.An_output[12]
1 1
.names memory_registers_m.An_output[13] registers_m.An_output[13]
1 1
.names memory_registers_m.An_output[14] registers_m.An_output[14]
1 1
.names memory_registers_m.An_output[15] registers_m.An_output[15]
1 1
.names memory_registers_m.An_output[16] registers_m.An_output[16]
1 1
.names memory_registers_m.An_output[17] registers_m.An_output[17]
1 1
.names memory_registers_m.An_output[18] registers_m.An_output[18]
1 1
.names memory_registers_m.An_output[19] registers_m.An_output[19]
1 1
.names memory_registers_m.An_output[20] registers_m.An_output[20]
1 1
.names memory_registers_m.An_output[21] registers_m.An_output[21]
1 1
.names memory_registers_m.An_output[22] registers_m.An_output[22]
1 1
.names memory_registers_m.An_output[23] registers_m.An_output[23]
1 1
.names memory_registers_m.An_output[24] registers_m.An_output[24]
1 1
.names memory_registers_m.An_output[25] registers_m.An_output[25]
1 1
.names memory_registers_m.An_output[26] registers_m.An_output[26]
1 1
.names memory_registers_m.An_output[27] registers_m.An_output[27]
1 1
.names memory_registers_m.An_output[28] registers_m.An_output[28]
1 1
.names memory_registers_m.An_output[29] registers_m.An_output[29]
1 1
.names memory_registers_m.An_output[30] registers_m.An_output[30]
1 1
.names memory_registers_m.An_output[31] registers_m.An_output[31]
1 1
.names memory_registers_m.micro_data[73] registers_m.Dn_address_control
1 1
.names memory_registers_m.Dn_output[0] registers_m.Dn_output[0]
1 1
.names memory_registers_m.Dn_output[1] registers_m.Dn_output[1]
1 1
.names memory_registers_m.Dn_output[2] registers_m.Dn_output[2]
1 1
.names memory_registers_m.Dn_output[3] registers_m.Dn_output[3]
1 1
.names memory_registers_m.Dn_output[4] registers_m.Dn_output[4]
1 1
.names memory_registers_m.Dn_output[5] registers_m.Dn_output[5]
1 1
.names memory_registers_m.Dn_output[6] registers_m.Dn_output[6]
1 1
.names memory_registers_m.Dn_output[7] registers_m.Dn_output[7]
1 1
.names memory_registers_m.Dn_output[8] registers_m.Dn_output[8]
1 1
.names memory_registers_m.Dn_output[9] registers_m.Dn_output[9]
1 1
.names memory_registers_m.Dn_output[10] registers_m.Dn_output[10]
1 1
.names memory_registers_m.Dn_output[11] registers_m.Dn_output[11]
1 1
.names memory_registers_m.Dn_output[12] registers_m.Dn_output[12]
1 1
.names memory_registers_m.Dn_output[13] registers_m.Dn_output[13]
1 1
.names memory_registers_m.Dn_output[14] registers_m.Dn_output[14]
1 1
.names memory_registers_m.Dn_output[15] registers_m.Dn_output[15]
1 1
.names memory_registers_m.Dn_output[16] registers_m.Dn_output[16]
1 1
.names memory_registers_m.Dn_output[17] registers_m.Dn_output[17]
1 1
.names memory_registers_m.Dn_output[18] registers_m.Dn_output[18]
1 1
.names memory_registers_m.Dn_output[19] registers_m.Dn_output[19]
1 1
.names memory_registers_m.Dn_output[20] registers_m.Dn_output[20]
1 1
.names memory_registers_m.Dn_output[21] registers_m.Dn_output[21]
1 1
.names memory_registers_m.Dn_output[22] registers_m.Dn_output[22]
1 1
.names memory_registers_m.Dn_output[23] registers_m.Dn_output[23]
1 1
.names memory_registers_m.Dn_output[24] registers_m.Dn_output[24]
1 1
.names memory_registers_m.Dn_output[25] registers_m.Dn_output[25]
1 1
.names memory_registers_m.Dn_output[26] registers_m.Dn_output[26]
1 1
.names memory_registers_m.Dn_output[27] registers_m.Dn_output[27]
1 1
.names memory_registers_m.Dn_output[28] registers_m.Dn_output[28]
1 1
.names memory_registers_m.Dn_output[29] registers_m.Dn_output[29]
1 1
.names memory_registers_m.Dn_output[30] registers_m.Dn_output[30]
1 1
.names memory_registers_m.Dn_output[31] registers_m.Dn_output[31]
1 1
.names memory_registers_m.micro_data[18] registers_m.address_control[0]
1 1
.names memory_registers_m.micro_data[19] registers_m.address_control[1]
1 1
.names memory_registers_m.micro_data[20] registers_m.address_control[2]
1 1
.names memory_registers_m.micro_data[21] registers_m.address_control[3]
1 1
.names CLK_I registers_m.clock
1 1
.names bus_control_m.data_read_o[0] registers_m.data_read[0]
1 1
.names bus_control_m.data_read_o[1] registers_m.data_read[1]
1 1
.names bus_control_m.data_read_o[2] registers_m.data_read[2]
1 1
.names bus_control_m.data_read_o[3] registers_m.data_read[3]
1 1
.names bus_control_m.data_read_o[4] registers_m.data_read[4]
1 1
.names bus_control_m.data_read_o[5] registers_m.data_read[5]
1 1
.names bus_control_m.data_read_o[6] registers_m.data_read[6]
1 1
.names bus_control_m.data_read_o[7] registers_m.data_read[7]
1 1
.names bus_control_m.data_read_o[8] registers_m.data_read[8]
1 1
.names bus_control_m.data_read_o[9] registers_m.data_read[9]
1 1
.names bus_control_m.data_read_o[10] registers_m.data_read[10]
1 1
.names bus_control_m.data_read_o[11] registers_m.data_read[11]
1 1
.names bus_control_m.data_read_o[12] registers_m.data_read[12]
1 1
.names bus_control_m.data_read_o[13] registers_m.data_read[13]
1 1
.names bus_control_m.data_read_o[14] registers_m.data_read[14]
1 1
.names bus_control_m.data_read_o[15] registers_m.data_read[15]
1 1
.names bus_control_m.data_read_o[16] registers_m.data_read[16]
1 1
.names bus_control_m.data_read_o[17] registers_m.data_read[17]
1 1
.names bus_control_m.data_read_o[18] registers_m.data_read[18]
1 1
.names bus_control_m.data_read_o[19] registers_m.data_read[19]
1 1
.names bus_control_m.data_read_o[20] registers_m.data_read[20]
1 1
.names bus_control_m.data_read_o[21] registers_m.data_read[21]
1 1
.names bus_control_m.data_read_o[22] registers_m.data_read[22]
1 1
.names bus_control_m.data_read_o[23] registers_m.data_read[23]
1 1
.names bus_control_m.data_read_o[24] registers_m.data_read[24]
1 1
.names bus_control_m.data_read_o[25] registers_m.data_read[25]
1 1
.names bus_control_m.data_read_o[26] registers_m.data_read[26]
1 1
.names bus_control_m.data_read_o[27] registers_m.data_read[27]
1 1
.names bus_control_m.data_read_o[28] registers_m.data_read[28]
1 1
.names bus_control_m.data_read_o[29] registers_m.data_read[29]
1 1
.names bus_control_m.data_read_o[30] registers_m.data_read[30]
1 1
.names bus_control_m.data_read_o[31] registers_m.data_read[31]
1 1
.names memory_registers_m.micro_data[66] registers_m.data_write_control[0]
1 1
.names $false registers_m.data_write_control[1]
1 1
.names alu_m.decoder_alu_reg[7] registers_m.decoder_alu_reg[7]
1 1
.names alu_m.decoder_alu_reg[13] registers_m.decoder_alu_reg[13]
1 1
.names alu_m.decoder_alu_reg[17] registers_m.decoder_alu_reg[17]
1 1
.names decoder_m.decoder_trap[0] registers_m.decoder_trap[0]
1 1
.names decoder_m.decoder_trap[1] registers_m.decoder_trap[1]
1 1
.names decoder_m.decoder_trap[2] registers_m.decoder_trap[2]
1 1
.names decoder_m.decoder_trap[3] registers_m.decoder_trap[3]
1 1
.names $false registers_m.decoder_trap[4]
1 1
.names $false registers_m.decoder_trap[5]
1 1
.names $false registers_m.decoder_trap[6]
1 1
.names $false registers_m.decoder_trap[7]
1 1
.names memory_registers_m.micro_data[64] registers_m.do_blocked_flag_control[0]
1 1
.names $false registers_m.do_blocked_flag_control[1]
1 1
.names memory_registers_m.micro_data[58] registers_m.do_interrupt_flag_control[0]
1 1
.names memory_registers_m.micro_data[59] registers_m.do_interrupt_flag_control[1]
1 1
.names memory_registers_m.micro_data[60] registers_m.do_read_flag_control[0]
1 1
.names memory_registers_m.micro_data[61] registers_m.do_read_flag_control[1]
1 1
.names memory_registers_m.micro_data[56] registers_m.do_reset_flag_control[0]
1 1
.names memory_registers_m.micro_data[57] registers_m.do_reset_flag_control[1]
1 1
.names memory_registers_m.micro_data[66] registers_m.do_write_flag_control[0]
1 1
.names memory_registers_m.micro_data[63] registers_m.do_write_flag_control[1]
1 1
.names memory_registers_m.micro_data[3] registers_m.ea_mod_control[0]
1 1
.names memory_registers_m.micro_data[4] registers_m.ea_mod_control[1]
1 1
.names memory_registers_m.micro_data[5] registers_m.ea_mod_control[2]
1 1
.names memory_registers_m.micro_data[6] registers_m.ea_mod_control[3]
1 1
.names memory_registers_m.micro_data[0] registers_m.ea_reg_control[0]
1 1
.names memory_registers_m.micro_data[1] registers_m.ea_reg_control[1]
1 1
.names memory_registers_m.micro_data[2] registers_m.ea_reg_control[2]
1 1
.names memory_registers_m.micro_data[7] registers_m.ea_type_control[0]
1 1
.names memory_registers_m.micro_data[8] registers_m.ea_type_control[1]
1 1
.names memory_registers_m.micro_data[9] registers_m.ea_type_control[2]
1 1
.names memory_registers_m.micro_data[10] registers_m.ea_type_control[3]
1 1
.names bus_control_m.fault_address_state_o[0] registers_m.fault_address_state[0]
1 1
.names bus_control_m.fault_address_state_o[1] registers_m.fault_address_state[1]
1 1
.names bus_control_m.fault_address_state_o[2] registers_m.fault_address_state[2]
1 1
.names bus_control_m.fault_address_state_o[3] registers_m.fault_address_state[3]
1 1
.names bus_control_m.fault_address_state_o[4] registers_m.fault_address_state[4]
1 1
.names bus_control_m.fault_address_state_o[5] registers_m.fault_address_state[5]
1 1
.names bus_control_m.fault_address_state_o[6] registers_m.fault_address_state[6]
1 1
.names bus_control_m.fault_address_state_o[7] registers_m.fault_address_state[7]
1 1
.names bus_control_m.fault_address_state_o[8] registers_m.fault_address_state[8]
1 1
.names bus_control_m.fault_address_state_o[9] registers_m.fault_address_state[9]
1 1
.names bus_control_m.fault_address_state_o[10] registers_m.fault_address_state[10]
1 1
.names bus_control_m.fault_address_state_o[11] registers_m.fault_address_state[11]
1 1
.names bus_control_m.fault_address_state_o[12] registers_m.fault_address_state[12]
1 1
.names bus_control_m.fault_address_state_o[13] registers_m.fault_address_state[13]
1 1
.names bus_control_m.fault_address_state_o[14] registers_m.fault_address_state[14]
1 1
.names bus_control_m.fault_address_state_o[15] registers_m.fault_address_state[15]
1 1
.names bus_control_m.fault_address_state_o[16] registers_m.fault_address_state[16]
1 1
.names bus_control_m.fault_address_state_o[17] registers_m.fault_address_state[17]
1 1
.names bus_control_m.fault_address_state_o[18] registers_m.fault_address_state[18]
1 1
.names bus_control_m.fault_address_state_o[19] registers_m.fault_address_state[19]
1 1
.names bus_control_m.fault_address_state_o[20] registers_m.fault_address_state[20]
1 1
.names bus_control_m.fault_address_state_o[21] registers_m.fault_address_state[21]
1 1
.names bus_control_m.fault_address_state_o[22] registers_m.fault_address_state[22]
1 1
.names bus_control_m.fault_address_state_o[23] registers_m.fault_address_state[23]
1 1
.names bus_control_m.fault_address_state_o[24] registers_m.fault_address_state[24]
1 1
.names bus_control_m.fault_address_state_o[25] registers_m.fault_address_state[25]
1 1
.names bus_control_m.fault_address_state_o[26] registers_m.fault_address_state[26]
1 1
.names bus_control_m.fault_address_state_o[27] registers_m.fault_address_state[27]
1 1
.names bus_control_m.fault_address_state_o[28] registers_m.fault_address_state[28]
1 1
.names bus_control_m.fault_address_state_o[29] registers_m.fault_address_state[29]
1 1
.names bus_control_m.fault_address_state_o[30] registers_m.fault_address_state[30]
1 1
.names bus_control_m.fault_address_state_o[31] registers_m.fault_address_state[31]
1 1
.names bus_control_m.fc_state_o[0] registers_m.fc_state[0]
1 1
.names bus_control_m.fc_state_o[1] registers_m.fc_state[1]
1 1
.names bus_control_m.fc_state_o[2] registers_m.fc_state[2]
1 1
.names memory_registers_m.micro_data[50] registers_m.group_0_flag_control[0]
1 1
.names memory_registers_m.micro_data[53] registers_m.group_0_flag_control[1]
1 1
.names memory_registers_m.micro_data[44] registers_m.index_control[0]
1 1
.names memory_registers_m.micro_data[45] registers_m.index_control[1]
1 1
.names memory_registers_m.micro_data[52] registers_m.instruction_flag_control[0]
1 1
.names memory_registers_m.micro_data[53] registers_m.instruction_flag_control[1]
1 1
.names bus_control_m.interrupt_mask_o[0] registers_m.interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] registers_m.interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] registers_m.interrupt_mask[2]
1 1
.names bus_control_m.interrupt_trap_o[0] registers_m.interrupt_trap[0]
1 1
.names bus_control_m.interrupt_trap_o[1] registers_m.interrupt_trap[1]
1 1
.names bus_control_m.interrupt_trap_o[2] registers_m.interrupt_trap[2]
1 1
.names bus_control_m.interrupt_trap_o[3] registers_m.interrupt_trap[3]
1 1
.names bus_control_m.interrupt_trap_o[4] registers_m.interrupt_trap[4]
1 1
.names bus_control_m.interrupt_trap_o[5] registers_m.interrupt_trap[5]
1 1
.names bus_control_m.interrupt_trap_o[6] registers_m.interrupt_trap[6]
1 1
.names bus_control_m.interrupt_trap_o[7] registers_m.interrupt_trap[7]
1 1
.names memory_registers_m.micro_data[53] registers_m.ir_control[0]
1 1
.names $false registers_m.ir_control[1]
1 1
.names memory_registers_m.micro_data[31] registers_m.movem_loop_control[0]
1 1
.names memory_registers_m.micro_data[32] registers_m.movem_loop_control[1]
1 1
.names memory_registers_m.micro_data[26] registers_m.movem_modreg_control[0]
1 1
.names memory_registers_m.micro_data[27] registers_m.movem_modreg_control[1]
1 1
.names memory_registers_m.micro_data[28] registers_m.movem_modreg_control[2]
1 1
.names memory_registers_m.micro_data[31] registers_m.movem_reg_control[0]
1 1
.names memory_registers_m.micro_data[32] registers_m.movem_reg_control[1]
1 1
.names registers_m.offset[30] registers_m.offset[15]
1 1
.names registers_m.offset[30] registers_m.offset[16]
1 1
.names registers_m.offset[30] registers_m.offset[17]
1 1
.names registers_m.offset[30] registers_m.offset[18]
1 1
.names registers_m.offset[30] registers_m.offset[19]
1 1
.names registers_m.offset[30] registers_m.offset[20]
1 1
.names registers_m.offset[30] registers_m.offset[21]
1 1
.names registers_m.offset[30] registers_m.offset[22]
1 1
.names registers_m.offset[30] registers_m.offset[23]
1 1
.names registers_m.offset[30] registers_m.offset[24]
1 1
.names registers_m.offset[30] registers_m.offset[25]
1 1
.names registers_m.offset[30] registers_m.offset[26]
1 1
.names registers_m.offset[30] registers_m.offset[27]
1 1
.names registers_m.offset[30] registers_m.offset[28]
1 1
.names registers_m.offset[30] registers_m.offset[29]
1 1
.names registers_m.offset[30] registers_m.offset[31]
1 1
.names memory_registers_m.micro_data[73] registers_m.offset_control[0]
1 1
.names memory_registers_m.micro_data[44] registers_m.offset_control[1]
1 1
.names alu_m.operand1[16] registers_m.operand1[16]
1 1
.names alu_m.operand1[17] registers_m.operand1[17]
1 1
.names alu_m.operand1[18] registers_m.operand1[18]
1 1
.names alu_m.operand1[19] registers_m.operand1[19]
1 1
.names alu_m.operand1[20] registers_m.operand1[20]
1 1
.names alu_m.operand1[21] registers_m.operand1[21]
1 1
.names alu_m.operand1[22] registers_m.operand1[22]
1 1
.names alu_m.operand1[23] registers_m.operand1[23]
1 1
.names alu_m.operand1[24] registers_m.operand1[24]
1 1
.names alu_m.operand1[25] registers_m.operand1[25]
1 1
.names alu_m.operand1[26] registers_m.operand1[26]
1 1
.names alu_m.operand1[27] registers_m.operand1[27]
1 1
.names alu_m.operand1[28] registers_m.operand1[28]
1 1
.names alu_m.operand1[29] registers_m.operand1[29]
1 1
.names alu_m.operand1[30] registers_m.operand1[30]
1 1
.names alu_m.operand1[31] registers_m.operand1[31]
1 1
.names memory_registers_m.micro_data[11] registers_m.operand1_control[0]
1 1
.names memory_registers_m.micro_data[12] registers_m.operand1_control[1]
1 1
.names memory_registers_m.micro_data[13] registers_m.operand1_control[2]
1 1
.names memory_registers_m.micro_data[14] registers_m.operand1_control[3]
1 1
.names alu_m.operand2[16] registers_m.operand2[16]
1 1
.names alu_m.operand2[17] registers_m.operand2[17]
1 1
.names alu_m.operand2[18] registers_m.operand2[18]
1 1
.names alu_m.operand2[19] registers_m.operand2[19]
1 1
.names alu_m.operand2[20] registers_m.operand2[20]
1 1
.names alu_m.operand2[21] registers_m.operand2[21]
1 1
.names alu_m.operand2[22] registers_m.operand2[22]
1 1
.names alu_m.operand2[23] registers_m.operand2[23]
1 1
.names alu_m.operand2[24] registers_m.operand2[24]
1 1
.names alu_m.operand2[25] registers_m.operand2[25]
1 1
.names alu_m.operand2[26] registers_m.operand2[26]
1 1
.names alu_m.operand2[27] registers_m.operand2[27]
1 1
.names alu_m.operand2[28] registers_m.operand2[28]
1 1
.names alu_m.operand2[29] registers_m.operand2[29]
1 1
.names alu_m.operand2[30] registers_m.operand2[30]
1 1
.names alu_m.operand2[31] registers_m.operand2[31]
1 1
.names memory_registers_m.micro_data[15] registers_m.operand2_control[0]
1 1
.names memory_registers_m.micro_data[16] registers_m.operand2_control[1]
1 1
.names memory_registers_m.micro_data[17] registers_m.operand2_control[2]
1 1
.names memory_registers_m.micro_data[35] registers_m.pc_control[0]
1 1
.names memory_registers_m.micro_data[36] registers_m.pc_control[1]
1 1
.names memory_registers_m.micro_data[37] registers_m.pc_control[2]
1 1
.names $false registers_m.pc_valid[0]
1 1
.names bus_control_m.prefetch_ir_o[0] registers_m.prefetch_ir[0]
1 1
.names bus_control_m.prefetch_ir_o[1] registers_m.prefetch_ir[1]
1 1
.names bus_control_m.prefetch_ir_o[2] registers_m.prefetch_ir[2]
1 1
.names bus_control_m.prefetch_ir_o[3] registers_m.prefetch_ir[3]
1 1
.names bus_control_m.prefetch_ir_o[4] registers_m.prefetch_ir[4]
1 1
.names bus_control_m.prefetch_ir_o[5] registers_m.prefetch_ir[5]
1 1
.names bus_control_m.prefetch_ir_o[6] registers_m.prefetch_ir[6]
1 1
.names bus_control_m.prefetch_ir_o[7] registers_m.prefetch_ir[7]
1 1
.names bus_control_m.prefetch_ir_o[8] registers_m.prefetch_ir[8]
1 1
.names bus_control_m.prefetch_ir_o[9] registers_m.prefetch_ir[9]
1 1
.names bus_control_m.prefetch_ir_o[10] registers_m.prefetch_ir[10]
1 1
.names bus_control_m.prefetch_ir_o[11] registers_m.prefetch_ir[11]
1 1
.names bus_control_m.prefetch_ir_o[12] registers_m.prefetch_ir[12]
1 1
.names bus_control_m.prefetch_ir_o[13] registers_m.prefetch_ir[13]
1 1
.names bus_control_m.prefetch_ir_o[14] registers_m.prefetch_ir[14]
1 1
.names bus_control_m.prefetch_ir_o[15] registers_m.prefetch_ir[15]
1 1
.names bus_control_m.prefetch_ir_o[16] registers_m.prefetch_ir[16]
1 1
.names bus_control_m.prefetch_ir_o[17] registers_m.prefetch_ir[17]
1 1
.names bus_control_m.prefetch_ir_o[18] registers_m.prefetch_ir[18]
1 1
.names bus_control_m.prefetch_ir_o[19] registers_m.prefetch_ir[19]
1 1
.names bus_control_m.prefetch_ir_o[20] registers_m.prefetch_ir[20]
1 1
.names bus_control_m.prefetch_ir_o[21] registers_m.prefetch_ir[21]
1 1
.names bus_control_m.prefetch_ir_o[22] registers_m.prefetch_ir[22]
1 1
.names bus_control_m.prefetch_ir_o[23] registers_m.prefetch_ir[23]
1 1
.names bus_control_m.prefetch_ir_o[24] registers_m.prefetch_ir[24]
1 1
.names bus_control_m.prefetch_ir_o[25] registers_m.prefetch_ir[25]
1 1
.names bus_control_m.prefetch_ir_o[26] registers_m.prefetch_ir[26]
1 1
.names bus_control_m.prefetch_ir_o[27] registers_m.prefetch_ir[27]
1 1
.names bus_control_m.prefetch_ir_o[28] registers_m.prefetch_ir[28]
1 1
.names bus_control_m.prefetch_ir_o[29] registers_m.prefetch_ir[29]
1 1
.names bus_control_m.prefetch_ir_o[30] registers_m.prefetch_ir[30]
1 1
.names bus_control_m.prefetch_ir_o[31] registers_m.prefetch_ir[31]
1 1
.names bus_control_m.prefetch_ir_o[32] registers_m.prefetch_ir[32]
1 1
.names bus_control_m.prefetch_ir_o[33] registers_m.prefetch_ir[33]
1 1
.names bus_control_m.prefetch_ir_o[34] registers_m.prefetch_ir[34]
1 1
.names bus_control_m.prefetch_ir_o[35] registers_m.prefetch_ir[35]
1 1
.names bus_control_m.prefetch_ir_o[36] registers_m.prefetch_ir[36]
1 1
.names bus_control_m.prefetch_ir_o[37] registers_m.prefetch_ir[37]
1 1
.names bus_control_m.prefetch_ir_o[38] registers_m.prefetch_ir[38]
1 1
.names bus_control_m.prefetch_ir_o[39] registers_m.prefetch_ir[39]
1 1
.names bus_control_m.prefetch_ir_o[40] registers_m.prefetch_ir[40]
1 1
.names bus_control_m.prefetch_ir_o[41] registers_m.prefetch_ir[41]
1 1
.names bus_control_m.prefetch_ir_o[42] registers_m.prefetch_ir[42]
1 1
.names bus_control_m.prefetch_ir_o[43] registers_m.prefetch_ir[43]
1 1
.names bus_control_m.prefetch_ir_o[44] registers_m.prefetch_ir[44]
1 1
.names bus_control_m.prefetch_ir_o[45] registers_m.prefetch_ir[45]
1 1
.names bus_control_m.prefetch_ir_o[46] registers_m.prefetch_ir[46]
1 1
.names bus_control_m.prefetch_ir_o[47] registers_m.prefetch_ir[47]
1 1
.names bus_control_m.prefetch_ir_o[48] registers_m.prefetch_ir[48]
1 1
.names bus_control_m.prefetch_ir_o[49] registers_m.prefetch_ir[49]
1 1
.names bus_control_m.prefetch_ir_o[50] registers_m.prefetch_ir[50]
1 1
.names bus_control_m.prefetch_ir_o[51] registers_m.prefetch_ir[51]
1 1
.names bus_control_m.prefetch_ir_o[52] registers_m.prefetch_ir[52]
1 1
.names bus_control_m.prefetch_ir_o[53] registers_m.prefetch_ir[53]
1 1
.names bus_control_m.prefetch_ir_o[54] registers_m.prefetch_ir[54]
1 1
.names bus_control_m.prefetch_ir_o[55] registers_m.prefetch_ir[55]
1 1
.names bus_control_m.prefetch_ir_o[56] registers_m.prefetch_ir[56]
1 1
.names bus_control_m.prefetch_ir_o[57] registers_m.prefetch_ir[57]
1 1
.names bus_control_m.prefetch_ir_o[58] registers_m.prefetch_ir[58]
1 1
.names bus_control_m.prefetch_ir_o[59] registers_m.prefetch_ir[59]
1 1
.names bus_control_m.prefetch_ir_o[60] registers_m.prefetch_ir[60]
1 1
.names bus_control_m.prefetch_ir_o[61] registers_m.prefetch_ir[61]
1 1
.names bus_control_m.prefetch_ir_o[62] registers_m.prefetch_ir[62]
1 1
.names bus_control_m.prefetch_ir_o[63] registers_m.prefetch_ir[63]
1 1
.names bus_control_m.prefetch_ir_o[64] registers_m.prefetch_ir[64]
1 1
.names bus_control_m.prefetch_ir_o[65] registers_m.prefetch_ir[65]
1 1
.names bus_control_m.prefetch_ir_o[66] registers_m.prefetch_ir[66]
1 1
.names bus_control_m.prefetch_ir_o[67] registers_m.prefetch_ir[67]
1 1
.names bus_control_m.prefetch_ir_o[68] registers_m.prefetch_ir[68]
1 1
.names bus_control_m.prefetch_ir_o[69] registers_m.prefetch_ir[69]
1 1
.names bus_control_m.prefetch_ir_o[70] registers_m.prefetch_ir[70]
1 1
.names bus_control_m.prefetch_ir_o[71] registers_m.prefetch_ir[71]
1 1
.names bus_control_m.prefetch_ir_o[72] registers_m.prefetch_ir[72]
1 1
.names bus_control_m.prefetch_ir_o[73] registers_m.prefetch_ir[73]
1 1
.names bus_control_m.prefetch_ir_o[74] registers_m.prefetch_ir[74]
1 1
.names bus_control_m.prefetch_ir_o[75] registers_m.prefetch_ir[75]
1 1
.names bus_control_m.prefetch_ir_o[76] registers_m.prefetch_ir[76]
1 1
.names bus_control_m.prefetch_ir_o[77] registers_m.prefetch_ir[77]
1 1
.names bus_control_m.prefetch_ir_o[78] registers_m.prefetch_ir[78]
1 1
.names bus_control_m.prefetch_ir_o[79] registers_m.prefetch_ir[79]
1 1
.names bus_control_m.prefetch_ir_valid_o registers_m.prefetch_ir_valid
1 1
.names memory_registers_m.micro_data[54] registers_m.read_modify_write_flag_control[0]
1 1
.names memory_registers_m.micro_data[55] registers_m.read_modify_write_flag_control[1]
1 1
.names reset_n registers_m.reset_n
1 1
.names alu_m.result[0] registers_m.result[0]
1 1
.names alu_m.result[1] registers_m.result[1]
1 1
.names alu_m.result[2] registers_m.result[2]
1 1
.names alu_m.result[3] registers_m.result[3]
1 1
.names alu_m.result[4] registers_m.result[4]
1 1
.names alu_m.result[5] registers_m.result[5]
1 1
.names alu_m.result[6] registers_m.result[6]
1 1
.names alu_m.result[7] registers_m.result[7]
1 1
.names alu_m.result[8] registers_m.result[8]
1 1
.names alu_m.result[9] registers_m.result[9]
1 1
.names alu_m.result[10] registers_m.result[10]
1 1
.names alu_m.result[11] registers_m.result[11]
1 1
.names alu_m.result[12] registers_m.result[12]
1 1
.names alu_m.result[13] registers_m.result[13]
1 1
.names alu_m.result[14] registers_m.result[14]
1 1
.names alu_m.result[15] registers_m.result[15]
1 1
.names alu_m.result[16] registers_m.result[16]
1 1
.names alu_m.result[17] registers_m.result[17]
1 1
.names alu_m.result[18] registers_m.result[18]
1 1
.names alu_m.result[19] registers_m.result[19]
1 1
.names alu_m.result[20] registers_m.result[20]
1 1
.names alu_m.result[21] registers_m.result[21]
1 1
.names alu_m.result[22] registers_m.result[22]
1 1
.names alu_m.result[23] registers_m.result[23]
1 1
.names alu_m.result[24] registers_m.result[24]
1 1
.names alu_m.result[25] registers_m.result[25]
1 1
.names alu_m.result[26] registers_m.result[26]
1 1
.names alu_m.result[27] registers_m.result[27]
1 1
.names alu_m.result[28] registers_m.result[28]
1 1
.names alu_m.result[29] registers_m.result[29]
1 1
.names alu_m.result[30] registers_m.result[30]
1 1
.names alu_m.result[31] registers_m.result[31]
1 1
.names bus_control_m.rw_state_o registers_m.rw_state
1 1
.names memory_registers_m.micro_data[22] registers_m.size_control[0]
1 1
.names memory_registers_m.micro_data[23] registers_m.size_control[1]
1 1
.names memory_registers_m.micro_data[24] registers_m.size_control[2]
1 1
.names memory_registers_m.micro_data[25] registers_m.size_control[3]
1 1
.names alu_m.sr[0] registers_m.sr[0]
1 1
.names alu_m.sr[1] registers_m.sr[1]
1 1
.names alu_m.sr[2] registers_m.sr[2]
1 1
.names alu_m.sr[3] registers_m.sr[3]
1 1
.names alu_m.sr[4] registers_m.sr[4]
1 1
.names $false registers_m.sr[5]
1 1
.names $false registers_m.sr[6]
1 1
.names $false registers_m.sr[7]
1 1
.names alu_m.sr[8] registers_m.sr[8]
1 1
.names alu_m.sr[9] registers_m.sr[9]
1 1
.names alu_m.sr[10] registers_m.sr[10]
1 1
.names $false registers_m.sr[11]
1 1
.names $false registers_m.sr[12]
1 1
.names alu_m.sr[13] registers_m.sr[13]
1 1
.names $false registers_m.sr[14]
1 1
.names alu_m.sr[15] registers_m.sr[15]
1 1
.names memory_registers_m.micro_data[46] registers_m.stop_flag_control[0]
1 1
.names memory_registers_m.micro_data[47] registers_m.stop_flag_control[1]
1 1
.names memory_registers_m.micro_data[53] registers_m.trace_flag_control[0]
1 1
.names $false registers_m.trace_flag_control[1]
1 1
.names memory_registers_m.micro_data[38] registers_m.trap_control[0]
1 1
.names memory_registers_m.micro_data[39] registers_m.trap_control[1]
1 1
.names memory_registers_m.micro_data[40] registers_m.trap_control[2]
1 1
.names memory_registers_m.micro_data[41] registers_m.trap_control[3]
1 1
.names memory_registers_m.usp[0] registers_m.usp[0]
1 1
.names memory_registers_m.usp[1] registers_m.usp[1]
1 1
.names memory_registers_m.usp[2] registers_m.usp[2]
1 1
.names memory_registers_m.usp[3] registers_m.usp[3]
1 1
.names memory_registers_m.usp[4] registers_m.usp[4]
1 1
.names memory_registers_m.usp[5] registers_m.usp[5]
1 1
.names memory_registers_m.usp[6] registers_m.usp[6]
1 1
.names memory_registers_m.usp[7] registers_m.usp[7]
1 1
.names memory_registers_m.usp[8] registers_m.usp[8]
1 1
.names memory_registers_m.usp[9] registers_m.usp[9]
1 1
.names memory_registers_m.usp[10] registers_m.usp[10]
1 1
.names memory_registers_m.usp[11] registers_m.usp[11]
1 1
.names memory_registers_m.usp[12] registers_m.usp[12]
1 1
.names memory_registers_m.usp[13] registers_m.usp[13]
1 1
.names memory_registers_m.usp[14] registers_m.usp[14]
1 1
.names memory_registers_m.usp[15] registers_m.usp[15]
1 1
.names memory_registers_m.usp[16] registers_m.usp[16]
1 1
.names memory_registers_m.usp[17] registers_m.usp[17]
1 1
.names memory_registers_m.usp[18] registers_m.usp[18]
1 1
.names memory_registers_m.usp[19] registers_m.usp[19]
1 1
.names memory_registers_m.usp[20] registers_m.usp[20]
1 1
.names memory_registers_m.usp[21] registers_m.usp[21]
1 1
.names memory_registers_m.usp[22] registers_m.usp[22]
1 1
.names memory_registers_m.usp[23] registers_m.usp[23]
1 1
.names memory_registers_m.usp[24] registers_m.usp[24]
1 1
.names memory_registers_m.usp[25] registers_m.usp[25]
1 1
.names memory_registers_m.usp[26] registers_m.usp[26]
1 1
.names memory_registers_m.usp[27] registers_m.usp[27]
1 1
.names memory_registers_m.usp[28] registers_m.usp[28]
1 1
.names memory_registers_m.usp[29] registers_m.usp[29]
1 1
.names memory_registers_m.usp[30] registers_m.usp[30]
1 1
.names memory_registers_m.usp[31] registers_m.usp[31]
1 1
.names bus_control_m.reset_o reset_o
1 1
.names alu_m.result[0] result[0]
1 1
.names alu_m.result[1] result[1]
1 1
.names alu_m.result[2] result[2]
1 1
.names alu_m.result[3] result[3]
1 1
.names alu_m.result[4] result[4]
1 1
.names alu_m.result[5] result[5]
1 1
.names alu_m.result[6] result[6]
1 1
.names alu_m.result[7] result[7]
1 1
.names alu_m.result[8] result[8]
1 1
.names alu_m.result[9] result[9]
1 1
.names alu_m.result[10] result[10]
1 1
.names alu_m.result[11] result[11]
1 1
.names alu_m.result[12] result[12]
1 1
.names alu_m.result[13] result[13]
1 1
.names alu_m.result[14] result[14]
1 1
.names alu_m.result[15] result[15]
1 1
.names alu_m.result[16] result[16]
1 1
.names alu_m.result[17] result[17]
1 1
.names alu_m.result[18] result[18]
1 1
.names alu_m.result[19] result[19]
1 1
.names alu_m.result[20] result[20]
1 1
.names alu_m.result[21] result[21]
1 1
.names alu_m.result[22] result[22]
1 1
.names alu_m.result[23] result[23]
1 1
.names alu_m.result[24] result[24]
1 1
.names alu_m.result[25] result[25]
1 1
.names alu_m.result[26] result[26]
1 1
.names alu_m.result[27] result[27]
1 1
.names alu_m.result[28] result[28]
1 1
.names alu_m.result[29] result[29]
1 1
.names alu_m.result[30] result[30]
1 1
.names alu_m.result[31] result[31]
1 1
.names bus_control_m.rw_state_o rw_state
1 1
.names decoder_m.save_ea[6] save_ea[0]
1 1
.names decoder_m.save_ea[4] save_ea[1]
1 1
.names decoder_m.save_ea[4] save_ea[2]
1 1
.names decoder_m.save_ea[4] save_ea[3]
1 1
.names decoder_m.save_ea[4] save_ea[4]
1 1
.names decoder_m.save_ea[5] save_ea[5]
1 1
.names decoder_m.save_ea[6] save_ea[6]
1 1
.names $false save_ea[7]
1 1
.names $false save_ea[8]
1 1
.names registers_m.size[0] size[0]
1 1
.names registers_m.size[1] size[1]
1 1
.names registers_m.size[2] size[2]
1 1
.names alu_m.sr[0] sr[0]
1 1
.names alu_m.sr[1] sr[1]
1 1
.names alu_m.sr[2] sr[2]
1 1
.names alu_m.sr[3] sr[3]
1 1
.names alu_m.sr[4] sr[4]
1 1
.names $false sr[5]
1 1
.names $false sr[6]
1 1
.names $false sr[7]
1 1
.names alu_m.sr[8] sr[8]
1 1
.names alu_m.sr[9] sr[9]
1 1
.names alu_m.sr[10] sr[10]
1 1
.names $false sr[11]
1 1
.names $false sr[12]
1 1
.names alu_m.sr[13] sr[13]
1 1
.names $false sr[14]
1 1
.names alu_m.sr[15] sr[15]
1 1
.names registers_m.stop_flag stop_flag
1 1
.names registers_m.trace_flag trace_flag
1 1
.names memory_registers_m.usp[0] usp[0]
1 1
.names memory_registers_m.usp[1] usp[1]
1 1
.names memory_registers_m.usp[2] usp[2]
1 1
.names memory_registers_m.usp[3] usp[3]
1 1
.names memory_registers_m.usp[4] usp[4]
1 1
.names memory_registers_m.usp[5] usp[5]
1 1
.names memory_registers_m.usp[6] usp[6]
1 1
.names memory_registers_m.usp[7] usp[7]
1 1
.names memory_registers_m.usp[8] usp[8]
1 1
.names memory_registers_m.usp[9] usp[9]
1 1
.names memory_registers_m.usp[10] usp[10]
1 1
.names memory_registers_m.usp[11] usp[11]
1 1
.names memory_registers_m.usp[12] usp[12]
1 1
.names memory_registers_m.usp[13] usp[13]
1 1
.names memory_registers_m.usp[14] usp[14]
1 1
.names memory_registers_m.usp[15] usp[15]
1 1
.names memory_registers_m.usp[16] usp[16]
1 1
.names memory_registers_m.usp[17] usp[17]
1 1
.names memory_registers_m.usp[18] usp[18]
1 1
.names memory_registers_m.usp[19] usp[19]
1 1
.names memory_registers_m.usp[20] usp[20]
1 1
.names memory_registers_m.usp[21] usp[21]
1 1
.names memory_registers_m.usp[22] usp[22]
1 1
.names memory_registers_m.usp[23] usp[23]
1 1
.names memory_registers_m.usp[24] usp[24]
1 1
.names memory_registers_m.usp[25] usp[25]
1 1
.names memory_registers_m.usp[26] usp[26]
1 1
.names memory_registers_m.usp[27] usp[27]
1 1
.names memory_registers_m.usp[28] usp[28]
1 1
.names memory_registers_m.usp[29] usp[29]
1 1
.names memory_registers_m.usp[30] usp[30]
1 1
.names memory_registers_m.usp[31] usp[31]
1 1
.end
