$date
	Sat Oct 22 23:31:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#163122
b1000 &
b1000 %
1$
b1000 !
1"
#163123
0"
#163126
b100 &
b100 %
#163130
b10 &
b10 %
#163134
b1 &
1#
b1 %
#163138
b0 &
b0 %
0#
0$
#1086785
b100 !
1"
#1086786
b100 &
b100 %
1$
#1086787
0"
#1086790
b10 &
b10 %
#1086794
b1 &
b1 %
1#
#1086798
b0 &
0#
b0 %
0$
#2109335
b11001 !
1"
#2109338
b11001 &
b11001 %
1$
#2109339
0"
#2109342
b1001100 &
b1001100 %
#2109346
b100110 &
b100110 %
#2109350
b10011 &
b10011 %
#2109354
b111010 &
b111010 %
#2109358
b11101 &
b11101 %
#2109362
b1011000 &
b1011000 %
#2109366
b101100 &
b101100 %
#2109370
b10110 &
b10110 %
#2109374
b1011 &
b1011 %
#2109378
b100010 &
b100010 %
#2109382
b10001 &
b10001 %
#2109386
b110100 &
b110100 %
#2109390
b11010 &
b11010 %
#2109394
b1101 &
b1101 %
#2109398
b101000 &
b101000 %
#2109402
b10100 &
b10100 %
#2109406
b1010 &
b1010 %
#2109410
b101 &
b101 %
#2109414
b10000 &
b10000 %
#2109418
b1000 &
b1000 %
#2109422
b100 &
b100 %
#2109426
b10 &
b10 %
#2109430
b1 &
1#
b1 %
#2109434
b0 &
b0 %
0#
0$
#4500012
