Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 31 02:50:07 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3358 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.622       -5.012                     12                  237        0.160        0.000                      0                  237        3.000        0.000                       0                   137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.939        0.000                      0                   97        0.263        0.000                      0                   97        3.000        0.000                       0                    76  
  clk_out1_clk_wiz_0       -0.622       -5.012                     12                  140        0.160        0.000                      0                  140        4.130        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 vc1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.200ns (23.633%)  route 3.878ns (76.367%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.560     5.081    vc1/CLK_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  vc1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  vc1/count2_reg[7]/Q
                         net (fo=10, routed)          0.876     6.413    vc1/count2_reg[7]
    SLICE_X56Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.670     7.207    vc1/sclk_i_24_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.331 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.494     7.825    vc1/sclk_i_23_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.949 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.307     8.256    vc1/sclk_i_17_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.380 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.727     9.108    vc1/sclk_i_13_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.803    10.035    vc1/sclk_i_5_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124    10.159 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.159    vc1/sclk_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.443    14.784    vc1/CLK_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y97         FDRE (Setup_fdre_C_D)        0.077    15.098    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.153%)  route 2.624ns (78.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[2]/Q
                         net (fo=2, routed)           1.004     6.548    c0/counter[2]
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.672 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.826     7.498    c0/counter[11]_i_4_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.622 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.794     8.415    c0/counter[11]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.153%)  route 2.624ns (78.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[2]/Q
                         net (fo=2, routed)           1.004     6.548    c0/counter[2]
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.672 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.826     7.498    c0/counter[11]_i_4_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.622 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.794     8.415    c0/counter[11]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[6]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.153%)  route 2.624ns (78.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[2]/Q
                         net (fo=2, routed)           1.004     6.548    c0/counter[2]
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.672 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.826     7.498    c0/counter[11]_i_4_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.622 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.794     8.415    c0/counter[11]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.153%)  route 2.624ns (78.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[2]/Q
                         net (fo=2, routed)           1.004     6.548    c0/counter[2]
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.672 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.826     7.498    c0/counter[11]_i_4_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.622 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.794     8.415    c0/counter[11]_i_1_n_0
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.552ns (18.260%)  route 2.471ns (81.740%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=526, routed)         1.754     8.110    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.443    14.784    vc1/CLK_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.429    14.499    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.552ns (18.260%)  route 2.471ns (81.740%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=526, routed)         1.754     8.110    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.443    14.784    vc1/CLK_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y99         FDRE (Setup_fdre_C_R)       -0.429    14.499    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.552ns (18.260%)  route 2.471ns (81.740%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=526, routed)         1.754     8.110    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.443    14.784    vc1/CLK_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y99         FDRE (Setup_fdre_C_R)       -0.429    14.499    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.552ns (18.260%)  route 2.471ns (81.740%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=526, routed)         1.754     8.110    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.443    14.784    vc1/CLK_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.429    14.499    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.552ns (18.260%)  route 2.471ns (81.740%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=526, routed)         1.754     8.110    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.443    14.784    vc1/CLK_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.429    14.499    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.558     1.441    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  clr1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clr1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.750    clr1/slowclk/clock
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  clr1/slowclk/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.795    clr1/slowclk/slowclock_i_1_n_0
    SLICE_X45Y86         FDRE                                         r  clr1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.826     1.954    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  clr1/slowclk/slowclock_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.091     1.532    clr1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.707    c0/counter[4]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  c0/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.815    c0/data0[4]
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  grd1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  grd1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.750    grd1/slowclk/clock
    SLICE_X39Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X39Y85         FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.824     1.952    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091     1.531    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vc1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.448    vc1/CLK_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vc1/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.710    vc1/count2_reg[11]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  vc1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    vc1/count2_reg[8]_i_1_n_4
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     1.963    vc1/CLK_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.105     1.553    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  grd1/slowclk/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grd1/slowclk/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.730    grd1/slowclk/counter_reg[10]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  grd1/slowclk/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.840    grd1/slowclk/counter_reg[8]_i_1__0_n_5
    SLICE_X38Y85         FDRE                                         r  grd1/slowclk/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.824     1.952    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  grd1/slowclk/counter_reg[10]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134     1.574    grd1/slowclk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  grd1/slowclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grd1/slowclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.730    grd1/slowclk/counter_reg[14]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  grd1/slowclk/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.840    grd1/slowclk/counter_reg[12]_i_1__0_n_5
    SLICE_X38Y86         FDRE                                         r  grd1/slowclk/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.824     1.952    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  grd1/slowclk/counter_reg[14]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134     1.574    grd1/slowclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.559     1.442    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  grd1/slowclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  grd1/slowclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.732    grd1/slowclk/counter_reg[22]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  grd1/slowclk/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.842    grd1/slowclk/counter_reg[20]_i_1__0_n_5
    SLICE_X38Y88         FDRE                                         r  grd1/slowclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.827     1.955    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  grd1/slowclk/counter_reg[22]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.134     1.576    grd1/slowclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.558     1.441    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  grd1/slowclk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  grd1/slowclk/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.732    grd1/slowclk/counter_reg[18]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  grd1/slowclk/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.842    grd1/slowclk/counter_reg[16]_i_1__0_n_5
    SLICE_X38Y87         FDRE                                         r  grd1/slowclk/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.953    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  grd1/slowclk/counter_reg[18]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134     1.575    grd1/slowclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  grd1/slowclk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  grd1/slowclk/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.731    grd1/slowclk/counter_reg[6]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  grd1/slowclk/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.841    grd1/slowclk/counter_reg[4]_i_1__0_n_5
    SLICE_X38Y84         FDRE                                         r  grd1/slowclk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.823     1.951    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  grd1/slowclk/counter_reg[6]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.134     1.574    grd1/slowclk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.121     1.709    c0/counter[3]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  c0/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.820    c0/data0[3]
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y88     clr1/slowclk/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y88     clr1/slowclk/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y88     clr1/slowclk/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y88     clr1/slowclk/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y89     clr1/slowclk/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y89     clr1/slowclk/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y89     clr1/slowclk/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y83     grd1/slowclk/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.622ns,  Total Violation       -5.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 2.881ns (29.366%)  route 6.930ns (70.634%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.539    14.322    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.446 r  d3/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.296    14.743    d3/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X47Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.867 r  d3/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.867    d3/VGA_RED0[2]
    SLICE_X47Y79         FDRE                                         r  d3/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X47Y79         FDRE                                         r  d3/VGA_RED_reg[2]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.032    14.245    d3/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 2.881ns (29.381%)  route 6.925ns (70.619%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.539    14.322    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.446 r  d3/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.291    14.738    d3/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X47Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.862 r  d3/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    14.862    d3/VGA_RED0[1]
    SLICE_X47Y79         FDRE                                         r  d3/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X47Y79         FDRE                                         r  d3/VGA_RED_reg[1]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.031    14.244    d3/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 2.881ns (29.555%)  route 6.867ns (70.445%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.310    14.093    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.463    14.680    d3/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.804 r  d3/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.804    d3/VGA_BLUE0[0]
    SLICE_X47Y80         FDRE                                         r  d3/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X47Y80         FDRE                                         r  d3/VGA_BLUE_reg[0]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X47Y80         FDRE (Setup_fdre_C_D)        0.031    14.244    d3/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 2.881ns (29.888%)  route 6.758ns (70.112%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.354    14.137    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.261 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.310    14.571    d3/VGA_CONTROL/VGA_BLUE[3]_i_2_n_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.695 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    14.695    d3/VGA_BLUE0[3]
    SLICE_X47Y80         FDRE                                         r  d3/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X47Y80         FDRE                                         r  d3/VGA_BLUE_reg[3]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X47Y80         FDRE (Setup_fdre_C_D)        0.032    14.245    d3/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 2.881ns (29.927%)  route 6.746ns (70.073%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.024 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.330    14.113    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.237 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=3, routed)           0.322    14.559    d3/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.124    14.683 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.683    d3/VGA_GREEN0[3]
    SLICE_X44Y77         FDRE                                         r  d3/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.424    14.024    d3/CLK_VGA
    SLICE_X44Y77         FDRE                                         r  d3/VGA_GREEN_reg[3]/C
                         clock pessimism              0.258    14.282    
                         clock uncertainty           -0.072    14.210    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)        0.031    14.241    d3/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 2.881ns (29.941%)  route 6.741ns (70.059%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.024 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.330    14.113    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.237 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=3, routed)           0.317    14.554    d3/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.124    14.678 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    14.678    d3/VGA_RED0[3]
    SLICE_X45Y77         FDRE                                         r  d3/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.424    14.024    d3/CLK_VGA
    SLICE_X45Y77         FDRE                                         r  d3/VGA_RED_reg[3]/C
                         clock pessimism              0.258    14.282    
                         clock uncertainty           -0.072    14.210    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.032    14.242    d3/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 2.881ns (29.935%)  route 6.743ns (70.065%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.354    14.137    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.261 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.295    14.556    d3/VGA_CONTROL/VGA_BLUE[3]_i_2_n_0
    SLICE_X47Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.680 r  d3/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    14.680    d3/VGA_BLUE0[2]
    SLICE_X47Y79         FDRE                                         r  d3/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X47Y79         FDRE                                         r  d3/VGA_BLUE_reg[2]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.031    14.244    d3/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 2.881ns (29.969%)  route 6.732ns (70.031%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.330    14.113    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.237 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=3, routed)           0.308    14.545    d3/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.669 r  d3/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    14.669    d3/VGA_GREEN0[1]
    SLICE_X45Y79         FDRE                                         r  d3/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X45Y79         FDRE                                         r  d3/VGA_GREEN_reg[1]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.031    14.244    d3/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 2.881ns (30.012%)  route 6.719ns (69.988%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.310    14.093    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.315    14.531    d3/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.655 r  d3/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    14.655    d3/VGA_BLUE0[1]
    SLICE_X45Y79         FDRE                                         r  d3/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X45Y79         FDRE                                         r  d3/VGA_BLUE_reg[1]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.031    14.244    d3/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 2.881ns (30.036%)  route 6.711ns (69.964%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.027 - 9.259 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.535     5.056    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y74         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=336, routed)         1.518     7.030    d1/Sample_Memory_reg_512_575_0_2/ADDRC3
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.154 f  d1/Sample_Memory_reg_512_575_0_2/RAMC/O
                         net (fo=1, routed)           1.034     8.188    d1/Sample_Memory_reg_512_575_0_2_n_2
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.312 f  d1/VGA_RED[0]_i_141/O
                         net (fo=1, routed)           0.000     8.312    d1/VGA_RED[0]_i_141_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 f  d1/VGA_RED_reg[0]_i_91/O
                         net (fo=1, routed)           0.591     9.115    d3/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.299     9.414 f  d3/VGA_CONTROL/VGA_RED[0]_i_56/O
                         net (fo=13, routed)          1.044    10.458    d3/VGA_CONTROL/d1/VGA_Red_waveform6[2]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.582 r  d3/VGA_CONTROL/VGA_RED[0]_i_53/O
                         net (fo=15, routed)          0.637    11.219    d3/VGA_CONTROL/VGA_RED[0]_i_53_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I1_O)        0.124    11.343 r  d3/VGA_CONTROL/VGA_RED[0]_i_40/O
                         net (fo=1, routed)           0.000    11.343    d3/VGA_CONTROL/VGA_RED[0]_i_40_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.744 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.744    d3/VGA_CONTROL/VGA_RED_reg[0]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.966 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.824    12.790    d3/VGA_CONTROL_n_167
    SLICE_X45Y77         LUT4 (Prop_lut4_I3_O)        0.299    13.089 f  d3/VGA_RED[0]_i_12/O
                         net (fo=1, routed)           0.292    13.381    d3/VGA_RED[0]_i_12_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.505 r  d3/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.154    13.659    d3/VGA_CONTROL/v_cntr_reg_reg[11]_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.783 f  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.310    14.093    d3/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.307    14.524    d3/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.124    14.648 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    14.648    d3/VGA_GREEN0[0]
    SLICE_X45Y79         FDRE                                         r  d3/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.427    14.027    d3/CLK_VGA
    SLICE_X45Y79         FDRE                                         r  d3/VGA_GREEN_reg[0]/C
                         clock pessimism              0.258    14.285    
                         clock uncertainty           -0.072    14.213    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.032    14.245    d3/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                 -0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.559     1.442    d3/VGA_CONTROL/clk_out1
    SLICE_X38Y61         FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056     1.662    d3/v_sync_reg
    SLICE_X38Y61         FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.827     1.955    d3/CLK_VGA
    SLICE_X38Y61         FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.060     1.502    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.349%)  route 0.175ns (51.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.547     1.430    d3/VGA_CONTROL/clk_out1
    SLICE_X34Y74         FDRE                                         r  d3/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  d3/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.175     1.769    d3/h_sync_reg
    SLICE_X33Y71         FDRE                                         r  d3/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.817     1.945    d3/CLK_VGA
    SLICE_X33Y71         FDRE                                         r  d3/VGA_HS_reg/C
                         clock pessimism             -0.478     1.467    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.070     1.537    d3/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.563%)  route 0.157ns (38.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.555     1.438    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y81         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=40, routed)          0.157     1.737    d3/VGA_CONTROL/dist0[6]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X44Y81         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.950    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y81         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.105     1.543    d3/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.484%)  route 0.158ns (38.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.556     1.439    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=47, routed)          0.158     1.738    d3/VGA_CONTROL/dist0[10]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.823     1.951    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.105     1.544    d3/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.475%)  route 0.158ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.554     1.437    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=31, routed)          0.158     1.736    d3/VGA_CONTROL/dist0[2]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.847    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.105     1.542    d3/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.285ns (64.431%)  route 0.157ns (35.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.555     1.438    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y81         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=40, routed)          0.157     1.737    d3/VGA_CONTROL/dist0[6]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X44Y81         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.950    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y81         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.105     1.543    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.354%)  route 0.158ns (35.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.556     1.439    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=47, routed)          0.158     1.738    d3/VGA_CONTROL/dist0[10]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.882 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.823     1.951    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.105     1.544    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.345%)  route 0.158ns (35.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.554     1.437    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=31, routed)          0.158     1.736    d3/VGA_CONTROL/dist0[2]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.880 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.880    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.105     1.542    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.176%)  route 0.208ns (44.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.554     1.437    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=31, routed)          0.208     1.786    d3/VGA_CONTROL/dist0[0]
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  d3/VGA_CONTROL/v_cntr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     1.831    d3/VGA_CONTROL/v_cntr_reg[0]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.901    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y80         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.105     1.542    d3/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.184%)  route 0.230ns (47.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.556     1.439    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=34, routed)          0.230     1.810    d3/VGA_CONTROL/dist0[9]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.920 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.823     1.951    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y82         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.105     1.544    d3/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y26     d3/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y26     d3/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y27     d3/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y27     d3/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d3/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y80     d3/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y79     d3/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y79     d3/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y80     d3/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y80     d3/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y79     d3/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y79     d3/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y80     d3/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y69     d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y80     d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y80     d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y80     d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y80     d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y79     d3/VGA_GREEN_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y80     d3/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y80     d3/VGA_BLUE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y74     d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y81     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y81     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y67     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y69     d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y82     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y75     d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y74     d3/VGA_CONTROL/h_cntr_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



